# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Sep 9 2018 00:55:38

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for II_0.TX_PLL_inst/PLLOUTCORE
		4.2::Critical Path Report for TVP_VSYNC
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (TVP_VSYNC:R vs. TVP_VSYNC:R)
		5.2::Critical Path Report for (II_0.TX_PLL_inst/PLLOUTCORE:R vs. II_0.TX_PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: ADV_B[0]
			6.2.2::Path details for port: ADV_B[1]
			6.2.3::Path details for port: ADV_B[2]
			6.2.4::Path details for port: ADV_B[3]
			6.2.5::Path details for port: ADV_B[4]
			6.2.6::Path details for port: ADV_B[5]
			6.2.7::Path details for port: ADV_B[6]
			6.2.8::Path details for port: ADV_B[7]
			6.2.9::Path details for port: ADV_CLK
			6.2.10::Path details for port: ADV_G[0]
			6.2.11::Path details for port: ADV_G[1]
			6.2.12::Path details for port: ADV_G[2]
			6.2.13::Path details for port: ADV_G[3]
			6.2.14::Path details for port: ADV_G[4]
			6.2.15::Path details for port: ADV_G[5]
			6.2.16::Path details for port: ADV_G[6]
			6.2.17::Path details for port: ADV_G[7]
			6.2.18::Path details for port: ADV_HSYNC
			6.2.19::Path details for port: ADV_R[0]
			6.2.20::Path details for port: ADV_R[1]
			6.2.21::Path details for port: ADV_R[2]
			6.2.22::Path details for port: ADV_R[3]
			6.2.23::Path details for port: ADV_R[4]
			6.2.24::Path details for port: ADV_R[5]
			6.2.25::Path details for port: ADV_R[6]
			6.2.26::Path details for port: ADV_R[7]
			6.2.27::Path details for port: ADV_VSYNC
			6.2.28::Path details for port: DEBUG[6]:out
			6.2.29::Path details for port: LED
		6.3::PI to PO Path Details
			6.3.1::Path details for port: LED
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: ADV_B[0]
			6.5.2::Path details for port: ADV_B[1]
			6.5.3::Path details for port: ADV_B[2]
			6.5.4::Path details for port: ADV_B[3]
			6.5.5::Path details for port: ADV_B[4]
			6.5.6::Path details for port: ADV_B[5]
			6.5.7::Path details for port: ADV_B[6]
			6.5.8::Path details for port: ADV_B[7]
			6.5.9::Path details for port: ADV_CLK
			6.5.10::Path details for port: ADV_G[0]
			6.5.11::Path details for port: ADV_G[1]
			6.5.12::Path details for port: ADV_G[2]
			6.5.13::Path details for port: ADV_G[3]
			6.5.14::Path details for port: ADV_G[4]
			6.5.15::Path details for port: ADV_G[5]
			6.5.16::Path details for port: ADV_G[6]
			6.5.17::Path details for port: ADV_G[7]
			6.5.18::Path details for port: ADV_HSYNC
			6.5.19::Path details for port: ADV_R[0]
			6.5.20::Path details for port: ADV_R[1]
			6.5.21::Path details for port: ADV_R[2]
			6.5.22::Path details for port: ADV_R[3]
			6.5.23::Path details for port: ADV_R[4]
			6.5.24::Path details for port: ADV_R[5]
			6.5.25::Path details for port: ADV_R[6]
			6.5.26::Path details for port: ADV_R[7]
			6.5.27::Path details for port: ADV_VSYNC
			6.5.28::Path details for port: DEBUG[6]:out
			6.5.29::Path details for port: LED
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: LED
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 6
Clock: II_0.TX_PLL_inst/PLLOUTCORE    | Frequency: 196.13 MHz  | Target: 48.75 MHz   | 
Clock: II_0.TX_PLL_inst/PLLOUTGLOBAL  | N/A                    | Target: 48.75 MHz   | 
Clock: TVP_CLK                        | N/A                    | Target: 20.00 MHz   | 
Clock: TVP_VSYNC                      | Frequency: 389.57 MHz  | Target: 0.00 MHz    | 
Clock: main|TVP_CLK                   | N/A                    | Target: 151.29 MHz  | 
Clock: main|TVP_VSYNC                 | N/A                    | Target: 195.31 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                 Capture Clock                Constraint(R-R)  Slack(R-R)   Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
---------------------------  ---------------------------  ---------------  -----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
II_0.TX_PLL_inst/PLLOUTCORE  II_0.TX_PLL_inst/PLLOUTCORE  20512.8          15414        N/A              N/A         N/A              N/A         N/A              N/A         
TVP_VSYNC                    TVP_VSYNC                    1.66667e+010     -2147483648  N/A              N/A         N/A              N/A         N/A              N/A         
main|TVP_CLK                 main|TVP_VSYNC               False path       False path   False path       False path  False path       False path  False path       False path  
main|TVP_VSYNC               main|TVP_CLK                 False path       False path   False path       False path  False path       False path  False path       False path  

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port     Clock Port  Clock to Out  Clock Reference:Phase          
------------  ----------  ------------  -----------------------------  
ADV_B[0]      TVP_CLK     19560         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[1]      TVP_CLK     20100         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[2]      TVP_CLK     19560         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[3]      TVP_CLK     20030         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[4]      TVP_CLK     20437         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[5]      TVP_CLK     20690         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[6]      TVP_CLK     20584         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[7]      TVP_CLK     19939         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_CLK       TVP_CLK     16174         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_CLK       TVP_CLK     16144         II_0.TX_PLL_inst/PLLOUTCORE:F  
ADV_G[0]      TVP_CLK     19532         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[1]      TVP_CLK     19995         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[2]      TVP_CLK     19231         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[3]      TVP_CLK     19771         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[4]      TVP_CLK     19147         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[5]      TVP_CLK     19911         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[6]      TVP_CLK     20044         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[7]      TVP_CLK     19862         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_HSYNC     TVP_CLK     18985         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[0]      TVP_CLK     19890         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[1]      TVP_CLK     19343         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[2]      TVP_CLK     20100         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[3]      TVP_CLK     20213         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[4]      TVP_CLK     19995         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[5]      TVP_CLK     20121         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[6]      TVP_CLK     19462         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[7]      TVP_CLK     19147         II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_VSYNC     TVP_CLK     20647         II_0.TX_PLL_inst/PLLOUTCORE:R  
DEBUG[6]:out  TVP_CLK     17434         II_0.TX_PLL_inst/PLLOUTCORE:F  
DEBUG[6]:out  TVP_CLK     17331         II_0.TX_PLL_inst/PLLOUTCORE:R  
LED           TVP_VSYNC   14598         TVP_VSYNC:R                    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
DEBUG[7]:in        LED                 10304       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port     Clock Port  Minimum Clock to Out  Clock Reference:Phase          
------------  ----------  --------------------  -----------------------------  
ADV_B[0]      TVP_CLK     16202                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[1]      TVP_CLK     17163                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[2]      TVP_CLK     16616                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[3]      TVP_CLK     16763                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[4]      TVP_CLK     17493                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[5]      TVP_CLK     17402                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[6]      TVP_CLK     17528                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_B[7]      TVP_CLK     16883                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_CLK       TVP_CLK     16144                 II_0.TX_PLL_inst/PLLOUTCORE:F  
ADV_CLK       TVP_CLK     16174                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[0]      TVP_CLK     16546                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[1]      TVP_CLK     16553                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[2]      TVP_CLK     16293                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[3]      TVP_CLK     16595                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[4]      TVP_CLK     16020                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[5]      TVP_CLK     16265                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[6]      TVP_CLK     16265                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_G[7]      TVP_CLK     16897                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_HSYNC     TVP_CLK     16497                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[0]      TVP_CLK     16420                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[1]      TVP_CLK     16027                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[2]      TVP_CLK     16532                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[3]      TVP_CLK     17226                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[4]      TVP_CLK     16441                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[5]      TVP_CLK     17198                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[6]      TVP_CLK     16525                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_R[7]      TVP_CLK     16560                 II_0.TX_PLL_inst/PLLOUTCORE:R  
ADV_VSYNC     TVP_CLK     17268                 II_0.TX_PLL_inst/PLLOUTCORE:R  
DEBUG[6]:out  TVP_CLK     17331                 II_0.TX_PLL_inst/PLLOUTCORE:R  
DEBUG[6]:out  TVP_CLK     17434                 II_0.TX_PLL_inst/PLLOUTCORE:F  
LED           TVP_VSYNC   14102                 TVP_VSYNC:R                    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
DEBUG[7]:in        LED                 9416                

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for II_0.TX_PLL_inst/PLLOUTCORE
*********************************************************
Clock: II_0.TX_PLL_inst/PLLOUTCORE
Frequency: 196.13 MHz | Target: 48.75 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_0_LC_6_28_6/sr
Capture Clock    : II_2.VGA_X_0_LC_6_28_6/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__270/I                                 Odrv4                          0             12229  15414  RISE       1
I__270/O                                 Odrv4                        351             12580  15414  RISE       1
I__274/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__274/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__278/I                                 LocalMux                       0             12882  15414  RISE       1
I__278/O                                 LocalMux                     330             13211  15414  RISE       1
I__282/I                                 SRMux                          0             13211  15414  RISE       1
I__282/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_0_LC_6_28_6/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1


===================================================================== 
4.2::Critical Path Report for TVP_VSYNC
***************************************
Clock: TVP_VSYNC
Frequency: 389.57 MHz | Target: 0.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in1
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666664103p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7355
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__542/I                                  LocalMux                       0              5728  16666664103  RISE       1
I__542/O                                  LocalMux                     330              6058  16666664103  RISE       1
I__545/I                                  InMux                          0              6058  16666664103  RISE       1
I__545/O                                  InMux                        259              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/lcout  LogicCell40_SEQ_MODE_0000    449              6766  16666664103  RISE       1
I__517/I                                  LocalMux                       0              6766  16666664103  RISE       1
I__517/O                                  LocalMux                     330              7096  16666664103  RISE       1
I__518/I                                  InMux                          0              7096  16666664103  RISE       1
I__518/O                                  InMux                        259              7355  16666664103  RISE       1
FRAME_COUNTER_2_LC_10_27_5/in1            LogicCell40_SEQ_MODE_1000      0              7355  16666664103  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (TVP_VSYNC:R vs. TVP_VSYNC:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in1
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666664103p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7355
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__542/I                                  LocalMux                       0              5728  16666664103  RISE       1
I__542/O                                  LocalMux                     330              6058  16666664103  RISE       1
I__545/I                                  InMux                          0              6058  16666664103  RISE       1
I__545/O                                  InMux                        259              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/lcout  LogicCell40_SEQ_MODE_0000    449              6766  16666664103  RISE       1
I__517/I                                  LocalMux                       0              6766  16666664103  RISE       1
I__517/O                                  LocalMux                     330              7096  16666664103  RISE       1
I__518/I                                  InMux                          0              7096  16666664103  RISE       1
I__518/O                                  InMux                        259              7355  16666664103  RISE       1
FRAME_COUNTER_2_LC_10_27_5/in1            LogicCell40_SEQ_MODE_1000      0              7355  16666664103  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1


5.2::Critical Path Report for (II_0.TX_PLL_inst/PLLOUTCORE:R vs. II_0.TX_PLL_inst/PLLOUTCORE:R)
***********************************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_0_LC_6_28_6/sr
Capture Clock    : II_2.VGA_X_0_LC_6_28_6/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__270/I                                 Odrv4                          0             12229  15414  RISE       1
I__270/O                                 Odrv4                        351             12580  15414  RISE       1
I__274/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__274/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__278/I                                 LocalMux                       0             12882  15414  RISE       1
I__278/O                                 LocalMux                     330             13211  15414  RISE       1
I__282/I                                 SRMux                          0             13211  15414  RISE       1
I__282/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_0_LC_6_28_6/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

  6.2.1::Path details for port: ADV_B[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[0]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19560


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10241
---------------------------- ------
Clock To Out Delay            19560

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__789/I                               Odrv4                      0      11886              RISE  1       
I__789/O                               Odrv4                      351    12237              RISE  1       
I__797/I                               LocalMux                   0      12237              RISE  1       
I__797/O                               LocalMux                   330    12566              RISE  1       
I__805/I                               InMux                      0      12566              RISE  1       
I__805/O                               InMux                      259    12826              RISE  1       
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in3    LogicCell40_SEQ_MODE_0000  0      12826              RISE  1       
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/lcout  LogicCell40_SEQ_MODE_0000  316    13141              RISE  1       
I__384/I                               Odrv4                      0      13141              RISE  1       
I__384/O                               Odrv4                      351    13492              RISE  1       
I__385/I                               Span4Mux_v                 0      13492              RISE  1       
I__385/O                               Span4Mux_v                 351    13843              RISE  1       
I__386/I                               Span4Mux_s0_v              0      13843              RISE  1       
I__386/O                               Span4Mux_s0_v              203    14046              RISE  1       
I__387/I                               LocalMux                   0      14046              RISE  1       
I__387/O                               LocalMux                   330    14376              RISE  1       
I__388/I                               IoInMux                    0      14376              RISE  1       
I__388/O                               IoInMux                    259    14635              RISE  1       
ADV_B_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14635              RISE  1       
ADV_B_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   16872              FALL  1       
ADV_B_obuf_0_iopad/DIN                 IO_PAD                     0      16872              FALL  1       
ADV_B_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                     2688   19560              FALL  1       
ADV_B[0]                               main                       0      19560              FALL  1       

6.2.2::Path details for port: ADV_B[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[1]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20100


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10781
---------------------------- ------
Clock To Out Delay            20100

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__748/I                                            InMux                      0      12706              RISE  1       
I__748/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/in0                LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/lcout              LogicCell40_SEQ_MODE_0000  449    13415              RISE  1       
I__602/I                                            Odrv12                     0      13415              RISE  1       
I__602/O                                            Odrv12                     491    13906              RISE  1       
I__603/I                                            Sp12to4                    0      13906              RISE  1       
I__603/O                                            Sp12to4                    428    14334              RISE  1       
I__604/I                                            Span4Mux_s2_v              0      14334              RISE  1       
I__604/O                                            Span4Mux_s2_v              252    14586              RISE  1       
I__605/I                                            LocalMux                   0      14586              RISE  1       
I__605/O                                            LocalMux                   330    14916              RISE  1       
I__606/I                                            IoInMux                    0      14916              RISE  1       
I__606/O                                            IoInMux                    259    15175              RISE  1       
ADV_B_obuf_1_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      15175              RISE  1       
ADV_B_obuf_1_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   17412              FALL  1       
ADV_B_obuf_1_iopad/DIN                              IO_PAD                     0      17412              FALL  1       
ADV_B_obuf_1_iopad/PACKAGEPIN:out                   IO_PAD                     2688   20100              FALL  1       
ADV_B[1]                                            main                       0      20100              FALL  1       

6.2.3::Path details for port: ADV_B[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[2]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19560


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10241
---------------------------- ------
Clock To Out Delay            19560

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__749/I                                            InMux                      0      12706              RISE  1       
I__749/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/in0                LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/lcout              LogicCell40_SEQ_MODE_0000  449    13415              RISE  1       
I__769/I                                            Odrv12                     0      13415              RISE  1       
I__769/O                                            Odrv12                     491    13906              RISE  1       
I__770/I                                            Span12Mux_s2_v             0      13906              RISE  1       
I__770/O                                            Span12Mux_s2_v             140    14046              RISE  1       
I__771/I                                            LocalMux                   0      14046              RISE  1       
I__771/O                                            LocalMux                   330    14376              RISE  1       
I__772/I                                            IoInMux                    0      14376              RISE  1       
I__772/O                                            IoInMux                    259    14635              RISE  1       
ADV_B_obuf_2_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      14635              RISE  1       
ADV_B_obuf_2_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   16872              FALL  1       
ADV_B_obuf_2_iopad/DIN                              IO_PAD                     0      16872              FALL  1       
ADV_B_obuf_2_iopad/PACKAGEPIN:out                   IO_PAD                     2688   19560              FALL  1       
ADV_B[2]                                            main                       0      19560              FALL  1       

6.2.4::Path details for port: ADV_B[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[3]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20030


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10711
---------------------------- ------
Clock To Out Delay            20030

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__750/I                                            InMux                      0      12706              RISE  1       
I__750/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/in1                LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/lcout              LogicCell40_SEQ_MODE_0000  379    13345              FALL  1       
I__552/I                                            Odrv12                     0      13345              FALL  1       
I__552/O                                            Odrv12                     540    13885              FALL  1       
I__553/I                                            Span12Mux_h                0      13885              FALL  1       
I__553/O                                            Span12Mux_h                540    14425              FALL  1       
I__554/I                                            Span12Mux_s2_v             0      14425              FALL  1       
I__554/O                                            Span12Mux_s2_v             154    14579              FALL  1       
I__555/I                                            LocalMux                   0      14579              FALL  1       
I__555/O                                            LocalMux                   309    14888              FALL  1       
I__556/I                                            IoInMux                    0      14888              FALL  1       
I__556/O                                            IoInMux                    217    15105              FALL  1       
ADV_B_obuf_3_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      15105              FALL  1       
ADV_B_obuf_3_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   17342              FALL  1       
ADV_B_obuf_3_iopad/DIN                              IO_PAD                     0      17342              FALL  1       
ADV_B_obuf_3_iopad/PACKAGEPIN:out                   IO_PAD                     2688   20030              FALL  1       
ADV_B[3]                                            main                       0      20030              FALL  1       

6.2.5::Path details for port: ADV_B[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[4]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20437


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             11118
---------------------------- ------
Clock To Out Delay            20437

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__751/I                                            InMux                      0      12706              RISE  1       
I__751/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/in0                LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/lcout              LogicCell40_SEQ_MODE_0000  449    13415              RISE  1       
I__573/I                                            Odrv4                      0      13415              RISE  1       
I__573/O                                            Odrv4                      351    13765              RISE  1       
I__574/I                                            Span4Mux_h                 0      13765              RISE  1       
I__574/O                                            Span4Mux_h                 302    14067              RISE  1       
I__575/I                                            Span4Mux_h                 0      14067              RISE  1       
I__575/O                                            Span4Mux_h                 302    14369              RISE  1       
I__576/I                                            Span4Mux_h                 0      14369              RISE  1       
I__576/O                                            Span4Mux_h                 302    14670              RISE  1       
I__577/I                                            Span4Mux_s2_v              0      14670              RISE  1       
I__577/O                                            Span4Mux_s2_v              252    14923              RISE  1       
I__578/I                                            LocalMux                   0      14923              RISE  1       
I__578/O                                            LocalMux                   330    15252              RISE  1       
I__579/I                                            IoInMux                    0      15252              RISE  1       
I__579/O                                            IoInMux                    259    15512              RISE  1       
ADV_B_obuf_4_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      15512              RISE  1       
ADV_B_obuf_4_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   17749              FALL  1       
ADV_B_obuf_4_iopad/DIN                              IO_PAD                     0      17749              FALL  1       
ADV_B_obuf_4_iopad/PACKAGEPIN:out                   IO_PAD                     2688   20437              FALL  1       
ADV_B[4]                                            main                       0      20437              FALL  1       

6.2.6::Path details for port: ADV_B[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[5]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20690


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             11371
---------------------------- ------
Clock To Out Delay            20690

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__745/I                                            InMux                      0      12706              RISE  1       
I__745/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/in0                 LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/lcout               LogicCell40_SEQ_MODE_0000  449    13415              RISE  1       
I__854/I                                            Odrv12                     0      13415              RISE  1       
I__854/O                                            Odrv12                     491    13906              RISE  1       
I__855/I                                            Sp12to4                    0      13906              RISE  1       
I__855/O                                            Sp12to4                    428    14334              RISE  1       
I__856/I                                            Span4Mux_h                 0      14334              RISE  1       
I__856/O                                            Span4Mux_h                 302    14635              RISE  1       
I__857/I                                            Span4Mux_s2_v              0      14635              RISE  1       
I__857/O                                            Span4Mux_s2_v              252    14888              RISE  1       
I__858/I                                            IoSpan4Mux                 0      14888              RISE  1       
I__858/O                                            IoSpan4Mux                 288    15175              RISE  1       
I__859/I                                            LocalMux                   0      15175              RISE  1       
I__859/O                                            LocalMux                   330    15505              RISE  1       
I__860/I                                            IoInMux                    0      15505              RISE  1       
I__860/O                                            IoInMux                    259    15764              RISE  1       
ADV_B_obuf_5_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      15764              RISE  1       
ADV_B_obuf_5_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   18002              FALL  1       
ADV_B_obuf_5_iopad/DIN                              IO_PAD                     0      18002              FALL  1       
ADV_B_obuf_5_iopad/PACKAGEPIN:out                   IO_PAD                     2688   20690              FALL  1       
ADV_B[5]                                            main                       0      20690              FALL  1       

6.2.7::Path details for port: ADV_B[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[6]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20584


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             11265
---------------------------- ------
Clock To Out Delay            20584

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__746/I                                            InMux                      0      12706              RISE  1       
I__746/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/in3                 LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/lcout               LogicCell40_SEQ_MODE_0000  288    13253              FALL  1       
I__831/I                                            Odrv12                     0      13253              FALL  1       
I__831/O                                            Odrv12                     540    13793              FALL  1       
I__832/I                                            Sp12to4                    0      13793              FALL  1       
I__832/O                                            Sp12to4                    449    14242              FALL  1       
I__833/I                                            Span4Mux_h                 0      14242              FALL  1       
I__833/O                                            Span4Mux_h                 316    14558              FALL  1       
I__834/I                                            Span4Mux_s2_v              0      14558              FALL  1       
I__834/O                                            Span4Mux_s2_v              252    14810              FALL  1       
I__835/I                                            IoSpan4Mux                 0      14810              FALL  1       
I__835/O                                            IoSpan4Mux                 323    15133              FALL  1       
I__836/I                                            LocalMux                   0      15133              FALL  1       
I__836/O                                            LocalMux                   309    15442              FALL  1       
I__837/I                                            IoInMux                    0      15442              FALL  1       
I__837/O                                            IoInMux                    217    15659              FALL  1       
ADV_B_obuf_6_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      15659              FALL  1       
ADV_B_obuf_6_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   17896              FALL  1       
ADV_B_obuf_6_iopad/DIN                              IO_PAD                     0      17896              FALL  1       
ADV_B_obuf_6_iopad/PACKAGEPIN:out                   IO_PAD                     2688   20584              FALL  1       
ADV_B[6]                                            main                       0      20584              FALL  1       

6.2.8::Path details for port: ADV_B[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[7]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19939


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10620
---------------------------- ------
Clock To Out Delay            19939

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                            model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout                        LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__212/I                                            LocalMux                   0      9319               RISE  1       
I__212/O                                            LocalMux                   330    9649               RISE  1       
I__216/I                                            InMux                      0      9649               RISE  1       
I__216/O                                            InMux                      259    9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1                 LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/carryout            LogicCell40_SEQ_MODE_0000  259    10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryin             LogicCell40_SEQ_MODE_0000  0      10168              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/carryout            LogicCell40_SEQ_MODE_0000  126    10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryin              LogicCell40_SEQ_MODE_0000  0      10294              RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/carryout             LogicCell40_SEQ_MODE_0000  126    10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryin          LogicCell40_SEQ_MODE_0000  0      10420              RISE  1       
II_2.un3_VGA_X_O_cry_3_c_LC_6_26_3/carryout         LogicCell40_SEQ_MODE_0000  126    10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryin          LogicCell40_SEQ_MODE_0000  0      10546              RISE  1       
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000  126    10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000  0      10672              RISE  1       
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000  126    10799              RISE  1       
I__227/I                                            InMux                      0      10799              RISE  1       
I__227/O                                            InMux                      259    11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000  0      11058              RISE  1       
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000  316    11374              RISE  24      
I__703/I                                            Odrv4                      0      11374              RISE  1       
I__703/O                                            Odrv4                      351    11725              RISE  1       
I__711/I                                            Span4Mux_v                 0      11725              RISE  1       
I__711/O                                            Span4Mux_v                 351    12075              RISE  1       
I__722/I                                            Span4Mux_h                 0      12075              RISE  1       
I__722/O                                            Span4Mux_h                 302    12377              RISE  1       
I__735/I                                            LocalMux                   0      12377              RISE  1       
I__735/O                                            LocalMux                   330    12706              RISE  1       
I__747/I                                            InMux                      0      12706              RISE  1       
I__747/O                                            InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/in3                 LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/lcout               LogicCell40_SEQ_MODE_0000  288    13253              FALL  1       
I__697/I                                            Odrv12                     0      13253              FALL  1       
I__697/O                                            Odrv12                     540    13793              FALL  1       
I__698/I                                            Span12Mux_h                0      13793              FALL  1       
I__698/O                                            Span12Mux_h                540    14334              FALL  1       
I__699/I                                            Span12Mux_s2_v             0      14334              FALL  1       
I__699/O                                            Span12Mux_s2_v             154    14488              FALL  1       
I__700/I                                            LocalMux                   0      14488              FALL  1       
I__700/O                                            LocalMux                   309    14796              FALL  1       
I__701/I                                            IoInMux                    0      14796              FALL  1       
I__701/O                                            IoInMux                    217    15014              FALL  1       
ADV_B_obuf_7_preio/DOUT0                            PRE_IO_PIN_TYPE_011001     0      15014              FALL  1       
ADV_B_obuf_7_preio/PADOUT                           PRE_IO_PIN_TYPE_011001     2237   17251              FALL  1       
ADV_B_obuf_7_iopad/DIN                              IO_PAD                     0      17251              FALL  1       
ADV_B_obuf_7_iopad/PACKAGEPIN:out                   IO_PAD                     2688   19939              FALL  1       
ADV_B[7]                                            main                       0      19939              FALL  1       

6.2.9::Path details for port: ADV_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16174


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16174
---------------------------- ------
Clock To Out Delay            16174

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__694/I                                                             Glb2LocalMux                        0      8470               RISE  1       
I__694/O                                                             Glb2LocalMux                        449    8919               RISE  1       
I__695/I                                                             LocalMux                            0      8919               RISE  1       
I__695/O                                                             LocalMux                            330    9249               RISE  1       
I__696/I                                                             InMux                               0      9249               RISE  1       
I__696/O                                                             InMux                               259    9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           316    9824               RISE  2       
I__671/I                                                             Odrv4                               0      9824               RISE  1       
I__671/O                                                             Odrv4                               351    10175              RISE  1       
I__673/I                                                             Span4Mux_v                          0      10175              RISE  1       
I__673/O                                                             Span4Mux_v                          351    10525              RISE  1       
I__675/I                                                             Span4Mux_s2_v                       0      10525              RISE  1       
I__675/O                                                             Span4Mux_s2_v                       252    10778              RISE  1       
I__677/I                                                             IoSpan4Mux                          0      10778              RISE  1       
I__677/O                                                             IoSpan4Mux                          288    11065              RISE  1       
I__679/I                                                             LocalMux                            0      11065              RISE  1       
I__679/O                                                             LocalMux                            330    11395              RISE  1       
I__681/I                                                             IoInMux                             0      11395              RISE  1       
I__681/O                                                             IoInMux                             259    11654              RISE  1       
ADV_CLK_obuf_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      11654              RISE  1       
ADV_CLK_obuf_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2006   13660              RISE  1       
ADV_CLK_obuf_iopad/DIN                                               IO_PAD                              0      13660              RISE  1       
ADV_CLK_obuf_iopad/PACKAGEPIN:out                                    IO_PAD                              2514   16174              RISE  1       
ADV_CLK                                                              main                                0      16174              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 16144


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16144
---------------------------- ------
Clock To Out Delay            16144

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  FALL  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  FALL  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              460    460                FALL  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__142/I                                                             Odrv4                               0      923                FALL  1       
I__142/O                                                             Odrv4                               372    1295               FALL  1       
I__143/I                                                             IoSpan4Mux                          0      1295               FALL  1       
I__143/O                                                             IoSpan4Mux                          323    1617               FALL  1       
I__144/I                                                             LocalMux                            0      1617               FALL  1       
I__144/O                                                             LocalMux                            309    1926               FALL  1       
I__145/I                                                             IoInMux                             0      1926               FALL  1       
I__145/O                                                             IoInMux                             217    2143               FALL  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4738               FALL  1       
I__162/O                                                             Odrv12                              540    5278               FALL  1       
I__163/I                                                             Span12Mux_h                         0      5278               FALL  1       
I__163/O                                                             Span12Mux_h                         540    5818               FALL  1       
I__164/I                                                             Span12Mux_v                         0      5818               FALL  1       
I__164/O                                                             Span12Mux_v                         540    6358               FALL  1       
I__165/I                                                             Sp12to4                             0      6358               FALL  1       
I__165/O                                                             Sp12to4                             449    6807               FALL  1       
I__166/I                                                             Span4Mux_s3_h                       0      6807               FALL  1       
I__166/O                                                             Span4Mux_s3_h                       231    7039               FALL  1       
I__167/I                                                             LocalMux                            0      7039               FALL  1       
I__167/O                                                             LocalMux                            309    7347               FALL  1       
I__168/I                                                             IoInMux                             0      7347               FALL  1       
I__168/O                                                             IoInMux                             217    7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              561    8126               FALL  24      
I__685/I                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__685/O                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__686/I                                                             GlobalMux                           0      8126               FALL  1       
I__686/O                                                             GlobalMux                           77     8203               FALL  1       
I__694/I                                                             Glb2LocalMux                        0      8203               FALL  1       
I__694/O                                                             Glb2LocalMux                        358    8561               FALL  1       
I__695/I                                                             LocalMux                            0      8561               FALL  1       
I__695/O                                                             LocalMux                            309    8869               FALL  1       
I__696/I                                                             InMux                               0      8869               FALL  1       
I__696/O                                                             InMux                               217    9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           288    9374               FALL  2       
I__671/I                                                             Odrv4                               0      9374               FALL  1       
I__671/O                                                             Odrv4                               372    9746               FALL  1       
I__673/I                                                             Span4Mux_v                          0      9746               FALL  1       
I__673/O                                                             Span4Mux_v                          372    10118              FALL  1       
I__675/I                                                             Span4Mux_s2_v                       0      10118              FALL  1       
I__675/O                                                             Span4Mux_s2_v                       252    10370              FALL  1       
I__677/I                                                             IoSpan4Mux                          0      10370              FALL  1       
I__677/O                                                             IoSpan4Mux                          323    10693              FALL  1       
I__679/I                                                             LocalMux                            0      10693              FALL  1       
I__679/O                                                             LocalMux                            309    11001              FALL  1       
I__681/I                                                             IoInMux                             0      11001              FALL  1       
I__681/O                                                             IoInMux                             217    11219              FALL  1       
ADV_CLK_obuf_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      11219              FALL  1       
ADV_CLK_obuf_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2237   13456              FALL  1       
ADV_CLK_obuf_iopad/DIN                                               IO_PAD                              0      13456              FALL  1       
ADV_CLK_obuf_iopad/PACKAGEPIN:out                                    IO_PAD                              2688   16144              FALL  1       
ADV_CLK                                                              main                                0      16144              FALL  1       

6.2.10::Path details for port: ADV_G[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[0]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19532


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10213
---------------------------- ------
Clock To Out Delay            19532

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__792/I                               Odrv12                     0      11886              RISE  1       
I__792/O                               Odrv12                     491    12377              RISE  1       
I__804/I                               LocalMux                   0      12377              RISE  1       
I__804/O                               LocalMux                   330    12706              RISE  1       
I__817/I                               InMux                      0      12706              RISE  1       
I__817/O                               InMux                      259    12966              RISE  1       
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/in0    LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    13415              RISE  1       
I__186/I                               Odrv4                      0      13415              RISE  1       
I__186/O                               Odrv4                      351    13765              RISE  1       
I__187/I                               Span4Mux_s2_v              0      13765              RISE  1       
I__187/O                               Span4Mux_s2_v              252    14018              RISE  1       
I__188/I                               LocalMux                   0      14018              RISE  1       
I__188/O                               LocalMux                   330    14348              RISE  1       
I__189/I                               IoInMux                    0      14348              RISE  1       
I__189/O                               IoInMux                    259    14607              RISE  1       
ADV_G_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14607              RISE  1       
ADV_G_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   16844              FALL  1       
ADV_G_obuf_0_iopad/DIN                 IO_PAD                     0      16844              FALL  1       
ADV_G_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                     2688   19532              FALL  1       
ADV_G[0]                               main                       0      19532              FALL  1       

6.2.11::Path details for port: ADV_G[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[1]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19995


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10676
---------------------------- ------
Clock To Out Delay            19995

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__789/I                               Odrv4                      0      11886              RISE  1       
I__789/O                               Odrv4                      351    12237              RISE  1       
I__798/I                               Span4Mux_h                 0      12237              RISE  1       
I__798/O                               Span4Mux_h                 302    12538              RISE  1       
I__806/I                               LocalMux                   0      12538              RISE  1       
I__806/O                               LocalMux                   330    12868              RISE  1       
I__820/I                               InMux                      0      12868              RISE  1       
I__820/O                               InMux                      259    13127              RISE  1       
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in0    LogicCell40_SEQ_MODE_0000  0      13127              RISE  1       
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/lcout  LogicCell40_SEQ_MODE_0000  449    13576              RISE  1       
I__172/I                               Odrv4                      0      13576              RISE  1       
I__172/O                               Odrv4                      351    13927              RISE  1       
I__173/I                               Span4Mux_v                 0      13927              RISE  1       
I__173/O                               Span4Mux_v                 351    14277              RISE  1       
I__174/I                               Span4Mux_s1_v              0      14277              RISE  1       
I__174/O                               Span4Mux_s1_v              203    14481              RISE  1       
I__175/I                               LocalMux                   0      14481              RISE  1       
I__175/O                               LocalMux                   330    14810              RISE  1       
I__176/I                               IoInMux                    0      14810              RISE  1       
I__176/O                               IoInMux                    259    15070              RISE  1       
ADV_G_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      15070              RISE  1       
ADV_G_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   17307              FALL  1       
ADV_G_obuf_1_iopad/DIN                 IO_PAD                     0      17307              FALL  1       
ADV_G_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                     2688   19995              FALL  1       
ADV_G[1]                               main                       0      19995              FALL  1       

6.2.12::Path details for port: ADV_G[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[2]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19231


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              9912
---------------------------- ------
Clock To Out Delay            19231

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__792/I                               Odrv12                     0      11886              RISE  1       
I__792/O                               Odrv12                     491    12377              RISE  1       
I__804/I                               LocalMux                   0      12377              RISE  1       
I__804/O                               LocalMux                   330    12706              RISE  1       
I__818/I                               InMux                      0      12706              RISE  1       
I__818/O                               InMux                      259    12966              RISE  1       
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/in1    LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/lcout  LogicCell40_SEQ_MODE_0000  400    13366              RISE  1       
I__146/I                               Odrv4                      0      13366              RISE  1       
I__146/O                               Odrv4                      351    13716              RISE  1       
I__147/I                               LocalMux                   0      13716              RISE  1       
I__147/O                               LocalMux                   330    14046              RISE  1       
I__148/I                               IoInMux                    0      14046              RISE  1       
I__148/O                               IoInMux                    259    14305              RISE  1       
ADV_G_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14305              RISE  1       
ADV_G_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   16543              FALL  1       
ADV_G_obuf_2_iopad/DIN                 IO_PAD                     0      16543              FALL  1       
ADV_G_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                     2688   19231              FALL  1       
ADV_G[2]                               main                       0      19231              FALL  1       

6.2.13::Path details for port: ADV_G[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[3]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19771


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10452
---------------------------- ------
Clock To Out Delay            19771

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__792/I                               Odrv12                     0      11886              RISE  1       
I__792/O                               Odrv12                     491    12377              RISE  1       
I__804/I                               LocalMux                   0      12377              RISE  1       
I__804/O                               LocalMux                   330    12706              RISE  1       
I__819/I                               InMux                      0      12706              RISE  1       
I__819/O                               InMux                      259    12966              RISE  1       
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/in1    LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/lcout  LogicCell40_SEQ_MODE_0000  400    13366              RISE  1       
I__190/I                               Odrv4                      0      13366              RISE  1       
I__190/O                               Odrv4                      351    13716              RISE  1       
I__191/I                               Span4Mux_s2_v              0      13716              RISE  1       
I__191/O                               Span4Mux_s2_v              252    13969              RISE  1       
I__192/I                               IoSpan4Mux                 0      13969              RISE  1       
I__192/O                               IoSpan4Mux                 288    14256              RISE  1       
I__193/I                               LocalMux                   0      14256              RISE  1       
I__193/O                               LocalMux                   330    14586              RISE  1       
I__194/I                               IoInMux                    0      14586              RISE  1       
I__194/O                               IoInMux                    259    14846              RISE  1       
ADV_G_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14846              RISE  1       
ADV_G_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   17083              FALL  1       
ADV_G_obuf_3_iopad/DIN                 IO_PAD                     0      17083              FALL  1       
ADV_G_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                     2688   19771              FALL  1       
ADV_G[3]                               main                       0      19771              FALL  1       

6.2.14::Path details for port: ADV_G[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[4]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19147


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              9828
---------------------------- ------
Clock To Out Delay            19147

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__792/I                               Odrv12                     0      11886              RISE  1       
I__792/O                               Odrv12                     491    12377              RISE  1       
I__803/I                               LocalMux                   0      12377              RISE  1       
I__803/O                               LocalMux                   330    12706              RISE  1       
I__815/I                               InMux                      0      12706              RISE  1       
I__815/O                               InMux                      259    12966              RISE  1       
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/in3    LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/lcout  LogicCell40_SEQ_MODE_0000  316    13282              RISE  1       
I__195/I                               Odrv4                      0      13282              RISE  1       
I__195/O                               Odrv4                      351    13632              RISE  1       
I__196/I                               LocalMux                   0      13632              RISE  1       
I__196/O                               LocalMux                   330    13962              RISE  1       
I__197/I                               IoInMux                    0      13962              RISE  1       
I__197/O                               IoInMux                    259    14221              RISE  1       
ADV_G_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14221              RISE  1       
ADV_G_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   16459              FALL  1       
ADV_G_obuf_4_iopad/DIN                 IO_PAD                     0      16459              FALL  1       
ADV_G_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                     2688   19147              FALL  1       
ADV_G[4]                               main                       0      19147              FALL  1       

6.2.15::Path details for port: ADV_G[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[5]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19911


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10592
---------------------------- ------
Clock To Out Delay            19911

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__791/I                               Odrv4                      0      11886              RISE  1       
I__791/O                               Odrv4                      351    12237              RISE  1       
I__802/I                               Span4Mux_h                 0      12237              RISE  1       
I__802/O                               Span4Mux_h                 302    12538              RISE  1       
I__814/I                               LocalMux                   0      12538              RISE  1       
I__814/O                               LocalMux                   330    12868              RISE  1       
I__826/I                               InMux                      0      12868              RISE  1       
I__826/O                               InMux                      259    13127              RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in3    LogicCell40_SEQ_MODE_0000  0      13127              RISE  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_0000  316    13443              RISE  1       
I__235/I                               Odrv4                      0      13443              RISE  1       
I__235/O                               Odrv4                      351    13793              RISE  1       
I__236/I                               Span4Mux_v                 0      13793              RISE  1       
I__236/O                               Span4Mux_v                 351    14144              RISE  1       
I__237/I                               Span4Mux_s2_v              0      14144              RISE  1       
I__237/O                               Span4Mux_s2_v              252    14397              RISE  1       
I__238/I                               LocalMux                   0      14397              RISE  1       
I__238/O                               LocalMux                   330    14726              RISE  1       
I__239/I                               IoInMux                    0      14726              RISE  1       
I__239/O                               IoInMux                    259    14986              RISE  1       
ADV_G_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14986              RISE  1       
ADV_G_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   17223              FALL  1       
ADV_G_obuf_5_iopad/DIN                 IO_PAD                     0      17223              FALL  1       
ADV_G_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2688   19911              FALL  1       
ADV_G[5]                               main                       0      19911              FALL  1       

6.2.16::Path details for port: ADV_G[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[6]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20044


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10725
---------------------------- ------
Clock To Out Delay            20044

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__791/I                               Odrv4                      0      11886              RISE  1       
I__791/O                               Odrv4                      351    12237              RISE  1       
I__802/I                               Span4Mux_h                 0      12237              RISE  1       
I__802/O                               Span4Mux_h                 302    12538              RISE  1       
I__814/I                               LocalMux                   0      12538              RISE  1       
I__814/O                               LocalMux                   330    12868              RISE  1       
I__827/I                               InMux                      0      12868              RISE  1       
I__827/O                               InMux                      259    13127              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/in0    LogicCell40_SEQ_MODE_0000  0      13127              RISE  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/lcout  LogicCell40_SEQ_MODE_0000  449    13576              RISE  1       
I__230/I                               Odrv4                      0      13576              RISE  1       
I__230/O                               Odrv4                      351    13927              RISE  1       
I__231/I                               Span4Mux_v                 0      13927              RISE  1       
I__231/O                               Span4Mux_v                 351    14277              RISE  1       
I__232/I                               Span4Mux_s2_v              0      14277              RISE  1       
I__232/O                               Span4Mux_s2_v              252    14530              RISE  1       
I__233/I                               LocalMux                   0      14530              RISE  1       
I__233/O                               LocalMux                   330    14860              RISE  1       
I__234/I                               IoInMux                    0      14860              RISE  1       
I__234/O                               IoInMux                    259    15119              RISE  1       
ADV_G_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      15119              RISE  1       
ADV_G_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   17356              FALL  1       
ADV_G_obuf_6_iopad/DIN                 IO_PAD                     0      17356              FALL  1       
ADV_G_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2688   20044              FALL  1       
ADV_G[6]                               main                       0      20044              FALL  1       

6.2.17::Path details for port: ADV_G[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[7]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19862


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10543
---------------------------- ------
Clock To Out Delay            19862

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__790/I                               Odrv4                      0      11886              RISE  1       
I__790/O                               Odrv4                      351    12237              RISE  1       
I__800/I                               Span4Mux_v                 0      12237              RISE  1       
I__800/O                               Span4Mux_v                 351    12587              RISE  1       
I__810/I                               LocalMux                   0      12587              RISE  1       
I__810/O                               LocalMux                   330    12917              RISE  1       
I__823/I                               InMux                      0      12917              RISE  1       
I__823/O                               InMux                      259    13176              RISE  1       
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/in3    LogicCell40_SEQ_MODE_0000  0      13176              RISE  1       
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/lcout  LogicCell40_SEQ_MODE_0000  316    13492              RISE  1       
I__240/I                               Odrv4                      0      13492              RISE  1       
I__240/O                               Odrv4                      351    13843              RISE  1       
I__241/I                               Span4Mux_h                 0      13843              RISE  1       
I__241/O                               Span4Mux_h                 302    14144              RISE  1       
I__242/I                               Span4Mux_s0_v              0      14144              RISE  1       
I__242/O                               Span4Mux_s0_v              203    14348              RISE  1       
I__243/I                               LocalMux                   0      14348              RISE  1       
I__243/O                               LocalMux                   330    14677              RISE  1       
I__244/I                               IoInMux                    0      14677              RISE  1       
I__244/O                               IoInMux                    259    14937              RISE  1       
ADV_G_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14937              RISE  1       
ADV_G_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   17174              FALL  1       
ADV_G_obuf_7_iopad/DIN                 IO_PAD                     0      17174              FALL  1       
ADV_G_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2688   19862              FALL  1       
ADV_G[7]                               main                       0      19862              FALL  1       

6.2.18::Path details for port: ADV_HSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_HSYNC
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 18985


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              9666
---------------------------- ------
Clock To Out Delay            18985

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_6_LC_5_27_5/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_6_LC_5_27_5/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  5       
I__221/I                               LocalMux                   0      9319               RISE  1       
I__221/O                               LocalMux                   330    9649               RISE  1       
I__225/I                               InMux                      0      9649               RISE  1       
I__225/O                               InMux                      259    9908               RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/in0     LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_X_RNI9U8V_6_LC_6_26_2/lcout   LogicCell40_SEQ_MODE_0000  449    10357              RISE  1       
I__228/I                               LocalMux                   0      10357              RISE  1       
I__228/O                               LocalMux                   330    10687              RISE  1       
I__229/I                               InMux                      0      10687              RISE  1       
I__229/O                               InMux                      259    10946              RISE  1       
II_2.VGA_X_RNIB3E22_3_LC_5_26_1/in1    LogicCell40_SEQ_MODE_0000  0      10946              RISE  1       
II_2.VGA_X_RNIB3E22_3_LC_5_26_1/lcout  LogicCell40_SEQ_MODE_0000  400    11346              RISE  1       
I__184/I                               LocalMux                   0      11346              RISE  1       
I__184/O                               LocalMux                   330    11675              RISE  1       
I__185/I                               InMux                      0      11675              RISE  1       
I__185/O                               InMux                      259    11935              RISE  1       
II_2.VGA_X_RNI6U805_8_LC_5_26_4/in1    LogicCell40_SEQ_MODE_0000  0      11935              RISE  1       
II_2.VGA_X_RNI6U805_8_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000  379    12314              FALL  1       
I__177/I                               Odrv4                      0      12314              FALL  1       
I__177/O                               Odrv4                      372    12685              FALL  1       
I__178/I                               Span4Mux_s2_h              0      12685              FALL  1       
I__178/O                               Span4Mux_s2_h              203    12889              FALL  1       
I__179/I                               IoSpan4Mux                 0      12889              FALL  1       
I__179/O                               IoSpan4Mux                 323    13211              FALL  1       
I__180/I                               IoSpan4Mux                 0      13211              FALL  1       
I__180/O                               IoSpan4Mux                 323    13534              FALL  1       
I__181/I                               LocalMux                   0      13534              FALL  1       
I__181/O                               LocalMux                   309    13843              FALL  1       
I__182/I                               IoInMux                    0      13843              FALL  1       
I__182/O                               IoInMux                    217    14060              FALL  1       
ADV_HSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      14060              FALL  1       
ADV_HSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2237   16297              FALL  1       
ADV_HSYNC_obuf_iopad/DIN               IO_PAD                     0      16297              FALL  1       
ADV_HSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2688   18985              FALL  1       
ADV_HSYNC                              main                       0      18985              FALL  1       

6.2.19::Path details for port: ADV_R[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[0]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19890


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10571
---------------------------- ------
Clock To Out Delay            19890

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                                 Odrv12                     0      9319               RISE  1       
I__840/O                                 Odrv12                     491    9810               RISE  1       
I__846/I                                 LocalMux                   0      9810               RISE  1       
I__846/O                                 LocalMux                   330    10139              RISE  1       
I__850/I                                 InMux                      0      10139              RISE  1       
I__850/O                                 InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                                 LocalMux                   0      10848              RISE  1       
I__428/O                                 LocalMux                   330    11177              RISE  1       
I__429/I                                 InMux                      0      11177              RISE  1       
I__429/O                                 InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__789/I                                 Odrv4                      0      11886              RISE  1       
I__789/O                                 Odrv4                      351    12237              RISE  1       
I__798/I                                 Span4Mux_h                 0      12237              RISE  1       
I__798/O                                 Span4Mux_h                 302    12538              RISE  1       
I__807/I                                 Span4Mux_v                 0      12538              RISE  1       
I__807/O                                 Span4Mux_v                 351    12889              RISE  1       
I__821/I                                 LocalMux                   0      12889              RISE  1       
I__821/O                                 LocalMux                   330    13218              RISE  1       
I__828/I                                 InMux                      0      13218              RISE  1       
I__828/O                                 InMux                      259    13478              RISE  1       
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/in3    LogicCell40_SEQ_MODE_0000  0      13478              RISE  1       
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/lcout  LogicCell40_SEQ_MODE_0000  316    13793              RISE  1       
I__153/I                                 Odrv4                      0      13793              RISE  1       
I__153/O                                 Odrv4                      351    14144              RISE  1       
I__154/I                                 Span4Mux_s3_h              0      14144              RISE  1       
I__154/O                                 Span4Mux_s3_h              231    14376              RISE  1       
I__155/I                                 LocalMux                   0      14376              RISE  1       
I__155/O                                 LocalMux                   330    14705              RISE  1       
I__156/I                                 IoInMux                    0      14705              RISE  1       
I__156/O                                 IoInMux                    259    14965              RISE  1       
ADV_R_obuf_0_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      14965              RISE  1       
ADV_R_obuf_0_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   17202              FALL  1       
ADV_R_obuf_0_iopad/DIN                   IO_PAD                     0      17202              FALL  1       
ADV_R_obuf_0_iopad/PACKAGEPIN:out        IO_PAD                     2688   19890              FALL  1       
ADV_R[0]                                 main                       0      19890              FALL  1       

6.2.20::Path details for port: ADV_R[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[1]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19343


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10024
---------------------------- ------
Clock To Out Delay            19343

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                                 Odrv12                     0      9319               RISE  1       
I__840/O                                 Odrv12                     491    9810               RISE  1       
I__846/I                                 LocalMux                   0      9810               RISE  1       
I__846/O                                 LocalMux                   330    10139              RISE  1       
I__850/I                                 InMux                      0      10139              RISE  1       
I__850/O                                 InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                                 LocalMux                   0      10848              RISE  1       
I__428/O                                 LocalMux                   330    11177              RISE  1       
I__429/I                                 InMux                      0      11177              RISE  1       
I__429/O                                 InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__791/I                                 Odrv4                      0      11886              RISE  1       
I__791/O                                 Odrv4                      351    12237              RISE  1       
I__801/I                                 LocalMux                   0      12237              RISE  1       
I__801/O                                 LocalMux                   330    12566              RISE  1       
I__813/I                                 InMux                      0      12566              RISE  1       
I__813/O                                 InMux                      259    12826              RISE  1       
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/in3    LogicCell40_SEQ_MODE_0000  0      12826              RISE  1       
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/lcout  LogicCell40_SEQ_MODE_0000  316    13141              RISE  1       
I__389/I                                 Odrv12                     0      13141              RISE  1       
I__389/O                                 Odrv12                     491    13632              RISE  1       
I__390/I                                 Span12Mux_s4_h             0      13632              RISE  1       
I__390/O                                 Span12Mux_s4_h             196    13829              RISE  1       
I__391/I                                 LocalMux                   0      13829              RISE  1       
I__391/O                                 LocalMux                   330    14158              RISE  1       
I__392/I                                 IoInMux                    0      14158              RISE  1       
I__392/O                                 IoInMux                    259    14418              RISE  1       
ADV_R_obuf_1_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      14418              RISE  1       
ADV_R_obuf_1_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   16655              FALL  1       
ADV_R_obuf_1_iopad/DIN                   IO_PAD                     0      16655              FALL  1       
ADV_R_obuf_1_iopad/PACKAGEPIN:out        IO_PAD                     2688   19343              FALL  1       
ADV_R[1]                                 main                       0      19343              FALL  1       

6.2.21::Path details for port: ADV_R[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[2]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20100


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10781
---------------------------- ------
Clock To Out Delay            20100

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                                 Odrv12                     0      9319               RISE  1       
I__840/O                                 Odrv12                     491    9810               RISE  1       
I__846/I                                 LocalMux                   0      9810               RISE  1       
I__846/O                                 LocalMux                   330    10139              RISE  1       
I__850/I                                 InMux                      0      10139              RISE  1       
I__850/O                                 InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                                 LocalMux                   0      10848              RISE  1       
I__428/O                                 LocalMux                   330    11177              RISE  1       
I__429/I                                 InMux                      0      11177              RISE  1       
I__429/O                                 InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__789/I                                 Odrv4                      0      11886              RISE  1       
I__789/O                                 Odrv4                      351    12237              RISE  1       
I__798/I                                 Span4Mux_h                 0      12237              RISE  1       
I__798/O                                 Span4Mux_h                 302    12538              RISE  1       
I__807/I                                 Span4Mux_v                 0      12538              RISE  1       
I__807/O                                 Span4Mux_v                 351    12889              RISE  1       
I__821/I                                 LocalMux                   0      12889              RISE  1       
I__821/O                                 LocalMux                   330    13218              RISE  1       
I__829/I                                 InMux                      0      13218              RISE  1       
I__829/O                                 InMux                      259    13478              RISE  1       
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/in0    LogicCell40_SEQ_MODE_0000  0      13478              RISE  1       
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/lcout  LogicCell40_SEQ_MODE_0000  449    13927              RISE  1       
I__149/I                                 Odrv12                     0      13927              RISE  1       
I__149/O                                 Odrv12                     491    14418              RISE  1       
I__150/I                                 Span12Mux_s3_h             0      14418              RISE  1       
I__150/O                                 Span12Mux_s3_h             168    14586              RISE  1       
I__151/I                                 LocalMux                   0      14586              RISE  1       
I__151/O                                 LocalMux                   330    14916              RISE  1       
I__152/I                                 IoInMux                    0      14916              RISE  1       
I__152/O                                 IoInMux                    259    15175              RISE  1       
ADV_R_obuf_2_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      15175              RISE  1       
ADV_R_obuf_2_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   17412              FALL  1       
ADV_R_obuf_2_iopad/DIN                   IO_PAD                     0      17412              FALL  1       
ADV_R_obuf_2_iopad/PACKAGEPIN:out        IO_PAD                     2688   20100              FALL  1       
ADV_R[2]                                 main                       0      20100              FALL  1       

6.2.22::Path details for port: ADV_R[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[3]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20213


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10894
---------------------------- ------
Clock To Out Delay            20213

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                                 Odrv12                     0      9319               RISE  1       
I__840/O                                 Odrv12                     491    9810               RISE  1       
I__846/I                                 LocalMux                   0      9810               RISE  1       
I__846/O                                 LocalMux                   330    10139              RISE  1       
I__850/I                                 InMux                      0      10139              RISE  1       
I__850/O                                 InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                                 LocalMux                   0      10848              RISE  1       
I__428/O                                 LocalMux                   330    11177              RISE  1       
I__429/I                                 InMux                      0      11177              RISE  1       
I__429/O                                 InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__790/I                                 Odrv4                      0      11886              RISE  1       
I__790/O                                 Odrv4                      351    12237              RISE  1       
I__800/I                                 Span4Mux_v                 0      12237              RISE  1       
I__800/O                                 Span4Mux_v                 351    12587              RISE  1       
I__812/I                                 LocalMux                   0      12587              RISE  1       
I__812/O                                 LocalMux                   330    12917              RISE  1       
I__825/I                                 InMux                      0      12917              RISE  1       
I__825/O                                 InMux                      259    13176              RISE  1       
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/in3    LogicCell40_SEQ_MODE_0000  0      13176              RISE  1       
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/lcout  LogicCell40_SEQ_MODE_0000  316    13492              RISE  1       
I__264/I                                 Odrv4                      0      13492              RISE  1       
I__264/O                                 Odrv4                      351    13843              RISE  1       
I__265/I                                 Span4Mux_h                 0      13843              RISE  1       
I__265/O                                 Span4Mux_h                 302    14144              RISE  1       
I__266/I                                 Span4Mux_v                 0      14144              RISE  1       
I__266/O                                 Span4Mux_v                 351    14495              RISE  1       
I__267/I                                 Span4Mux_s2_h              0      14495              RISE  1       
I__267/O                                 Span4Mux_s2_h              203    14698              RISE  1       
I__268/I                                 LocalMux                   0      14698              RISE  1       
I__268/O                                 LocalMux                   330    15028              RISE  1       
I__269/I                                 IoInMux                    0      15028              RISE  1       
I__269/O                                 IoInMux                    259    15287              RISE  1       
ADV_R_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      15287              RISE  1       
ADV_R_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   17525              FALL  1       
ADV_R_obuf_3_iopad/DIN                   IO_PAD                     0      17525              FALL  1       
ADV_R_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                     2688   20213              FALL  1       
ADV_R[3]                                 main                       0      20213              FALL  1       

6.2.23::Path details for port: ADV_R[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[4]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19995


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10676
---------------------------- ------
Clock To Out Delay            19995

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                                 Odrv12                     0      9319               RISE  1       
I__840/O                                 Odrv12                     491    9810               RISE  1       
I__846/I                                 LocalMux                   0      9810               RISE  1       
I__846/O                                 LocalMux                   330    10139              RISE  1       
I__850/I                                 InMux                      0      10139              RISE  1       
I__850/O                                 InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                                 LocalMux                   0      10848              RISE  1       
I__428/O                                 LocalMux                   330    11177              RISE  1       
I__429/I                                 InMux                      0      11177              RISE  1       
I__429/O                                 InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__790/I                                 Odrv4                      0      11886              RISE  1       
I__790/O                                 Odrv4                      351    12237              RISE  1       
I__800/I                                 Span4Mux_v                 0      12237              RISE  1       
I__800/O                                 Span4Mux_v                 351    12587              RISE  1       
I__811/I                                 LocalMux                   0      12587              RISE  1       
I__811/O                                 LocalMux                   330    12917              RISE  1       
I__824/I                                 InMux                      0      12917              RISE  1       
I__824/O                                 InMux                      259    13176              RISE  1       
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/in0    LogicCell40_SEQ_MODE_0000  0      13176              RISE  1       
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/lcout  LogicCell40_SEQ_MODE_0000  449    13625              RISE  1       
I__259/I                                 Odrv4                      0      13625              RISE  1       
I__259/O                                 Odrv4                      351    13976              RISE  1       
I__260/I                                 Span4Mux_h                 0      13976              RISE  1       
I__260/O                                 Span4Mux_h                 302    14277              RISE  1       
I__261/I                                 Span4Mux_s2_h              0      14277              RISE  1       
I__261/O                                 Span4Mux_s2_h              203    14481              RISE  1       
I__262/I                                 LocalMux                   0      14481              RISE  1       
I__262/O                                 LocalMux                   330    14810              RISE  1       
I__263/I                                 IoInMux                    0      14810              RISE  1       
I__263/O                                 IoInMux                    259    15070              RISE  1       
ADV_R_obuf_4_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      15070              RISE  1       
ADV_R_obuf_4_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2237   17307              FALL  1       
ADV_R_obuf_4_iopad/DIN                   IO_PAD                     0      17307              FALL  1       
ADV_R_obuf_4_iopad/PACKAGEPIN:out        IO_PAD                     2688   19995              FALL  1       
ADV_R[4]                                 main                       0      19995              FALL  1       

6.2.24::Path details for port: ADV_R[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[5]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20121


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10802
---------------------------- ------
Clock To Out Delay            20121

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__789/I                               Odrv4                      0      11886              RISE  1       
I__789/O                               Odrv4                      351    12237              RISE  1       
I__798/I                               Span4Mux_h                 0      12237              RISE  1       
I__798/O                               Span4Mux_h                 302    12538              RISE  1       
I__808/I                               Span4Mux_v                 0      12538              RISE  1       
I__808/O                               Span4Mux_v                 351    12889              RISE  1       
I__822/I                               LocalMux                   0      12889              RISE  1       
I__822/O                               LocalMux                   330    13218              RISE  1       
I__830/I                               InMux                      0      13218              RISE  1       
I__830/O                               InMux                      259    13478              RISE  1       
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/in3    LogicCell40_SEQ_MODE_0000  0      13478              RISE  1       
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_0000  316    13793              RISE  1       
I__157/I                               Odrv4                      0      13793              RISE  1       
I__157/O                               Odrv4                      351    14144              RISE  1       
I__158/I                               Span4Mux_s1_h              0      14144              RISE  1       
I__158/O                               Span4Mux_s1_h              175    14319              RISE  1       
I__159/I                               IoSpan4Mux                 0      14319              RISE  1       
I__159/O                               IoSpan4Mux                 288    14607              RISE  1       
I__160/I                               LocalMux                   0      14607              RISE  1       
I__160/O                               LocalMux                   330    14937              RISE  1       
I__161/I                               IoInMux                    0      14937              RISE  1       
I__161/O                               IoInMux                    259    15196              RISE  1       
ADV_R_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      15196              RISE  1       
ADV_R_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   17433              FALL  1       
ADV_R_obuf_5_iopad/DIN                 IO_PAD                     0      17433              FALL  1       
ADV_R_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2688   20121              FALL  1       
ADV_R[5]                               main                       0      20121              FALL  1       

6.2.25::Path details for port: ADV_R[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[6]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19462


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             10143
---------------------------- ------
Clock To Out Delay            19462

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__792/I                               Odrv12                     0      11886              RISE  1       
I__792/O                               Odrv12                     491    12377              RISE  1       
I__803/I                               LocalMux                   0      12377              RISE  1       
I__803/O                               LocalMux                   330    12706              RISE  1       
I__816/I                               InMux                      0      12706              RISE  1       
I__816/O                               InMux                      259    12966              RISE  1       
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/in1    LogicCell40_SEQ_MODE_0000  0      12966              RISE  1       
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/lcout  LogicCell40_SEQ_MODE_0000  400    13366              RISE  1       
I__198/I                               Odrv4                      0      13366              RISE  1       
I__198/O                               Odrv4                      351    13716              RISE  1       
I__199/I                               Span4Mux_s3_h              0      13716              RISE  1       
I__199/O                               Span4Mux_s3_h              231    13948              RISE  1       
I__200/I                               LocalMux                   0      13948              RISE  1       
I__200/O                               LocalMux                   330    14277              RISE  1       
I__201/I                               IoInMux                    0      14277              RISE  1       
I__201/O                               IoInMux                    259    14537              RISE  1       
ADV_R_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14537              RISE  1       
ADV_R_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   16774              FALL  1       
ADV_R_obuf_6_iopad/DIN                 IO_PAD                     0      16774              FALL  1       
ADV_R_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2688   19462              FALL  1       
ADV_R[6]                               main                       0      19462              FALL  1       

6.2.26::Path details for port: ADV_R[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[7]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 19147


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              9828
---------------------------- ------
Clock To Out Delay            19147

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  6       
I__840/I                               Odrv12                     0      9319               RISE  1       
I__840/O                               Odrv12                     491    9810               RISE  1       
I__846/I                               LocalMux                   0      9810               RISE  1       
I__846/O                               LocalMux                   330    10139              RISE  1       
I__850/I                               InMux                      0      10139              RISE  1       
I__850/O                               InMux                      259    10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10399              RISE  1       
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000  449    10848              RISE  2       
I__428/I                               LocalMux                   0      10848              RISE  1       
I__428/O                               LocalMux                   330    11177              RISE  1       
I__429/I                               InMux                      0      11177              RISE  1       
I__429/O                               InMux                      259    11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000  0      11437              RISE  1       
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000  449    11886              RISE  21      
I__790/I                               Odrv4                      0      11886              RISE  1       
I__790/O                               Odrv4                      351    12237              RISE  1       
I__799/I                               LocalMux                   0      12237              RISE  1       
I__799/O                               LocalMux                   330    12566              RISE  1       
I__809/I                               InMux                      0      12566              RISE  1       
I__809/O                               InMux                      259    12826              RISE  1       
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/in3    LogicCell40_SEQ_MODE_0000  0      12826              RISE  1       
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/lcout  LogicCell40_SEQ_MODE_0000  316    13141              RISE  1       
I__393/I                               Odrv12                     0      13141              RISE  1       
I__393/O                               Odrv12                     491    13632              RISE  1       
I__394/I                               LocalMux                   0      13632              RISE  1       
I__394/O                               LocalMux                   330    13962              RISE  1       
I__395/I                               IoInMux                    0      13962              RISE  1       
I__395/O                               IoInMux                    259    14221              RISE  1       
ADV_R_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      14221              RISE  1       
ADV_R_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   16459              FALL  1       
ADV_R_obuf_7_iopad/DIN                 IO_PAD                     0      16459              FALL  1       
ADV_R_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2688   19147              FALL  1       
ADV_R[7]                               main                       0      19147              FALL  1       

6.2.27::Path details for port: ADV_VSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_VSYNC
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 20647


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay             11328
---------------------------- ------
Clock To Out Delay            20647

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__693/I                                                             ClkMux                              0      8470               RISE  1       
I__693/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_11_LC_9_29_3/clk                                          LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_11_LC_9_29_3/lcout           LogicCell40_SEQ_MODE_1000  540    9319               RISE  4       
I__439/I                                LocalMux                   0      9319               RISE  1       
I__439/O                                LocalMux                   330    9649               RISE  1       
I__442/I                                InMux                      0      9649               RISE  1       
I__442/O                                InMux                      259    9908               RISE  1       
II_2.VGA_Y_RNIHUP8_11_LC_10_29_0/in1    LogicCell40_SEQ_MODE_0000  0      9908               RISE  1       
II_2.VGA_Y_RNIHUP8_11_LC_10_29_0/lcout  LogicCell40_SEQ_MODE_0000  400    10308              RISE  2       
I__648/I                                LocalMux                   0      10308              RISE  1       
I__648/O                                LocalMux                   330    10637              RISE  1       
I__650/I                                InMux                      0      10637              RISE  1       
I__650/O                                InMux                      259    10897              RISE  1       
II_2.VGA_Y_RNIS29A_6_LC_10_29_3/in1     LogicCell40_SEQ_MODE_0000  0      10897              RISE  1       
II_2.VGA_Y_RNIS29A_6_LC_10_29_3/lcout   LogicCell40_SEQ_MODE_0000  400    11297              RISE  1       
I__598/I                                LocalMux                   0      11297              RISE  1       
I__598/O                                LocalMux                   330    11626              RISE  1       
I__599/I                                InMux                      0      11626              RISE  1       
I__599/O                                InMux                      259    11886              RISE  1       
II_2.VGA_Y_RNIJMOM_5_LC_10_30_1/in3     LogicCell40_SEQ_MODE_0000  0      11886              RISE  1       
II_2.VGA_Y_RNIJMOM_5_LC_10_30_1/lcout   LogicCell40_SEQ_MODE_0000  316    12201              RISE  1       
I__596/I                                LocalMux                   0      12201              RISE  1       
I__596/O                                LocalMux                   330    12531              RISE  1       
I__597/I                                InMux                      0      12531              RISE  1       
I__597/O                                InMux                      259    12791              RISE  1       
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/in1      LogicCell40_SEQ_MODE_0000  0      12791              RISE  1       
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/ltout    LogicCell40_SEQ_MODE_0000  379    13169              FALL  1       
I__427/I                                CascadeMux                 0      13169              FALL  1       
I__427/O                                CascadeMux                 0      13169              FALL  1       
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/in2     LogicCell40_SEQ_MODE_0000  0      13169              FALL  1       
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/lcout   LogicCell40_SEQ_MODE_0000  379    13548              RISE  1       
I__418/I                                Odrv4                      0      13548              RISE  1       
I__418/O                                Odrv4                      351    13899              RISE  1       
I__419/I                                Span4Mux_h                 0      13899              RISE  1       
I__419/O                                Span4Mux_h                 302    14200              RISE  1       
I__420/I                                Span4Mux_v                 0      14200              RISE  1       
I__420/O                                Span4Mux_v                 351    14551              RISE  1       
I__421/I                                Span4Mux_v                 0      14551              RISE  1       
I__421/O                                Span4Mux_v                 351    14902              RISE  1       
I__422/I                                Span4Mux_s3_h              0      14902              RISE  1       
I__422/O                                Span4Mux_s3_h              231    15133              RISE  1       
I__423/I                                LocalMux                   0      15133              RISE  1       
I__423/O                                LocalMux                   330    15463              RISE  1       
I__424/I                                IoInMux                    0      15463              RISE  1       
I__424/O                                IoInMux                    259    15722              RISE  1       
ADV_VSYNC_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      15722              RISE  1       
ADV_VSYNC_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   17959              FALL  1       
ADV_VSYNC_obuf_iopad/DIN                IO_PAD                     0      17959              FALL  1       
ADV_VSYNC_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2688   20647              FALL  1       
ADV_VSYNC                               main                       0      20647              FALL  1       

6.2.28::Path details for port: DEBUG[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 17434


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17434
---------------------------- ------
Clock To Out Delay            17434

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  FALL  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  FALL  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              460    460                FALL  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__142/I                                                             Odrv4                               0      923                FALL  1       
I__142/O                                                             Odrv4                               372    1295               FALL  1       
I__143/I                                                             IoSpan4Mux                          0      1295               FALL  1       
I__143/O                                                             IoSpan4Mux                          323    1617               FALL  1       
I__144/I                                                             LocalMux                            0      1617               FALL  1       
I__144/O                                                             LocalMux                            309    1926               FALL  1       
I__145/I                                                             IoInMux                             0      1926               FALL  1       
I__145/O                                                             IoInMux                             217    2143               FALL  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4738               FALL  1       
I__162/O                                                             Odrv12                              540    5278               FALL  1       
I__163/I                                                             Span12Mux_h                         0      5278               FALL  1       
I__163/O                                                             Span12Mux_h                         540    5818               FALL  1       
I__164/I                                                             Span12Mux_v                         0      5818               FALL  1       
I__164/O                                                             Span12Mux_v                         540    6358               FALL  1       
I__165/I                                                             Sp12to4                             0      6358               FALL  1       
I__165/O                                                             Sp12to4                             449    6807               FALL  1       
I__166/I                                                             Span4Mux_s3_h                       0      6807               FALL  1       
I__166/O                                                             Span4Mux_s3_h                       231    7039               FALL  1       
I__167/I                                                             LocalMux                            0      7039               FALL  1       
I__167/O                                                             LocalMux                            309    7347               FALL  1       
I__168/I                                                             IoInMux                             0      7347               FALL  1       
I__168/O                                                             IoInMux                             217    7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              561    8126               FALL  24      
I__685/I                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__685/O                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__686/I                                                             GlobalMux                           0      8126               FALL  1       
I__686/O                                                             GlobalMux                           77     8203               FALL  1       
I__694/I                                                             Glb2LocalMux                        0      8203               FALL  1       
I__694/O                                                             Glb2LocalMux                        358    8561               FALL  1       
I__695/I                                                             LocalMux                            0      8561               FALL  1       
I__695/O                                                             LocalMux                            309    8869               FALL  1       
I__696/I                                                             InMux                               0      8869               FALL  1       
I__696/O                                                             InMux                               217    9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           288    9374               FALL  2       
I__672/I                                                             Odrv12                              0      9374               FALL  1       
I__672/O                                                             Odrv12                              540    9914               FALL  1       
I__674/I                                                             Span12Mux_h                         0      9914               FALL  1       
I__674/O                                                             Span12Mux_h                         540    10454              FALL  1       
I__676/I                                                             Span12Mux_s11_h                     0      10454              FALL  1       
I__676/O                                                             Span12Mux_s11_h                     526    10980              FALL  1       
I__678/I                                                             Sp12to4                             0      10980              FALL  1       
I__678/O                                                             Sp12to4                             449    11429              FALL  1       
I__680/I                                                             Span4Mux_s3_h                       0      11429              FALL  1       
I__680/O                                                             Span4Mux_s3_h                       231    11660              FALL  1       
I__682/I                                                             IoSpan4Mux                          0      11660              FALL  1       
I__682/O                                                             IoSpan4Mux                          323    11983              FALL  1       
I__683/I                                                             LocalMux                            0      11983              FALL  1       
I__683/O                                                             LocalMux                            309    12292              FALL  1       
I__684/I                                                             IoInMux                             0      12292              FALL  1       
I__684/O                                                             IoInMux                             217    12509              FALL  1       
DEBUG_obuf_6_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      12509              FALL  1       
DEBUG_obuf_6_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2237   14746              FALL  1       
DEBUG_obuf_6_iopad/DIN                                               IO_PAD                              0      14746              FALL  1       
DEBUG_obuf_6_iopad/PACKAGEPIN:out                                    IO_PAD                              2688   17434              FALL  1       
DEBUG[6]:out                                                         main                                0      17434              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17331


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17331
---------------------------- ------
Clock To Out Delay            17331

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__694/I                                                             Glb2LocalMux                        0      8470               RISE  1       
I__694/O                                                             Glb2LocalMux                        449    8919               RISE  1       
I__695/I                                                             LocalMux                            0      8919               RISE  1       
I__695/O                                                             LocalMux                            330    9249               RISE  1       
I__696/I                                                             InMux                               0      9249               RISE  1       
I__696/O                                                             InMux                               259    9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           316    9824               RISE  2       
I__672/I                                                             Odrv12                              0      9824               RISE  1       
I__672/O                                                             Odrv12                              491    10315              RISE  1       
I__674/I                                                             Span12Mux_h                         0      10315              RISE  1       
I__674/O                                                             Span12Mux_h                         491    10806              RISE  1       
I__676/I                                                             Span12Mux_s11_h                     0      10806              RISE  1       
I__676/O                                                             Span12Mux_s11_h                     470    11276              RISE  1       
I__678/I                                                             Sp12to4                             0      11276              RISE  1       
I__678/O                                                             Sp12to4                             428    11703              RISE  1       
I__680/I                                                             Span4Mux_s3_h                       0      11703              RISE  1       
I__680/O                                                             Span4Mux_s3_h                       231    11935              RISE  1       
I__682/I                                                             IoSpan4Mux                          0      11935              RISE  1       
I__682/O                                                             IoSpan4Mux                          288    12222              RISE  1       
I__683/I                                                             LocalMux                            0      12222              RISE  1       
I__683/O                                                             LocalMux                            330    12552              RISE  1       
I__684/I                                                             IoInMux                             0      12552              RISE  1       
I__684/O                                                             IoInMux                             259    12812              RISE  1       
DEBUG_obuf_6_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      12812              RISE  1       
DEBUG_obuf_6_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2006   14817              RISE  1       
DEBUG_obuf_6_iopad/DIN                                               IO_PAD                              0      14817              RISE  1       
DEBUG_obuf_6_iopad/PACKAGEPIN:out                                    IO_PAD                              2514   17331              RISE  1       
DEBUG[6]:out                                                         main                                0      17331              RISE  1       

6.2.29::Path details for port: LED      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : TVP_VSYNC
Clock Reference    : TVP_VSYNC:R
Clock to Out Delay : 14598


Launch Clock Path Delay        5188
+ Clock To Q Delay              540
+ Data Path Delay              8870
---------------------------- ------
Clock To Out Delay            14598

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TVP_VSYNC                                         main                       0      0                  RISE  1       
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                          Odrv12                     0      1127               RISE  1       
I__134/O                                          Odrv12                     491    1618               RISE  1       
I__135/I                                          Span12Mux_h                0      1618               RISE  1       
I__135/O                                          Span12Mux_h                491    2109               RISE  1       
I__136/I                                          Span12Mux_v                0      2109               RISE  1       
I__136/O                                          Span12Mux_v                491    2600               RISE  1       
I__137/I                                          Sp12to4                    0      2600               RISE  1       
I__137/O                                          Sp12to4                    428    3028               RISE  1       
I__138/I                                          Span4Mux_s2_h              0      3028               RISE  1       
I__138/O                                          Span4Mux_s2_h              203    3231               RISE  1       
I__139/I                                          IoSpan4Mux                 0      3231               RISE  1       
I__139/O                                          IoSpan4Mux                 288    3519               RISE  1       
I__140/I                                          LocalMux                   0      3519               RISE  1       
I__140/O                                          LocalMux                   330    3848               RISE  1       
I__141/I                                          IoInMux                    0      3848               RISE  1       
I__141/O                                          IoInMux                    259    4108               RISE  1       
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4108               RISE  1       
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4725               RISE  7       
I__485/I                                          gio2CtrlBuf                0      4725               RISE  1       
I__485/O                                          gio2CtrlBuf                0      4725               RISE  1       
I__486/I                                          GlobalMux                  0      4725               RISE  1       
I__486/O                                          GlobalMux                  154    4879               RISE  1       
I__488/I                                          ClkMux                     0      4879               RISE  1       
I__488/O                                          ClkMux                     309    5188               RISE  1       
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000  0      5188               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
PULSE_1HZ_LC_10_27_7/lcout     LogicCell40_SEQ_MODE_1000  540    5728               FALL  2       
I__490/I                       Odrv12                     0      5728               FALL  1       
I__490/O                       Odrv12                     540    6268               FALL  1       
I__492/I                       Span12Mux_v                0      6268               FALL  1       
I__492/O                       Span12Mux_v                540    6808               FALL  1       
I__493/I                       LocalMux                   0      6808               FALL  1       
I__493/O                       LocalMux                   309    7117               FALL  1       
I__494/I                       InMux                      0      7117               FALL  1       
I__494/O                       InMux                      217    7334               FALL  1       
LED_obuf_RNO_LC_10_20_6/in3    LogicCell40_SEQ_MODE_0000  0      7334               FALL  1       
LED_obuf_RNO_LC_10_20_6/lcout  LogicCell40_SEQ_MODE_0000  288    7622               FALL  1       
I__408/I                       Odrv12                     0      7622               FALL  1       
I__408/O                       Odrv12                     540    8162               FALL  1       
I__409/I                       Span12Mux_v                0      8162               FALL  1       
I__409/O                       Span12Mux_v                540    8702               FALL  1       
I__410/I                       Span12Mux_h                0      8702               FALL  1       
I__410/O                       Span12Mux_h                540    9242               FALL  1       
I__411/I                       Span12Mux_s1_v             0      9242               FALL  1       
I__411/O                       Span12Mux_s1_v             105    9347               FALL  1       
I__412/I                       LocalMux                   0      9347               FALL  1       
I__412/O                       LocalMux                   309    9656               FALL  1       
I__413/I                       IoInMux                    0      9656               FALL  1       
I__413/O                       IoInMux                    217    9873               FALL  1       
LED_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9873               FALL  1       
LED_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12110              FALL  1       
LED_obuf_iopad/DIN             IO_PAD                     0      12110              FALL  1       
LED_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2488   14598              FALL  1       
LED                            main                       0      14598              FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : DEBUG[7]:in
Pad to Pad Delay : 10304

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
DEBUG[7]:in                       main                       0      0                  RISE  1       
DEBUG_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
DEBUG_ibuf_7_iopad/DOUT           IO_PAD                     760    760                RISE  1       
DEBUG_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      760                RISE  1       
DEBUG_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1377               RISE  1       
I__414/I                          Odrv12                     0      1377               RISE  1       
I__414/O                          Odrv12                     491    1868               RISE  1       
I__415/I                          Span12Mux_h                0      1868               RISE  1       
I__415/O                          Span12Mux_h                491    2359               RISE  1       
I__416/I                          LocalMux                   0      2359               RISE  1       
I__416/O                          LocalMux                   330    2689               RISE  1       
I__417/I                          InMux                      0      2689               RISE  1       
I__417/O                          InMux                      259    2948               RISE  1       
LED_obuf_RNO_LC_10_20_6/in1       LogicCell40_SEQ_MODE_0000  0      2948               RISE  1       
LED_obuf_RNO_LC_10_20_6/lcout     LogicCell40_SEQ_MODE_0000  379    3327               FALL  1       
I__408/I                          Odrv12                     0      3327               FALL  1       
I__408/O                          Odrv12                     540    3867               FALL  1       
I__409/I                          Span12Mux_v                0      3867               FALL  1       
I__409/O                          Span12Mux_v                540    4407               FALL  1       
I__410/I                          Span12Mux_h                0      4407               FALL  1       
I__410/O                          Span12Mux_h                540    4947               FALL  1       
I__411/I                          Span12Mux_s1_v             0      4947               FALL  1       
I__411/O                          Span12Mux_s1_v             105    5052               FALL  1       
I__412/I                          LocalMux                   0      5052               FALL  1       
I__412/O                          LocalMux                   309    5361               FALL  1       
I__413/I                          IoInMux                    0      5361               FALL  1       
I__413/O                          IoInMux                    217    5578               FALL  1       
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5578               FALL  1       
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2237   7816               FALL  1       
LED_obuf_iopad/DIN                IO_PAD                     0      7816               FALL  1       
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2488   10304              FALL  1       
LED                               main                       0      10304              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: ADV_B[0]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[0]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16202


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              6883
---------------------------- ------
Clock To Out Delay            16202

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__692/I                                                             ClkMux                              0      8470               RISE  1       
I__692/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_0_LC_10_28_6/clk                                          LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_0_LC_10_28_6/lcout          LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__624/I                               LocalMux                   0      9319               FALL  1       
I__624/O                               LocalMux                   309    9627               FALL  1       
I__629/I                               InMux                      0      9627               FALL  1       
I__629/O                               InMux                      217    9845               FALL  1       
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1    LogicCell40_SEQ_MODE_0000  0      9845               FALL  1       
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/lcout  LogicCell40_SEQ_MODE_0000  379    10224              FALL  1       
I__384/I                               Odrv4                      0      10224              FALL  1       
I__384/O                               Odrv4                      372    10595              FALL  1       
I__385/I                               Span4Mux_v                 0      10595              FALL  1       
I__385/O                               Span4Mux_v                 372    10967              FALL  1       
I__386/I                               Span4Mux_s0_v              0      10967              FALL  1       
I__386/O                               Span4Mux_s0_v              189    11156              FALL  1       
I__387/I                               LocalMux                   0      11156              FALL  1       
I__387/O                               LocalMux                   309    11465              FALL  1       
I__388/I                               IoInMux                    0      11465              FALL  1       
I__388/O                               IoInMux                    217    11682              FALL  1       
ADV_B_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      11682              FALL  1       
ADV_B_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   13688              RISE  1       
ADV_B_obuf_0_iopad/DIN                 IO_PAD                     0      13688              RISE  1       
ADV_B_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                     2514   16202              RISE  1       
ADV_B[0]                               main                       0      16202              RISE  1       

6.5.2::Path details for port: ADV_B[1]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[1]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17163


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7844
---------------------------- ------
Clock To Out Delay            17163

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_1_LC_9_28_1/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_1_LC_9_28_1/lcout            LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__611/I                                Odrv4                      0      9319               FALL  1       
I__611/O                                Odrv4                      372    9691               FALL  1       
I__616/I                                Span4Mux_v                 0      9691               FALL  1       
I__616/O                                Span4Mux_v                 372    10062              FALL  1       
I__618/I                                LocalMux                   0      10062              FALL  1       
I__618/O                                LocalMux                   309    10371              FALL  1       
I__620/I                                InMux                      0      10371              FALL  1       
I__620/O                                InMux                      217    10588              FALL  1       
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/in3    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/lcout  LogicCell40_SEQ_MODE_0000  288    10876              FALL  1       
I__602/I                                Odrv12                     0      10876              FALL  1       
I__602/O                                Odrv12                     540    11416              FALL  1       
I__603/I                                Sp12to4                    0      11416              FALL  1       
I__603/O                                Sp12to4                    449    11865              FALL  1       
I__604/I                                Span4Mux_s2_v              0      11865              FALL  1       
I__604/O                                Span4Mux_s2_v              252    12117              FALL  1       
I__605/I                                LocalMux                   0      12117              FALL  1       
I__605/O                                LocalMux                   309    12426              FALL  1       
I__606/I                                IoInMux                    0      12426              FALL  1       
I__606/O                                IoInMux                    217    12643              FALL  1       
ADV_B_obuf_1_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12643              FALL  1       
ADV_B_obuf_1_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   14649              RISE  1       
ADV_B_obuf_1_iopad/DIN                  IO_PAD                     0      14649              RISE  1       
ADV_B_obuf_1_iopad/PACKAGEPIN:out       IO_PAD                     2514   17163              RISE  1       
ADV_B[1]                                main                       0      17163              RISE  1       

6.5.3::Path details for port: ADV_B[2]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[2]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16616


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7297
---------------------------- ------
Clock To Out Delay            16616

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_2_LC_9_28_2/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_2_LC_9_28_2/lcout            LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__776/I                                Odrv4                      0      9319               FALL  1       
I__776/O                                Odrv4                      372    9691               FALL  1       
I__781/I                                Span4Mux_v                 0      9691               FALL  1       
I__781/O                                Span4Mux_v                 372    10062              FALL  1       
I__785/I                                LocalMux                   0      10062              FALL  1       
I__785/O                                LocalMux                   309    10371              FALL  1       
I__787/I                                InMux                      0      10371              FALL  1       
I__787/O                                InMux                      217    10588              FALL  1       
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/in3    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/lcout  LogicCell40_SEQ_MODE_0000  288    10876              FALL  1       
I__769/I                                Odrv12                     0      10876              FALL  1       
I__769/O                                Odrv12                     540    11416              FALL  1       
I__770/I                                Span12Mux_s2_v             0      11416              FALL  1       
I__770/O                                Span12Mux_s2_v             154    11570              FALL  1       
I__771/I                                LocalMux                   0      11570              FALL  1       
I__771/O                                LocalMux                   309    11879              FALL  1       
I__772/I                                IoInMux                    0      11879              FALL  1       
I__772/O                                IoInMux                    217    12096              FALL  1       
ADV_B_obuf_2_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12096              FALL  1       
ADV_B_obuf_2_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   14102              RISE  1       
ADV_B_obuf_2_iopad/DIN                  IO_PAD                     0      14102              RISE  1       
ADV_B_obuf_2_iopad/PACKAGEPIN:out       IO_PAD                     2514   16616              RISE  1       
ADV_B[2]                                main                       0      16616              RISE  1       

6.5.4::Path details for port: ADV_B[3]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[3]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16763


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7444
---------------------------- ------
Clock To Out Delay            16763

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_3_LC_9_28_3/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_3_LC_9_28_3/lcout            LogicCell40_SEQ_MODE_1000  540    9319               FALL  7       
I__560/I                                Odrv4                      0      9319               FALL  1       
I__560/O                                Odrv4                      372    9691               FALL  1       
I__566/I                                LocalMux                   0      9691               FALL  1       
I__566/O                                LocalMux                   309    9999               FALL  1       
I__571/I                                InMux                      0      9999               FALL  1       
I__571/O                                InMux                      217    10217              FALL  1       
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/in3    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/lcout  LogicCell40_SEQ_MODE_0000  316    10532              RISE  1       
I__552/I                                Odrv12                     0      10532              RISE  1       
I__552/O                                Odrv12                     491    11023              RISE  1       
I__553/I                                Span12Mux_h                0      11023              RISE  1       
I__553/O                                Span12Mux_h                491    11514              RISE  1       
I__554/I                                Span12Mux_s2_v             0      11514              RISE  1       
I__554/O                                Span12Mux_s2_v             140    11654              RISE  1       
I__555/I                                LocalMux                   0      11654              RISE  1       
I__555/O                                LocalMux                   330    11984              RISE  1       
I__556/I                                IoInMux                    0      11984              RISE  1       
I__556/O                                IoInMux                    259    12244              RISE  1       
ADV_B_obuf_3_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12244              RISE  1       
ADV_B_obuf_3_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   14249              RISE  1       
ADV_B_obuf_3_iopad/DIN                  IO_PAD                     0      14249              RISE  1       
ADV_B_obuf_3_iopad/PACKAGEPIN:out       IO_PAD                     2514   16763              RISE  1       
ADV_B[3]                                main                       0      16763              RISE  1       

6.5.5::Path details for port: ADV_B[4]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[4]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17493


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              8174
---------------------------- ------
Clock To Out Delay            17493

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_4_LC_9_28_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_4_LC_9_28_4/lcout            LogicCell40_SEQ_MODE_1000  540    9319               FALL  7       
I__583/I                                Odrv4                      0      9319               FALL  1       
I__583/O                                Odrv4                      372    9691               FALL  1       
I__588/I                                Span4Mux_v                 0      9691               FALL  1       
I__588/O                                Span4Mux_v                 372    10062              FALL  1       
I__592/I                                LocalMux                   0      10062              FALL  1       
I__592/O                                LocalMux                   309    10371              FALL  1       
I__594/I                                InMux                      0      10371              FALL  1       
I__594/O                                InMux                      217    10588              FALL  1       
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/in3    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/lcout  LogicCell40_SEQ_MODE_0000  288    10876              FALL  1       
I__573/I                                Odrv4                      0      10876              FALL  1       
I__573/O                                Odrv4                      372    11248              FALL  1       
I__574/I                                Span4Mux_h                 0      11248              FALL  1       
I__574/O                                Span4Mux_h                 316    11563              FALL  1       
I__575/I                                Span4Mux_h                 0      11563              FALL  1       
I__575/O                                Span4Mux_h                 316    11879              FALL  1       
I__576/I                                Span4Mux_h                 0      11879              FALL  1       
I__576/O                                Span4Mux_h                 316    12194              FALL  1       
I__577/I                                Span4Mux_s2_v              0      12194              FALL  1       
I__577/O                                Span4Mux_s2_v              252    12447              FALL  1       
I__578/I                                LocalMux                   0      12447              FALL  1       
I__578/O                                LocalMux                   309    12755              FALL  1       
I__579/I                                IoInMux                    0      12755              FALL  1       
I__579/O                                IoInMux                    217    12973              FALL  1       
ADV_B_obuf_4_preio/DOUT0                PRE_IO_PIN_TYPE_011001     0      12973              FALL  1       
ADV_B_obuf_4_preio/PADOUT               PRE_IO_PIN_TYPE_011001     2006   14979              RISE  1       
ADV_B_obuf_4_iopad/DIN                  IO_PAD                     0      14979              RISE  1       
ADV_B_obuf_4_iopad/PACKAGEPIN:out       IO_PAD                     2514   17493              RISE  1       
ADV_B[4]                                main                       0      17493              RISE  1       

6.5.6::Path details for port: ADV_B[5]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[5]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17402


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              8083
---------------------------- ------
Clock To Out Delay            17402

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_5_LC_9_28_5/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_5_LC_9_28_5/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__863/I                               Odrv4                      0      9319               FALL  1       
I__863/O                               Odrv4                      372    9691               FALL  1       
I__868/I                               LocalMux                   0      9691               FALL  1       
I__868/O                               LocalMux                   309    9999               FALL  1       
I__871/I                               InMux                      0      9999               FALL  1       
I__871/O                               InMux                      217    10217              FALL  1       
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/in3    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/lcout  LogicCell40_SEQ_MODE_0000  316    10532              RISE  1       
I__854/I                               Odrv12                     0      10532              RISE  1       
I__854/O                               Odrv12                     491    11023              RISE  1       
I__855/I                               Sp12to4                    0      11023              RISE  1       
I__855/O                               Sp12to4                    428    11451              RISE  1       
I__856/I                               Span4Mux_h                 0      11451              RISE  1       
I__856/O                               Span4Mux_h                 302    11753              RISE  1       
I__857/I                               Span4Mux_s2_v              0      11753              RISE  1       
I__857/O                               Span4Mux_s2_v              252    12005              RISE  1       
I__858/I                               IoSpan4Mux                 0      12005              RISE  1       
I__858/O                               IoSpan4Mux                 288    12293              RISE  1       
I__859/I                               LocalMux                   0      12293              RISE  1       
I__859/O                               LocalMux                   330    12622              RISE  1       
I__860/I                               IoInMux                    0      12622              RISE  1       
I__860/O                               IoInMux                    259    12882              RISE  1       
ADV_B_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12882              RISE  1       
ADV_B_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14888              RISE  1       
ADV_B_obuf_5_iopad/DIN                 IO_PAD                     0      14888              RISE  1       
ADV_B_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2514   17402              RISE  1       
ADV_B[5]                               main                       0      17402              RISE  1       

6.5.7::Path details for port: ADV_B[6]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[6]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17528


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              8209
---------------------------- ------
Clock To Out Delay            17528

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__842/I                               Odrv4                      0      9319               FALL  1       
I__842/O                               Odrv4                      372    9691               FALL  1       
I__848/I                               LocalMux                   0      9691               FALL  1       
I__848/O                               LocalMux                   309    9999               FALL  1       
I__851/I                               InMux                      0      9999               FALL  1       
I__851/O                               InMux                      217    10217              FALL  1       
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/in0    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/lcout  LogicCell40_SEQ_MODE_0000  386    10602              FALL  1       
I__831/I                               Odrv12                     0      10602              FALL  1       
I__831/O                               Odrv12                     540    11142              FALL  1       
I__832/I                               Sp12to4                    0      11142              FALL  1       
I__832/O                               Sp12to4                    449    11591              FALL  1       
I__833/I                               Span4Mux_h                 0      11591              FALL  1       
I__833/O                               Span4Mux_h                 316    11907              FALL  1       
I__834/I                               Span4Mux_s2_v              0      11907              FALL  1       
I__834/O                               Span4Mux_s2_v              252    12159              FALL  1       
I__835/I                               IoSpan4Mux                 0      12159              FALL  1       
I__835/O                               IoSpan4Mux                 323    12482              FALL  1       
I__836/I                               LocalMux                   0      12482              FALL  1       
I__836/O                               LocalMux                   309    12791              FALL  1       
I__837/I                               IoInMux                    0      12791              FALL  1       
I__837/O                               IoInMux                    217    13008              FALL  1       
ADV_B_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      13008              FALL  1       
ADV_B_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   15014              RISE  1       
ADV_B_obuf_6_iopad/DIN                 IO_PAD                     0      15014              RISE  1       
ADV_B_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2514   17528              RISE  1       
ADV_B[6]                               main                       0      17528              RISE  1       

6.5.8::Path details for port: ADV_B[7]  
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_B[7]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16883


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7564
---------------------------- ------
Clock To Out Delay            16883

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_7_LC_9_28_7/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_7_LC_9_28_7/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__755/I                               Odrv4                      0      9319               FALL  1       
I__755/O                               Odrv4                      372    9691               FALL  1       
I__761/I                               LocalMux                   0      9691               FALL  1       
I__761/O                               LocalMux                   309    9999               FALL  1       
I__765/I                               InMux                      0      9999               FALL  1       
I__765/O                               InMux                      217    10217              FALL  1       
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/in0    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/lcout  LogicCell40_SEQ_MODE_0000  386    10602              FALL  1       
I__697/I                               Odrv12                     0      10602              FALL  1       
I__697/O                               Odrv12                     540    11142              FALL  1       
I__698/I                               Span12Mux_h                0      11142              FALL  1       
I__698/O                               Span12Mux_h                540    11682              FALL  1       
I__699/I                               Span12Mux_s2_v             0      11682              FALL  1       
I__699/O                               Span12Mux_s2_v             154    11837              FALL  1       
I__700/I                               LocalMux                   0      11837              FALL  1       
I__700/O                               LocalMux                   309    12145              FALL  1       
I__701/I                               IoInMux                    0      12145              FALL  1       
I__701/O                               IoInMux                    217    12363              FALL  1       
ADV_B_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12363              FALL  1       
ADV_B_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14369              RISE  1       
ADV_B_obuf_7_iopad/DIN                 IO_PAD                     0      14369              RISE  1       
ADV_B_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2514   16883              RISE  1       
ADV_B[7]                               main                       0      16883              RISE  1       

6.5.9::Path details for port: ADV_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 16144


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16144
---------------------------- ------
Clock To Out Delay            16144

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  FALL  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  FALL  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              460    460                FALL  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__142/I                                                             Odrv4                               0      923                FALL  1       
I__142/O                                                             Odrv4                               372    1295               FALL  1       
I__143/I                                                             IoSpan4Mux                          0      1295               FALL  1       
I__143/O                                                             IoSpan4Mux                          323    1617               FALL  1       
I__144/I                                                             LocalMux                            0      1617               FALL  1       
I__144/O                                                             LocalMux                            309    1926               FALL  1       
I__145/I                                                             IoInMux                             0      1926               FALL  1       
I__145/O                                                             IoInMux                             217    2143               FALL  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4738               FALL  1       
I__162/O                                                             Odrv12                              540    5278               FALL  1       
I__163/I                                                             Span12Mux_h                         0      5278               FALL  1       
I__163/O                                                             Span12Mux_h                         540    5818               FALL  1       
I__164/I                                                             Span12Mux_v                         0      5818               FALL  1       
I__164/O                                                             Span12Mux_v                         540    6358               FALL  1       
I__165/I                                                             Sp12to4                             0      6358               FALL  1       
I__165/O                                                             Sp12to4                             449    6807               FALL  1       
I__166/I                                                             Span4Mux_s3_h                       0      6807               FALL  1       
I__166/O                                                             Span4Mux_s3_h                       231    7039               FALL  1       
I__167/I                                                             LocalMux                            0      7039               FALL  1       
I__167/O                                                             LocalMux                            309    7347               FALL  1       
I__168/I                                                             IoInMux                             0      7347               FALL  1       
I__168/O                                                             IoInMux                             217    7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              561    8126               FALL  24      
I__685/I                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__685/O                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__686/I                                                             GlobalMux                           0      8126               FALL  1       
I__686/O                                                             GlobalMux                           77     8203               FALL  1       
I__694/I                                                             Glb2LocalMux                        0      8203               FALL  1       
I__694/O                                                             Glb2LocalMux                        358    8561               FALL  1       
I__695/I                                                             LocalMux                            0      8561               FALL  1       
I__695/O                                                             LocalMux                            309    8869               FALL  1       
I__696/I                                                             InMux                               0      8869               FALL  1       
I__696/O                                                             InMux                               217    9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           288    9374               FALL  2       
I__671/I                                                             Odrv4                               0      9374               FALL  1       
I__671/O                                                             Odrv4                               372    9746               FALL  1       
I__673/I                                                             Span4Mux_v                          0      9746               FALL  1       
I__673/O                                                             Span4Mux_v                          372    10118              FALL  1       
I__675/I                                                             Span4Mux_s2_v                       0      10118              FALL  1       
I__675/O                                                             Span4Mux_s2_v                       252    10370              FALL  1       
I__677/I                                                             IoSpan4Mux                          0      10370              FALL  1       
I__677/O                                                             IoSpan4Mux                          323    10693              FALL  1       
I__679/I                                                             LocalMux                            0      10693              FALL  1       
I__679/O                                                             LocalMux                            309    11001              FALL  1       
I__681/I                                                             IoInMux                             0      11001              FALL  1       
I__681/O                                                             IoInMux                             217    11219              FALL  1       
ADV_CLK_obuf_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      11219              FALL  1       
ADV_CLK_obuf_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2237   13456              FALL  1       
ADV_CLK_obuf_iopad/DIN                                               IO_PAD                              0      13456              FALL  1       
ADV_CLK_obuf_iopad/PACKAGEPIN:out                                    IO_PAD                              2688   16144              FALL  1       
ADV_CLK                                                              main                                0      16144              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_CLK
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16174


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             16174
---------------------------- ------
Clock To Out Delay            16174

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__694/I                                                             Glb2LocalMux                        0      8470               RISE  1       
I__694/O                                                             Glb2LocalMux                        449    8919               RISE  1       
I__695/I                                                             LocalMux                            0      8919               RISE  1       
I__695/O                                                             LocalMux                            330    9249               RISE  1       
I__696/I                                                             InMux                               0      9249               RISE  1       
I__696/O                                                             InMux                               259    9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           316    9824               RISE  2       
I__671/I                                                             Odrv4                               0      9824               RISE  1       
I__671/O                                                             Odrv4                               351    10175              RISE  1       
I__673/I                                                             Span4Mux_v                          0      10175              RISE  1       
I__673/O                                                             Span4Mux_v                          351    10525              RISE  1       
I__675/I                                                             Span4Mux_s2_v                       0      10525              RISE  1       
I__675/O                                                             Span4Mux_s2_v                       252    10778              RISE  1       
I__677/I                                                             IoSpan4Mux                          0      10778              RISE  1       
I__677/O                                                             IoSpan4Mux                          288    11065              RISE  1       
I__679/I                                                             LocalMux                            0      11065              RISE  1       
I__679/O                                                             LocalMux                            330    11395              RISE  1       
I__681/I                                                             IoInMux                             0      11395              RISE  1       
I__681/O                                                             IoInMux                             259    11654              RISE  1       
ADV_CLK_obuf_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      11654              RISE  1       
ADV_CLK_obuf_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2006   13660              RISE  1       
ADV_CLK_obuf_iopad/DIN                                               IO_PAD                              0      13660              RISE  1       
ADV_CLK_obuf_iopad/PACKAGEPIN:out                                    IO_PAD                              2514   16174              RISE  1       
ADV_CLK                                                              main                                0      16174              RISE  1       

6.5.10::Path details for port: ADV_G[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[0]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16546


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7227
---------------------------- ------
Clock To Out Delay            16546

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__689/I                                                             ClkMux                              0      8470               RISE  1       
I__689/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_0_LC_6_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_0_LC_6_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__295/I                               Odrv4                      0      9319               FALL  1       
I__295/O                               Odrv4                      372    9691               FALL  1       
I__300/I                               Span4Mux_v                 0      9691               FALL  1       
I__300/O                               Span4Mux_v                 372    10062              FALL  1       
I__301/I                               LocalMux                   0      10062              FALL  1       
I__301/O                               LocalMux                   309    10371              FALL  1       
I__302/I                               InMux                      0      10371              FALL  1       
I__302/O                               InMux                      217    10588              FALL  1       
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/in3    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/lcout  LogicCell40_SEQ_MODE_0000  288    10876              FALL  1       
I__186/I                               Odrv4                      0      10876              FALL  1       
I__186/O                               Odrv4                      372    11248              FALL  1       
I__187/I                               Span4Mux_s2_v              0      11248              FALL  1       
I__187/O                               Span4Mux_s2_v              252    11500              FALL  1       
I__188/I                               LocalMux                   0      11500              FALL  1       
I__188/O                               LocalMux                   309    11809              FALL  1       
I__189/I                               IoInMux                    0      11809              FALL  1       
I__189/O                               IoInMux                    217    12026              FALL  1       
ADV_G_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12026              FALL  1       
ADV_G_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14032              RISE  1       
ADV_G_obuf_0_iopad/DIN                 IO_PAD                     0      14032              RISE  1       
ADV_G_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                     2514   16546              RISE  1       
ADV_G[0]                               main                       0      16546              RISE  1       

6.5.11::Path details for port: ADV_G[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[1]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16553


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7234
---------------------------- ------
Clock To Out Delay            16553

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__690/I                                                             ClkMux                              0      8470               RISE  1       
I__690/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_1_LC_6_29_3/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_1_LC_6_29_3/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  3       
I__285/I                               Odrv4                      0      9319               FALL  1       
I__285/O                               Odrv4                      372    9691               FALL  1       
I__288/I                               LocalMux                   0      9691               FALL  1       
I__288/O                               LocalMux                   309    9999               FALL  1       
I__290/I                               InMux                      0      9999               FALL  1       
I__290/O                               InMux                      217    10217              FALL  1       
I__291/I                               CascadeMux                 0      10217              FALL  1       
I__291/O                               CascadeMux                 0      10217              FALL  1       
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/lcout  LogicCell40_SEQ_MODE_0000  351    10567              FALL  1       
I__172/I                               Odrv4                      0      10567              FALL  1       
I__172/O                               Odrv4                      372    10939              FALL  1       
I__173/I                               Span4Mux_v                 0      10939              FALL  1       
I__173/O                               Span4Mux_v                 372    11311              FALL  1       
I__174/I                               Span4Mux_s1_v              0      11311              FALL  1       
I__174/O                               Span4Mux_s1_v              196    11507              FALL  1       
I__175/I                               LocalMux                   0      11507              FALL  1       
I__175/O                               LocalMux                   309    11816              FALL  1       
I__176/I                               IoInMux                    0      11816              FALL  1       
I__176/O                               IoInMux                    217    12033              FALL  1       
ADV_G_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12033              FALL  1       
ADV_G_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14039              RISE  1       
ADV_G_obuf_1_iopad/DIN                 IO_PAD                     0      14039              RISE  1       
ADV_G_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                     2514   16553              RISE  1       
ADV_G[1]                               main                       0      16553              RISE  1       

6.5.12::Path details for port: ADV_G[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[2]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16293


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              6974
---------------------------- ------
Clock To Out Delay            16293

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_2_LC_5_27_1/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  3       
I__328/I                               Odrv4                      0      9319               FALL  1       
I__328/O                               Odrv4                      372    9691               FALL  1       
I__331/I                               Span4Mux_v                 0      9691               FALL  1       
I__331/O                               Span4Mux_v                 372    10062              FALL  1       
I__332/I                               LocalMux                   0      10062              FALL  1       
I__332/O                               LocalMux                   309    10371              FALL  1       
I__333/I                               InMux                      0      10371              FALL  1       
I__333/O                               InMux                      217    10588              FALL  1       
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/in3    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/lcout  LogicCell40_SEQ_MODE_0000  288    10876              FALL  1       
I__146/I                               Odrv4                      0      10876              FALL  1       
I__146/O                               Odrv4                      372    11248              FALL  1       
I__147/I                               LocalMux                   0      11248              FALL  1       
I__147/O                               LocalMux                   309    11556              FALL  1       
I__148/I                               IoInMux                    0      11556              FALL  1       
I__148/O                               IoInMux                    217    11774              FALL  1       
ADV_G_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      11774              FALL  1       
ADV_G_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   13779              RISE  1       
ADV_G_obuf_2_iopad/DIN                 IO_PAD                     0      13779              RISE  1       
ADV_G_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                     2514   16293              RISE  1       
ADV_G[2]                               main                       0      16293              RISE  1       

6.5.13::Path details for port: ADV_G[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[3]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16595


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7276
---------------------------- ------
Clock To Out Delay            16595

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_3_LC_5_27_2/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_3_LC_5_27_2/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  4       
I__370/I                               Odrv4                      0      9319               FALL  1       
I__370/O                               Odrv4                      372    9691               FALL  1       
I__374/I                               LocalMux                   0      9691               FALL  1       
I__374/O                               LocalMux                   309    9999               FALL  1       
I__377/I                               InMux                      0      9999               FALL  1       
I__377/O                               InMux                      217    10217              FALL  1       
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/in0    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/lcout  LogicCell40_SEQ_MODE_0000  386    10602              FALL  1       
I__190/I                               Odrv4                      0      10602              FALL  1       
I__190/O                               Odrv4                      372    10974              FALL  1       
I__191/I                               Span4Mux_s2_v              0      10974              FALL  1       
I__191/O                               Span4Mux_s2_v              252    11227              FALL  1       
I__192/I                               IoSpan4Mux                 0      11227              FALL  1       
I__192/O                               IoSpan4Mux                 323    11549              FALL  1       
I__193/I                               LocalMux                   0      11549              FALL  1       
I__193/O                               LocalMux                   309    11858              FALL  1       
I__194/I                               IoInMux                    0      11858              FALL  1       
I__194/O                               IoInMux                    217    12075              FALL  1       
ADV_G_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12075              FALL  1       
ADV_G_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14081              RISE  1       
ADV_G_obuf_3_iopad/DIN                 IO_PAD                     0      14081              RISE  1       
ADV_G_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                     2514   16595              RISE  1       
ADV_G[3]                               main                       0      16595              RISE  1       

6.5.14::Path details for port: ADV_G[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[4]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16020


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              6701
---------------------------- ------
Clock To Out Delay            16020

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_4_LC_5_27_3/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_4_LC_5_27_3/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__318/I                               Odrv4                      0      9319               FALL  1       
I__318/O                               Odrv4                      372    9691               FALL  1       
I__323/I                               LocalMux                   0      9691               FALL  1       
I__323/O                               LocalMux                   309    9999               FALL  1       
I__325/I                               InMux                      0      9999               FALL  1       
I__325/O                               InMux                      217    10217              FALL  1       
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/in0    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/lcout  LogicCell40_SEQ_MODE_0000  386    10602              FALL  1       
I__195/I                               Odrv4                      0      10602              FALL  1       
I__195/O                               Odrv4                      372    10974              FALL  1       
I__196/I                               LocalMux                   0      10974              FALL  1       
I__196/O                               LocalMux                   309    11283              FALL  1       
I__197/I                               IoInMux                    0      11283              FALL  1       
I__197/O                               IoInMux                    217    11500              FALL  1       
ADV_G_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      11500              FALL  1       
ADV_G_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   13506              RISE  1       
ADV_G_obuf_4_iopad/DIN                 IO_PAD                     0      13506              RISE  1       
ADV_G_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                     2514   16020              RISE  1       
ADV_G[4]                               main                       0      16020              RISE  1       

6.5.15::Path details for port: ADV_G[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[5]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16265


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              6946
---------------------------- ------
Clock To Out Delay            16265

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_5_LC_5_27_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_5_LC_5_27_4/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  4       
I__212/I                               LocalMux                   0      9319               FALL  1       
I__212/O                               LocalMux                   309    9627               FALL  1       
I__216/I                               InMux                      0      9627               FALL  1       
I__216/O                               InMux                      217    9845               FALL  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in1    LogicCell40_SEQ_MODE_0000  0      9845               FALL  1       
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_0000  379    10224              FALL  1       
I__235/I                               Odrv4                      0      10224              FALL  1       
I__235/O                               Odrv4                      372    10595              FALL  1       
I__236/I                               Span4Mux_v                 0      10595              FALL  1       
I__236/O                               Span4Mux_v                 372    10967              FALL  1       
I__237/I                               Span4Mux_s2_v              0      10967              FALL  1       
I__237/O                               Span4Mux_s2_v              252    11220              FALL  1       
I__238/I                               LocalMux                   0      11220              FALL  1       
I__238/O                               LocalMux                   309    11528              FALL  1       
I__239/I                               IoInMux                    0      11528              FALL  1       
I__239/O                               IoInMux                    217    11746              FALL  1       
ADV_G_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      11746              FALL  1       
ADV_G_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   13751              RISE  1       
ADV_G_obuf_5_iopad/DIN                 IO_PAD                     0      13751              RISE  1       
ADV_G_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2514   16265              RISE  1       
ADV_G[5]                               main                       0      16265              RISE  1       

6.5.16::Path details for port: ADV_G[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[6]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16265


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              6946
---------------------------- ------
Clock To Out Delay            16265

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_6_LC_5_27_5/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_6_LC_5_27_5/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__221/I                               LocalMux                   0      9319               FALL  1       
I__221/O                               LocalMux                   309    9627               FALL  1       
I__226/I                               InMux                      0      9627               FALL  1       
I__226/O                               InMux                      217    9845               FALL  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/in1    LogicCell40_SEQ_MODE_0000  0      9845               FALL  1       
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/lcout  LogicCell40_SEQ_MODE_0000  379    10224              FALL  1       
I__230/I                               Odrv4                      0      10224              FALL  1       
I__230/O                               Odrv4                      372    10595              FALL  1       
I__231/I                               Span4Mux_v                 0      10595              FALL  1       
I__231/O                               Span4Mux_v                 372    10967              FALL  1       
I__232/I                               Span4Mux_s2_v              0      10967              FALL  1       
I__232/O                               Span4Mux_s2_v              252    11220              FALL  1       
I__233/I                               LocalMux                   0      11220              FALL  1       
I__233/O                               LocalMux                   309    11528              FALL  1       
I__234/I                               IoInMux                    0      11528              FALL  1       
I__234/O                               IoInMux                    217    11746              FALL  1       
ADV_G_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      11746              FALL  1       
ADV_G_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   13751              RISE  1       
ADV_G_obuf_6_iopad/DIN                 IO_PAD                     0      13751              RISE  1       
ADV_G_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2514   16265              RISE  1       
ADV_G[6]                               main                       0      16265              RISE  1       

6.5.17::Path details for port: ADV_G[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_G[7]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16897


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7578
---------------------------- ------
Clock To Out Delay            16897

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_7_LC_5_27_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_7_LC_5_27_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__249/I                               Odrv4                      0      9319               FALL  1       
I__249/O                               Odrv4                      372    9691               FALL  1       
I__254/I                               Span4Mux_v                 0      9691               FALL  1       
I__254/O                               Span4Mux_v                 372    10062              FALL  1       
I__257/I                               LocalMux                   0      10062              FALL  1       
I__257/O                               LocalMux                   309    10371              FALL  1       
I__258/I                               InMux                      0      10371              FALL  1       
I__258/O                               InMux                      217    10588              FALL  1       
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/in0    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/lcout  LogicCell40_SEQ_MODE_0000  386    10974              FALL  1       
I__240/I                               Odrv4                      0      10974              FALL  1       
I__240/O                               Odrv4                      372    11346              FALL  1       
I__241/I                               Span4Mux_h                 0      11346              FALL  1       
I__241/O                               Span4Mux_h                 316    11661              FALL  1       
I__242/I                               Span4Mux_s0_v              0      11661              FALL  1       
I__242/O                               Span4Mux_s0_v              189    11851              FALL  1       
I__243/I                               LocalMux                   0      11851              FALL  1       
I__243/O                               LocalMux                   309    12159              FALL  1       
I__244/I                               IoInMux                    0      12159              FALL  1       
I__244/O                               IoInMux                    217    12377              FALL  1       
ADV_G_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12377              FALL  1       
ADV_G_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14383              RISE  1       
ADV_G_obuf_7_iopad/DIN                 IO_PAD                     0      14383              RISE  1       
ADV_G_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2514   16897              RISE  1       
ADV_G[7]                               main                       0      16897              RISE  1       

6.5.18::Path details for port: ADV_HSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_HSYNC
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16497


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7178
---------------------------- ------
Clock To Out Delay            16497

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__687/I                                                             ClkMux                              0      8470               RISE  1       
I__687/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_X_8_LC_5_27_7/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_X_8_LC_5_27_7/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__308/I                               LocalMux                   0      9319               FALL  1       
I__308/O                               LocalMux                   309    9627               FALL  1       
I__313/I                               InMux                      0      9627               FALL  1       
I__313/O                               InMux                      217    9845               FALL  1       
II_2.VGA_X_RNI6U805_8_LC_5_26_4/in0    LogicCell40_SEQ_MODE_0000  0      9845               FALL  1       
II_2.VGA_X_RNI6U805_8_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000  386    10231              FALL  1       
I__177/I                               Odrv4                      0      10231              FALL  1       
I__177/O                               Odrv4                      372    10602              FALL  1       
I__178/I                               Span4Mux_s2_h              0      10602              FALL  1       
I__178/O                               Span4Mux_s2_h              203    10806              FALL  1       
I__179/I                               IoSpan4Mux                 0      10806              FALL  1       
I__179/O                               IoSpan4Mux                 323    11128              FALL  1       
I__180/I                               IoSpan4Mux                 0      11128              FALL  1       
I__180/O                               IoSpan4Mux                 323    11451              FALL  1       
I__181/I                               LocalMux                   0      11451              FALL  1       
I__181/O                               LocalMux                   309    11760              FALL  1       
I__182/I                               IoInMux                    0      11760              FALL  1       
I__182/O                               IoInMux                    217    11977              FALL  1       
ADV_HSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      11977              FALL  1       
ADV_HSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   13983              RISE  1       
ADV_HSYNC_obuf_iopad/DIN               IO_PAD                     0      13983              RISE  1       
ADV_HSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2514   16497              RISE  1       
ADV_HSYNC                              main                       0      16497              RISE  1       

6.5.19::Path details for port: ADV_R[0] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[0]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16420


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7101
---------------------------- ------
Clock To Out Delay            16420

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__692/I                                                             ClkMux                              0      8470               RISE  1       
I__692/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_0_LC_10_28_6/clk                                          LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_0_LC_10_28_6/lcout            LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__626/I                                 Odrv12                     0      9319               FALL  1       
I__626/O                                 Odrv12                     540    9859               FALL  1       
I__631/I                                 LocalMux                   0      9859               FALL  1       
I__631/O                                 LocalMux                   309    10168              FALL  1       
I__632/I                                 InMux                      0      10168              FALL  1       
I__632/O                                 InMux                      217    10385              FALL  1       
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/in0    LogicCell40_SEQ_MODE_0000  0      10385              FALL  1       
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/lcout  LogicCell40_SEQ_MODE_0000  386    10771              FALL  1       
I__153/I                                 Odrv4                      0      10771              FALL  1       
I__153/O                                 Odrv4                      372    11142              FALL  1       
I__154/I                                 Span4Mux_s3_h              0      11142              FALL  1       
I__154/O                                 Span4Mux_s3_h              231    11374              FALL  1       
I__155/I                                 LocalMux                   0      11374              FALL  1       
I__155/O                                 LocalMux                   309    11682              FALL  1       
I__156/I                                 IoInMux                    0      11682              FALL  1       
I__156/O                                 IoInMux                    217    11900              FALL  1       
ADV_R_obuf_0_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      11900              FALL  1       
ADV_R_obuf_0_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   13906              RISE  1       
ADV_R_obuf_0_iopad/DIN                   IO_PAD                     0      13906              RISE  1       
ADV_R_obuf_0_iopad/PACKAGEPIN:out        IO_PAD                     2514   16420              RISE  1       
ADV_R[0]                                 main                       0      16420              RISE  1       

6.5.20::Path details for port: ADV_R[1] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[1]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16027


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              6708
---------------------------- ------
Clock To Out Delay            16027

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_1_LC_9_28_1/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_1_LC_9_28_1/lcout             LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__609/I                                 LocalMux                   0      9319               FALL  1       
I__609/O                                 LocalMux                   309    9627               FALL  1       
I__614/I                                 InMux                      0      9627               FALL  1       
I__614/O                                 InMux                      217    9845               FALL  1       
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/in1    LogicCell40_SEQ_MODE_0000  0      9845               FALL  1       
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/lcout  LogicCell40_SEQ_MODE_0000  379    10224              FALL  1       
I__389/I                                 Odrv12                     0      10224              FALL  1       
I__389/O                                 Odrv12                     540    10764              FALL  1       
I__390/I                                 Span12Mux_s4_h             0      10764              FALL  1       
I__390/O                                 Span12Mux_s4_h             217    10981              FALL  1       
I__391/I                                 LocalMux                   0      10981              FALL  1       
I__391/O                                 LocalMux                   309    11290              FALL  1       
I__392/I                                 IoInMux                    0      11290              FALL  1       
I__392/O                                 IoInMux                    217    11507              FALL  1       
ADV_R_obuf_1_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      11507              FALL  1       
ADV_R_obuf_1_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   13513              RISE  1       
ADV_R_obuf_1_iopad/DIN                   IO_PAD                     0      13513              RISE  1       
ADV_R_obuf_1_iopad/PACKAGEPIN:out        IO_PAD                     2514   16027              RISE  1       
ADV_R[1]                                 main                       0      16027              RISE  1       

6.5.21::Path details for port: ADV_R[2] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[2]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16532


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7213
---------------------------- ------
Clock To Out Delay            16532

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_2_LC_9_28_2/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_2_LC_9_28_2/lcout             LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__777/I                                 Odrv12                     0      9319               FALL  1       
I__777/O                                 Odrv12                     540    9859               FALL  1       
I__782/I                                 LocalMux                   0      9859               FALL  1       
I__782/O                                 LocalMux                   309    10168              FALL  1       
I__786/I                                 InMux                      0      10168              FALL  1       
I__786/O                                 InMux                      217    10385              FALL  1       
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/in1    LogicCell40_SEQ_MODE_0000  0      10385              FALL  1       
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/lcout  LogicCell40_SEQ_MODE_0000  379    10764              FALL  1       
I__149/I                                 Odrv12                     0      10764              FALL  1       
I__149/O                                 Odrv12                     540    11304              FALL  1       
I__150/I                                 Span12Mux_s3_h             0      11304              FALL  1       
I__150/O                                 Span12Mux_s3_h             182    11486              FALL  1       
I__151/I                                 LocalMux                   0      11486              FALL  1       
I__151/O                                 LocalMux                   309    11795              FALL  1       
I__152/I                                 IoInMux                    0      11795              FALL  1       
I__152/O                                 IoInMux                    217    12012              FALL  1       
ADV_R_obuf_2_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      12012              FALL  1       
ADV_R_obuf_2_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   14018              RISE  1       
ADV_R_obuf_2_iopad/DIN                   IO_PAD                     0      14018              RISE  1       
ADV_R_obuf_2_iopad/PACKAGEPIN:out        IO_PAD                     2514   16532              RISE  1       
ADV_R[2]                                 main                       0      16532              RISE  1       

6.5.22::Path details for port: ADV_R[3] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[3]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17226


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7907
---------------------------- ------
Clock To Out Delay            17226

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_3_LC_9_28_3/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_3_LC_9_28_3/lcout             LogicCell40_SEQ_MODE_1000  540    9319               FALL  7       
I__559/I                                 Odrv4                      0      9319               FALL  1       
I__559/O                                 Odrv4                      372    9691               FALL  1       
I__565/I                                 Span4Mux_h                 0      9691               FALL  1       
I__565/O                                 Span4Mux_h                 316    10006              FALL  1       
I__570/I                                 LocalMux                   0      10006              FALL  1       
I__570/O                                 LocalMux                   309    10315              FALL  1       
I__572/I                                 InMux                      0      10315              FALL  1       
I__572/O                                 InMux                      217    10532              FALL  1       
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/in0    LogicCell40_SEQ_MODE_0000  0      10532              FALL  1       
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/lcout  LogicCell40_SEQ_MODE_0000  386    10918              FALL  1       
I__264/I                                 Odrv4                      0      10918              FALL  1       
I__264/O                                 Odrv4                      372    11290              FALL  1       
I__265/I                                 Span4Mux_h                 0      11290              FALL  1       
I__265/O                                 Span4Mux_h                 316    11605              FALL  1       
I__266/I                                 Span4Mux_v                 0      11605              FALL  1       
I__266/O                                 Span4Mux_v                 372    11977              FALL  1       
I__267/I                                 Span4Mux_s2_h              0      11977              FALL  1       
I__267/O                                 Span4Mux_s2_h              203    12180              FALL  1       
I__268/I                                 LocalMux                   0      12180              FALL  1       
I__268/O                                 LocalMux                   309    12489              FALL  1       
I__269/I                                 IoInMux                    0      12489              FALL  1       
I__269/O                                 IoInMux                    217    12706              FALL  1       
ADV_R_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      12706              FALL  1       
ADV_R_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   14712              RISE  1       
ADV_R_obuf_3_iopad/DIN                   IO_PAD                     0      14712              RISE  1       
ADV_R_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                     2514   17226              RISE  1       
ADV_R[3]                                 main                       0      17226              RISE  1       

6.5.23::Path details for port: ADV_R[4] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[4]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16441


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7122
---------------------------- ------
Clock To Out Delay            16441

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_4_LC_9_28_4/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                                 model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_4_LC_9_28_4/lcout             LogicCell40_SEQ_MODE_1000  540    9319               FALL  7       
I__583/I                                 Odrv4                      0      9319               FALL  1       
I__583/O                                 Odrv4                      372    9691               FALL  1       
I__587/I                                 LocalMux                   0      9691               FALL  1       
I__587/O                                 LocalMux                   309    9999               FALL  1       
I__591/I                                 InMux                      0      9999               FALL  1       
I__591/O                                 InMux                      217    10217              FALL  1       
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/in3    LogicCell40_SEQ_MODE_0000  0      10217              FALL  1       
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/lcout  LogicCell40_SEQ_MODE_0000  288    10504              FALL  1       
I__259/I                                 Odrv4                      0      10504              FALL  1       
I__259/O                                 Odrv4                      372    10876              FALL  1       
I__260/I                                 Span4Mux_h                 0      10876              FALL  1       
I__260/O                                 Span4Mux_h                 316    11191              FALL  1       
I__261/I                                 Span4Mux_s2_h              0      11191              FALL  1       
I__261/O                                 Span4Mux_s2_h              203    11395              FALL  1       
I__262/I                                 LocalMux                   0      11395              FALL  1       
I__262/O                                 LocalMux                   309    11703              FALL  1       
I__263/I                                 IoInMux                    0      11703              FALL  1       
I__263/O                                 IoInMux                    217    11921              FALL  1       
ADV_R_obuf_4_preio/DOUT0                 PRE_IO_PIN_TYPE_011001     0      11921              FALL  1       
ADV_R_obuf_4_preio/PADOUT                PRE_IO_PIN_TYPE_011001     2006   13927              RISE  1       
ADV_R_obuf_4_iopad/DIN                   IO_PAD                     0      13927              RISE  1       
ADV_R_obuf_4_iopad/PACKAGEPIN:out        IO_PAD                     2514   16441              RISE  1       
ADV_R[4]                                 main                       0      16441              RISE  1       

6.5.24::Path details for port: ADV_R[5] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[5]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17198


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7879
---------------------------- ------
Clock To Out Delay            17198

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_5_LC_9_28_5/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_5_LC_9_28_5/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__864/I                               Odrv4                      0      9319               FALL  1       
I__864/O                               Odrv4                      372    9691               FALL  1       
I__869/I                               Span4Mux_h                 0      9691               FALL  1       
I__869/O                               Span4Mux_h                 316    10006              FALL  1       
I__873/I                               Span4Mux_v                 0      10006              FALL  1       
I__873/O                               Span4Mux_v                 372    10378              FALL  1       
I__874/I                               LocalMux                   0      10378              FALL  1       
I__874/O                               LocalMux                   309    10687              FALL  1       
I__875/I                               InMux                      0      10687              FALL  1       
I__875/O                               InMux                      217    10904              FALL  1       
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/in0    LogicCell40_SEQ_MODE_0000  0      10904              FALL  1       
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_0000  386    11290              FALL  1       
I__157/I                               Odrv4                      0      11290              FALL  1       
I__157/O                               Odrv4                      372    11661              FALL  1       
I__158/I                               Span4Mux_s1_h              0      11661              FALL  1       
I__158/O                               Span4Mux_s1_h              168    11830              FALL  1       
I__159/I                               IoSpan4Mux                 0      11830              FALL  1       
I__159/O                               IoSpan4Mux                 323    12152              FALL  1       
I__160/I                               LocalMux                   0      12152              FALL  1       
I__160/O                               LocalMux                   309    12461              FALL  1       
I__161/I                               IoInMux                    0      12461              FALL  1       
I__161/O                               IoInMux                    217    12678              FALL  1       
ADV_R_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12678              FALL  1       
ADV_R_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14684              RISE  1       
ADV_R_obuf_5_iopad/DIN                 IO_PAD                     0      14684              RISE  1       
ADV_R_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                     2514   17198              RISE  1       
ADV_R[5]                               main                       0      17198              RISE  1       

6.5.25::Path details for port: ADV_R[6] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[6]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16525


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7206
---------------------------- ------
Clock To Out Delay            16525

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_6_LC_9_28_6/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__843/I                               Odrv4                      0      9319               FALL  1       
I__843/O                               Odrv4                      372    9691               FALL  1       
I__849/I                               Span4Mux_v                 0      9691               FALL  1       
I__849/O                               Span4Mux_v                 372    10062              FALL  1       
I__852/I                               LocalMux                   0      10062              FALL  1       
I__852/O                               LocalMux                   309    10371              FALL  1       
I__853/I                               InMux                      0      10371              FALL  1       
I__853/O                               InMux                      217    10588              FALL  1       
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/in3    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/lcout  LogicCell40_SEQ_MODE_0000  288    10876              FALL  1       
I__198/I                               Odrv4                      0      10876              FALL  1       
I__198/O                               Odrv4                      372    11248              FALL  1       
I__199/I                               Span4Mux_s3_h              0      11248              FALL  1       
I__199/O                               Span4Mux_s3_h              231    11479              FALL  1       
I__200/I                               LocalMux                   0      11479              FALL  1       
I__200/O                               LocalMux                   309    11788              FALL  1       
I__201/I                               IoInMux                    0      11788              FALL  1       
I__201/O                               IoInMux                    217    12005              FALL  1       
ADV_R_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12005              FALL  1       
ADV_R_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14011              RISE  1       
ADV_R_obuf_6_iopad/DIN                 IO_PAD                     0      14011              RISE  1       
ADV_R_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                     2514   16525              RISE  1       
ADV_R[6]                               main                       0      16525              RISE  1       

6.5.26::Path details for port: ADV_R[7] 
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_R[7]
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 16560


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7241
---------------------------- ------
Clock To Out Delay            16560

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__691/I                                                             ClkMux                              0      8470               RISE  1       
I__691/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_7_LC_9_28_7/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_7_LC_9_28_7/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  6       
I__756/I                               Odrv4                      0      9319               FALL  1       
I__756/O                               Odrv4                      372    9691               FALL  1       
I__762/I                               Span4Mux_v                 0      9691               FALL  1       
I__762/O                               Span4Mux_v                 372    10062              FALL  1       
I__766/I                               LocalMux                   0      10062              FALL  1       
I__766/O                               LocalMux                   309    10371              FALL  1       
I__768/I                               InMux                      0      10371              FALL  1       
I__768/O                               InMux                      217    10588              FALL  1       
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/in0    LogicCell40_SEQ_MODE_0000  0      10588              FALL  1       
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/lcout  LogicCell40_SEQ_MODE_0000  386    10974              FALL  1       
I__393/I                               Odrv12                     0      10974              FALL  1       
I__393/O                               Odrv12                     540    11514              FALL  1       
I__394/I                               LocalMux                   0      11514              FALL  1       
I__394/O                               LocalMux                   309    11823              FALL  1       
I__395/I                               IoInMux                    0      11823              FALL  1       
I__395/O                               IoInMux                    217    12040              FALL  1       
ADV_R_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      12040              FALL  1       
ADV_R_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   14046              RISE  1       
ADV_R_obuf_7_iopad/DIN                 IO_PAD                     0      14046              RISE  1       
ADV_R_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                     2514   16560              RISE  1       
ADV_R[7]                               main                       0      16560              RISE  1       

6.5.27::Path details for port: ADV_VSYNC
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : ADV_VSYNC
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17268


Launch Clock Path Delay        8779
+ Clock To Q Delay              540
+ Data Path Delay              7949
---------------------------- ------
Clock To Out Delay            17268

Launch Clock Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__693/I                                                             ClkMux                              0      8470               RISE  1       
I__693/O                                                             ClkMux                              309    8779               RISE  1       
II_2.VGA_Y_9_LC_9_29_1/clk                                           LogicCell40_SEQ_MODE_1000           0      8779               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
II_2.VGA_Y_9_LC_9_29_1/lcout           LogicCell40_SEQ_MODE_1000  540    9319               FALL  5       
I__640/I                               LocalMux                   0      9319               FALL  1       
I__640/O                               LocalMux                   309    9627               FALL  1       
I__644/I                               InMux                      0      9627               FALL  1       
I__644/O                               InMux                      217    9845               FALL  1       
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/in0     LogicCell40_SEQ_MODE_0000  0      9845               FALL  1       
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/ltout   LogicCell40_SEQ_MODE_0000  365    10210              RISE  1       
I__427/I                               CascadeMux                 0      10210              RISE  1       
I__427/O                               CascadeMux                 0      10210              RISE  1       
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/in2    LogicCell40_SEQ_MODE_0000  0      10210              RISE  1       
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/lcout  LogicCell40_SEQ_MODE_0000  351    10560              FALL  1       
I__418/I                               Odrv4                      0      10560              FALL  1       
I__418/O                               Odrv4                      372    10932              FALL  1       
I__419/I                               Span4Mux_h                 0      10932              FALL  1       
I__419/O                               Span4Mux_h                 316    11248              FALL  1       
I__420/I                               Span4Mux_v                 0      11248              FALL  1       
I__420/O                               Span4Mux_v                 372    11619              FALL  1       
I__421/I                               Span4Mux_v                 0      11619              FALL  1       
I__421/O                               Span4Mux_v                 372    11991              FALL  1       
I__422/I                               Span4Mux_s3_h              0      11991              FALL  1       
I__422/O                               Span4Mux_s3_h              231    12222              FALL  1       
I__423/I                               LocalMux                   0      12222              FALL  1       
I__423/O                               LocalMux                   309    12531              FALL  1       
I__424/I                               IoInMux                    0      12531              FALL  1       
I__424/O                               IoInMux                    217    12748              FALL  1       
ADV_VSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001     0      12748              FALL  1       
ADV_VSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001     2006   14754              RISE  1       
ADV_VSYNC_obuf_iopad/DIN               IO_PAD                     0      14754              RISE  1       
ADV_VSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                     2514   17268              RISE  1       
ADV_VSYNC                              main                       0      17268              RISE  1       

6.5.28::Path details for port: DEBUG[6]:out
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 17331


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17331
---------------------------- ------
Clock To Out Delay            17331

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  RISE  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__142/I                                                             Odrv4                               0      1127               RISE  1       
I__142/O                                                             Odrv4                               351    1478               RISE  1       
I__143/I                                                             IoSpan4Mux                          0      1478               RISE  1       
I__143/O                                                             IoSpan4Mux                          288    1765               RISE  1       
I__144/I                                                             LocalMux                            0      1765               RISE  1       
I__144/O                                                             LocalMux                            330    2095               RISE  1       
I__145/I                                                             IoInMux                             0      2095               RISE  1       
I__145/O                                                             IoInMux                             259    2355               RISE  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4978               RISE  1       
I__162/O                                                             Odrv12                              491    5469               RISE  1       
I__163/I                                                             Span12Mux_h                         0      5469               RISE  1       
I__163/O                                                             Span12Mux_h                         491    5959               RISE  1       
I__164/I                                                             Span12Mux_v                         0      5959               RISE  1       
I__164/O                                                             Span12Mux_v                         491    6450               RISE  1       
I__165/I                                                             Sp12to4                             0      6450               RISE  1       
I__165/O                                                             Sp12to4                             428    6878               RISE  1       
I__166/I                                                             Span4Mux_s3_h                       0      6878               RISE  1       
I__166/O                                                             Span4Mux_s3_h                       231    7110               RISE  1       
I__167/I                                                             LocalMux                            0      7110               RISE  1       
I__167/O                                                             LocalMux                            330    7439               RISE  1       
I__168/I                                                             IoInMux                             0      7439               RISE  1       
I__168/O                                                             IoInMux                             259    7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7699               RISE  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              617    8316               RISE  24      
I__685/I                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__685/O                                                             gio2CtrlBuf                         0      8316               RISE  1       
I__686/I                                                             GlobalMux                           0      8316               RISE  1       
I__686/O                                                             GlobalMux                           154    8470               RISE  1       
I__694/I                                                             Glb2LocalMux                        0      8470               RISE  1       
I__694/O                                                             Glb2LocalMux                        449    8919               RISE  1       
I__695/I                                                             LocalMux                            0      8919               RISE  1       
I__695/O                                                             LocalMux                            330    9249               RISE  1       
I__696/I                                                             InMux                               0      9249               RISE  1       
I__696/O                                                             InMux                               259    9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9508               RISE  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           316    9824               RISE  2       
I__672/I                                                             Odrv12                              0      9824               RISE  1       
I__672/O                                                             Odrv12                              491    10315              RISE  1       
I__674/I                                                             Span12Mux_h                         0      10315              RISE  1       
I__674/O                                                             Span12Mux_h                         491    10806              RISE  1       
I__676/I                                                             Span12Mux_s11_h                     0      10806              RISE  1       
I__676/O                                                             Span12Mux_s11_h                     470    11276              RISE  1       
I__678/I                                                             Sp12to4                             0      11276              RISE  1       
I__678/O                                                             Sp12to4                             428    11703              RISE  1       
I__680/I                                                             Span4Mux_s3_h                       0      11703              RISE  1       
I__680/O                                                             Span4Mux_s3_h                       231    11935              RISE  1       
I__682/I                                                             IoSpan4Mux                          0      11935              RISE  1       
I__682/O                                                             IoSpan4Mux                          288    12222              RISE  1       
I__683/I                                                             LocalMux                            0      12222              RISE  1       
I__683/O                                                             LocalMux                            330    12552              RISE  1       
I__684/I                                                             IoInMux                             0      12552              RISE  1       
I__684/O                                                             IoInMux                             259    12812              RISE  1       
DEBUG_obuf_6_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      12812              RISE  1       
DEBUG_obuf_6_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2006   14817              RISE  1       
DEBUG_obuf_6_iopad/DIN                                               IO_PAD                              0      14817              RISE  1       
DEBUG_obuf_6_iopad/PACKAGEPIN:out                                    IO_PAD                              2514   17331              RISE  1       
DEBUG[6]:out                                                         main                                0      17331              RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG[6]:out
Clock Port         : TVP_CLK
Clock Reference    : II_0.TX_PLL_inst/PLLOUTCORE:F
Clock to Out Delay : 17434


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay             17434
---------------------------- ------
Clock To Out Delay            17434

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                                                             model name                          delay  cummulative delay  edge  Fanout  
-------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
TVP_CLK                                                              main                                0      0                  FALL  1       
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  FALL  1       
TVP_CLK_ibuf_iopad/DOUT                                              IO_PAD                              460    460                FALL  1       
TVP_CLK_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      460                FALL  1       
TVP_CLK_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              463    923                FALL  1       
I__142/I                                                             Odrv4                               0      923                FALL  1       
I__142/O                                                             Odrv4                               372    1295               FALL  1       
I__143/I                                                             IoSpan4Mux                          0      1295               FALL  1       
I__143/O                                                             IoSpan4Mux                          323    1617               FALL  1       
I__144/I                                                             LocalMux                            0      1617               FALL  1       
I__144/O                                                             LocalMux                            309    1926               FALL  1       
I__145/I                                                             IoInMux                             0      1926               FALL  1       
I__145/O                                                             IoInMux                             217    2143               FALL  1       
II_0.TX_PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2143               FALL  1       
II_0.TX_PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2595   4738                             
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4738               FALL  1       
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__162/I                                                             Odrv12                              0      4738               FALL  1       
I__162/O                                                             Odrv12                              540    5278               FALL  1       
I__163/I                                                             Span12Mux_h                         0      5278               FALL  1       
I__163/O                                                             Span12Mux_h                         540    5818               FALL  1       
I__164/I                                                             Span12Mux_v                         0      5818               FALL  1       
I__164/O                                                             Span12Mux_v                         540    6358               FALL  1       
I__165/I                                                             Sp12to4                             0      6358               FALL  1       
I__165/O                                                             Sp12to4                             449    6807               FALL  1       
I__166/I                                                             Span4Mux_s3_h                       0      6807               FALL  1       
I__166/O                                                             Span4Mux_s3_h                       231    7039               FALL  1       
I__167/I                                                             LocalMux                            0      7039               FALL  1       
I__167/O                                                             LocalMux                            309    7347               FALL  1       
I__168/I                                                             IoInMux                             0      7347               FALL  1       
I__168/O                                                             IoInMux                             217    7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER       ICE_GB                              0      7565               FALL  1       
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT             ICE_GB                              561    8126               FALL  24      
I__685/I                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__685/O                                                             gio2CtrlBuf                         0      8126               FALL  1       
I__686/I                                                             GlobalMux                           0      8126               FALL  1       
I__686/O                                                             GlobalMux                           77     8203               FALL  1       
I__694/I                                                             Glb2LocalMux                        0      8203               FALL  1       
I__694/O                                                             Glb2LocalMux                        358    8561               FALL  1       
I__695/I                                                             LocalMux                            0      8561               FALL  1       
I__695/O                                                             LocalMux                            309    8869               FALL  1       
I__696/I                                                             InMux                               0      8869               FALL  1       
I__696/O                                                             InMux                               217    9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                     LogicCell40_SEQ_MODE_0000           0      9087               FALL  1       
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout                   LogicCell40_SEQ_MODE_0000           288    9374               FALL  2       
I__672/I                                                             Odrv12                              0      9374               FALL  1       
I__672/O                                                             Odrv12                              540    9914               FALL  1       
I__674/I                                                             Span12Mux_h                         0      9914               FALL  1       
I__674/O                                                             Span12Mux_h                         540    10454              FALL  1       
I__676/I                                                             Span12Mux_s11_h                     0      10454              FALL  1       
I__676/O                                                             Span12Mux_s11_h                     526    10980              FALL  1       
I__678/I                                                             Sp12to4                             0      10980              FALL  1       
I__678/O                                                             Sp12to4                             449    11429              FALL  1       
I__680/I                                                             Span4Mux_s3_h                       0      11429              FALL  1       
I__680/O                                                             Span4Mux_s3_h                       231    11660              FALL  1       
I__682/I                                                             IoSpan4Mux                          0      11660              FALL  1       
I__682/O                                                             IoSpan4Mux                          323    11983              FALL  1       
I__683/I                                                             LocalMux                            0      11983              FALL  1       
I__683/O                                                             LocalMux                            309    12292              FALL  1       
I__684/I                                                             IoInMux                             0      12292              FALL  1       
I__684/O                                                             IoInMux                             217    12509              FALL  1       
DEBUG_obuf_6_preio/DOUT0                                             PRE_IO_PIN_TYPE_011001              0      12509              FALL  1       
DEBUG_obuf_6_preio/PADOUT                                            PRE_IO_PIN_TYPE_011001              2237   14746              FALL  1       
DEBUG_obuf_6_iopad/DIN                                               IO_PAD                              0      14746              FALL  1       
DEBUG_obuf_6_iopad/PACKAGEPIN:out                                    IO_PAD                              2688   17434              FALL  1       
DEBUG[6]:out                                                         main                                0      17434              FALL  1       

6.5.29::Path details for port: LED      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : LED
Clock Port         : TVP_VSYNC
Clock Reference    : TVP_VSYNC:R
Clock to Out Delay : 14102


Launch Clock Path Delay        5188
+ Clock To Q Delay              540
+ Data Path Delay              8374
---------------------------- ------
Clock To Out Delay            14102

Launch Clock Path
pin name                                          model name                 delay  cummulative delay  edge  Fanout  
------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
TVP_VSYNC                                         main                       0      0                  RISE  1       
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                     0      0                  RISE  1       
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                     510    510                RISE  1       
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001     0      510                RISE  1       
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001     617    1127               RISE  1       
I__134/I                                          Odrv12                     0      1127               RISE  1       
I__134/O                                          Odrv12                     491    1618               RISE  1       
I__135/I                                          Span12Mux_h                0      1618               RISE  1       
I__135/O                                          Span12Mux_h                491    2109               RISE  1       
I__136/I                                          Span12Mux_v                0      2109               RISE  1       
I__136/O                                          Span12Mux_v                491    2600               RISE  1       
I__137/I                                          Sp12to4                    0      2600               RISE  1       
I__137/O                                          Sp12to4                    428    3028               RISE  1       
I__138/I                                          Span4Mux_s2_h              0      3028               RISE  1       
I__138/O                                          Span4Mux_s2_h              203    3231               RISE  1       
I__139/I                                          IoSpan4Mux                 0      3231               RISE  1       
I__139/O                                          IoSpan4Mux                 288    3519               RISE  1       
I__140/I                                          LocalMux                   0      3519               RISE  1       
I__140/O                                          LocalMux                   330    3848               RISE  1       
I__141/I                                          IoInMux                    0      3848               RISE  1       
I__141/O                                          IoInMux                    259    4108               RISE  1       
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                     0      4108               RISE  1       
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                     617    4725               RISE  7       
I__485/I                                          gio2CtrlBuf                0      4725               RISE  1       
I__485/O                                          gio2CtrlBuf                0      4725               RISE  1       
I__486/I                                          GlobalMux                  0      4725               RISE  1       
I__486/O                                          GlobalMux                  154    4879               RISE  1       
I__488/I                                          ClkMux                     0      4879               RISE  1       
I__488/O                                          ClkMux                     309    5188               RISE  1       
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000  0      5188               RISE  1       

Data Path
pin name                       model name                 delay  cummulative delay  edge  Fanout  
-----------------------------  -------------------------  -----  -----------------  ----  ------  
PULSE_1HZ_LC_10_27_7/lcout     LogicCell40_SEQ_MODE_1000  540    5728               RISE  2       
I__490/I                       Odrv12                     0      5728               RISE  1       
I__490/O                       Odrv12                     491    6219               RISE  1       
I__492/I                       Span12Mux_v                0      6219               RISE  1       
I__492/O                       Span12Mux_v                491    6710               RISE  1       
I__493/I                       LocalMux                   0      6710               RISE  1       
I__493/O                       LocalMux                   330    7040               RISE  1       
I__494/I                       InMux                      0      7040               RISE  1       
I__494/O                       InMux                      259    7299               RISE  1       
LED_obuf_RNO_LC_10_20_6/in3    LogicCell40_SEQ_MODE_0000  0      7299               RISE  1       
LED_obuf_RNO_LC_10_20_6/lcout  LogicCell40_SEQ_MODE_0000  316    7615               RISE  1       
I__408/I                       Odrv12                     0      7615               RISE  1       
I__408/O                       Odrv12                     491    8106               RISE  1       
I__409/I                       Span12Mux_v                0      8106               RISE  1       
I__409/O                       Span12Mux_v                491    8597               RISE  1       
I__410/I                       Span12Mux_h                0      8597               RISE  1       
I__410/O                       Span12Mux_h                491    9087               RISE  1       
I__411/I                       Span12Mux_s1_v             0      9087               RISE  1       
I__411/O                       Span12Mux_s1_v             105    9193               RISE  1       
I__412/I                       LocalMux                   0      9193               RISE  1       
I__412/O                       LocalMux                   330    9522               RISE  1       
I__413/I                       IoInMux                    0      9522               RISE  1       
I__413/O                       IoInMux                    259    9782               RISE  1       
LED_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9782               RISE  1       
LED_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11788              RISE  1       
LED_obuf_iopad/DIN             IO_PAD                     0      11788              RISE  1       
LED_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2314   14102              RISE  1       
LED                            main                       0      14102              RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: LED       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : LED
Input Port       : DEBUG[7]:in
Pad to Pad Delay : 9416

Pad to Pad Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
DEBUG[7]:in                       main                       0      0                  FALL  1       
DEBUG_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
DEBUG_ibuf_7_iopad/DOUT           IO_PAD                     460    460                FALL  1       
DEBUG_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      460                FALL  1       
DEBUG_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    923                FALL  1       
I__414/I                          Odrv12                     0      923                FALL  1       
I__414/O                          Odrv12                     540    1463               FALL  1       
I__415/I                          Span12Mux_h                0      1463               FALL  1       
I__415/O                          Span12Mux_h                540    2003               FALL  1       
I__416/I                          LocalMux                   0      2003               FALL  1       
I__416/O                          LocalMux                   309    2312               FALL  1       
I__417/I                          InMux                      0      2312               FALL  1       
I__417/O                          InMux                      217    2529               FALL  1       
LED_obuf_RNO_LC_10_20_6/in1       LogicCell40_SEQ_MODE_0000  0      2529               FALL  1       
LED_obuf_RNO_LC_10_20_6/lcout     LogicCell40_SEQ_MODE_0000  400    2929               RISE  1       
I__408/I                          Odrv12                     0      2929               RISE  1       
I__408/O                          Odrv12                     491    3420               RISE  1       
I__409/I                          Span12Mux_v                0      3420               RISE  1       
I__409/O                          Span12Mux_v                491    3911               RISE  1       
I__410/I                          Span12Mux_h                0      3911               RISE  1       
I__410/O                          Span12Mux_h                491    4402               RISE  1       
I__411/I                          Span12Mux_s1_v             0      4402               RISE  1       
I__411/O                          Span12Mux_s1_v             105    4507               RISE  1       
I__412/I                          LocalMux                   0      4507               RISE  1       
I__412/O                          LocalMux                   330    4836               RISE  1       
I__413/I                          IoInMux                    0      4836               RISE  1       
I__413/O                          IoInMux                    259    5096               RISE  1       
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001     0      5096               RISE  1       
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001     2006   7102               RISE  1       
LED_obuf_iopad/DIN                IO_PAD                     0      7102               RISE  1       
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                     2314   9416               RISE  1       
LED                               main                       0      9416               RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_0_LC_6_28_6/sr
Capture Clock    : II_2.VGA_X_0_LC_6_28_6/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__270/I                                 Odrv4                          0             12229  15414  RISE       1
I__270/O                                 Odrv4                        351             12580  15414  RISE       1
I__274/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__274/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__278/I                                 LocalMux                       0             12882  15414  RISE       1
I__278/O                                 LocalMux                     330             13211  15414  RISE       1
I__282/I                                 SRMux                          0             13211  15414  RISE       1
I__282/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_0_LC_6_28_6/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_8_LC_5_27_7/sr
Capture Clock    : II_2.VGA_X_8_LC_5_27_7/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_8_LC_5_27_7/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_7_LC_5_27_6/sr
Capture Clock    : II_2.VGA_X_7_LC_5_27_6/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_7_LC_5_27_6/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_6_LC_5_27_5/sr
Capture Clock    : II_2.VGA_X_6_LC_5_27_5/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_6_LC_5_27_5/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_5_LC_5_27_4/sr
Capture Clock    : II_2.VGA_X_5_LC_5_27_4/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_5_LC_5_27_4/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_4_LC_5_27_3/sr
Capture Clock    : II_2.VGA_X_4_LC_5_27_3/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_4_LC_5_27_3/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_3_LC_5_27_2/sr
Capture Clock    : II_2.VGA_X_3_LC_5_27_2/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_3_LC_5_27_2/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_2_LC_5_27_1/sr
Capture Clock    : II_2.VGA_X_2_LC_5_27_1/clk
Setup Constraint : 20513p
Path slack       : 15414p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4355
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13674
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__273/I                                 Odrv4                          0             12229  15414  RISE       1
I__273/O                                 Odrv4                        351             12580  15414  RISE       1
I__277/I                                 Span4Mux_h                     0             12580  15414  RISE       1
I__277/O                                 Span4Mux_h                   302             12882  15414  RISE       1
I__281/I                                 LocalMux                       0             12882  15414  RISE       1
I__281/O                                 LocalMux                     330             13211  15414  RISE       1
I__283/I                                 SRMux                          0             13211  15414  RISE       1
I__283/O                                 SRMux                        463             13674  15414  RISE       1
II_2.VGA_X_2_LC_5_27_1/sr                LogicCell40_SEQ_MODE_1000      0             13674  15414  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_10_LC_5_28_1/sr
Capture Clock    : II_2.VGA_X_10_LC_5_28_1/clk
Setup Constraint : 20513p
Path slack       : 15575p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4194
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13513
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__271/I                                 Odrv12                         0             12229  15575  RISE       1
I__271/O                                 Odrv12                       491             12720  15575  RISE       1
I__275/I                                 LocalMux                       0             12720  15575  RISE       1
I__275/O                                 LocalMux                     330             13050  15575  RISE       1
I__279/I                                 SRMux                          0             13050  15575  RISE       1
I__279/O                                 SRMux                        463             13513  15575  RISE       1
II_2.VGA_X_10_LC_5_28_1/sr               LogicCell40_SEQ_MODE_1000      0             13513  15575  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_9_LC_5_28_0/sr
Capture Clock    : II_2.VGA_X_9_LC_5_28_0/clk
Setup Constraint : 20513p
Path slack       : 15575p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4194
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13513
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__271/I                                 Odrv12                         0             12229  15575  RISE       1
I__271/O                                 Odrv12                       491             12720  15575  RISE       1
I__275/I                                 LocalMux                       0             12720  15575  RISE       1
I__275/O                                 LocalMux                     330             13050  15575  RISE       1
I__279/I                                 SRMux                          0             13050  15575  RISE       1
I__279/O                                 SRMux                        463             13513  15575  RISE       1
II_2.VGA_X_9_LC_5_28_0/sr                LogicCell40_SEQ_MODE_1000      0             13513  15575  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_1_LC_6_29_3/sr
Capture Clock    : II_2.VGA_X_1_LC_6_29_3/clk
Setup Constraint : 20513p
Path slack       : 15575p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -203
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29088

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              4194
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13513
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                                 LocalMux                       0              9319  15414  RISE       1
I__326/O                                 LocalMux                     330              9649  15414  RISE       1
I__329/I                                 InMux                          0              9649  15414  RISE       1
I__329/O                                 InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0      LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout    LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                                 LocalMux                       0             10357  15414  RISE       1
I__303/O                                 LocalMux                     330             10687  15414  RISE       1
I__304/I                                 InMux                          0             10687  15414  RISE       1
I__304/O                                 InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3      LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/lcout    LogicCell40_SEQ_MODE_0000    316             11262  15414  RISE       1
I__337/I                                 LocalMux                       0             11262  15414  RISE       1
I__337/O                                 LocalMux                     330             11591  15414  RISE       1
I__338/I                                 InMux                          0             11591  15414  RISE       1
I__338/O                                 InMux                        259             11851  15414  RISE       1
I__339/I                                 CascadeMux                     0             11851  15414  RISE       1
I__339/O                                 CascadeMux                     0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in2    LogicCell40_SEQ_MODE_0000      0             11851  15414  RISE       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             12229  15414  RISE      11
I__272/I                                 Odrv12                         0             12229  15575  RISE       1
I__272/O                                 Odrv12                       491             12720  15575  RISE       1
I__276/I                                 LocalMux                       0             12720  15575  RISE       1
I__276/O                                 LocalMux                     330             13050  15575  RISE       1
I__280/I                                 SRMux                          0             13050  15575  RISE       1
I__280/O                                 SRMux                        463             13513  15575  RISE       1
II_2.VGA_X_1_LC_6_29_3/sr                LogicCell40_SEQ_MODE_1000      0             13513  15575  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/ce
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Setup Constraint : 20513p
Path slack       : 16060p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3913
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13232
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__449/I                               Span4Mux_v                     0             11949  16059  RISE       1
I__449/O                               Span4Mux_v                   351             12300  16059  RISE       1
I__452/I                               LocalMux                       0             12300  16059  RISE       1
I__452/O                               LocalMux                     330             12629  16059  RISE       1
I__455/I                               CEMux                          0             12629  16059  RISE       1
I__455/O                               CEMux                        603             13232  16059  RISE       1
II_2.VGA_Y_11_LC_9_29_3/ce             LogicCell40_SEQ_MODE_1000      0             13232  16059  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/ce
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Setup Constraint : 20513p
Path slack       : 16060p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3913
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13232
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__449/I                               Span4Mux_v                     0             11949  16059  RISE       1
I__449/O                               Span4Mux_v                   351             12300  16059  RISE       1
I__452/I                               LocalMux                       0             12300  16059  RISE       1
I__452/O                               LocalMux                     330             12629  16059  RISE       1
I__455/I                               CEMux                          0             12629  16059  RISE       1
I__455/O                               CEMux                        603             13232  16059  RISE       1
II_2.VGA_Y_10_LC_9_29_2/ce             LogicCell40_SEQ_MODE_1000      0             13232  16059  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/ce
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Setup Constraint : 20513p
Path slack       : 16060p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3913
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13232
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__449/I                               Span4Mux_v                     0             11949  16059  RISE       1
I__449/O                               Span4Mux_v                   351             12300  16059  RISE       1
I__452/I                               LocalMux                       0             12300  16059  RISE       1
I__452/O                               LocalMux                     330             12629  16059  RISE       1
I__455/I                               CEMux                          0             12629  16059  RISE       1
I__455/O                               CEMux                        603             13232  16059  RISE       1
II_2.VGA_Y_9_LC_9_29_1/ce              LogicCell40_SEQ_MODE_1000      0             13232  16059  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/ce
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Setup Constraint : 20513p
Path slack       : 16060p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3913
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13232
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__449/I                               Span4Mux_v                     0             11949  16059  RISE       1
I__449/O                               Span4Mux_v                   351             12300  16059  RISE       1
I__452/I                               LocalMux                       0             12300  16059  RISE       1
I__452/O                               LocalMux                     330             12629  16059  RISE       1
I__455/I                               CEMux                          0             12629  16059  RISE       1
I__455/O                               CEMux                        603             13232  16059  RISE       1
II_2.VGA_Y_8_LC_9_29_0/ce              LogicCell40_SEQ_MODE_1000      0             13232  16059  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/ce
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_7_LC_9_28_7/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/ce
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_6_LC_9_28_6/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/ce
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_5_LC_9_28_5/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/ce
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_4_LC_9_28_4/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/ce
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_3_LC_9_28_3/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/ce
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_2_LC_9_28_2/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/ce
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__447/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__447/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__450/I                               LocalMux                       0             12251  16108  RISE       1
I__450/O                               LocalMux                     330             12580  16108  RISE       1
I__453/I                               CEMux                          0             12580  16108  RISE       1
I__453/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_1_LC_9_28_1/ce              LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_Y_0_LC_10_28_6/ce
Capture Clock    : II_2.VGA_Y_0_LC_10_28_6/clk
Setup Constraint : 20513p
Path slack       : 16109p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                       0
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29292

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3864
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 13183
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__326/I                               LocalMux                       0              9319  15414  RISE       1
I__326/O                               LocalMux                     330              9649  15414  RISE       1
I__329/I                               InMux                          0              9649  15414  RISE       1
I__329/O                               InMux                        259              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/in0    LogicCell40_SEQ_MODE_0000      0              9908  15414  RISE       1
II_2.VGA_X_RNI6GHU1_2_LC_6_28_4/lcout  LogicCell40_SEQ_MODE_0000    449             10357  15414  RISE       1
I__303/I                               LocalMux                       0             10357  15414  RISE       1
I__303/O                               LocalMux                     330             10687  15414  RISE       1
I__304/I                               InMux                          0             10687  15414  RISE       1
I__304/O                               InMux                        259             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/in3    LogicCell40_SEQ_MODE_0000      0             10946  15414  RISE       1
II_2.VGA_X_RNI5IM13_1_LC_6_28_0/ltout  LogicCell40_SEQ_MODE_0000    274             11220  16059  FALL       1
I__366/I                               CascadeMux                     0             11220  16059  FALL       1
I__366/O                               CascadeMux                     0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in2    LogicCell40_SEQ_MODE_0000      0             11220  16059  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             11598  16059  RISE      12
I__446/I                               Odrv4                          0             11598  16059  RISE       1
I__446/O                               Odrv4                        351             11949  16059  RISE       1
I__448/I                               Span4Mux_h                     0             11949  16108  RISE       1
I__448/O                               Span4Mux_h                   302             12251  16108  RISE       1
I__451/I                               LocalMux                       0             12251  16108  RISE       1
I__451/O                               LocalMux                     330             12580  16108  RISE       1
I__454/I                               CEMux                          0             12580  16108  RISE       1
I__454/O                               CEMux                        603             13183  16108  RISE       1
II_2.VGA_Y_0_LC_10_28_6/ce             LogicCell40_SEQ_MODE_1000      0             13183  16108  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/in0
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Setup Constraint : 20513p
Path slack       : 16487p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3016
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 12335
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__654/I                               Odrv4                          0             11395  16487  RISE       1
I__654/O                               Odrv4                        351             11746  16487  RISE       1
I__662/I                               LocalMux                       0             11746  16487  RISE       1
I__662/O                               LocalMux                     330             12075  16487  RISE       1
I__664/I                               InMux                          0             12075  16487  RISE       1
I__664/O                               InMux                        259             12335  16487  RISE       1
II_2.VGA_Y_10_LC_9_29_2/in0            LogicCell40_SEQ_MODE_1000      0             12335  16487  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/in0
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Setup Constraint : 20513p
Path slack       : 16487p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3016
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 12335
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__655/I                               Odrv4                          0             11395  16487  RISE       1
I__655/O                               Odrv4                        351             11746  16487  RISE       1
I__663/I                               LocalMux                       0             11746  16487  RISE       1
I__663/O                               LocalMux                     330             12075  16487  RISE       1
I__666/I                               InMux                          0             12075  16487  RISE       1
I__666/O                               InMux                        259             12335  16487  RISE       1
II_2.VGA_Y_1_LC_9_28_1/in0             LogicCell40_SEQ_MODE_1000      0             12335  16487  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/in0
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Setup Constraint : 20513p
Path slack       : 16487p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3016
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 12335
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__654/I                               Odrv4                          0             11395  16487  RISE       1
I__654/O                               Odrv4                        351             11746  16487  RISE       1
I__662/I                               LocalMux                       0             11746  16487  RISE       1
I__662/O                               LocalMux                     330             12075  16487  RISE       1
I__665/I                               InMux                          0             12075  16487  RISE       1
I__665/O                               InMux                        259             12335  16487  RISE       1
II_2.VGA_Y_8_LC_9_29_0/in0             LogicCell40_SEQ_MODE_1000      0             12335  16487  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/in0
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Setup Constraint : 20513p
Path slack       : 16487p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3016
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 12335
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__655/I                               Odrv4                          0             11395  16487  RISE       1
I__655/O                               Odrv4                        351             11746  16487  RISE       1
I__663/I                               LocalMux                       0             11746  16487  RISE       1
I__663/O                               LocalMux                     330             12075  16487  RISE       1
I__667/I                               InMux                          0             12075  16487  RISE       1
I__667/O                               InMux                        259             12335  16487  RISE       1
II_2.VGA_Y_3_LC_9_28_3/in0             LogicCell40_SEQ_MODE_1000      0             12335  16487  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/in0
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Setup Constraint : 20513p
Path slack       : 16487p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3016
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 12335
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__655/I                               Odrv4                          0             11395  16487  RISE       1
I__655/O                               Odrv4                        351             11746  16487  RISE       1
I__663/I                               LocalMux                       0             11746  16487  RISE       1
I__663/O                               LocalMux                     330             12075  16487  RISE       1
I__668/I                               InMux                          0             12075  16487  RISE       1
I__668/O                               InMux                        259             12335  16487  RISE       1
II_2.VGA_Y_5_LC_9_28_5/in0             LogicCell40_SEQ_MODE_1000      0             12335  16487  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/in0
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Setup Constraint : 20513p
Path slack       : 16487p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              3016
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 12335
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__655/I                               Odrv4                          0             11395  16487  RISE       1
I__655/O                               Odrv4                        351             11746  16487  RISE       1
I__663/I                               LocalMux                       0             11746  16487  RISE       1
I__663/O                               LocalMux                     330             12075  16487  RISE       1
I__669/I                               InMux                          0             12075  16487  RISE       1
I__669/O                               InMux                        259             12335  16487  RISE       1
II_2.VGA_Y_7_LC_9_28_7/in0             LogicCell40_SEQ_MODE_1000      0             12335  16487  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/in0
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Setup Constraint : 20513p
Path slack       : 16838p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2665
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11984
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__651/I                               LocalMux                       0             11395  16838  RISE       1
I__651/O                               LocalMux                     330             11725  16838  RISE       1
I__656/I                               InMux                          0             11725  16838  RISE       1
I__656/O                               InMux                        259             11984  16838  RISE       1
II_2.VGA_Y_9_LC_9_29_1/in0             LogicCell40_SEQ_MODE_1000      0             11984  16838  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/in0
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Setup Constraint : 20513p
Path slack       : 16838p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2665
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11984
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__652/I                               LocalMux                       0             11395  16838  RISE       1
I__652/O                               LocalMux                     330             11725  16838  RISE       1
I__658/I                               InMux                          0             11725  16838  RISE       1
I__658/O                               InMux                        259             11984  16838  RISE       1
II_2.VGA_Y_2_LC_9_28_2/in0             LogicCell40_SEQ_MODE_1000      0             11984  16838  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/in0
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Setup Constraint : 20513p
Path slack       : 16838p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2665
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11984
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__651/I                               LocalMux                       0             11395  16838  RISE       1
I__651/O                               LocalMux                     330             11725  16838  RISE       1
I__657/I                               InMux                          0             11725  16838  RISE       1
I__657/O                               InMux                        259             11984  16838  RISE       1
II_2.VGA_Y_11_LC_9_29_3/in0            LogicCell40_SEQ_MODE_1000      0             11984  16838  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/in0
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Setup Constraint : 20513p
Path slack       : 16838p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2665
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11984
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__652/I                               LocalMux                       0             11395  16838  RISE       1
I__652/O                               LocalMux                     330             11725  16838  RISE       1
I__659/I                               InMux                          0             11725  16838  RISE       1
I__659/O                               InMux                        259             11984  16838  RISE       1
II_2.VGA_Y_4_LC_9_28_4/in0             LogicCell40_SEQ_MODE_1000      0             11984  16838  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/in0
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Setup Constraint : 20513p
Path slack       : 16838p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -470
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28822

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2665
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11984
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__652/I                               LocalMux                       0             11395  16838  RISE       1
I__652/O                               LocalMux                     330             11725  16838  RISE       1
I__660/I                               InMux                          0             11725  16838  RISE       1
I__660/O                               InMux                        259             11984  16838  RISE       1
II_2.VGA_Y_6_LC_9_28_6/in0             LogicCell40_SEQ_MODE_1000      0             11984  16838  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_0_LC_10_28_6/in3
Capture Clock    : II_2.VGA_Y_0_LC_10_28_6/clk
Setup Constraint : 20513p
Path slack       : 17034p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2665
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11984
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout           LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__838/I                               LocalMux                       0              9319  16487  RISE       1
I__838/O                               LocalMux                     330              9649  16487  RISE       1
I__844/I                               InMux                          0              9649  16487  RISE       1
I__844/O                               InMux                        259              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/in0    LogicCell40_SEQ_MODE_0000      0              9908  16487  RISE       1
II_2.VGA_Y_RNIDVT2_0_LC_10_29_7/lcout  LogicCell40_SEQ_MODE_0000    449             10357  16487  RISE       1
I__621/I                               LocalMux                       0             10357  16487  RISE       1
I__621/O                               LocalMux                     330             10687  16487  RISE       1
I__622/I                               InMux                          0             10687  16487  RISE       1
I__622/O                               InMux                        259             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in0    LogicCell40_SEQ_MODE_0000      0             10946  16487  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    449             11395  16487  RISE      12
I__653/I                               LocalMux                       0             11395  17034  RISE       1
I__653/O                               LocalMux                     330             11725  17034  RISE       1
I__661/I                               InMux                          0             11725  17034  RISE       1
I__661/O                               InMux                        259             11984  17034  RISE       1
II_2.VGA_Y_0_LC_10_28_6/in3            LogicCell40_SEQ_MODE_1000      0             11984  17034  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_10_LC_5_28_1/in3
Capture Clock    : II_2.VGA_X_10_LC_5_28_1/clk
Setup Constraint : 20513p
Path slack       : 17062p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2637
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11956
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
II_2.VGA_X_4_LC_5_27_3/carryin            LogicCell40_SEQ_MODE_1000      0             10743  17062  RISE       1
II_2.VGA_X_4_LC_5_27_3/carryout           LogicCell40_SEQ_MODE_1000    126             10869  17062  RISE       2
II_2.VGA_X_5_LC_5_27_4/carryin            LogicCell40_SEQ_MODE_1000      0             10869  17062  RISE       1
II_2.VGA_X_5_LC_5_27_4/carryout           LogicCell40_SEQ_MODE_1000    126             10995  17062  RISE       2
II_2.VGA_X_6_LC_5_27_5/carryin            LogicCell40_SEQ_MODE_1000      0             10995  17062  RISE       1
II_2.VGA_X_6_LC_5_27_5/carryout           LogicCell40_SEQ_MODE_1000    126             11121  17062  RISE       2
II_2.VGA_X_7_LC_5_27_6/carryin            LogicCell40_SEQ_MODE_1000      0             11121  17062  RISE       1
II_2.VGA_X_7_LC_5_27_6/carryout           LogicCell40_SEQ_MODE_1000    126             11248  17062  RISE       2
II_2.VGA_X_8_LC_5_27_7/carryin            LogicCell40_SEQ_MODE_1000      0             11248  17062  RISE       1
II_2.VGA_X_8_LC_5_27_7/carryout           LogicCell40_SEQ_MODE_1000    126             11374  17062  RISE       1
IN_MUX_bfv_5_28_0_/carryinitin            ICE_CARRY_IN_MUX               0             11374  17062  RISE       1
IN_MUX_bfv_5_28_0_/carryinitout           ICE_CARRY_IN_MUX             196             11570  17062  RISE       2
II_2.VGA_X_9_LC_5_28_0/carryin            LogicCell40_SEQ_MODE_1000      0             11570  17062  RISE       1
II_2.VGA_X_9_LC_5_28_0/carryout           LogicCell40_SEQ_MODE_1000    126             11696  17062  RISE       1
I__202/I                                  InMux                          0             11696  17062  RISE       1
I__202/O                                  InMux                        259             11956  17062  RISE       1
II_2.VGA_X_10_LC_5_28_1/in3               LogicCell40_SEQ_MODE_1000      0             11956  17062  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/in3
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Setup Constraint : 20513p
Path slack       : 17132p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2567
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11886
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
II_2.VGA_Y_5_LC_9_28_5/carryin            LogicCell40_SEQ_MODE_1000      0             10672  17132  RISE       1
II_2.VGA_Y_5_LC_9_28_5/carryout           LogicCell40_SEQ_MODE_1000    126             10799  17132  RISE       2
II_2.VGA_Y_6_LC_9_28_6/carryin            LogicCell40_SEQ_MODE_1000      0             10799  17132  RISE       1
II_2.VGA_Y_6_LC_9_28_6/carryout           LogicCell40_SEQ_MODE_1000    126             10925  17132  RISE       2
II_2.VGA_Y_7_LC_9_28_7/carryin            LogicCell40_SEQ_MODE_1000      0             10925  17132  RISE       1
II_2.VGA_Y_7_LC_9_28_7/carryout           LogicCell40_SEQ_MODE_1000    126             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitout           ICE_CARRY_IN_MUX             196             11248  17132  RISE       2
II_2.VGA_Y_8_LC_9_29_0/carryin            LogicCell40_SEQ_MODE_1000      0             11248  17132  RISE       1
II_2.VGA_Y_8_LC_9_29_0/carryout           LogicCell40_SEQ_MODE_1000    126             11374  17132  RISE       2
II_2.VGA_Y_9_LC_9_29_1/carryin            LogicCell40_SEQ_MODE_1000      0             11374  17132  RISE       1
II_2.VGA_Y_9_LC_9_29_1/carryout           LogicCell40_SEQ_MODE_1000    126             11500  17132  RISE       2
II_2.VGA_Y_10_LC_9_29_2/carryin           LogicCell40_SEQ_MODE_1000      0             11500  17132  RISE       1
II_2.VGA_Y_10_LC_9_29_2/carryout          LogicCell40_SEQ_MODE_1000    126             11626  17132  RISE       1
I__402/I                                  InMux                          0             11626  17132  RISE       1
I__402/O                                  InMux                        259             11886  17132  RISE       1
II_2.VGA_Y_11_LC_9_29_3/in3               LogicCell40_SEQ_MODE_1000      0             11886  17132  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_9_LC_5_28_0/in3
Capture Clock    : II_2.VGA_X_9_LC_5_28_0/clk
Setup Constraint : 20513p
Path slack       : 17188p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2511
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11830
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
II_2.VGA_X_4_LC_5_27_3/carryin            LogicCell40_SEQ_MODE_1000      0             10743  17062  RISE       1
II_2.VGA_X_4_LC_5_27_3/carryout           LogicCell40_SEQ_MODE_1000    126             10869  17062  RISE       2
II_2.VGA_X_5_LC_5_27_4/carryin            LogicCell40_SEQ_MODE_1000      0             10869  17062  RISE       1
II_2.VGA_X_5_LC_5_27_4/carryout           LogicCell40_SEQ_MODE_1000    126             10995  17062  RISE       2
II_2.VGA_X_6_LC_5_27_5/carryin            LogicCell40_SEQ_MODE_1000      0             10995  17062  RISE       1
II_2.VGA_X_6_LC_5_27_5/carryout           LogicCell40_SEQ_MODE_1000    126             11121  17062  RISE       2
II_2.VGA_X_7_LC_5_27_6/carryin            LogicCell40_SEQ_MODE_1000      0             11121  17062  RISE       1
II_2.VGA_X_7_LC_5_27_6/carryout           LogicCell40_SEQ_MODE_1000    126             11248  17062  RISE       2
II_2.VGA_X_8_LC_5_27_7/carryin            LogicCell40_SEQ_MODE_1000      0             11248  17062  RISE       1
II_2.VGA_X_8_LC_5_27_7/carryout           LogicCell40_SEQ_MODE_1000    126             11374  17062  RISE       1
IN_MUX_bfv_5_28_0_/carryinitin            ICE_CARRY_IN_MUX               0             11374  17062  RISE       1
IN_MUX_bfv_5_28_0_/carryinitout           ICE_CARRY_IN_MUX             196             11570  17062  RISE       2
I__203/I                                  InMux                          0             11570  17188  RISE       1
I__203/O                                  InMux                        259             11830  17188  RISE       1
II_2.VGA_X_9_LC_5_28_0/in3                LogicCell40_SEQ_MODE_1000      0             11830  17188  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/in3
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Setup Constraint : 20513p
Path slack       : 17258p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2441
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11760
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
II_2.VGA_Y_5_LC_9_28_5/carryin            LogicCell40_SEQ_MODE_1000      0             10672  17132  RISE       1
II_2.VGA_Y_5_LC_9_28_5/carryout           LogicCell40_SEQ_MODE_1000    126             10799  17132  RISE       2
II_2.VGA_Y_6_LC_9_28_6/carryin            LogicCell40_SEQ_MODE_1000      0             10799  17132  RISE       1
II_2.VGA_Y_6_LC_9_28_6/carryout           LogicCell40_SEQ_MODE_1000    126             10925  17132  RISE       2
II_2.VGA_Y_7_LC_9_28_7/carryin            LogicCell40_SEQ_MODE_1000      0             10925  17132  RISE       1
II_2.VGA_Y_7_LC_9_28_7/carryout           LogicCell40_SEQ_MODE_1000    126             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitout           ICE_CARRY_IN_MUX             196             11248  17132  RISE       2
II_2.VGA_Y_8_LC_9_29_0/carryin            LogicCell40_SEQ_MODE_1000      0             11248  17132  RISE       1
II_2.VGA_Y_8_LC_9_29_0/carryout           LogicCell40_SEQ_MODE_1000    126             11374  17132  RISE       2
II_2.VGA_Y_9_LC_9_29_1/carryin            LogicCell40_SEQ_MODE_1000      0             11374  17132  RISE       1
II_2.VGA_Y_9_LC_9_29_1/carryout           LogicCell40_SEQ_MODE_1000    126             11500  17132  RISE       2
I__403/I                                  InMux                          0             11500  17259  RISE       1
I__403/O                                  InMux                        259             11760  17259  RISE       1
II_2.VGA_Y_10_LC_9_29_2/in3               LogicCell40_SEQ_MODE_1000      0             11760  17259  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/in3
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Setup Constraint : 20513p
Path slack       : 17385p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2314
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11633
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
II_2.VGA_Y_5_LC_9_28_5/carryin            LogicCell40_SEQ_MODE_1000      0             10672  17132  RISE       1
II_2.VGA_Y_5_LC_9_28_5/carryout           LogicCell40_SEQ_MODE_1000    126             10799  17132  RISE       2
II_2.VGA_Y_6_LC_9_28_6/carryin            LogicCell40_SEQ_MODE_1000      0             10799  17132  RISE       1
II_2.VGA_Y_6_LC_9_28_6/carryout           LogicCell40_SEQ_MODE_1000    126             10925  17132  RISE       2
II_2.VGA_Y_7_LC_9_28_7/carryin            LogicCell40_SEQ_MODE_1000      0             10925  17132  RISE       1
II_2.VGA_Y_7_LC_9_28_7/carryout           LogicCell40_SEQ_MODE_1000    126             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitout           ICE_CARRY_IN_MUX             196             11248  17132  RISE       2
II_2.VGA_Y_8_LC_9_29_0/carryin            LogicCell40_SEQ_MODE_1000      0             11248  17132  RISE       1
II_2.VGA_Y_8_LC_9_29_0/carryout           LogicCell40_SEQ_MODE_1000    126             11374  17132  RISE       2
I__404/I                                  InMux                          0             11374  17385  RISE       1
I__404/O                                  InMux                        259             11633  17385  RISE       1
II_2.VGA_Y_9_LC_9_29_1/in3                LogicCell40_SEQ_MODE_1000      0             11633  17385  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_8_LC_5_27_7/in3
Capture Clock    : II_2.VGA_X_8_LC_5_27_7/clk
Setup Constraint : 20513p
Path slack       : 17511p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2188
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11507
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
II_2.VGA_X_4_LC_5_27_3/carryin            LogicCell40_SEQ_MODE_1000      0             10743  17062  RISE       1
II_2.VGA_X_4_LC_5_27_3/carryout           LogicCell40_SEQ_MODE_1000    126             10869  17062  RISE       2
II_2.VGA_X_5_LC_5_27_4/carryin            LogicCell40_SEQ_MODE_1000      0             10869  17062  RISE       1
II_2.VGA_X_5_LC_5_27_4/carryout           LogicCell40_SEQ_MODE_1000    126             10995  17062  RISE       2
II_2.VGA_X_6_LC_5_27_5/carryin            LogicCell40_SEQ_MODE_1000      0             10995  17062  RISE       1
II_2.VGA_X_6_LC_5_27_5/carryout           LogicCell40_SEQ_MODE_1000    126             11121  17062  RISE       2
II_2.VGA_X_7_LC_5_27_6/carryin            LogicCell40_SEQ_MODE_1000      0             11121  17062  RISE       1
II_2.VGA_X_7_LC_5_27_6/carryout           LogicCell40_SEQ_MODE_1000    126             11248  17062  RISE       2
I__204/I                                  InMux                          0             11248  17511  RISE       1
I__204/O                                  InMux                        259             11507  17511  RISE       1
II_2.VGA_X_8_LC_5_27_7/in3                LogicCell40_SEQ_MODE_1000      0             11507  17511  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/in3
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Setup Constraint : 20513p
Path slack       : 17511p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2188
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11507
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
II_2.VGA_Y_5_LC_9_28_5/carryin            LogicCell40_SEQ_MODE_1000      0             10672  17132  RISE       1
II_2.VGA_Y_5_LC_9_28_5/carryout           LogicCell40_SEQ_MODE_1000    126             10799  17132  RISE       2
II_2.VGA_Y_6_LC_9_28_6/carryin            LogicCell40_SEQ_MODE_1000      0             10799  17132  RISE       1
II_2.VGA_Y_6_LC_9_28_6/carryout           LogicCell40_SEQ_MODE_1000    126             10925  17132  RISE       2
II_2.VGA_Y_7_LC_9_28_7/carryin            LogicCell40_SEQ_MODE_1000      0             10925  17132  RISE       1
II_2.VGA_Y_7_LC_9_28_7/carryout           LogicCell40_SEQ_MODE_1000    126             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitin            ICE_CARRY_IN_MUX               0             11051  17132  RISE       1
IN_MUX_bfv_9_29_0_/carryinitout           ICE_CARRY_IN_MUX             196             11248  17132  RISE       2
I__405/I                                  InMux                          0             11248  17511  RISE       1
I__405/O                                  InMux                        259             11507  17511  RISE       1
II_2.VGA_Y_8_LC_9_29_0/in3                LogicCell40_SEQ_MODE_1000      0             11507  17511  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_7_LC_5_27_6/in3
Capture Clock    : II_2.VGA_X_7_LC_5_27_6/clk
Setup Constraint : 20513p
Path slack       : 17637p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2062
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11381
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
II_2.VGA_X_4_LC_5_27_3/carryin            LogicCell40_SEQ_MODE_1000      0             10743  17062  RISE       1
II_2.VGA_X_4_LC_5_27_3/carryout           LogicCell40_SEQ_MODE_1000    126             10869  17062  RISE       2
II_2.VGA_X_5_LC_5_27_4/carryin            LogicCell40_SEQ_MODE_1000      0             10869  17062  RISE       1
II_2.VGA_X_5_LC_5_27_4/carryout           LogicCell40_SEQ_MODE_1000    126             10995  17062  RISE       2
II_2.VGA_X_6_LC_5_27_5/carryin            LogicCell40_SEQ_MODE_1000      0             10995  17062  RISE       1
II_2.VGA_X_6_LC_5_27_5/carryout           LogicCell40_SEQ_MODE_1000    126             11121  17062  RISE       2
I__205/I                                  InMux                          0             11121  17637  RISE       1
I__205/O                                  InMux                        259             11381  17637  RISE       1
II_2.VGA_X_7_LC_5_27_6/in3                LogicCell40_SEQ_MODE_1000      0             11381  17637  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_6_LC_5_27_5/in3
Capture Clock    : II_2.VGA_X_6_LC_5_27_5/clk
Setup Constraint : 20513p
Path slack       : 17763p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1936
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11255
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
II_2.VGA_X_4_LC_5_27_3/carryin            LogicCell40_SEQ_MODE_1000      0             10743  17062  RISE       1
II_2.VGA_X_4_LC_5_27_3/carryout           LogicCell40_SEQ_MODE_1000    126             10869  17062  RISE       2
II_2.VGA_X_5_LC_5_27_4/carryin            LogicCell40_SEQ_MODE_1000      0             10869  17062  RISE       1
II_2.VGA_X_5_LC_5_27_4/carryout           LogicCell40_SEQ_MODE_1000    126             10995  17062  RISE       2
I__206/I                                  InMux                          0             10995  17764  RISE       1
I__206/O                                  InMux                        259             11255  17764  RISE       1
II_2.VGA_X_6_LC_5_27_5/in3                LogicCell40_SEQ_MODE_1000      0             11255  17764  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/in3
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Setup Constraint : 20513p
Path slack       : 17834p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1865
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11184
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
II_2.VGA_Y_5_LC_9_28_5/carryin            LogicCell40_SEQ_MODE_1000      0             10672  17132  RISE       1
II_2.VGA_Y_5_LC_9_28_5/carryout           LogicCell40_SEQ_MODE_1000    126             10799  17132  RISE       2
II_2.VGA_Y_6_LC_9_28_6/carryin            LogicCell40_SEQ_MODE_1000      0             10799  17132  RISE       1
II_2.VGA_Y_6_LC_9_28_6/carryout           LogicCell40_SEQ_MODE_1000    126             10925  17132  RISE       2
I__406/I                                  InMux                          0             10925  17834  RISE       1
I__406/O                                  InMux                        259             11184  17834  RISE       1
II_2.VGA_Y_7_LC_9_28_7/in3                LogicCell40_SEQ_MODE_1000      0             11184  17834  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_5_LC_5_27_4/in3
Capture Clock    : II_2.VGA_X_5_LC_5_27_4/clk
Setup Constraint : 20513p
Path slack       : 17890p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1809
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11128
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
II_2.VGA_X_4_LC_5_27_3/carryin            LogicCell40_SEQ_MODE_1000      0             10743  17062  RISE       1
II_2.VGA_X_4_LC_5_27_3/carryout           LogicCell40_SEQ_MODE_1000    126             10869  17062  RISE       2
I__207/I                                  InMux                          0             10869  17890  RISE       1
I__207/O                                  InMux                        259             11128  17890  RISE       1
II_2.VGA_X_5_LC_5_27_4/in3                LogicCell40_SEQ_MODE_1000      0             11128  17890  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/in3
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Setup Constraint : 20513p
Path slack       : 17960p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1739
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11058
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
II_2.VGA_Y_5_LC_9_28_5/carryin            LogicCell40_SEQ_MODE_1000      0             10672  17132  RISE       1
II_2.VGA_Y_5_LC_9_28_5/carryout           LogicCell40_SEQ_MODE_1000    126             10799  17132  RISE       2
I__378/I                                  InMux                          0             10799  17960  RISE       1
I__378/O                                  InMux                        259             11058  17960  RISE       1
II_2.VGA_Y_6_LC_9_28_6/in3                LogicCell40_SEQ_MODE_1000      0             11058  17960  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_4_LC_5_27_3/in3
Capture Clock    : II_2.VGA_X_4_LC_5_27_3/clk
Setup Constraint : 20513p
Path slack       : 18016p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1683
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11002
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
II_2.VGA_X_3_LC_5_27_2/carryin            LogicCell40_SEQ_MODE_1000      0             10616  17062  RISE       1
II_2.VGA_X_3_LC_5_27_2/carryout           LogicCell40_SEQ_MODE_1000    126             10743  17062  RISE       2
I__169/I                                  InMux                          0             10743  18016  RISE       1
I__169/O                                  InMux                        259             11002  18016  RISE       1
II_2.VGA_X_4_LC_5_27_3/in3                LogicCell40_SEQ_MODE_1000      0             11002  18016  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/in3
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Setup Constraint : 20513p
Path slack       : 18086p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1613
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10932
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
II_2.VGA_Y_4_LC_9_28_4/carryin            LogicCell40_SEQ_MODE_1000      0             10546  17132  RISE       1
II_2.VGA_Y_4_LC_9_28_4/carryout           LogicCell40_SEQ_MODE_1000    126             10672  17132  RISE       2
I__379/I                                  InMux                          0             10672  18086  RISE       1
I__379/O                                  InMux                        259             10932  18086  RISE       1
II_2.VGA_Y_5_LC_9_28_5/in3                LogicCell40_SEQ_MODE_1000      0             10932  18086  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_3_LC_5_27_2/in3
Capture Clock    : II_2.VGA_X_3_LC_5_27_2/clk
Setup Constraint : 20513p
Path slack       : 18142p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1557
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10876
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
II_2.VGA_X_2_LC_5_27_1/carryin            LogicCell40_SEQ_MODE_1000      0             10490  17062  RISE       1
II_2.VGA_X_2_LC_5_27_1/carryout           LogicCell40_SEQ_MODE_1000    126             10616  17062  RISE       2
I__170/I                                  InMux                          0             10616  18142  RISE       1
I__170/O                                  InMux                        259             10876  18142  RISE       1
II_2.VGA_X_3_LC_5_27_2/in3                LogicCell40_SEQ_MODE_1000      0             10876  18142  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/in3
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Setup Constraint : 20513p
Path slack       : 18212p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1487
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10806
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
II_2.VGA_Y_3_LC_9_28_3/carryin            LogicCell40_SEQ_MODE_1000      0             10420  17132  RISE       1
II_2.VGA_Y_3_LC_9_28_3/carryout           LogicCell40_SEQ_MODE_1000    126             10546  17132  RISE       2
I__380/I                                  InMux                          0             10546  18212  RISE       1
I__380/O                                  InMux                        259             10806  18212  RISE       1
II_2.VGA_Y_4_LC_9_28_4/in3                LogicCell40_SEQ_MODE_1000      0             10806  18212  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_2_LC_5_27_1/in3
Capture Clock    : II_2.VGA_X_2_LC_5_27_1/clk
Setup Constraint : 20513p
Path slack       : 18268p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1431
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10750
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout              LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__285/I                                  Odrv4                          0              9319  17062  RISE       1
I__285/O                                  Odrv4                        351              9670  17062  RISE       1
I__288/I                                  LocalMux                       0              9670  17062  RISE       1
I__288/O                                  LocalMux                     330              9999  17062  RISE       1
I__290/I                                  InMux                          0              9999  17062  RISE       1
I__290/O                                  InMux                        259             10259  17062  RISE       1
I__291/I                                  CascadeMux                     0             10259  17062  RISE       1
I__291/O                                  CascadeMux                     0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in2       LogicCell40_SEQ_MODE_0000      0             10259  17062  RISE       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    231             10490  17062  RISE       2
I__171/I                                  InMux                          0             10490  18269  RISE       1
I__171/O                                  InMux                        259             10750  18269  RISE       1
II_2.VGA_X_2_LC_5_27_1/in3                LogicCell40_SEQ_MODE_1000      0             10750  18269  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/in3
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Setup Constraint : 20513p
Path slack       : 18338p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1361
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10680
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
II_2.VGA_Y_2_LC_9_28_2/carryin            LogicCell40_SEQ_MODE_1000      0             10294  17132  RISE       1
II_2.VGA_Y_2_LC_9_28_2/carryout           LogicCell40_SEQ_MODE_1000    126             10420  17132  RISE       2
I__381/I                                  InMux                          0             10420  18339  RISE       1
I__381/O                                  InMux                        259             10680  18339  RISE       1
II_2.VGA_Y_3_LC_9_28_3/in3                LogicCell40_SEQ_MODE_1000      0             10680  18339  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/in3
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Setup Constraint : 20513p
Path slack       : 18465p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1234
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10553
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
II_2.VGA_Y_1_LC_9_28_1/carryin            LogicCell40_SEQ_MODE_1000      0             10168  17132  RISE       1
II_2.VGA_Y_1_LC_9_28_1/carryout           LogicCell40_SEQ_MODE_1000    126             10294  17132  RISE       2
I__382/I                                  InMux                          0             10294  18465  RISE       1
I__382/O                                  InMux                        259             10553  18465  RISE       1
II_2.VGA_Y_2_LC_9_28_2/in3                LogicCell40_SEQ_MODE_1000      0             10553  18465  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/in3
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Setup Constraint : 20513p
Path slack       : 18591p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1108
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10427
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__624/I                                  LocalMux                       0              9319  17132  RISE       1
I__624/O                                  LocalMux                     330              9649  17132  RISE       1
I__629/I                                  InMux                          0              9649  17132  RISE       1
I__629/O                                  InMux                        259              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9908  17132  RISE       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    259             10168  17132  RISE       2
I__383/I                                  InMux                          0             10168  18591  RISE       1
I__383/O                                  InMux                        259             10427  18591  RISE       1
II_2.VGA_Y_1_LC_9_28_1/in3                LogicCell40_SEQ_MODE_1000      0             10427  18591  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_11_LC_9_29_3/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/in1
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_11_LC_9_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16585  RISE       4
I__440/I                       LocalMux                       0              9319  18984  RISE       1
I__440/O                       LocalMux                     330              9649  18984  RISE       1
I__443/I                       InMux                          0              9649  18984  RISE       1
I__443/O                       InMux                        259              9908  18984  RISE       1
II_2.VGA_Y_11_LC_9_29_3/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/in1
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16669  RISE       3
I__397/I                       LocalMux                       0              9319  18591  RISE       1
I__397/O                       LocalMux                     330              9649  18591  RISE       1
I__400/I                       InMux                          0              9649  18591  RISE       1
I__400/O                       InMux                        259              9908  18591  RISE       1
II_2.VGA_Y_10_LC_9_29_2/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/in1
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319  17252  RISE       5
I__639/I                      LocalMux                       0              9319  18465  RISE       1
I__639/O                      LocalMux                     330              9649  18465  RISE       1
I__643/I                      InMux                          0              9649  18465  RISE       1
I__643/O                      InMux                        259              9908  18465  RISE       1
II_2.VGA_Y_9_LC_9_29_1/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/in1
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16754  RISE       3
I__432/I                      LocalMux                       0              9319  18339  RISE       1
I__432/O                      LocalMux                     330              9649  18339  RISE       1
I__435/I                      InMux                          0              9649  18339  RISE       1
I__435/O                      InMux                        259              9908  18339  RISE       1
II_2.VGA_Y_8_LC_9_29_0/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/in1
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16557  RISE       6
I__753/I                      LocalMux                       0              9319  18016  RISE       1
I__753/O                      LocalMux                     330              9649  18016  RISE       1
I__759/I                      InMux                          0              9649  18016  RISE       1
I__759/O                      InMux                        259              9908  18016  RISE       1
II_2.VGA_Y_7_LC_9_28_7/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/in1
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout  LogicCell40_SEQ_MODE_1000    540              9319  17209  RISE       6
I__862/I                      LocalMux                       0              9319  17764  RISE       1
I__862/O                      LocalMux                     330              9649  17764  RISE       1
I__866/I                      InMux                          0              9649  17764  RISE       1
I__866/O                      InMux                        259              9908  17764  RISE       1
II_2.VGA_Y_5_LC_9_28_5/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/in1
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16536  RISE       7
I__581/I                      LocalMux                       0              9319  17637  RISE       1
I__581/O                      LocalMux                     330              9649  17637  RISE       1
I__585/I                      InMux                          0              9649  17637  RISE       1
I__585/O                      InMux                        259              9908  17637  RISE       1
II_2.VGA_Y_4_LC_9_28_4/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/in1
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319  17216  RISE       7
I__557/I                      LocalMux                       0              9319  17511  RISE       1
I__557/O                      LocalMux                     330              9649  17511  RISE       1
I__561/I                      InMux                          0              9649  17511  RISE       1
I__561/O                      InMux                        259              9908  17511  RISE       1
II_2.VGA_Y_3_LC_9_28_3/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/in1
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout  LogicCell40_SEQ_MODE_1000    540              9319  17322  RISE       6
I__773/I                      LocalMux                       0              9319  17385  RISE       1
I__773/O                      LocalMux                     330              9649  17385  RISE       1
I__778/I                      InMux                          0              9649  17385  RISE       1
I__778/O                      InMux                        259              9908  17385  RISE       1
II_2.VGA_Y_2_LC_9_28_2/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_1_LC_9_28_1/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/in1
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_1_LC_9_28_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16669  RISE       5
I__608/I                      LocalMux                       0              9319  17259  RISE       1
I__608/O                      LocalMux                     330              9649  17259  RISE       1
I__613/I                      InMux                          0              9649  17259  RISE       1
I__613/O                      InMux                        259              9908  17259  RISE       1
II_2.VGA_Y_1_LC_9_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_10_LC_5_28_1/lcout
Path End         : II_2.VGA_X_10_LC_5_28_1/in1
Capture Clock    : II_2.VGA_X_10_LC_5_28_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_10_LC_5_28_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16179  RISE       7
I__354/I                       LocalMux                       0              9319  18984  RISE       1
I__354/O                       LocalMux                     330              9649  18984  RISE       1
I__361/I                       InMux                          0              9649  18984  RISE       1
I__361/O                       InMux                        259              9908  18984  RISE       1
II_2.VGA_X_10_LC_5_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_9_LC_5_28_0/in1
Capture Clock    : II_2.VGA_X_9_LC_5_28_0/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout  LogicCell40_SEQ_MODE_1000    540              9319  17336  RISE       5
I__341/I                      LocalMux                       0              9319  18591  RISE       1
I__341/O                      LocalMux                     330              9649  18591  RISE       1
I__346/I                      InMux                          0              9649  18591  RISE       1
I__346/O                      InMux                        259              9908  18591  RISE       1
II_2.VGA_X_9_LC_5_28_0/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_8_LC_5_27_7/lcout
Path End         : II_2.VGA_X_8_LC_5_27_7/in1
Capture Clock    : II_2.VGA_X_8_LC_5_27_7/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_8_LC_5_27_7/lcout  LogicCell40_SEQ_MODE_1000    540              9319  15547  RISE       5
I__307/I                      LocalMux                       0              9319  18269  RISE       1
I__307/O                      LocalMux                     330              9649  18269  RISE       1
I__312/I                      InMux                          0              9649  18269  RISE       1
I__312/O                      InMux                        259              9908  18269  RISE       1
II_2.VGA_X_8_LC_5_27_7/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_7_LC_5_27_6/lcout
Path End         : II_2.VGA_X_7_LC_5_27_6/in1
Capture Clock    : II_2.VGA_X_7_LC_5_27_6/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_7_LC_5_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16108  RISE       5
I__246/I                      LocalMux                       0              9319  18142  RISE       1
I__246/O                      LocalMux                     330              9649  18142  RISE       1
I__251/I                      InMux                          0              9649  18142  RISE       1
I__251/O                      InMux                        259              9908  18142  RISE       1
II_2.VGA_X_7_LC_5_27_6/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_6_LC_5_27_5/lcout
Path End         : II_2.VGA_X_6_LC_5_27_5/in1
Capture Clock    : II_2.VGA_X_6_LC_5_27_5/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_6_LC_5_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16066  RISE       5
I__219/I                      LocalMux                       0              9319  18016  RISE       1
I__219/O                      LocalMux                     330              9649  18016  RISE       1
I__223/I                      InMux                          0              9649  18016  RISE       1
I__223/O                      InMux                        259              9908  18016  RISE       1
II_2.VGA_X_6_LC_5_27_5/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_5_LC_5_27_4/lcout
Path End         : II_2.VGA_X_5_LC_5_27_4/in1
Capture Clock    : II_2.VGA_X_5_LC_5_27_4/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_5_LC_5_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16073  RISE       4
I__210/I                      LocalMux                       0              9319  17890  RISE       1
I__210/O                      LocalMux                     330              9649  17890  RISE       1
I__214/I                      InMux                          0              9649  17890  RISE       1
I__214/O                      InMux                        259              9908  17890  RISE       1
II_2.VGA_X_5_LC_5_27_4/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_4_LC_5_27_3/lcout
Path End         : II_2.VGA_X_4_LC_5_27_3/in1
Capture Clock    : II_2.VGA_X_4_LC_5_27_3/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_4_LC_5_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319  15484  RISE       5
I__316/I                      LocalMux                       0              9319  17764  RISE       1
I__316/O                      LocalMux                     330              9649  17764  RISE       1
I__320/I                      InMux                          0              9649  17764  RISE       1
I__320/O                      InMux                        259              9908  17764  RISE       1
II_2.VGA_X_4_LC_5_27_3/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_3_LC_5_27_2/lcout
Path End         : II_2.VGA_X_3_LC_5_27_2/in1
Capture Clock    : II_2.VGA_X_3_LC_5_27_2/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_3_LC_5_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16389  RISE       4
I__368/I                      LocalMux                       0              9319  17637  RISE       1
I__368/O                      LocalMux                     330              9649  17637  RISE       1
I__372/I                      InMux                          0              9649  17637  RISE       1
I__372/O                      InMux                        259              9908  17637  RISE       1
II_2.VGA_X_3_LC_5_27_2/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_1_LC_6_29_3/in1
Capture Clock    : II_2.VGA_X_1_LC_6_29_3/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16319  RISE       3
I__286/I                      LocalMux                       0              9319  18984  RISE       1
I__286/O                      LocalMux                     330              9649  18984  RISE       1
I__289/I                      InMux                          0              9649  18984  RISE       1
I__289/O                      InMux                        259              9908  18984  RISE       1
II_2.VGA_X_1_LC_6_29_3/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_2_LC_5_27_1/in1
Capture Clock    : II_2.VGA_X_2_LC_5_27_1/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319  15414  RISE       3
I__327/I                      LocalMux                       0              9319  17511  RISE       1
I__327/O                      LocalMux                     330              9649  17511  RISE       1
I__330/I                      InMux                          0              9649  17511  RISE       1
I__330/O                      InMux                        259              9908  17511  RISE       1
II_2.VGA_X_2_LC_5_27_1/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_0_LC_10_28_6/in1
Capture Clock    : II_2.VGA_Y_0_LC_10_28_6/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16620  RISE       5
I__625/I                       LocalMux                       0              9319  18984  RISE       1
I__625/O                       LocalMux                     330              9649  18984  RISE       1
I__630/I                       InMux                          0              9649  18984  RISE       1
I__630/O                       InMux                        259              9908  18984  RISE       1
II_2.VGA_Y_0_LC_10_28_6/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/in1
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Setup Constraint : 20513p
Path slack       : 18984p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -400
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 28892

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319  16487  RISE       6
I__839/I                      LocalMux                       0              9319  17890  RISE       1
I__839/O                      LocalMux                     330              9649  17890  RISE       1
I__845/I                      InMux                          0              9649  17890  RISE       1
I__845/O                      InMux                        259              9908  17890  RISE       1
II_2.VGA_Y_6_LC_9_28_6/in1    LogicCell40_SEQ_MODE_1000      0              9908  18984  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_0_LC_6_28_6/lcout
Path End         : II_2.VGA_X_0_LC_6_28_6/in3
Capture Clock    : II_2.VGA_X_0_LC_6_28_6/clk
Setup Constraint : 20513p
Path slack       : 19110p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_0_LC_6_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319  15463  RISE       5
I__292/I                      LocalMux                       0              9319  15463  RISE       1
I__292/O                      LocalMux                     330              9649  15463  RISE       1
I__297/I                      InMux                          0              9649  19110  RISE       1
I__297/O                      InMux                        259              9908  19110  RISE       1
II_2.VGA_X_0_LC_6_28_6/in3    LogicCell40_SEQ_MODE_1000      0              9908  19110  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_0_LC_6_28_6/lcout
Path End         : II_2.VGA_X_1_LC_6_29_3/in3
Capture Clock    : II_2.VGA_X_1_LC_6_29_3/clk
Setup Constraint : 20513p
Path slack       : 19110p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#2)   20513
+ Master Clock Source Latency                                      0
+ Capture Clock Path Delay                                      8779
- Setup Time                                                    -274
------------------------------------------------------------   ----- 
End-of-path required time (ps)                                 29018

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              589
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9908
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_0_LC_6_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319  15463  RISE       5
I__294/I                      LocalMux                       0              9319  19110  RISE       1
I__294/O                      LocalMux                     330              9649  19110  RISE       1
I__299/I                      InMux                          0              9649  19110  RISE       1
I__299/O                      InMux                        259              9908  19110  RISE       1
II_2.VGA_X_1_LC_6_29_3/in3    LogicCell40_SEQ_MODE_1000      0              9908  19110  RISE       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in1
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666664103p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                           1627
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7355
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__542/I                                  LocalMux                       0              5728  16666664103  RISE       1
I__542/O                                  LocalMux                     330              6058  16666664103  RISE       1
I__545/I                                  InMux                          0              6058  16666664103  RISE       1
I__545/O                                  InMux                        259              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/lcout  LogicCell40_SEQ_MODE_0000    449              6766  16666664103  RISE       1
I__517/I                                  LocalMux                       0              6766  16666664103  RISE       1
I__517/O                                  LocalMux                     330              7096  16666664103  RISE       1
I__518/I                                  InMux                          0              7096  16666664103  RISE       1
I__518/O                                  InMux                        259              7355  16666664103  RISE       1
FRAME_COUNTER_2_LC_10_27_5/in1            LogicCell40_SEQ_MODE_1000      0              7355  16666664103  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in1
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666664790p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            940
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6668
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__543/I                          Odrv4                          0              5728  16666664790  RISE       1
I__543/O                          Odrv4                        351              6079  16666664790  RISE       1
I__547/I                          LocalMux                       0              6079  16666664790  RISE       1
I__547/O                          LocalMux                     330              6408  16666664790  RISE       1
I__549/I                          InMux                          0              6408  16666664790  RISE       1
I__549/O                          InMux                        259              6668  16666664790  RISE       1
FRAME_COUNTER_3_LC_10_26_4/in1    LogicCell40_SEQ_MODE_1000      0              6668  16666664790  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_4_LC_10_26_7/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in2
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666664804p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -372
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671486

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_4_LC_10_26_7/lcout        LogicCell40_SEQ_MODE_1000    540              5728  16666664152  RISE       4
I__536/I                                LocalMux                       0              5728  16666664804  RISE       1
I__536/O                                LocalMux                     330              6058  16666664804  RISE       1
I__539/I                                InMux                          0              6058  16666664804  RISE       1
I__539/O                                InMux                        259              6317  16666664804  RISE       1
FRAME_COUNTER_RNO_0_3_LC_10_26_3/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664804  RISE       1
FRAME_COUNTER_RNO_0_3_LC_10_26_3/ltout  LogicCell40_SEQ_MODE_0000    365              6682  16666664804  RISE       1
I__407/I                                CascadeMux                     0              6682  16666664804  RISE       1
I__407/O                                CascadeMux                     0              6682  16666664804  RISE       1
FRAME_COUNTER_3_LC_10_26_4/in2          LogicCell40_SEQ_MODE_1000      0              6682  16666664804  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_3_LC_10_26_4/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in2
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666664804p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -372
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671486

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_3_LC_10_26_4/lcout        LogicCell40_SEQ_MODE_1000    540              5728  16666664236  RISE       4
I__519/I                                LocalMux                       0              5728  16666664236  RISE       1
I__519/O                                LocalMux                     330              6058  16666664236  RISE       1
I__522/I                                InMux                          0              6058  16666664804  RISE       1
I__522/O                                InMux                        259              6317  16666664804  RISE       1
FRAME_COUNTER_RNO_0_5_LC_10_27_3/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664804  RISE       1
FRAME_COUNTER_RNO_0_5_LC_10_27_3/ltout  LogicCell40_SEQ_MODE_0000    365              6682  16666664804  RISE       1
I__550/I                                CascadeMux                     0              6682  16666664804  RISE       1
I__550/O                                CascadeMux                     0              6682  16666664804  RISE       1
FRAME_COUNTER_5_LC_10_27_4/in2          LogicCell40_SEQ_MODE_1000      0              6682  16666664804  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in2
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666664804p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -372
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671486

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout        LogicCell40_SEQ_MODE_1000    540              5728  16666664804  RISE       7
I__496/I                                LocalMux                       0              5728  16666664804  RISE       1
I__496/O                                LocalMux                     330              6058  16666664804  RISE       1
I__500/I                                InMux                          0              6058  16666664804  RISE       1
I__500/O                                InMux                        259              6317  16666664804  RISE       1
FRAME_COUNTER_RNO_0_4_LC_10_26_6/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664804  RISE       1
FRAME_COUNTER_RNO_0_4_LC_10_26_6/ltout  LogicCell40_SEQ_MODE_0000    365              6682  16666664804  RISE       1
I__551/I                                CascadeMux                     0              6682  16666664804  RISE       1
I__551/O                                CascadeMux                     0              6682  16666664804  RISE       1
FRAME_COUNTER_4_LC_10_26_7/in2          LogicCell40_SEQ_MODE_1000      0              6682  16666664804  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in2
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666664804p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -372
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671486

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            954
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6682
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout          LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__542/I                                  LocalMux                       0              5728  16666664103  RISE       1
I__542/O                                  LocalMux                     330              6058  16666664103  RISE       1
I__545/I                                  InMux                          0              6058  16666664103  RISE       1
I__545/O                                  InMux                        259              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/in0    LogicCell40_SEQ_MODE_0000      0              6317  16666664103  RISE       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/ltout  LogicCell40_SEQ_MODE_0000    365              6682  16666664804  RISE       1
I__495/I                                  CascadeMux                     0              6682  16666664804  RISE       1
I__495/O                                  CascadeMux                     0              6682  16666664804  RISE       1
PULSE_1HZ_LC_10_27_7/in2                  LogicCell40_SEQ_MODE_1000      0              6682  16666664804  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in0
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666665071p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -470
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671388

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664839  RISE       6
I__509/I                          LocalMux                       0              5728  16666664839  RISE       1
I__509/O                          LocalMux                     330              6058  16666664839  RISE       1
I__512/I                          InMux                          0              6058  16666665071  RISE       1
I__512/O                          InMux                        259              6317  16666665071  RISE       1
FRAME_COUNTER_3_LC_10_26_4/in0    LogicCell40_SEQ_MODE_1000      0              6317  16666665071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in0
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666665071p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -470
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671388

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664839  RISE       6
I__510/I                          LocalMux                       0              5728  16666665071  RISE       1
I__510/O                          LocalMux                     330              6058  16666665071  RISE       1
I__515/I                          InMux                          0              6058  16666665071  RISE       1
I__515/O                          InMux                        259              6317  16666665071  RISE       1
PULSE_1HZ_LC_10_27_7/in0          LogicCell40_SEQ_MODE_1000      0              6317  16666665071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in0
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666665071p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -470
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671388

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664839  RISE       6
I__510/I                          LocalMux                       0              5728  16666665071  RISE       1
I__510/O                          LocalMux                     330              6058  16666665071  RISE       1
I__516/I                          InMux                          0              6058  16666665071  RISE       1
I__516/O                          InMux                        259              6317  16666665071  RISE       1
FRAME_COUNTER_2_LC_10_27_5/in0    LogicCell40_SEQ_MODE_1000      0              6317  16666665071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_4_LC_10_26_7/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in0
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666665071p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -470
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671388

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_4_LC_10_26_7/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664152  RISE       4
I__536/I                          LocalMux                       0              5728  16666664804  RISE       1
I__536/O                          LocalMux                     330              6058  16666664804  RISE       1
I__540/I                          InMux                          0              6058  16666665071  RISE       1
I__540/O                          InMux                        259              6317  16666665071  RISE       1
FRAME_COUNTER_4_LC_10_26_7/in0    LogicCell40_SEQ_MODE_1000      0              6317  16666665071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in0
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666665071p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -470
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671388

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__542/I                          LocalMux                       0              5728  16666664103  RISE       1
I__542/O                          LocalMux                     330              6058  16666664103  RISE       1
I__546/I                          InMux                          0              6058  16666665071  RISE       1
I__546/O                          InMux                        259              6317  16666665071  RISE       1
FRAME_COUNTER_5_LC_10_27_4/in0    LogicCell40_SEQ_MODE_1000      0              6317  16666665071  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_1_LC_10_26_2/in1
Capture Clock    : FRAME_COUNTER_1_LC_10_26_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664804  RISE       7
I__497/I                          LocalMux                       0              5728  16666664861  RISE       1
I__497/O                          LocalMux                     330              6058  16666664861  RISE       1
I__503/I                          InMux                          0              6058  16666665141  RISE       1
I__503/O                          InMux                        259              6317  16666665141  RISE       1
FRAME_COUNTER_1_LC_10_26_2/in1    LogicCell40_SEQ_MODE_1000      0              6317  16666665141  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in1
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664804  RISE       7
I__499/I                          LocalMux                       0              5728  16666665141  RISE       1
I__499/O                          LocalMux                     330              6058  16666665141  RISE       1
I__506/I                          InMux                          0              6058  16666665141  RISE       1
I__506/O                          InMux                        259              6317  16666665141  RISE       1
PULSE_1HZ_LC_10_27_7/in1          LogicCell40_SEQ_MODE_1000      0              6317  16666665141  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in1
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664839  RISE       6
I__509/I                          LocalMux                       0              5728  16666664839  RISE       1
I__509/O                          LocalMux                     330              6058  16666664839  RISE       1
I__513/I                          InMux                          0              6058  16666665141  RISE       1
I__513/O                          InMux                        259              6317  16666665141  RISE       1
FRAME_COUNTER_4_LC_10_26_7/in1    LogicCell40_SEQ_MODE_1000      0              6317  16666665141  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in1
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666665141p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -400
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671458

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664839  RISE       6
I__510/I                          LocalMux                       0              5728  16666665071  RISE       1
I__510/O                          LocalMux                     330              6058  16666665071  RISE       1
I__514/I                          InMux                          0              6058  16666665141  RISE       1
I__514/O                          InMux                        259              6317  16666665141  RISE       1
FRAME_COUNTER_5_LC_10_27_4/in1    LogicCell40_SEQ_MODE_1000      0              6317  16666665141  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in2
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666665169p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -372
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671486

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664804  RISE       7
I__498/I                          LocalMux                       0              5728  16666665169  RISE       1
I__498/O                          LocalMux                     330              6058  16666665169  RISE       1
I__504/I                          InMux                          0              6058  16666665169  RISE       1
I__504/O                          InMux                        259              6317  16666665169  RISE       1
I__508/I                          CascadeMux                     0              6317  16666665169  RISE       1
I__508/O                          CascadeMux                     0              6317  16666665169  RISE       1
FRAME_COUNTER_2_LC_10_27_5/in2    LogicCell40_SEQ_MODE_1000      0              6317  16666665169  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PULSE_1HZ_LC_10_27_7/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in3
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PULSE_1HZ_LC_10_27_7/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666665267  RISE       2
I__489/I                    LocalMux                       0              5728  16666665267  RISE       1
I__489/O                    LocalMux                     330              6058  16666665267  RISE       1
I__491/I                    InMux                          0              6058  16666665267  RISE       1
I__491/O                    InMux                        259              6317  16666665267  RISE       1
PULSE_1HZ_LC_10_27_7/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_1_LC_10_26_2/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in3
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_1_LC_10_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664173  RISE       6
I__525/I                          LocalMux                       0              5728  16666664173  RISE       1
I__525/O                          LocalMux                     330              6058  16666664173  RISE       1
I__530/I                          InMux                          0              6058  16666665267  RISE       1
I__530/O                          InMux                        259              6317  16666665267  RISE       1
FRAME_COUNTER_2_LC_10_27_5/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_3_LC_10_26_4/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in3
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_3_LC_10_26_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664236  RISE       4
I__520/I                          LocalMux                       0              5728  16666664903  RISE       1
I__520/O                          LocalMux                     330              6058  16666664903  RISE       1
I__524/I                          InMux                          0              6058  16666665267  RISE       1
I__524/O                          InMux                        259              6317  16666665267  RISE       1
FRAME_COUNTER_3_LC_10_26_4/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_1_LC_10_26_2/lcout
Path End         : FRAME_COUNTER_1_LC_10_26_2/in3
Capture Clock    : FRAME_COUNTER_1_LC_10_26_2/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_1_LC_10_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664173  RISE       6
I__526/I                          LocalMux                       0              5728  16666664839  RISE       1
I__526/O                          LocalMux                     330              6058  16666664839  RISE       1
I__532/I                          InMux                          0              6058  16666665267  RISE       1
I__532/O                          InMux                        259              6317  16666665267  RISE       1
FRAME_COUNTER_1_LC_10_26_2/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in3
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664103  RISE       4
I__544/I                          LocalMux                       0              5728  16666665267  RISE       1
I__544/O                          LocalMux                     330              6058  16666665267  RISE       1
I__548/I                          InMux                          0              6058  16666665267  RISE       1
I__548/O                          InMux                        259              6317  16666665267  RISE       1
FRAME_COUNTER_4_LC_10_26_7/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_0_LC_10_26_0/in3
Capture Clock    : FRAME_COUNTER_0_LC_10_26_0/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664804  RISE       7
I__497/I                          LocalMux                       0              5728  16666664861  RISE       1
I__497/O                          LocalMux                     330              6058  16666664861  RISE       1
I__502/I                          InMux                          0              6058  16666665267  RISE       1
I__502/O                          InMux                        259              6317  16666665267  RISE       1
FRAME_COUNTER_0_LC_10_26_0/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in3
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Setup Constraint : 16666666670p
Path slack       : 16666665267p

Capture Clock Arrival Time (TVP_VSYNC:R#2)   16666666670
+ Capture Clock Source Latency                         0
+ Capture Clock Path Delay                          5188
- Setup Time                                        -274
------------------------------------------   ----------- 
End-of-path required time (ps)               16666671584

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            589
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6317
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728  16666664804  RISE       7
I__498/I                          LocalMux                       0              5728  16666665169  RISE       1
I__498/O                          LocalMux                     330              6058  16666665169  RISE       1
I__505/I                          InMux                          0              6058  16666665267  RISE       1
I__505/O                          InMux                        259              6317  16666665267  RISE       1
FRAME_COUNTER_5_LC_10_27_4/in3    LogicCell40_SEQ_MODE_1000      0              6317  16666665267  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DEBUG[7]:in
Path End         : LED
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         10184
---------------------------------------   ----- 
End-of-path arrival time (ps)             10184
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DEBUG[7]:in                       main                           0                 0   +INF  RISE       1
DEBUG_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_ibuf_7_iopad/DOUT           IO_PAD                       760               760   +INF  RISE       1
DEBUG_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               760   +INF  RISE       1
DEBUG_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1223   +INF  FALL       1
I__414/I                          Odrv12                         0              1223   +INF  FALL       1
I__414/O                          Odrv12                       540              1763   +INF  FALL       1
I__415/I                          Span12Mux_h                    0              1763   +INF  FALL       1
I__415/O                          Span12Mux_h                  540              2303   +INF  FALL       1
I__416/I                          LocalMux                       0              2303   +INF  FALL       1
I__416/O                          LocalMux                     309              2612   +INF  FALL       1
I__417/I                          InMux                          0              2612   +INF  FALL       1
I__417/O                          InMux                        217              2829   +INF  FALL       1
LED_obuf_RNO_LC_10_20_6/in1       LogicCell40_SEQ_MODE_0000      0              2829   +INF  FALL       1
LED_obuf_RNO_LC_10_20_6/lcout     LogicCell40_SEQ_MODE_0000    379              3208   +INF  FALL       1
I__408/I                          Odrv12                         0              3208   +INF  FALL       1
I__408/O                          Odrv12                       540              3748   +INF  FALL       1
I__409/I                          Span12Mux_v                    0              3748   +INF  FALL       1
I__409/O                          Span12Mux_v                  540              4288   +INF  FALL       1
I__410/I                          Span12Mux_h                    0              4288   +INF  FALL       1
I__410/O                          Span12Mux_h                  540              4828   +INF  FALL       1
I__411/I                          Span12Mux_s1_v                 0              4828   +INF  FALL       1
I__411/O                          Span12Mux_s1_v               105              4933   +INF  FALL       1
I__412/I                          LocalMux                       0              4933   +INF  FALL       1
I__412/O                          LocalMux                     309              5242   +INF  FALL       1
I__413/I                          IoInMux                        0              5242   +INF  FALL       1
I__413/O                          IoInMux                      217              5459   +INF  FALL       1
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              5459   +INF  FALL       1
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2237              7696   +INF  FALL       1
LED_obuf_iopad/DIN                IO_PAD                         0              7696   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2488             10184   +INF  FALL       1
LED                               main                           0             10184   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : ADV_VSYNC
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10248
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19567
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout          LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       5
I__623/I                               LocalMux                       0              9319   +INF  RISE       1
I__623/O                               LocalMux                     330              9649   +INF  RISE       1
I__628/I                               InMux                          0              9649   +INF  RISE       1
I__628/O                               InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNIGJ0B_0_LC_10_29_4/in0    LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNIGJ0B_0_LC_10_29_4/lcout  LogicCell40_SEQ_MODE_0000    386             10294   +INF  FALL       1
I__600/I                               LocalMux                       0             10294   +INF  FALL       1
I__600/O                               LocalMux                     309             10602   +INF  FALL       1
I__601/I                               InMux                          0             10602   +INF  FALL       1
I__601/O                               InMux                        217             10820   +INF  FALL       1
II_2.VGA_Y_RNIJMOM_5_LC_10_30_1/in1    LogicCell40_SEQ_MODE_0000      0             10820   +INF  FALL       1
II_2.VGA_Y_RNIJMOM_5_LC_10_30_1/lcout  LogicCell40_SEQ_MODE_0000    379             11199   +INF  FALL       1
I__596/I                               LocalMux                       0             11199   +INF  FALL       1
I__596/O                               LocalMux                     309             11507   +INF  FALL       1
I__597/I                               InMux                          0             11507   +INF  FALL       1
I__597/O                               InMux                        217             11725   +INF  FALL       1
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/in1     LogicCell40_SEQ_MODE_0000      0             11725   +INF  FALL       1
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/ltout   LogicCell40_SEQ_MODE_0000    379             12103   +INF  FALL       1
I__427/I                               CascadeMux                     0             12103   +INF  FALL       1
I__427/O                               CascadeMux                     0             12103   +INF  FALL       1
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/in2    LogicCell40_SEQ_MODE_0000      0             12103   +INF  FALL       1
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/lcout  LogicCell40_SEQ_MODE_0000    351             12454   +INF  FALL       1
I__418/I                               Odrv4                          0             12454   +INF  FALL       1
I__418/O                               Odrv4                        372             12826   +INF  FALL       1
I__419/I                               Span4Mux_h                     0             12826   +INF  FALL       1
I__419/O                               Span4Mux_h                   316             13141   +INF  FALL       1
I__420/I                               Span4Mux_v                     0             13141   +INF  FALL       1
I__420/O                               Span4Mux_v                   372             13513   +INF  FALL       1
I__421/I                               Span4Mux_v                     0             13513   +INF  FALL       1
I__421/O                               Span4Mux_v                   372             13885   +INF  FALL       1
I__422/I                               Span4Mux_s3_h                  0             13885   +INF  FALL       1
I__422/O                               Span4Mux_s3_h                231             14116   +INF  FALL       1
I__423/I                               LocalMux                       0             14116   +INF  FALL       1
I__423/O                               LocalMux                     309             14425   +INF  FALL       1
I__424/I                               IoInMux                        0             14425   +INF  FALL       1
I__424/O                               IoInMux                      217             14642   +INF  FALL       1
ADV_VSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0             14642   +INF  FALL       1
ADV_VSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237             16879   +INF  FALL       1
ADV_VSYNC_obuf_iopad/DIN               IO_PAD                         0             16879   +INF  FALL       1
ADV_VSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2688             19567   +INF  FALL       1
ADV_VSYNC                              main                           0             19567   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : ADV_B[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              7289
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 16608
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout          LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       5
I__624/I                               LocalMux                       0              9319   +INF  FALL       1
I__624/O                               LocalMux                     309              9627   +INF  FALL       1
I__629/I                               InMux                          0              9627   +INF  FALL       1
I__629/O                               InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1    LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/lcout  LogicCell40_SEQ_MODE_0000    379             10224   +INF  FALL       1
I__384/I                               Odrv4                          0             10224   +INF  FALL       1
I__384/O                               Odrv4                        372             10595   +INF  FALL       1
I__385/I                               Span4Mux_v                     0             10595   +INF  FALL       1
I__385/O                               Span4Mux_v                   372             10967   +INF  FALL       1
I__386/I                               Span4Mux_s0_v                  0             10967   +INF  FALL       1
I__386/O                               Span4Mux_s0_v                189             11156   +INF  FALL       1
I__387/I                               LocalMux                       0             11156   +INF  FALL       1
I__387/O                               LocalMux                     309             11465   +INF  FALL       1
I__388/I                               IoInMux                        0             11465   +INF  FALL       1
I__388/O                               IoInMux                      217             11682   +INF  FALL       1
ADV_B_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             11682   +INF  FALL       1
ADV_B_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             13920   +INF  FALL       1
ADV_B_obuf_0_iopad/DIN                 IO_PAD                         0             13920   +INF  FALL       1
ADV_B_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                      2688             16608   +INF  FALL       1
ADV_B[0]                               main                           0             16608   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_11_LC_9_29_3/lcout
Path End         : ADV_B[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9386
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18705
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_11_LC_9_29_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       4
I__441/I                                LocalMux                       0              9319   +INF  RISE       1
I__441/O                                LocalMux                     330              9649   +INF  RISE       1
I__444/I                                InMux                          0              9649   +INF  RISE       1
I__444/O                                InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in3     LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout   LogicCell40_SEQ_MODE_0000    288             10196   +INF  FALL       2
I__428/I                                LocalMux                       0             10196   +INF  FALL       1
I__428/O                                LocalMux                     309             10504   +INF  FALL       1
I__429/I                                InMux                          0             10504   +INF  FALL       1
I__429/O                                InMux                        217             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0      LogicCell40_SEQ_MODE_0000      0             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    386             11107   +INF  FALL      21
I__788/I                                LocalMux                       0             11107   +INF  FALL       1
I__788/O                                LocalMux                     309             11416   +INF  FALL       1
I__793/I                                InMux                          0             11416   +INF  FALL       1
I__793/O                                InMux                        217             11633   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/in1    LogicCell40_SEQ_MODE_0000      0             11633   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/lcout  LogicCell40_SEQ_MODE_0000    379             12012   +INF  FALL       1
I__602/I                                Odrv12                         0             12012   +INF  FALL       1
I__602/O                                Odrv12                       540             12552   +INF  FALL       1
I__603/I                                Sp12to4                        0             12552   +INF  FALL       1
I__603/O                                Sp12to4                      449             13001   +INF  FALL       1
I__604/I                                Span4Mux_s2_v                  0             13001   +INF  FALL       1
I__604/O                                Span4Mux_s2_v                252             13253   +INF  FALL       1
I__605/I                                LocalMux                       0             13253   +INF  FALL       1
I__605/O                                LocalMux                     309             13562   +INF  FALL       1
I__606/I                                IoInMux                        0             13562   +INF  FALL       1
I__606/O                                IoInMux                      217             13779   +INF  FALL       1
ADV_B_obuf_1_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             13779   +INF  FALL       1
ADV_B_obuf_1_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             16017   +INF  FALL       1
ADV_B_obuf_1_iopad/DIN                  IO_PAD                         0             16017   +INF  FALL       1
ADV_B_obuf_1_iopad/PACKAGEPIN:out       IO_PAD                      2688             18705   +INF  FALL       1
ADV_B[1]                                main                           0             18705   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_11_LC_9_29_3/lcout
Path End         : ADV_B[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8776
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18095
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_11_LC_9_29_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       4
I__441/I                                LocalMux                       0              9319   +INF  FALL       1
I__441/O                                LocalMux                     309              9627   +INF  FALL       1
I__444/I                                InMux                          0              9627   +INF  FALL       1
I__444/O                                InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in3     LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout   LogicCell40_SEQ_MODE_0000    288             10132   +INF  FALL       2
I__428/I                                LocalMux                       0             10132   +INF  FALL       1
I__428/O                                LocalMux                     309             10441   +INF  FALL       1
I__429/I                                InMux                          0             10441   +INF  FALL       1
I__429/O                                InMux                        217             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0      LogicCell40_SEQ_MODE_0000      0             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    386             11044   +INF  FALL      21
I__788/I                                LocalMux                       0             11044   +INF  FALL       1
I__788/O                                LocalMux                     309             11353   +INF  FALL       1
I__794/I                                InMux                          0             11353   +INF  FALL       1
I__794/O                                InMux                        217             11570   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/in1    LogicCell40_SEQ_MODE_0000      0             11570   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/lcout  LogicCell40_SEQ_MODE_0000    379             11949   +INF  FALL       1
I__769/I                                Odrv12                         0             11949   +INF  FALL       1
I__769/O                                Odrv12                       540             12489   +INF  FALL       1
I__770/I                                Span12Mux_s2_v                 0             12489   +INF  FALL       1
I__770/O                                Span12Mux_s2_v               154             12643   +INF  FALL       1
I__771/I                                LocalMux                       0             12643   +INF  FALL       1
I__771/O                                LocalMux                     309             12952   +INF  FALL       1
I__772/I                                IoInMux                        0             12952   +INF  FALL       1
I__772/O                                IoInMux                      217             13169   +INF  FALL       1
ADV_B_obuf_2_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             13169   +INF  FALL       1
ADV_B_obuf_2_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             15407   +INF  FALL       1
ADV_B_obuf_2_iopad/DIN                  IO_PAD                         0             15407   +INF  FALL       1
ADV_B_obuf_2_iopad/PACKAGEPIN:out       IO_PAD                      2688             18095   +INF  FALL       1
ADV_B[2]                                main                           0             18095   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : ADV_B[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9379
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18698
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       3
I__396/I                                LocalMux                       0              9319   +INF  RISE       1
I__396/O                                LocalMux                     330              9649   +INF  RISE       1
I__398/I                                InMux                          0              9649   +INF  RISE       1
I__398/O                                InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in1      LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout    LogicCell40_SEQ_MODE_0000    379             10287   +INF  FALL       3
I__634/I                                LocalMux                       0             10287   +INF  FALL       1
I__634/O                                LocalMux                     309             10595   +INF  FALL       1
I__637/I                                InMux                          0             10595   +INF  FALL       1
I__637/O                                InMux                        217             10813   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3      LogicCell40_SEQ_MODE_0000      0             10813   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    288             11100   +INF  FALL      21
I__788/I                                LocalMux                       0             11100   +INF  FALL       1
I__788/O                                LocalMux                     309             11409   +INF  FALL       1
I__795/I                                InMux                          0             11409   +INF  FALL       1
I__795/O                                InMux                        217             11626   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/in0    LogicCell40_SEQ_MODE_0000      0             11626   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/lcout  LogicCell40_SEQ_MODE_0000    386             12012   +INF  FALL       1
I__552/I                                Odrv12                         0             12012   +INF  FALL       1
I__552/O                                Odrv12                       540             12552   +INF  FALL       1
I__553/I                                Span12Mux_h                    0             12552   +INF  FALL       1
I__553/O                                Span12Mux_h                  540             13092   +INF  FALL       1
I__554/I                                Span12Mux_s2_v                 0             13092   +INF  FALL       1
I__554/O                                Span12Mux_s2_v               154             13246   +INF  FALL       1
I__555/I                                LocalMux                       0             13246   +INF  FALL       1
I__555/O                                LocalMux                     309             13555   +INF  FALL       1
I__556/I                                IoInMux                        0             13555   +INF  FALL       1
I__556/O                                IoInMux                      217             13772   +INF  FALL       1
ADV_B_obuf_3_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             13772   +INF  FALL       1
ADV_B_obuf_3_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             16010   +INF  FALL       1
ADV_B_obuf_3_iopad/DIN                  IO_PAD                         0             16010   +INF  FALL       1
ADV_B_obuf_3_iopad/PACKAGEPIN:out       IO_PAD                      2688             18698   +INF  FALL       1
ADV_B[3]                                main                           0             18698   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : ADV_B[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9645
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18964
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       3
I__396/I                                LocalMux                       0              9319   +INF  FALL       1
I__396/O                                LocalMux                     309              9627   +INF  FALL       1
I__398/I                                InMux                          0              9627   +INF  FALL       1
I__398/O                                InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in1      LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout    LogicCell40_SEQ_MODE_0000    379             10224   +INF  FALL       3
I__634/I                                LocalMux                       0             10224   +INF  FALL       1
I__634/O                                LocalMux                     309             10532   +INF  FALL       1
I__637/I                                InMux                          0             10532   +INF  FALL       1
I__637/O                                InMux                        217             10750   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3      LogicCell40_SEQ_MODE_0000      0             10750   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    288             11037   +INF  FALL      21
I__788/I                                LocalMux                       0             11037   +INF  FALL       1
I__788/O                                LocalMux                     309             11346   +INF  FALL       1
I__796/I                                InMux                          0             11346   +INF  FALL       1
I__796/O                                InMux                        217             11563   +INF  FALL       1
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/in1    LogicCell40_SEQ_MODE_0000      0             11563   +INF  FALL       1
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/lcout  LogicCell40_SEQ_MODE_0000    379             11942   +INF  FALL       1
I__573/I                                Odrv4                          0             11942   +INF  FALL       1
I__573/O                                Odrv4                        372             12314   +INF  FALL       1
I__574/I                                Span4Mux_h                     0             12314   +INF  FALL       1
I__574/O                                Span4Mux_h                   316             12629   +INF  FALL       1
I__575/I                                Span4Mux_h                     0             12629   +INF  FALL       1
I__575/O                                Span4Mux_h                   316             12945   +INF  FALL       1
I__576/I                                Span4Mux_h                     0             12945   +INF  FALL       1
I__576/O                                Span4Mux_h                   316             13260   +INF  FALL       1
I__577/I                                Span4Mux_s2_v                  0             13260   +INF  FALL       1
I__577/O                                Span4Mux_s2_v                252             13513   +INF  FALL       1
I__578/I                                LocalMux                       0             13513   +INF  FALL       1
I__578/O                                LocalMux                     309             13822   +INF  FALL       1
I__579/I                                IoInMux                        0             13822   +INF  FALL       1
I__579/O                                IoInMux                      217             14039   +INF  FALL       1
ADV_B_obuf_4_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             14039   +INF  FALL       1
ADV_B_obuf_4_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             16276   +INF  FALL       1
ADV_B_obuf_4_iopad/DIN                  IO_PAD                         0             16276   +INF  FALL       1
ADV_B_obuf_4_iopad/PACKAGEPIN:out       IO_PAD                      2688             18964   +INF  FALL       1
ADV_B[4]                                main                           0             18964   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : ADV_G[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8958
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18277
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       5
I__640/I                               LocalMux                       0              9319   +INF  RISE       1
I__640/O                               LocalMux                     330              9649   +INF  RISE       1
I__645/I                               InMux                          0              9649   +INF  RISE       1
I__645/O                               InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in1     LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    379             10287   +INF  FALL      21
I__789/I                               Odrv4                          0             10287   +INF  FALL       1
I__789/O                               Odrv4                        372             10658   +INF  FALL       1
I__798/I                               Span4Mux_h                     0             10658   +INF  FALL       1
I__798/O                               Span4Mux_h                   316             10974   +INF  FALL       1
I__806/I                               LocalMux                       0             10974   +INF  FALL       1
I__806/O                               LocalMux                     309             11283   +INF  FALL       1
I__820/I                               InMux                          0             11283   +INF  FALL       1
I__820/O                               InMux                        217             11500   +INF  FALL       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in0    LogicCell40_SEQ_MODE_0000      0             11500   +INF  FALL       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/lcout  LogicCell40_SEQ_MODE_0000    386             11886   +INF  FALL       1
I__172/I                               Odrv4                          0             11886   +INF  FALL       1
I__172/O                               Odrv4                        372             12258   +INF  FALL       1
I__173/I                               Span4Mux_v                     0             12258   +INF  FALL       1
I__173/O                               Span4Mux_v                   372             12629   +INF  FALL       1
I__174/I                               Span4Mux_s1_v                  0             12629   +INF  FALL       1
I__174/O                               Span4Mux_s1_v                196             12826   +INF  FALL       1
I__175/I                               LocalMux                       0             12826   +INF  FALL       1
I__175/O                               LocalMux                     309             13134   +INF  FALL       1
I__176/I                               IoInMux                        0             13134   +INF  FALL       1
I__176/O                               IoInMux                      217             13352   +INF  FALL       1
ADV_G_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13352   +INF  FALL       1
ADV_G_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15589   +INF  FALL       1
ADV_G_obuf_1_iopad/DIN                 IO_PAD                         0             15589   +INF  FALL       1
ADV_G_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                      2688             18277   +INF  FALL       1
ADV_G[1]                               main                           0             18277   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : ADV_R[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8832
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18151
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       5
I__640/I                                 LocalMux                       0              9319   +INF  FALL       1
I__640/O                                 LocalMux                     309              9627   +INF  FALL       1
I__645/I                                 InMux                          0              9627   +INF  FALL       1
I__645/O                                 InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in1       LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    379             10224   +INF  FALL      21
I__789/I                                 Odrv4                          0             10224   +INF  FALL       1
I__789/O                                 Odrv4                        372             10595   +INF  FALL       1
I__798/I                                 Span4Mux_h                     0             10595   +INF  FALL       1
I__798/O                                 Span4Mux_h                   316             10911   +INF  FALL       1
I__807/I                                 Span4Mux_v                     0             10911   +INF  FALL       1
I__807/O                                 Span4Mux_v                   372             11283   +INF  FALL       1
I__821/I                                 LocalMux                       0             11283   +INF  FALL       1
I__821/O                                 LocalMux                     309             11591   +INF  FALL       1
I__828/I                                 InMux                          0             11591   +INF  FALL       1
I__828/O                                 InMux                        217             11809   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/in3    LogicCell40_SEQ_MODE_0000      0             11809   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/lcout  LogicCell40_SEQ_MODE_0000    288             12096   +INF  FALL       1
I__153/I                                 Odrv4                          0             12096   +INF  FALL       1
I__153/O                                 Odrv4                        372             12468   +INF  FALL       1
I__154/I                                 Span4Mux_s3_h                  0             12468   +INF  FALL       1
I__154/O                                 Span4Mux_s3_h                231             12699   +INF  FALL       1
I__155/I                                 LocalMux                       0             12699   +INF  FALL       1
I__155/O                                 LocalMux                     309             13008   +INF  FALL       1
I__156/I                                 IoInMux                        0             13008   +INF  FALL       1
I__156/O                                 IoInMux                      217             13225   +INF  FALL       1
ADV_R_obuf_0_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             13225   +INF  FALL       1
ADV_R_obuf_0_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             15463   +INF  FALL       1
ADV_R_obuf_0_iopad/DIN                   IO_PAD                         0             15463   +INF  FALL       1
ADV_R_obuf_0_iopad/PACKAGEPIN:out        IO_PAD                      2688             18151   +INF  FALL       1
ADV_R[0]                                 main                           0             18151   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : ADV_R[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9835
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19154
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       3
I__431/I                                 LocalMux                       0              9319   +INF  RISE       1
I__431/O                                 LocalMux                     330              9649   +INF  RISE       1
I__434/I                                 InMux                          0              9649   +INF  RISE       1
I__434/O                                 InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in3       LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout     LogicCell40_SEQ_MODE_0000    288             10196   +INF  FALL       3
I__634/I                                 LocalMux                       0             10196   +INF  FALL       1
I__634/O                                 LocalMux                     309             10504   +INF  FALL       1
I__637/I                                 InMux                          0             10504   +INF  FALL       1
I__637/O                                 InMux                        217             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3       LogicCell40_SEQ_MODE_0000      0             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    288             11009   +INF  FALL      21
I__789/I                                 Odrv4                          0             11009   +INF  FALL       1
I__789/O                                 Odrv4                        372             11381   +INF  FALL       1
I__798/I                                 Span4Mux_h                     0             11381   +INF  FALL       1
I__798/O                                 Span4Mux_h                   316             11696   +INF  FALL       1
I__807/I                                 Span4Mux_v                     0             11696   +INF  FALL       1
I__807/O                                 Span4Mux_v                   372             12068   +INF  FALL       1
I__821/I                                 LocalMux                       0             12068   +INF  FALL       1
I__821/O                                 LocalMux                     309             12377   +INF  FALL       1
I__829/I                                 InMux                          0             12377   +INF  FALL       1
I__829/O                                 InMux                        217             12594   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/in0    LogicCell40_SEQ_MODE_0000      0             12594   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/lcout  LogicCell40_SEQ_MODE_0000    386             12980   +INF  FALL       1
I__149/I                                 Odrv12                         0             12980   +INF  FALL       1
I__149/O                                 Odrv12                       540             13520   +INF  FALL       1
I__150/I                                 Span12Mux_s3_h                 0             13520   +INF  FALL       1
I__150/O                                 Span12Mux_s3_h               182             13702   +INF  FALL       1
I__151/I                                 LocalMux                       0             13702   +INF  FALL       1
I__151/O                                 LocalMux                     309             14011   +INF  FALL       1
I__152/I                                 IoInMux                        0             14011   +INF  FALL       1
I__152/O                                 IoInMux                      217             14228   +INF  FALL       1
ADV_R_obuf_2_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             14228   +INF  FALL       1
ADV_R_obuf_2_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             16466   +INF  FALL       1
ADV_R_obuf_2_iopad/DIN                   IO_PAD                         0             16466   +INF  FALL       1
ADV_R_obuf_2_iopad/PACKAGEPIN:out        IO_PAD                      2688             19154   +INF  FALL       1
ADV_R[2]                                 main                           0             19154   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : ADV_R[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9814
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19133
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       3
I__431/I                               LocalMux                       0              9319   +INF  FALL       1
I__431/O                               LocalMux                     309              9627   +INF  FALL       1
I__434/I                               InMux                          0              9627   +INF  FALL       1
I__434/O                               InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in3     LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout   LogicCell40_SEQ_MODE_0000    288             10132   +INF  FALL       3
I__634/I                               LocalMux                       0             10132   +INF  FALL       1
I__634/O                               LocalMux                     309             10441   +INF  FALL       1
I__637/I                               InMux                          0             10441   +INF  FALL       1
I__637/O                               InMux                        217             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3     LogicCell40_SEQ_MODE_0000      0             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    288             10946   +INF  FALL      21
I__789/I                               Odrv4                          0             10946   +INF  FALL       1
I__789/O                               Odrv4                        372             11318   +INF  FALL       1
I__798/I                               Span4Mux_h                     0             11318   +INF  FALL       1
I__798/O                               Span4Mux_h                   316             11633   +INF  FALL       1
I__808/I                               Span4Mux_v                     0             11633   +INF  FALL       1
I__808/O                               Span4Mux_v                   372             12005   +INF  FALL       1
I__822/I                               LocalMux                       0             12005   +INF  FALL       1
I__822/O                               LocalMux                     309             12314   +INF  FALL       1
I__830/I                               InMux                          0             12314   +INF  FALL       1
I__830/O                               InMux                        217             12531   +INF  FALL       1
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/in3    LogicCell40_SEQ_MODE_0000      0             12531   +INF  FALL       1
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_0000    288             12819   +INF  FALL       1
I__157/I                               Odrv4                          0             12819   +INF  FALL       1
I__157/O                               Odrv4                        372             13190   +INF  FALL       1
I__158/I                               Span4Mux_s1_h                  0             13190   +INF  FALL       1
I__158/O                               Span4Mux_s1_h                168             13359   +INF  FALL       1
I__159/I                               IoSpan4Mux                     0             13359   +INF  FALL       1
I__159/O                               IoSpan4Mux                   323             13681   +INF  FALL       1
I__160/I                               LocalMux                       0             13681   +INF  FALL       1
I__160/O                               LocalMux                     309             13990   +INF  FALL       1
I__161/I                               IoInMux                        0             13990   +INF  FALL       1
I__161/O                               IoInMux                      217             14207   +INF  FALL       1
ADV_R_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14207   +INF  FALL       1
ADV_R_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16445   +INF  FALL       1
ADV_R_obuf_5_iopad/DIN                 IO_PAD                         0             16445   +INF  FALL       1
ADV_R_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                      2688             19133   +INF  FALL       1
ADV_R[5]                               main                           0             19133   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : ADV_R[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9519
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18838
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__754/I                               Odrv12                         0              9319   +INF  RISE       1
I__754/O                               Odrv12                       491              9810   +INF  RISE       1
I__760/I                               LocalMux                       0              9810   +INF  RISE       1
I__760/O                               LocalMux                     330             10139   +INF  RISE       1
I__764/I                               InMux                          0             10139   +INF  RISE       1
I__764/O                               InMux                        259             10399   +INF  RISE       1
I__767/I                               CascadeMux                     0             10399   +INF  RISE       1
I__767/O                               CascadeMux                     0             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in2    LogicCell40_SEQ_MODE_0000      0             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000    351             10750   +INF  FALL       2
I__428/I                               LocalMux                       0             10750   +INF  FALL       1
I__428/O                               LocalMux                     309             11058   +INF  FALL       1
I__429/I                               InMux                          0             11058   +INF  FALL       1
I__429/O                               InMux                        217             11276   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000      0             11276   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    386             11661   +INF  FALL      21
I__790/I                               Odrv4                          0             11661   +INF  FALL       1
I__790/O                               Odrv4                        372             12033   +INF  FALL       1
I__799/I                               LocalMux                       0             12033   +INF  FALL       1
I__799/O                               LocalMux                     309             12342   +INF  FALL       1
I__809/I                               InMux                          0             12342   +INF  FALL       1
I__809/O                               InMux                        217             12559   +INF  FALL       1
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/in3    LogicCell40_SEQ_MODE_0000      0             12559   +INF  FALL       1
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/lcout  LogicCell40_SEQ_MODE_0000    288             12847   +INF  FALL       1
I__393/I                               Odrv12                         0             12847   +INF  FALL       1
I__393/O                               Odrv12                       540             13387   +INF  FALL       1
I__394/I                               LocalMux                       0             13387   +INF  FALL       1
I__394/O                               LocalMux                     309             13695   +INF  FALL       1
I__395/I                               IoInMux                        0             13695   +INF  FALL       1
I__395/O                               IoInMux                      217             13913   +INF  FALL       1
ADV_R_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13913   +INF  FALL       1
ADV_R_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16150   +INF  FALL       1
ADV_R_obuf_7_iopad/DIN                 IO_PAD                         0             16150   +INF  FALL       1
ADV_R_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                      2688             18838   +INF  FALL       1
ADV_R[7]                               main                           0             18838   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : ADV_G[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10213
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19532
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__754/I                               Odrv12                         0              9319   +INF  FALL       1
I__754/O                               Odrv12                       540              9859   +INF  FALL       1
I__760/I                               LocalMux                       0              9859   +INF  FALL       1
I__760/O                               LocalMux                     309             10168   +INF  FALL       1
I__764/I                               InMux                          0             10168   +INF  FALL       1
I__764/O                               InMux                        217             10385   +INF  FALL       1
I__767/I                               CascadeMux                     0             10385   +INF  FALL       1
I__767/O                               CascadeMux                     0             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in2    LogicCell40_SEQ_MODE_0000      0             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000    351             10736   +INF  FALL       2
I__428/I                               LocalMux                       0             10736   +INF  FALL       1
I__428/O                               LocalMux                     309             11044   +INF  FALL       1
I__429/I                               InMux                          0             11044   +INF  FALL       1
I__429/O                               InMux                        217             11262   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000      0             11262   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    386             11647   +INF  FALL      21
I__790/I                               Odrv4                          0             11647   +INF  FALL       1
I__790/O                               Odrv4                        372             12019   +INF  FALL       1
I__800/I                               Span4Mux_v                     0             12019   +INF  FALL       1
I__800/O                               Span4Mux_v                   372             12391   +INF  FALL       1
I__810/I                               LocalMux                       0             12391   +INF  FALL       1
I__810/O                               LocalMux                     309             12699   +INF  FALL       1
I__823/I                               InMux                          0             12699   +INF  FALL       1
I__823/O                               InMux                        217             12917   +INF  FALL       1
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12917   +INF  FALL       1
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/lcout  LogicCell40_SEQ_MODE_0000    288             13204   +INF  FALL       1
I__240/I                               Odrv4                          0             13204   +INF  FALL       1
I__240/O                               Odrv4                        372             13576   +INF  FALL       1
I__241/I                               Span4Mux_h                     0             13576   +INF  FALL       1
I__241/O                               Span4Mux_h                   316             13892   +INF  FALL       1
I__242/I                               Span4Mux_s0_v                  0             13892   +INF  FALL       1
I__242/O                               Span4Mux_s0_v                189             14081   +INF  FALL       1
I__243/I                               LocalMux                       0             14081   +INF  FALL       1
I__243/O                               LocalMux                     309             14390   +INF  FALL       1
I__244/I                               IoInMux                        0             14390   +INF  FALL       1
I__244/O                               IoInMux                      217             14607   +INF  FALL       1
ADV_G_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14607   +INF  FALL       1
ADV_G_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16844   +INF  FALL       1
ADV_G_obuf_7_iopad/DIN                 IO_PAD                         0             16844   +INF  FALL       1
ADV_G_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                      2688             19532   +INF  FALL       1
ADV_G[7]                               main                           0             19532   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : ADV_R[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10375
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19694
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__840/I                                 Odrv12                         0              9319   +INF  RISE       1
I__840/O                                 Odrv12                       491              9810   +INF  RISE       1
I__846/I                                 LocalMux                       0              9810   +INF  RISE       1
I__846/O                                 LocalMux                     330             10139   +INF  RISE       1
I__850/I                                 InMux                          0             10139   +INF  RISE       1
I__850/O                                 InMux                        259             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000      0             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000    386             10785   +INF  FALL       2
I__428/I                                 LocalMux                       0             10785   +INF  FALL       1
I__428/O                                 LocalMux                     309             11093   +INF  FALL       1
I__429/I                                 InMux                          0             11093   +INF  FALL       1
I__429/O                                 InMux                        217             11311   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000      0             11311   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    386             11696   +INF  FALL      21
I__790/I                                 Odrv4                          0             11696   +INF  FALL       1
I__790/O                                 Odrv4                        372             12068   +INF  FALL       1
I__800/I                                 Span4Mux_v                     0             12068   +INF  FALL       1
I__800/O                                 Span4Mux_v                   372             12440   +INF  FALL       1
I__811/I                                 LocalMux                       0             12440   +INF  FALL       1
I__811/O                                 LocalMux                     309             12748   +INF  FALL       1
I__824/I                                 InMux                          0             12748   +INF  FALL       1
I__824/O                                 InMux                        217             12966   +INF  FALL       1
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/in0    LogicCell40_SEQ_MODE_0000      0             12966   +INF  FALL       1
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/lcout  LogicCell40_SEQ_MODE_0000    386             13352   +INF  FALL       1
I__259/I                                 Odrv4                          0             13352   +INF  FALL       1
I__259/O                                 Odrv4                        372             13723   +INF  FALL       1
I__260/I                                 Span4Mux_h                     0             13723   +INF  FALL       1
I__260/O                                 Span4Mux_h                   316             14039   +INF  FALL       1
I__261/I                                 Span4Mux_s2_h                  0             14039   +INF  FALL       1
I__261/O                                 Span4Mux_s2_h                203             14242   +INF  FALL       1
I__262/I                                 LocalMux                       0             14242   +INF  FALL       1
I__262/O                                 LocalMux                     309             14551   +INF  FALL       1
I__263/I                                 IoInMux                        0             14551   +INF  FALL       1
I__263/O                                 IoInMux                      217             14768   +INF  FALL       1
ADV_R_obuf_4_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             14768   +INF  FALL       1
ADV_R_obuf_4_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             17006   +INF  FALL       1
ADV_R_obuf_4_iopad/DIN                   IO_PAD                         0             17006   +INF  FALL       1
ADV_R_obuf_4_iopad/PACKAGEPIN:out        IO_PAD                      2688             19694   +INF  FALL       1
ADV_R[4]                                 main                           0             19694   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : ADV_R[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10634
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19953
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__840/I                                 Odrv12                         0              9319   +INF  FALL       1
I__840/O                                 Odrv12                       540              9859   +INF  FALL       1
I__846/I                                 LocalMux                       0              9859   +INF  FALL       1
I__846/O                                 LocalMux                     309             10168   +INF  FALL       1
I__850/I                                 InMux                          0             10168   +INF  FALL       1
I__850/O                                 InMux                        217             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000      0             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000    386             10771   +INF  FALL       2
I__428/I                                 LocalMux                       0             10771   +INF  FALL       1
I__428/O                                 LocalMux                     309             11079   +INF  FALL       1
I__429/I                                 InMux                          0             11079   +INF  FALL       1
I__429/O                                 InMux                        217             11297   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000      0             11297   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    386             11682   +INF  FALL      21
I__790/I                                 Odrv4                          0             11682   +INF  FALL       1
I__790/O                                 Odrv4                        372             12054   +INF  FALL       1
I__800/I                                 Span4Mux_v                     0             12054   +INF  FALL       1
I__800/O                                 Span4Mux_v                   372             12426   +INF  FALL       1
I__812/I                                 LocalMux                       0             12426   +INF  FALL       1
I__812/O                                 LocalMux                     309             12734   +INF  FALL       1
I__825/I                                 InMux                          0             12734   +INF  FALL       1
I__825/O                                 InMux                        217             12952   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/in3    LogicCell40_SEQ_MODE_0000      0             12952   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/lcout  LogicCell40_SEQ_MODE_0000    288             13239   +INF  FALL       1
I__264/I                                 Odrv4                          0             13239   +INF  FALL       1
I__264/O                                 Odrv4                        372             13611   +INF  FALL       1
I__265/I                                 Span4Mux_h                     0             13611   +INF  FALL       1
I__265/O                                 Span4Mux_h                   316             13927   +INF  FALL       1
I__266/I                                 Span4Mux_v                     0             13927   +INF  FALL       1
I__266/O                                 Span4Mux_v                   372             14298   +INF  FALL       1
I__267/I                                 Span4Mux_s2_h                  0             14298   +INF  FALL       1
I__267/O                                 Span4Mux_s2_h                203             14502   +INF  FALL       1
I__268/I                                 LocalMux                       0             14502   +INF  FALL       1
I__268/O                                 LocalMux                     309             14810   +INF  FALL       1
I__269/I                                 IoInMux                        0             14810   +INF  FALL       1
I__269/O                                 IoInMux                      217             15028   +INF  FALL       1
ADV_R_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             15028   +INF  FALL       1
ADV_R_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             17265   +INF  FALL       1
ADV_R_obuf_3_iopad/DIN                   IO_PAD                         0             17265   +INF  FALL       1
ADV_R_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                      2688             19953   +INF  FALL       1
ADV_R[3]                                 main                           0             19953   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : ADV_R[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9624
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18943
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__863/I                                 Odrv4                          0              9319   +INF  RISE       1
I__863/O                                 Odrv4                        351              9670   +INF  RISE       1
I__867/I                                 LocalMux                       0              9670   +INF  RISE       1
I__867/O                                 LocalMux                     330              9999   +INF  RISE       1
I__870/I                                 InMux                          0              9999   +INF  RISE       1
I__870/O                                 InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in1      LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000    379             10637   +INF  FALL       2
I__428/I                                 LocalMux                       0             10637   +INF  FALL       1
I__428/O                                 LocalMux                     309             10946   +INF  FALL       1
I__429/I                                 InMux                          0             10946   +INF  FALL       1
I__429/O                                 InMux                        217             11163   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000      0             11163   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    386             11549   +INF  FALL      21
I__791/I                                 Odrv4                          0             11549   +INF  FALL       1
I__791/O                                 Odrv4                        372             11921   +INF  FALL       1
I__801/I                                 LocalMux                       0             11921   +INF  FALL       1
I__801/O                                 LocalMux                     309             12229   +INF  FALL       1
I__813/I                                 InMux                          0             12229   +INF  FALL       1
I__813/O                                 InMux                        217             12447   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/in3    LogicCell40_SEQ_MODE_0000      0             12447   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/lcout  LogicCell40_SEQ_MODE_0000    288             12734   +INF  FALL       1
I__389/I                                 Odrv12                         0             12734   +INF  FALL       1
I__389/O                                 Odrv12                       540             13274   +INF  FALL       1
I__390/I                                 Span12Mux_s4_h                 0             13274   +INF  FALL       1
I__390/O                                 Span12Mux_s4_h               217             13492   +INF  FALL       1
I__391/I                                 LocalMux                       0             13492   +INF  FALL       1
I__391/O                                 LocalMux                     309             13801   +INF  FALL       1
I__392/I                                 IoInMux                        0             13801   +INF  FALL       1
I__392/O                                 IoInMux                      217             14018   +INF  FALL       1
ADV_R_obuf_1_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             14018   +INF  FALL       1
ADV_R_obuf_1_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             16255   +INF  FALL       1
ADV_R_obuf_1_iopad/DIN                   IO_PAD                         0             16255   +INF  FALL       1
ADV_R_obuf_1_iopad/PACKAGEPIN:out        IO_PAD                      2688             18943   +INF  FALL       1
ADV_R[1]                                 main                           0             18943   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : ADV_G[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10136
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19455
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__863/I                               Odrv4                          0              9319   +INF  FALL       1
I__863/O                               Odrv4                        372              9691   +INF  FALL       1
I__867/I                               LocalMux                       0              9691   +INF  FALL       1
I__867/O                               LocalMux                     309              9999   +INF  FALL       1
I__870/I                               InMux                          0              9999   +INF  FALL       1
I__870/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in1    LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000    379             10595   +INF  FALL       2
I__428/I                               LocalMux                       0             10595   +INF  FALL       1
I__428/O                               LocalMux                     309             10904   +INF  FALL       1
I__429/I                               InMux                          0             10904   +INF  FALL       1
I__429/O                               InMux                        217             11121   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000      0             11121   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    386             11507   +INF  FALL      21
I__791/I                               Odrv4                          0             11507   +INF  FALL       1
I__791/O                               Odrv4                        372             11879   +INF  FALL       1
I__802/I                               Span4Mux_h                     0             11879   +INF  FALL       1
I__802/O                               Span4Mux_h                   316             12194   +INF  FALL       1
I__814/I                               LocalMux                       0             12194   +INF  FALL       1
I__814/O                               LocalMux                     309             12503   +INF  FALL       1
I__826/I                               InMux                          0             12503   +INF  FALL       1
I__826/O                               InMux                        217             12720   +INF  FALL       1
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in3    LogicCell40_SEQ_MODE_0000      0             12720   +INF  FALL       1
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_0000    288             13008   +INF  FALL       1
I__235/I                               Odrv4                          0             13008   +INF  FALL       1
I__235/O                               Odrv4                        372             13380   +INF  FALL       1
I__236/I                               Span4Mux_v                     0             13380   +INF  FALL       1
I__236/O                               Span4Mux_v                   372             13751   +INF  FALL       1
I__237/I                               Span4Mux_s2_v                  0             13751   +INF  FALL       1
I__237/O                               Span4Mux_s2_v                252             14004   +INF  FALL       1
I__238/I                               LocalMux                       0             14004   +INF  FALL       1
I__238/O                               LocalMux                     309             14312   +INF  FALL       1
I__239/I                               IoInMux                        0             14312   +INF  FALL       1
I__239/O                               IoInMux                      217             14530   +INF  FALL       1
ADV_G_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14530   +INF  FALL       1
ADV_G_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16767   +INF  FALL       1
ADV_G_obuf_5_iopad/DIN                 IO_PAD                         0             16767   +INF  FALL       1
ADV_G_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                      2688             19455   +INF  FALL       1
ADV_G[5]                               main                           0             19455   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : ADV_G[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9722
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19041
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       7
I__582/I                               Odrv4                          0              9319   +INF  RISE       1
I__582/O                               Odrv4                        351              9670   +INF  RISE       1
I__586/I                               LocalMux                       0              9670   +INF  RISE       1
I__586/O                               LocalMux                     330              9999   +INF  RISE       1
I__589/I                               InMux                          0              9999   +INF  RISE       1
I__589/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in0     LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    386             10644   +INF  FALL       1
I__401/I                               CascadeMux                     0             10644   +INF  FALL       1
I__401/O                               CascadeMux                     0             10644   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10644   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10995   +INF  FALL      21
I__791/I                               Odrv4                          0             10995   +INF  FALL       1
I__791/O                               Odrv4                        372             11367   +INF  FALL       1
I__802/I                               Span4Mux_h                     0             11367   +INF  FALL       1
I__802/O                               Span4Mux_h                   316             11682   +INF  FALL       1
I__814/I                               LocalMux                       0             11682   +INF  FALL       1
I__814/O                               LocalMux                     309             11991   +INF  FALL       1
I__827/I                               InMux                          0             11991   +INF  FALL       1
I__827/O                               InMux                        217             12208   +INF  FALL       1
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/in0    LogicCell40_SEQ_MODE_0000      0             12208   +INF  FALL       1
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/lcout  LogicCell40_SEQ_MODE_0000    386             12594   +INF  FALL       1
I__230/I                               Odrv4                          0             12594   +INF  FALL       1
I__230/O                               Odrv4                        372             12966   +INF  FALL       1
I__231/I                               Span4Mux_v                     0             12966   +INF  FALL       1
I__231/O                               Span4Mux_v                   372             13338   +INF  FALL       1
I__232/I                               Span4Mux_s2_v                  0             13338   +INF  FALL       1
I__232/O                               Span4Mux_s2_v                252             13590   +INF  FALL       1
I__233/I                               LocalMux                       0             13590   +INF  FALL       1
I__233/O                               LocalMux                     309             13899   +INF  FALL       1
I__234/I                               IoInMux                        0             13899   +INF  FALL       1
I__234/O                               IoInMux                      217             14116   +INF  FALL       1
ADV_G_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14116   +INF  FALL       1
ADV_G_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16353   +INF  FALL       1
ADV_G_obuf_6_iopad/DIN                 IO_PAD                         0             16353   +INF  FALL       1
ADV_G_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                      2688             19041   +INF  FALL       1
ADV_G[6]                               main                           0             19041   +INF  FALL       1


++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : ADV_G[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8811
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18130
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       7
I__582/I                               Odrv4                          0              9319   +INF  FALL       1
I__582/O                               Odrv4                        372              9691   +INF  FALL       1
I__586/I                               LocalMux                       0              9691   +INF  FALL       1
I__586/O                               LocalMux                     309              9999   +INF  FALL       1
I__589/I                               InMux                          0              9999   +INF  FALL       1
I__589/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in0     LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    386             10602   +INF  FALL       1
I__401/I                               CascadeMux                     0             10602   +INF  FALL       1
I__401/O                               CascadeMux                     0             10602   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10602   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10953   +INF  FALL      21
I__792/I                               Odrv12                         0             10953   +INF  FALL       1
I__792/O                               Odrv12                       540             11493   +INF  FALL       1
I__803/I                               LocalMux                       0             11493   +INF  FALL       1
I__803/O                               LocalMux                     309             11802   +INF  FALL       1
I__815/I                               InMux                          0             11802   +INF  FALL       1
I__815/O                               InMux                        217             12019   +INF  FALL       1
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/in3    LogicCell40_SEQ_MODE_0000      0             12019   +INF  FALL       1
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/lcout  LogicCell40_SEQ_MODE_0000    288             12307   +INF  FALL       1
I__195/I                               Odrv4                          0             12307   +INF  FALL       1
I__195/O                               Odrv4                        372             12678   +INF  FALL       1
I__196/I                               LocalMux                       0             12678   +INF  FALL       1
I__196/O                               LocalMux                     309             12987   +INF  FALL       1
I__197/I                               IoInMux                        0             12987   +INF  FALL       1
I__197/O                               IoInMux                      217             13204   +INF  FALL       1
ADV_G_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13204   +INF  FALL       1
ADV_G_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15442   +INF  FALL       1
ADV_G_obuf_4_iopad/DIN                 IO_PAD                         0             15442   +INF  FALL       1
ADV_G_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                      2688             18130   +INF  FALL       1
ADV_G[4]                               main                           0             18130   +INF  FALL       1


++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : ADV_R[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9168
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18487
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       7
I__559/I                               Odrv4                          0              9319   +INF  RISE       1
I__559/O                               Odrv4                        351              9670   +INF  RISE       1
I__564/I                               LocalMux                       0              9670   +INF  RISE       1
I__564/O                               LocalMux                     330              9999   +INF  RISE       1
I__568/I                               InMux                          0              9999   +INF  RISE       1
I__568/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in1     LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    379             10637   +INF  FALL       1
I__401/I                               CascadeMux                     0             10637   +INF  FALL       1
I__401/O                               CascadeMux                     0             10637   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10637   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10988   +INF  FALL      21
I__792/I                               Odrv12                         0             10988   +INF  FALL       1
I__792/O                               Odrv12                       540             11528   +INF  FALL       1
I__803/I                               LocalMux                       0             11528   +INF  FALL       1
I__803/O                               LocalMux                     309             11837   +INF  FALL       1
I__816/I                               InMux                          0             11837   +INF  FALL       1
I__816/O                               InMux                        217             12054   +INF  FALL       1
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/in1    LogicCell40_SEQ_MODE_0000      0             12054   +INF  FALL       1
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/lcout  LogicCell40_SEQ_MODE_0000    379             12433   +INF  FALL       1
I__198/I                               Odrv4                          0             12433   +INF  FALL       1
I__198/O                               Odrv4                        372             12805   +INF  FALL       1
I__199/I                               Span4Mux_s3_h                  0             12805   +INF  FALL       1
I__199/O                               Span4Mux_s3_h                231             13036   +INF  FALL       1
I__200/I                               LocalMux                       0             13036   +INF  FALL       1
I__200/O                               LocalMux                     309             13345   +INF  FALL       1
I__201/I                               IoInMux                        0             13345   +INF  FALL       1
I__201/O                               IoInMux                      217             13562   +INF  FALL       1
ADV_R_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13562   +INF  FALL       1
ADV_R_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15799   +INF  FALL       1
ADV_R_obuf_6_iopad/DIN                 IO_PAD                         0             15799   +INF  FALL       1
ADV_R_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                      2688             18487   +INF  FALL       1
ADV_R[6]                               main                           0             18487   +INF  FALL       1


++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : ADV_G[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9154
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18473
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       7
I__559/I                               Odrv4                          0              9319   +INF  FALL       1
I__559/O                               Odrv4                        372              9691   +INF  FALL       1
I__564/I                               LocalMux                       0              9691   +INF  FALL       1
I__564/O                               LocalMux                     309              9999   +INF  FALL       1
I__568/I                               InMux                          0              9999   +INF  FALL       1
I__568/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in1     LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    379             10595   +INF  FALL       1
I__401/I                               CascadeMux                     0             10595   +INF  FALL       1
I__401/O                               CascadeMux                     0             10595   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10595   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10946   +INF  FALL      21
I__792/I                               Odrv12                         0             10946   +INF  FALL       1
I__792/O                               Odrv12                       540             11486   +INF  FALL       1
I__804/I                               LocalMux                       0             11486   +INF  FALL       1
I__804/O                               LocalMux                     309             11795   +INF  FALL       1
I__817/I                               InMux                          0             11795   +INF  FALL       1
I__817/O                               InMux                        217             12012   +INF  FALL       1
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/in0    LogicCell40_SEQ_MODE_0000      0             12012   +INF  FALL       1
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/lcout  LogicCell40_SEQ_MODE_0000    386             12398   +INF  FALL       1
I__186/I                               Odrv4                          0             12398   +INF  FALL       1
I__186/O                               Odrv4                        372             12770   +INF  FALL       1
I__187/I                               Span4Mux_s2_v                  0             12770   +INF  FALL       1
I__187/O                               Span4Mux_s2_v                252             13022   +INF  FALL       1
I__188/I                               LocalMux                       0             13022   +INF  FALL       1
I__188/O                               LocalMux                     309             13331   +INF  FALL       1
I__189/I                               IoInMux                        0             13331   +INF  FALL       1
I__189/O                               IoInMux                      217             13548   +INF  FALL       1
ADV_G_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13548   +INF  FALL       1
ADV_G_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15785   +INF  FALL       1
ADV_G_obuf_0_iopad/DIN                 IO_PAD                         0             15785   +INF  FALL       1
ADV_G_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                      2688             18473   +INF  FALL       1
ADV_G[0]                               main                           0             18473   +INF  FALL       1


++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : ADV_G[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8832
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18151
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__775/I                               Odrv4                          0              9319   +INF  RISE       1
I__775/O                               Odrv4                        351              9670   +INF  RISE       1
I__780/I                               LocalMux                       0              9670   +INF  RISE       1
I__780/O                               LocalMux                     330              9999   +INF  RISE       1
I__783/I                               InMux                          0              9999   +INF  RISE       1
I__783/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in3     LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    274             10532   +INF  FALL       1
I__401/I                               CascadeMux                     0             10532   +INF  FALL       1
I__401/O                               CascadeMux                     0             10532   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10532   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10883   +INF  FALL      21
I__792/I                               Odrv12                         0             10883   +INF  FALL       1
I__792/O                               Odrv12                       540             11423   +INF  FALL       1
I__804/I                               LocalMux                       0             11423   +INF  FALL       1
I__804/O                               LocalMux                     309             11732   +INF  FALL       1
I__818/I                               InMux                          0             11732   +INF  FALL       1
I__818/O                               InMux                        217             11949   +INF  FALL       1
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/in1    LogicCell40_SEQ_MODE_0000      0             11949   +INF  FALL       1
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/lcout  LogicCell40_SEQ_MODE_0000    379             12328   +INF  FALL       1
I__146/I                               Odrv4                          0             12328   +INF  FALL       1
I__146/O                               Odrv4                        372             12699   +INF  FALL       1
I__147/I                               LocalMux                       0             12699   +INF  FALL       1
I__147/O                               LocalMux                     309             13008   +INF  FALL       1
I__148/I                               IoInMux                        0             13008   +INF  FALL       1
I__148/O                               IoInMux                      217             13225   +INF  FALL       1
ADV_G_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13225   +INF  FALL       1
ADV_G_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15463   +INF  FALL       1
ADV_G_obuf_2_iopad/DIN                 IO_PAD                         0             15463   +INF  FALL       1
ADV_G_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                      2688             18151   +INF  FALL       1
ADV_G[2]                               main                           0             18151   +INF  FALL       1


++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : ADV_G[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9365
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18684
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__775/I                               Odrv4                          0              9319   +INF  FALL       1
I__775/O                               Odrv4                        372              9691   +INF  FALL       1
I__780/I                               LocalMux                       0              9691   +INF  FALL       1
I__780/O                               LocalMux                     309              9999   +INF  FALL       1
I__783/I                               InMux                          0              9999   +INF  FALL       1
I__783/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in3     LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    274             10490   +INF  FALL       1
I__401/I                               CascadeMux                     0             10490   +INF  FALL       1
I__401/O                               CascadeMux                     0             10490   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10490   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10841   +INF  FALL      21
I__792/I                               Odrv12                         0             10841   +INF  FALL       1
I__792/O                               Odrv12                       540             11381   +INF  FALL       1
I__804/I                               LocalMux                       0             11381   +INF  FALL       1
I__804/O                               LocalMux                     309             11689   +INF  FALL       1
I__819/I                               InMux                          0             11689   +INF  FALL       1
I__819/O                               InMux                        217             11907   +INF  FALL       1
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/in1    LogicCell40_SEQ_MODE_0000      0             11907   +INF  FALL       1
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/lcout  LogicCell40_SEQ_MODE_0000    379             12286   +INF  FALL       1
I__190/I                               Odrv4                          0             12286   +INF  FALL       1
I__190/O                               Odrv4                        372             12657   +INF  FALL       1
I__191/I                               Span4Mux_s2_v                  0             12657   +INF  FALL       1
I__191/O                               Span4Mux_s2_v                252             12910   +INF  FALL       1
I__192/I                               IoSpan4Mux                     0             12910   +INF  FALL       1
I__192/O                               IoSpan4Mux                   323             13232   +INF  FALL       1
I__193/I                               LocalMux                       0             13232   +INF  FALL       1
I__193/O                               LocalMux                     309             13541   +INF  FALL       1
I__194/I                               IoInMux                        0             13541   +INF  FALL       1
I__194/O                               IoInMux                      217             13758   +INF  FALL       1
ADV_G_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13758   +INF  FALL       1
ADV_G_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15996   +INF  FALL       1
ADV_G_obuf_3_iopad/DIN                 IO_PAD                         0             15996   +INF  FALL       1
ADV_G_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                      2688             18684   +INF  FALL       1
ADV_G[3]                               main                           0             18684   +INF  FALL       1


++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_10_LC_5_28_1/lcout
Path End         : ADV_HSYNC
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8902
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18221
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_10_LC_5_28_1/lcout          LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       7
I__355/I                               Odrv4                          0              9319   +INF  RISE       1
I__355/O                               Odrv4                        351              9670   +INF  RISE       1
I__362/I                               LocalMux                       0              9670   +INF  RISE       1
I__362/O                               LocalMux                     330              9999   +INF  RISE       1
I__364/I                               InMux                          0              9999   +INF  RISE       1
I__364/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_X_RNIB3E22_3_LC_5_26_1/in0    LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_X_RNIB3E22_3_LC_5_26_1/lcout  LogicCell40_SEQ_MODE_0000    386             10644   +INF  FALL       1
I__184/I                               LocalMux                       0             10644   +INF  FALL       1
I__184/O                               LocalMux                     309             10953   +INF  FALL       1
I__185/I                               InMux                          0             10953   +INF  FALL       1
I__185/O                               InMux                        217             11170   +INF  FALL       1
II_2.VGA_X_RNI6U805_8_LC_5_26_4/in1    LogicCell40_SEQ_MODE_0000      0             11170   +INF  FALL       1
II_2.VGA_X_RNI6U805_8_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000    379             11549   +INF  FALL       1
I__177/I                               Odrv4                          0             11549   +INF  FALL       1
I__177/O                               Odrv4                        372             11921   +INF  FALL       1
I__178/I                               Span4Mux_s2_h                  0             11921   +INF  FALL       1
I__178/O                               Span4Mux_s2_h                203             12124   +INF  FALL       1
I__179/I                               IoSpan4Mux                     0             12124   +INF  FALL       1
I__179/O                               IoSpan4Mux                   323             12447   +INF  FALL       1
I__180/I                               IoSpan4Mux                     0             12447   +INF  FALL       1
I__180/O                               IoSpan4Mux                   323             12770   +INF  FALL       1
I__181/I                               LocalMux                       0             12770   +INF  FALL       1
I__181/O                               LocalMux                     309             13078   +INF  FALL       1
I__182/I                               IoInMux                        0             13078   +INF  FALL       1
I__182/O                               IoInMux                      217             13296   +INF  FALL       1
ADV_HSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0             13296   +INF  FALL       1
ADV_HSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237             15533   +INF  FALL       1
ADV_HSYNC_obuf_iopad/DIN               IO_PAD                         0             15533   +INF  FALL       1
ADV_HSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2688             18221   +INF  FALL       1
ADV_HSYNC                              main                           0             18221   +INF  FALL       1


++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_10_LC_5_28_1/lcout
Path End         : ADV_B[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10950
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 20269
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_10_LC_5_28_1/lcout                       LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       7
I__356/I                                            Odrv4                          0              9319   +INF  FALL       1
I__356/O                                            Odrv4                        372              9691   +INF  FALL       1
I__363/I                                            LocalMux                       0              9691   +INF  FALL       1
I__363/O                                            LocalMux                     309              9999   +INF  FALL       1
I__365/I                                            InMux                          0              9999   +INF  FALL       1
I__365/O                                            InMux                        217             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/in1              LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000    245             10462   +INF  FALL       1
I__227/I                                            InMux                          0             10462   +INF  FALL       1
I__227/O                                            InMux                        217             10680   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000      0             10680   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000    288             10967   +INF  FALL      24
I__703/I                                            Odrv4                          0             10967   +INF  FALL       1
I__703/O                                            Odrv4                        372             11339   +INF  FALL       1
I__711/I                                            Span4Mux_v                     0             11339   +INF  FALL       1
I__711/O                                            Span4Mux_v                   372             11710   +INF  FALL       1
I__722/I                                            Span4Mux_h                     0             11710   +INF  FALL       1
I__722/O                                            Span4Mux_h                   316             12026   +INF  FALL       1
I__735/I                                            LocalMux                       0             12026   +INF  FALL       1
I__735/O                                            LocalMux                     309             12335   +INF  FALL       1
I__745/I                                            InMux                          0             12335   +INF  FALL       1
I__745/O                                            InMux                        217             12552   +INF  FALL       1
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/in0                 LogicCell40_SEQ_MODE_0000      0             12552   +INF  FALL       1
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/lcout               LogicCell40_SEQ_MODE_0000    386             12938   +INF  FALL       1
I__854/I                                            Odrv12                         0             12938   +INF  FALL       1
I__854/O                                            Odrv12                       540             13478   +INF  FALL       1
I__855/I                                            Sp12to4                        0             13478   +INF  FALL       1
I__855/O                                            Sp12to4                      449             13927   +INF  FALL       1
I__856/I                                            Span4Mux_h                     0             13927   +INF  FALL       1
I__856/O                                            Span4Mux_h                   316             14242   +INF  FALL       1
I__857/I                                            Span4Mux_s2_v                  0             14242   +INF  FALL       1
I__857/O                                            Span4Mux_s2_v                252             14495   +INF  FALL       1
I__858/I                                            IoSpan4Mux                     0             14495   +INF  FALL       1
I__858/O                                            IoSpan4Mux                   323             14817   +INF  FALL       1
I__859/I                                            LocalMux                       0             14817   +INF  FALL       1
I__859/O                                            LocalMux                     309             15126   +INF  FALL       1
I__860/I                                            IoInMux                        0             15126   +INF  FALL       1
I__860/O                                            IoInMux                      217             15343   +INF  FALL       1
ADV_B_obuf_5_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0             15343   +INF  FALL       1
ADV_B_obuf_5_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237             17581   +INF  FALL       1
ADV_B_obuf_5_iopad/DIN                              IO_PAD                         0             17581   +INF  FALL       1
ADV_B_obuf_5_iopad/PACKAGEPIN:out                   IO_PAD                      2688             20269   +INF  FALL       1
ADV_B[5]                                            main                           0             20269   +INF  FALL       1


++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : ADV_B[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             11048
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 20367
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout                        LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       5
I__343/I                                            Odrv4                          0              9319   +INF  RISE       1
I__343/O                                            Odrv4                        351              9670   +INF  RISE       1
I__348/I                                            LocalMux                       0              9670   +INF  RISE       1
I__348/O                                            LocalMux                     330              9999   +INF  RISE       1
I__350/I                                            InMux                          0              9999   +INF  RISE       1
I__350/O                                            InMux                        259             10259   +INF  RISE       1
I__351/I                                            CascadeMux                     0             10259   +INF  RISE       1
I__351/O                                            CascadeMux                     0             10259   +INF  RISE       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/in2              LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000    231             10490   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000      0             10490   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000    126             10616   +INF  RISE       1
I__227/I                                            InMux                          0             10616   +INF  RISE       1
I__227/O                                            InMux                        259             10876   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000      0             10876   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000    288             11163   +INF  FALL      24
I__703/I                                            Odrv4                          0             11163   +INF  FALL       1
I__703/O                                            Odrv4                        372             11535   +INF  FALL       1
I__711/I                                            Span4Mux_v                     0             11535   +INF  FALL       1
I__711/O                                            Span4Mux_v                   372             11907   +INF  FALL       1
I__722/I                                            Span4Mux_h                     0             11907   +INF  FALL       1
I__722/O                                            Span4Mux_h                   316             12222   +INF  FALL       1
I__735/I                                            LocalMux                       0             12222   +INF  FALL       1
I__735/O                                            LocalMux                     309             12531   +INF  FALL       1
I__746/I                                            InMux                          0             12531   +INF  FALL       1
I__746/O                                            InMux                        217             12748   +INF  FALL       1
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/in3                 LogicCell40_SEQ_MODE_0000      0             12748   +INF  FALL       1
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/lcout               LogicCell40_SEQ_MODE_0000    288             13036   +INF  FALL       1
I__831/I                                            Odrv12                         0             13036   +INF  FALL       1
I__831/O                                            Odrv12                       540             13576   +INF  FALL       1
I__832/I                                            Sp12to4                        0             13576   +INF  FALL       1
I__832/O                                            Sp12to4                      449             14025   +INF  FALL       1
I__833/I                                            Span4Mux_h                     0             14025   +INF  FALL       1
I__833/O                                            Span4Mux_h                   316             14341   +INF  FALL       1
I__834/I                                            Span4Mux_s2_v                  0             14341   +INF  FALL       1
I__834/O                                            Span4Mux_s2_v                252             14593   +INF  FALL       1
I__835/I                                            IoSpan4Mux                     0             14593   +INF  FALL       1
I__835/O                                            IoSpan4Mux                   323             14916   +INF  FALL       1
I__836/I                                            LocalMux                       0             14916   +INF  FALL       1
I__836/O                                            LocalMux                     309             15224   +INF  FALL       1
I__837/I                                            IoInMux                        0             15224   +INF  FALL       1
I__837/O                                            IoInMux                      217             15442   +INF  FALL       1
ADV_B_obuf_6_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0             15442   +INF  FALL       1
ADV_B_obuf_6_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237             17679   +INF  FALL       1
ADV_B_obuf_6_iopad/DIN                              IO_PAD                         0             17679   +INF  FALL       1
ADV_B_obuf_6_iopad/PACKAGEPIN:out                   IO_PAD                      2688             20367   +INF  FALL       1
ADV_B[6]                                            main                           0             20367   +INF  FALL       1


++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : ADV_B[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10199
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19518
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout                        LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       5
I__343/I                                            Odrv4                          0              9319   +INF  FALL       1
I__343/O                                            Odrv4                        372              9691   +INF  FALL       1
I__348/I                                            LocalMux                       0              9691   +INF  FALL       1
I__348/O                                            LocalMux                     309              9999   +INF  FALL       1
I__350/I                                            InMux                          0              9999   +INF  FALL       1
I__350/O                                            InMux                        217             10217   +INF  FALL       1
I__351/I                                            CascadeMux                     0             10217   +INF  FALL       1
I__351/O                                            CascadeMux                     0             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/in2              LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000    133             10350   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000      0             10350   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000    105             10455   +INF  FALL       1
I__227/I                                            InMux                          0             10455   +INF  FALL       1
I__227/O                                            InMux                        217             10672   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000      0             10672   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000    288             10960   +INF  FALL      24
I__703/I                                            Odrv4                          0             10960   +INF  FALL       1
I__703/O                                            Odrv4                        372             11332   +INF  FALL       1
I__711/I                                            Span4Mux_v                     0             11332   +INF  FALL       1
I__711/O                                            Span4Mux_v                   372             11703   +INF  FALL       1
I__722/I                                            Span4Mux_h                     0             11703   +INF  FALL       1
I__722/O                                            Span4Mux_h                   316             12019   +INF  FALL       1
I__735/I                                            LocalMux                       0             12019   +INF  FALL       1
I__735/O                                            LocalMux                     309             12328   +INF  FALL       1
I__747/I                                            InMux                          0             12328   +INF  FALL       1
I__747/O                                            InMux                        217             12545   +INF  FALL       1
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/in3                 LogicCell40_SEQ_MODE_0000      0             12545   +INF  FALL       1
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/lcout               LogicCell40_SEQ_MODE_0000    288             12833   +INF  FALL       1
I__697/I                                            Odrv12                         0             12833   +INF  FALL       1
I__697/O                                            Odrv12                       540             13373   +INF  FALL       1
I__698/I                                            Span12Mux_h                    0             13373   +INF  FALL       1
I__698/O                                            Span12Mux_h                  540             13913   +INF  FALL       1
I__699/I                                            Span12Mux_s2_v                 0             13913   +INF  FALL       1
I__699/O                                            Span12Mux_s2_v               154             14067   +INF  FALL       1
I__700/I                                            LocalMux                       0             14067   +INF  FALL       1
I__700/O                                            LocalMux                     309             14376   +INF  FALL       1
I__701/I                                            IoInMux                        0             14376   +INF  FALL       1
I__701/O                                            IoInMux                      217             14593   +INF  FALL       1
ADV_B_obuf_7_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0             14593   +INF  FALL       1
ADV_B_obuf_7_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237             16830   +INF  FALL       1
ADV_B_obuf_7_iopad/DIN                              IO_PAD                         0             16830   +INF  FALL       1
ADV_B_obuf_7_iopad/PACKAGEPIN:out                   IO_PAD                      2688             19518   +INF  FALL       1
ADV_B[7]                                            main                           0             19518   +INF  FALL       1


++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : ADV_CLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                     0
+ Data Path Delay                                             16174
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 16174
 
Data path
pin name                                                         model name                          delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                          main                                    0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__142/I                                                         Odrv4                                   0              1127   COMP  RISE       1
I__142/O                                                         Odrv4                                 351              1478   COMP  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478   COMP  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765   COMP  RISE       1
I__144/I                                                         LocalMux                                0              1765   COMP  RISE       1
I__144/O                                                         LocalMux                              330              2095   COMP  RISE       1
I__145/I                                                         IoInMux                                 0              2095   COMP  RISE       1
I__145/O                                                         IoInMux                               259              2355   COMP  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__162/I                                                         Odrv12                                  0              4978   COMP  RISE       1
I__162/O                                                         Odrv12                                491              5469   COMP  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469   COMP  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959   COMP  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959   COMP  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450   COMP  RISE       1
I__165/I                                                         Sp12to4                                 0              6450   COMP  RISE       1
I__165/O                                                         Sp12to4                               428              6878   COMP  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878   COMP  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110   COMP  RISE       1
I__167/I                                                         LocalMux                                0              7110   COMP  RISE       1
I__167/O                                                         LocalMux                              330              7439   COMP  RISE       1
I__168/I                                                         IoInMux                                 0              7439   COMP  RISE       1
I__168/O                                                         IoInMux                               259              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316   COMP  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__686/I                                                         GlobalMux                               0              8316   COMP  RISE       1
I__686/O                                                         GlobalMux                             154              8470   COMP  RISE       1
I__694/I                                                         Glb2LocalMux                            0              8470   +INF  RISE       1
I__694/O                                                         Glb2LocalMux                          449              8919   +INF  RISE       1
I__695/I                                                         LocalMux                                0              8919   +INF  RISE       1
I__695/O                                                         LocalMux                              330              9249   +INF  RISE       1
I__696/I                                                         InMux                                   0              9249   +INF  RISE       1
I__696/O                                                         InMux                                 259              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                 LogicCell40_SEQ_MODE_0000               0              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout               LogicCell40_SEQ_MODE_0000             316              9824   +INF  RISE       2
I__671/I                                                         Odrv4                                   0              9824   +INF  RISE       1
I__671/O                                                         Odrv4                                 351             10175   +INF  RISE       1
I__673/I                                                         Span4Mux_v                              0             10175   +INF  RISE       1
I__673/O                                                         Span4Mux_v                            351             10525   +INF  RISE       1
I__675/I                                                         Span4Mux_s2_v                           0             10525   +INF  RISE       1
I__675/O                                                         Span4Mux_s2_v                         252             10778   +INF  RISE       1
I__677/I                                                         IoSpan4Mux                              0             10778   +INF  RISE       1
I__677/O                                                         IoSpan4Mux                            288             11065   +INF  RISE       1
I__679/I                                                         LocalMux                                0             11065   +INF  RISE       1
I__679/O                                                         LocalMux                              330             11395   +INF  RISE       1
I__681/I                                                         IoInMux                                 0             11395   +INF  RISE       1
I__681/O                                                         IoInMux                               259             11654   +INF  RISE       1
ADV_CLK_obuf_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001                  0             11654   +INF  RISE       1
ADV_CLK_obuf_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001               2006             13660   +INF  RISE       1
ADV_CLK_obuf_iopad/DIN                                           IO_PAD                                  0             13660   +INF  RISE       1
ADV_CLK_obuf_iopad/PACKAGEPIN:out                                IO_PAD                               2514             16174   +INF  RISE       1
ADV_CLK                                                          main                                    0             16174   +INF  RISE       1


++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : DEBUG[6]:out
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                     0
+ Data Path Delay                                             17331
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 17331
 
Data path
pin name                                                         model name                          delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                          main                                    0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__142/I                                                         Odrv4                                   0              1127   COMP  RISE       1
I__142/O                                                         Odrv4                                 351              1478   COMP  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478   COMP  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765   COMP  RISE       1
I__144/I                                                         LocalMux                                0              1765   COMP  RISE       1
I__144/O                                                         LocalMux                              330              2095   COMP  RISE       1
I__145/I                                                         IoInMux                                 0              2095   COMP  RISE       1
I__145/O                                                         IoInMux                               259              2355   COMP  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__162/I                                                         Odrv12                                  0              4978   COMP  RISE       1
I__162/O                                                         Odrv12                                491              5469   COMP  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469   COMP  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959   COMP  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959   COMP  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450   COMP  RISE       1
I__165/I                                                         Sp12to4                                 0              6450   COMP  RISE       1
I__165/O                                                         Sp12to4                               428              6878   COMP  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878   COMP  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110   COMP  RISE       1
I__167/I                                                         LocalMux                                0              7110   COMP  RISE       1
I__167/O                                                         LocalMux                              330              7439   COMP  RISE       1
I__168/I                                                         IoInMux                                 0              7439   COMP  RISE       1
I__168/O                                                         IoInMux                               259              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316   COMP  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__686/I                                                         GlobalMux                               0              8316   COMP  RISE       1
I__686/O                                                         GlobalMux                             154              8470   COMP  RISE       1
I__694/I                                                         Glb2LocalMux                            0              8470   +INF  RISE       1
I__694/O                                                         Glb2LocalMux                          449              8919   +INF  RISE       1
I__695/I                                                         LocalMux                                0              8919   +INF  RISE       1
I__695/O                                                         LocalMux                              330              9249   +INF  RISE       1
I__696/I                                                         InMux                                   0              9249   +INF  RISE       1
I__696/O                                                         InMux                                 259              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                 LogicCell40_SEQ_MODE_0000               0              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout               LogicCell40_SEQ_MODE_0000             316              9824   +INF  RISE       2
I__672/I                                                         Odrv12                                  0              9824   +INF  RISE       1
I__672/O                                                         Odrv12                                491             10315   +INF  RISE       1
I__674/I                                                         Span12Mux_h                             0             10315   +INF  RISE       1
I__674/O                                                         Span12Mux_h                           491             10806   +INF  RISE       1
I__676/I                                                         Span12Mux_s11_h                         0             10806   +INF  RISE       1
I__676/O                                                         Span12Mux_s11_h                       470             11276   +INF  RISE       1
I__678/I                                                         Sp12to4                                 0             11276   +INF  RISE       1
I__678/O                                                         Sp12to4                               428             11703   +INF  RISE       1
I__680/I                                                         Span4Mux_s3_h                           0             11703   +INF  RISE       1
I__680/O                                                         Span4Mux_s3_h                         231             11935   +INF  RISE       1
I__682/I                                                         IoSpan4Mux                              0             11935   +INF  RISE       1
I__682/O                                                         IoSpan4Mux                            288             12222   +INF  RISE       1
I__683/I                                                         LocalMux                                0             12222   +INF  RISE       1
I__683/O                                                         LocalMux                              330             12552   +INF  RISE       1
I__684/I                                                         IoInMux                                 0             12552   +INF  RISE       1
I__684/O                                                         IoInMux                               259             12812   +INF  RISE       1
DEBUG_obuf_6_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001                  0             12812   +INF  RISE       1
DEBUG_obuf_6_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001               2006             14817   +INF  RISE       1
DEBUG_obuf_6_iopad/DIN                                           IO_PAD                                  0             14817   +INF  RISE       1
DEBUG_obuf_6_iopad/PACKAGEPIN:out                                IO_PAD                               2514             17331   +INF  RISE       1
DEBUG[6]:out                                                     main                                    0             17331   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_0_LC_10_28_6/in1
Capture Clock    : II_2.VGA_Y_0_LC_10_28_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__625/I                       LocalMux                       0              9319   1066  FALL       1
I__625/O                       LocalMux                     309              9627   1066  FALL       1
I__630/I                       InMux                          0              9627   1066  FALL       1
I__630/O                       InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_0_LC_10_28_6/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : PULSE_1HZ_LC_10_27_7/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in3
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
PULSE_1HZ_LC_10_27_7/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       2
I__489/I                    LocalMux                       0              5728   1066  FALL       1
I__489/O                    LocalMux                     309              6037   1066  FALL       1
I__491/I                    InMux                          0              6037   1066  FALL       1
I__491/O                    InMux                        217              6254   1066  FALL       1
PULSE_1HZ_LC_10_27_7/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in0
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__509/I                          LocalMux                       0              5728   1066  FALL       1
I__509/O                          LocalMux                     309              6037   1066  FALL       1
I__512/I                          InMux                          0              6037   1066  FALL       1
I__512/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_3_LC_10_26_4/in0    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in0
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__542/I                          LocalMux                       0              5728   1066  FALL       1
I__542/O                          LocalMux                     309              6037   1066  FALL       1
I__546/I                          InMux                          0              6037   1066  FALL       1
I__546/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_5_LC_10_27_4/in0    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_4_LC_10_26_7/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in0
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_4_LC_10_26_7/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__536/I                          LocalMux                       0              5728   1066  FALL       1
I__536/O                          LocalMux                     309              6037   1066  FALL       1
I__540/I                          InMux                          0              6037   1066  FALL       1
I__540/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_4_LC_10_26_7/in0    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_3_LC_10_26_4/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in3
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_3_LC_10_26_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__520/I                          LocalMux                       0              5728   1066  FALL       1
I__520/O                          LocalMux                     309              6037   1066  FALL       1
I__524/I                          InMux                          0              6037   1066  FALL       1
I__524/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_3_LC_10_26_4/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_1_LC_10_26_2/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in3
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_1_LC_10_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__525/I                          LocalMux                       0              5728   1066  FALL       1
I__525/O                          LocalMux                     309              6037   1066  FALL       1
I__530/I                          InMux                          0              6037   1066  FALL       1
I__530/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_2_LC_10_27_5/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_0_LC_10_26_0/in3
Capture Clock    : FRAME_COUNTER_0_LC_10_26_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       7
I__497/I                          LocalMux                       0              5728   1066  FALL       1
I__497/O                          LocalMux                     309              6037   1066  FALL       1
I__502/I                          InMux                          0              6037   1066  FALL       1
I__502/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_0_LC_10_26_0/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_11_LC_9_29_3/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/in1
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_11_LC_9_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       4
I__440/I                       LocalMux                       0              9319   1066  FALL       1
I__440/O                       LocalMux                     309              9627   1066  FALL       1
I__443/I                       InMux                          0              9627   1066  FALL       1
I__443/O                       InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_11_LC_9_29_3/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/in1
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__397/I                       LocalMux                       0              9319   1066  FALL       1
I__397/O                       LocalMux                     309              9627   1066  FALL       1
I__400/I                       InMux                          0              9627   1066  FALL       1
I__400/O                       InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_10_LC_9_29_2/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/in1
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__639/I                      LocalMux                       0              9319   1066  FALL       1
I__639/O                      LocalMux                     309              9627   1066  FALL       1
I__643/I                      InMux                          0              9627   1066  FALL       1
I__643/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_9_LC_9_29_1/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/in1
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__432/I                      LocalMux                       0              9319   1066  FALL       1
I__432/O                      LocalMux                     309              9627   1066  FALL       1
I__435/I                      InMux                          0              9627   1066  FALL       1
I__435/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_8_LC_9_29_0/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/in1
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__753/I                      LocalMux                       0              9319   1066  FALL       1
I__753/O                      LocalMux                     309              9627   1066  FALL       1
I__759/I                      InMux                          0              9627   1066  FALL       1
I__759/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_7_LC_9_28_7/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/in1
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__839/I                      LocalMux                       0              9319   1066  FALL       1
I__839/O                      LocalMux                     309              9627   1066  FALL       1
I__845/I                      InMux                          0              9627   1066  FALL       1
I__845/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_6_LC_9_28_6/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/in1
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__862/I                      LocalMux                       0              9319   1066  FALL       1
I__862/O                      LocalMux                     309              9627   1066  FALL       1
I__866/I                      InMux                          0              9627   1066  FALL       1
I__866/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_5_LC_9_28_5/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/in1
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       7
I__581/I                      LocalMux                       0              9319   1066  FALL       1
I__581/O                      LocalMux                     309              9627   1066  FALL       1
I__585/I                      InMux                          0              9627   1066  FALL       1
I__585/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_4_LC_9_28_4/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/in1
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       7
I__557/I                      LocalMux                       0              9319   1066  FALL       1
I__557/O                      LocalMux                     309              9627   1066  FALL       1
I__561/I                      InMux                          0              9627   1066  FALL       1
I__561/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_3_LC_9_28_3/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/in1
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__773/I                      LocalMux                       0              9319   1066  FALL       1
I__773/O                      LocalMux                     309              9627   1066  FALL       1
I__778/I                      InMux                          0              9627   1066  FALL       1
I__778/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_2_LC_9_28_2/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_1_LC_9_28_1/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/in1
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_1_LC_9_28_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__608/I                      LocalMux                       0              9319   1066  FALL       1
I__608/O                      LocalMux                     309              9627   1066  FALL       1
I__613/I                      InMux                          0              9627   1066  FALL       1
I__613/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_1_LC_9_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_1_LC_6_29_3/lcout
Path End         : II_2.VGA_X_1_LC_6_29_3/in1
Capture Clock    : II_2.VGA_X_1_LC_6_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_1_LC_6_29_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__286/I                      LocalMux                       0              9319   1066  FALL       1
I__286/O                      LocalMux                     309              9627   1066  FALL       1
I__289/I                      InMux                          0              9627   1066  FALL       1
I__289/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_1_LC_6_29_3/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_0_LC_6_28_6/lcout
Path End         : II_2.VGA_X_0_LC_6_28_6/in3
Capture Clock    : II_2.VGA_X_0_LC_6_28_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_0_LC_6_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__292/I                      LocalMux                       0              9319   1066  FALL       1
I__292/O                      LocalMux                     309              9627   1066  FALL       1
I__297/I                      InMux                          0              9627   1066  FALL       1
I__297/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_0_LC_6_28_6/in3    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_10_LC_5_28_1/lcout
Path End         : II_2.VGA_X_10_LC_5_28_1/in1
Capture Clock    : II_2.VGA_X_10_LC_5_28_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_10_LC_5_28_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       7
I__354/I                       LocalMux                       0              9319   1066  FALL       1
I__354/O                       LocalMux                     309              9627   1066  FALL       1
I__361/I                       InMux                          0              9627   1066  FALL       1
I__361/O                       InMux                        217              9845   1066  FALL       1
II_2.VGA_X_10_LC_5_28_1/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_9_LC_5_28_0/in1
Capture Clock    : II_2.VGA_X_9_LC_5_28_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__341/I                      LocalMux                       0              9319   1066  FALL       1
I__341/O                      LocalMux                     309              9627   1066  FALL       1
I__346/I                      InMux                          0              9627   1066  FALL       1
I__346/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_9_LC_5_28_0/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_8_LC_5_27_7/lcout
Path End         : II_2.VGA_X_8_LC_5_27_7/in1
Capture Clock    : II_2.VGA_X_8_LC_5_27_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_8_LC_5_27_7/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__307/I                      LocalMux                       0              9319   1066  FALL       1
I__307/O                      LocalMux                     309              9627   1066  FALL       1
I__312/I                      InMux                          0              9627   1066  FALL       1
I__312/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_8_LC_5_27_7/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_7_LC_5_27_6/lcout
Path End         : II_2.VGA_X_7_LC_5_27_6/in1
Capture Clock    : II_2.VGA_X_7_LC_5_27_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_7_LC_5_27_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__246/I                      LocalMux                       0              9319   1066  FALL       1
I__246/O                      LocalMux                     309              9627   1066  FALL       1
I__251/I                      InMux                          0              9627   1066  FALL       1
I__251/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_7_LC_5_27_6/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_6_LC_5_27_5/lcout
Path End         : II_2.VGA_X_6_LC_5_27_5/in1
Capture Clock    : II_2.VGA_X_6_LC_5_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_6_LC_5_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__219/I                      LocalMux                       0              9319   1066  FALL       1
I__219/O                      LocalMux                     309              9627   1066  FALL       1
I__223/I                      InMux                          0              9627   1066  FALL       1
I__223/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_6_LC_5_27_5/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_5_LC_5_27_4/lcout
Path End         : II_2.VGA_X_5_LC_5_27_4/in1
Capture Clock    : II_2.VGA_X_5_LC_5_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_5_LC_5_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       4
I__210/I                      LocalMux                       0              9319   1066  FALL       1
I__210/O                      LocalMux                     309              9627   1066  FALL       1
I__214/I                      InMux                          0              9627   1066  FALL       1
I__214/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_5_LC_5_27_4/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_4_LC_5_27_3/lcout
Path End         : II_2.VGA_X_4_LC_5_27_3/in1
Capture Clock    : II_2.VGA_X_4_LC_5_27_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_4_LC_5_27_3/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__316/I                      LocalMux                       0              9319   1066  FALL       1
I__316/O                      LocalMux                     309              9627   1066  FALL       1
I__320/I                      InMux                          0              9627   1066  FALL       1
I__320/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_4_LC_5_27_3/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_3_LC_5_27_2/lcout
Path End         : II_2.VGA_X_3_LC_5_27_2/in1
Capture Clock    : II_2.VGA_X_3_LC_5_27_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_3_LC_5_27_2/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       4
I__368/I                      LocalMux                       0              9319   1066  FALL       1
I__368/O                      LocalMux                     309              9627   1066  FALL       1
I__372/I                      InMux                          0              9627   1066  FALL       1
I__372/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_3_LC_5_27_2/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_2_LC_5_27_1/in1
Capture Clock    : II_2.VGA_X_2_LC_5_27_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__327/I                      LocalMux                       0              9319   1066  FALL       1
I__327/O                      LocalMux                     309              9627   1066  FALL       1
I__330/I                      InMux                          0              9627   1066  FALL       1
I__330/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_2_LC_5_27_1/in1    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_0_LC_6_28_6/lcout
Path End         : II_2.VGA_X_1_LC_6_29_3/in3
Capture Clock    : II_2.VGA_X_1_LC_6_29_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                    0
+ Launch Clock Path Delay                                     8779
+ Clock To Q                                                   540
+ Data Path Delay                                              526
-----------------------------------------------------------   ---- 
End-of-path arrival time (ps)                                 9845
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_0_LC_6_28_6/lcout  LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__294/I                      LocalMux                       0              9319   1066  FALL       1
I__294/O                      LocalMux                     309              9627   1066  FALL       1
I__299/I                      InMux                          0              9627   1066  FALL       1
I__299/O                      InMux                        217              9845   1066  FALL       1
II_2.VGA_X_1_LC_6_29_3/in3    LogicCell40_SEQ_MODE_1000      0              9845   1066  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in2
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       7
I__498/I                          LocalMux                       0              5728   1066  FALL       1
I__498/O                          LocalMux                     309              6037   1066  FALL       1
I__504/I                          InMux                          0              6037   1066  FALL       1
I__504/O                          InMux                        217              6254   1066  FALL       1
I__508/I                          CascadeMux                     0              6254   1066  FALL       1
I__508/O                          CascadeMux                     0              6254   1066  FALL       1
FRAME_COUNTER_2_LC_10_27_5/in2    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in1
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       7
I__499/I                          LocalMux                       0              5728   1066  FALL       1
I__499/O                          LocalMux                     309              6037   1066  FALL       1
I__506/I                          InMux                          0              6037   1066  FALL       1
I__506/O                          InMux                        217              6254   1066  FALL       1
PULSE_1HZ_LC_10_27_7/in1          LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_1_LC_10_26_2/in1
Capture Clock    : FRAME_COUNTER_1_LC_10_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       7
I__497/I                          LocalMux                       0              5728   1066  FALL       1
I__497/O                          LocalMux                     309              6037   1066  FALL       1
I__503/I                          InMux                          0              6037   1066  FALL       1
I__503/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_1_LC_10_26_2/in1    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_0_LC_10_26_0/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in3
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_0_LC_10_26_0/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_0_LC_10_26_0/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       7
I__498/I                          LocalMux                       0              5728   1066  FALL       1
I__498/O                          LocalMux                     309              6037   1066  FALL       1
I__505/I                          InMux                          0              6037   1066  FALL       1
I__505/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_5_LC_10_27_4/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in1
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__510/I                          LocalMux                       0              5728   1066  FALL       1
I__510/O                          LocalMux                     309              6037   1066  FALL       1
I__514/I                          InMux                          0              6037   1066  FALL       1
I__514/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_5_LC_10_27_4/in1    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in1
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__509/I                          LocalMux                       0              5728   1066  FALL       1
I__509/O                          LocalMux                     309              6037   1066  FALL       1
I__513/I                          InMux                          0              6037   1066  FALL       1
I__513/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_4_LC_10_26_7/in1    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in0
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__510/I                          LocalMux                       0              5728   1066  FALL       1
I__510/O                          LocalMux                     309              6037   1066  FALL       1
I__515/I                          InMux                          0              6037   1066  FALL       1
I__515/O                          InMux                        217              6254   1066  FALL       1
PULSE_1HZ_LC_10_27_7/in0          LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_2_LC_10_27_5/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in0
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_2_LC_10_27_5/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__510/I                          LocalMux                       0              5728   1066  FALL       1
I__510/O                          LocalMux                     309              6037   1066  FALL       1
I__516/I                          InMux                          0              6037   1066  FALL       1
I__516/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_2_LC_10_27_5/in0    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_1_LC_10_26_2/lcout
Path End         : FRAME_COUNTER_1_LC_10_26_2/in3
Capture Clock    : FRAME_COUNTER_1_LC_10_26_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_1_LC_10_26_2/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__526/I                          LocalMux                       0              5728   1066  FALL       1
I__526/O                          LocalMux                     309              6037   1066  FALL       1
I__532/I                          InMux                          0              6037   1066  FALL       1
I__532/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_1_LC_10_26_2/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in3
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            526
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6254
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__544/I                          LocalMux                       0              5728   1066  FALL       1
I__544/O                          LocalMux                     309              6037   1066  FALL       1
I__548/I                          InMux                          0              6037   1066  FALL       1
I__548/O                          InMux                        217              6254   1066  FALL       1
FRAME_COUNTER_4_LC_10_26_7/in3    LogicCell40_SEQ_MODE_1000      0              6254   1066  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_3_LC_10_26_4/lcout
Path End         : PULSE_1HZ_LC_10_27_7/in2
Capture Clock    : PULSE_1HZ_LC_10_27_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_3_LC_10_26_4/lcout          LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__519/I                                  LocalMux                       0              5728   1333  FALL       1
I__519/O                                  LocalMux                     309              6037   1333  FALL       1
I__521/I                                  InMux                          0              6037   1333  FALL       1
I__521/O                                  InMux                        217              6254   1333  FALL       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/in3    LogicCell40_SEQ_MODE_0000      0              6254   1333  FALL       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/ltout  LogicCell40_SEQ_MODE_0000    267              6521   1333  RISE       1
I__495/I                                  CascadeMux                     0              6521   1333  RISE       1
I__495/O                                  CascadeMux                     0              6521   1333  RISE       1
PULSE_1HZ_LC_10_27_7/in2                  LogicCell40_SEQ_MODE_1000      0              6521   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
PULSE_1HZ_LC_10_27_7/clk                          LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_3_LC_10_26_4/lcout
Path End         : FRAME_COUNTER_4_LC_10_26_7/in2
Capture Clock    : FRAME_COUNTER_4_LC_10_26_7/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_3_LC_10_26_4/lcout        LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__520/I                                LocalMux                       0              5728   1066  FALL       1
I__520/O                                LocalMux                     309              6037   1066  FALL       1
I__523/I                                InMux                          0              6037   1333  FALL       1
I__523/O                                InMux                        217              6254   1333  FALL       1
FRAME_COUNTER_RNO_0_4_LC_10_26_6/in3    LogicCell40_SEQ_MODE_0000      0              6254   1333  FALL       1
FRAME_COUNTER_RNO_0_4_LC_10_26_6/ltout  LogicCell40_SEQ_MODE_0000    267              6521   1333  RISE       1
I__551/I                                CascadeMux                     0              6521   1333  RISE       1
I__551/O                                CascadeMux                     0              6521   1333  RISE       1
FRAME_COUNTER_4_LC_10_26_7/in2          LogicCell40_SEQ_MODE_1000      0              6521   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_4_LC_10_26_7/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_1_LC_10_26_2/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in2
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_1_LC_10_26_2/lcout        LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__527/I                                LocalMux                       0              5728   1333  FALL       1
I__527/O                                LocalMux                     309              6037   1333  FALL       1
I__533/I                                InMux                          0              6037   1333  FALL       1
I__533/O                                InMux                        217              6254   1333  FALL       1
FRAME_COUNTER_RNO_0_3_LC_10_26_3/in3    LogicCell40_SEQ_MODE_0000      0              6254   1333  FALL       1
FRAME_COUNTER_RNO_0_3_LC_10_26_3/ltout  LogicCell40_SEQ_MODE_0000    267              6521   1333  RISE       1
I__407/I                                CascadeMux                     0              6521   1333  RISE       1
I__407/O                                CascadeMux                     0              6521   1333  RISE       1
FRAME_COUNTER_3_LC_10_26_4/in2          LogicCell40_SEQ_MODE_1000      0              6521   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_1_LC_10_26_2/lcout
Path End         : FRAME_COUNTER_5_LC_10_27_4/in2
Capture Clock    : FRAME_COUNTER_5_LC_10_27_4/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            793
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6521
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_1_LC_10_26_2/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_1_LC_10_26_2/lcout        LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       6
I__525/I                                LocalMux                       0              5728   1066  FALL       1
I__525/O                                LocalMux                     309              6037   1066  FALL       1
I__529/I                                InMux                          0              6037   1333  FALL       1
I__529/O                                InMux                        217              6254   1333  FALL       1
FRAME_COUNTER_RNO_0_5_LC_10_27_3/in3    LogicCell40_SEQ_MODE_0000      0              6254   1333  FALL       1
FRAME_COUNTER_RNO_0_5_LC_10_27_3/ltout  LogicCell40_SEQ_MODE_0000    267              6521   1333  RISE       1
I__550/I                                CascadeMux                     0              6521   1333  RISE       1
I__550/O                                CascadeMux                     0              6521   1333  RISE       1
FRAME_COUNTER_5_LC_10_27_4/in2          LogicCell40_SEQ_MODE_1000      0              6521   1333  RISE       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_5_LC_10_27_4/lcout
Path End         : FRAME_COUNTER_3_LC_10_26_4/in1
Capture Clock    : FRAME_COUNTER_3_LC_10_26_4/clk
Hold Constraint  : 0p
Path slack       : 1438p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                            898
-----------------------------------------   ---- 
End-of-path arrival time (ps)               6626
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_5_LC_10_27_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_5_LC_10_27_4/lcout  LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__543/I                          Odrv4                          0              5728   1438  FALL       1
I__543/O                          Odrv4                        372              6100   1438  FALL       1
I__547/I                          LocalMux                       0              6100   1438  FALL       1
I__547/O                          LocalMux                     309              6408   1438  FALL       1
I__549/I                          InMux                          0              6408   1438  FALL       1
I__549/O                          InMux                        217              6626   1438  FALL       1
FRAME_COUNTER_3_LC_10_26_4/in1    LogicCell40_SEQ_MODE_1000      0              6626   1438  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_0_LC_6_28_6/lcout
Path End         : II_2.VGA_X_2_LC_5_27_1/in3
Capture Clock    : II_2.VGA_X_2_LC_5_27_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_0_LC_6_28_6/lcout              LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__293/I                                  LocalMux                       0              9319   1529  FALL       1
I__293/O                                  LocalMux                     309              9627   1529  FALL       1
I__298/I                                  InMux                          0              9627   1529  FALL       1
I__298/O                                  InMux                        217              9845   1529  FALL       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in1       LogicCell40_SEQ_MODE_0000      0              9845   1529  FALL       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/carryout  LogicCell40_SEQ_MODE_0000    245             10090   1529  FALL       2
I__171/I                                  InMux                          0             10090   1529  FALL       1
I__171/O                                  InMux                        217             10308   1529  FALL       1
II_2.VGA_X_2_LC_5_27_1/in3                LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/in3
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__624/I                                  LocalMux                       0              9319   1529  FALL       1
I__624/O                                  LocalMux                     309              9627   1529  FALL       1
I__629/I                                  InMux                          0              9627   1529  FALL       1
I__629/O                                  InMux                        217              9845   1529  FALL       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1       LogicCell40_SEQ_MODE_0000      0              9845   1529  FALL       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/carryout  LogicCell40_SEQ_MODE_0000    245             10090   1529  FALL       2
I__383/I                                  InMux                          0             10090   1529  FALL       1
I__383/O                                  InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_1_LC_9_28_1/in3                LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/in3
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__397/I                          LocalMux                       0              9319   1066  FALL       1
I__397/O                          LocalMux                     309              9627   1066  FALL       1
I__400/I                          InMux                          0              9627   1066  FALL       1
I__400/O                          InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_10_LC_9_29_2/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_10_LC_9_29_2/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       1
I__402/I                          InMux                          0             10090   1529  FALL       1
I__402/O                          InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_11_LC_9_29_3/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/in3
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__639/I                         LocalMux                       0              9319   1066  FALL       1
I__639/O                         LocalMux                     309              9627   1066  FALL       1
I__643/I                         InMux                          0              9627   1066  FALL       1
I__643/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_9_LC_9_29_1/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_9_LC_9_29_1/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__403/I                         InMux                          0             10090   1529  FALL       1
I__403/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_10_LC_9_29_2/in3      LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/in3
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__432/I                         LocalMux                       0              9319   1066  FALL       1
I__432/O                         LocalMux                     309              9627   1066  FALL       1
I__435/I                         InMux                          0              9627   1066  FALL       1
I__435/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_8_LC_9_29_0/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_8_LC_9_29_0/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__404/I                         InMux                          0             10090   1529  FALL       1
I__404/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_9_LC_9_29_1/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/in3
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__839/I                         LocalMux                       0              9319   1066  FALL       1
I__839/O                         LocalMux                     309              9627   1066  FALL       1
I__845/I                         InMux                          0              9627   1066  FALL       1
I__845/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_6_LC_9_28_6/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_6_LC_9_28_6/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__406/I                         InMux                          0             10090   1529  FALL       1
I__406/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_7_LC_9_28_7/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/in3
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__862/I                         LocalMux                       0              9319   1066  FALL       1
I__862/O                         LocalMux                     309              9627   1066  FALL       1
I__866/I                         InMux                          0              9627   1066  FALL       1
I__866/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_5_LC_9_28_5/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_5_LC_9_28_5/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__378/I                         InMux                          0             10090   1529  FALL       1
I__378/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_6_LC_9_28_6/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/in3
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       7
I__581/I                         LocalMux                       0              9319   1066  FALL       1
I__581/O                         LocalMux                     309              9627   1066  FALL       1
I__585/I                         InMux                          0              9627   1066  FALL       1
I__585/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_4_LC_9_28_4/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_4_LC_9_28_4/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__379/I                         InMux                          0             10090   1529  FALL       1
I__379/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_5_LC_9_28_5/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/in3
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       7
I__557/I                         LocalMux                       0              9319   1066  FALL       1
I__557/O                         LocalMux                     309              9627   1066  FALL       1
I__561/I                         InMux                          0              9627   1066  FALL       1
I__561/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_3_LC_9_28_3/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_3_LC_9_28_3/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__380/I                         InMux                          0             10090   1529  FALL       1
I__380/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_4_LC_9_28_4/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/in3
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__773/I                         LocalMux                       0              9319   1066  FALL       1
I__773/O                         LocalMux                     309              9627   1066  FALL       1
I__778/I                         InMux                          0              9627   1066  FALL       1
I__778/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_2_LC_9_28_2/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_2_LC_9_28_2/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__381/I                         InMux                          0             10090   1529  FALL       1
I__381/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_3_LC_9_28_3/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_1_LC_9_28_1/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/in3
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_1_LC_9_28_1/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__608/I                         LocalMux                       0              9319   1066  FALL       1
I__608/O                         LocalMux                     309              9627   1066  FALL       1
I__613/I                         InMux                          0              9627   1066  FALL       1
I__613/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_1_LC_9_28_1/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_Y_1_LC_9_28_1/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__382/I                         InMux                          0             10090   1529  FALL       1
I__382/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_Y_2_LC_9_28_2/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_10_LC_5_28_1/in3
Capture Clock    : II_2.VGA_X_10_LC_5_28_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__341/I                         LocalMux                       0              9319   1066  FALL       1
I__341/O                         LocalMux                     309              9627   1066  FALL       1
I__346/I                         InMux                          0              9627   1066  FALL       1
I__346/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_9_LC_5_28_0/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_9_LC_5_28_0/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       1
I__202/I                         InMux                          0             10090   1529  FALL       1
I__202/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_10_LC_5_28_1/in3      LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_7_LC_5_27_6/lcout
Path End         : II_2.VGA_X_8_LC_5_27_7/in3
Capture Clock    : II_2.VGA_X_8_LC_5_27_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_7_LC_5_27_6/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__246/I                         LocalMux                       0              9319   1066  FALL       1
I__246/O                         LocalMux                     309              9627   1066  FALL       1
I__251/I                         InMux                          0              9627   1066  FALL       1
I__251/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_7_LC_5_27_6/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_7_LC_5_27_6/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__204/I                         InMux                          0             10090   1529  FALL       1
I__204/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_8_LC_5_27_7/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_6_LC_5_27_5/lcout
Path End         : II_2.VGA_X_7_LC_5_27_6/in3
Capture Clock    : II_2.VGA_X_7_LC_5_27_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_6_LC_5_27_5/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__219/I                         LocalMux                       0              9319   1066  FALL       1
I__219/O                         LocalMux                     309              9627   1066  FALL       1
I__223/I                         InMux                          0              9627   1066  FALL       1
I__223/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_6_LC_5_27_5/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_6_LC_5_27_5/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__205/I                         InMux                          0             10090   1529  FALL       1
I__205/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_7_LC_5_27_6/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_5_LC_5_27_4/lcout
Path End         : II_2.VGA_X_6_LC_5_27_5/in3
Capture Clock    : II_2.VGA_X_6_LC_5_27_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_5_LC_5_27_4/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       4
I__210/I                         LocalMux                       0              9319   1066  FALL       1
I__210/O                         LocalMux                     309              9627   1066  FALL       1
I__214/I                         InMux                          0              9627   1066  FALL       1
I__214/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_5_LC_5_27_4/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_5_LC_5_27_4/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__206/I                         InMux                          0             10090   1529  FALL       1
I__206/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_6_LC_5_27_5/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_4_LC_5_27_3/lcout
Path End         : II_2.VGA_X_5_LC_5_27_4/in3
Capture Clock    : II_2.VGA_X_5_LC_5_27_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_4_LC_5_27_3/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__316/I                         LocalMux                       0              9319   1066  FALL       1
I__316/O                         LocalMux                     309              9627   1066  FALL       1
I__320/I                         InMux                          0              9627   1066  FALL       1
I__320/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_4_LC_5_27_3/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_4_LC_5_27_3/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__207/I                         InMux                          0             10090   1529  FALL       1
I__207/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_5_LC_5_27_4/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_3_LC_5_27_2/lcout
Path End         : II_2.VGA_X_4_LC_5_27_3/in3
Capture Clock    : II_2.VGA_X_4_LC_5_27_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_3_LC_5_27_2/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       4
I__368/I                         LocalMux                       0              9319   1066  FALL       1
I__368/O                         LocalMux                     309              9627   1066  FALL       1
I__372/I                         InMux                          0              9627   1066  FALL       1
I__372/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_3_LC_5_27_2/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_3_LC_5_27_2/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__169/I                         InMux                          0             10090   1529  FALL       1
I__169/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_4_LC_5_27_3/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_2_LC_5_27_1/lcout
Path End         : II_2.VGA_X_3_LC_5_27_2/in3
Capture Clock    : II_2.VGA_X_3_LC_5_27_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                               989
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10308
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_2_LC_5_27_1/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       3
I__327/I                         LocalMux                       0              9319   1066  FALL       1
I__327/O                         LocalMux                     309              9627   1066  FALL       1
I__330/I                         InMux                          0              9627   1066  FALL       1
I__330/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_2_LC_5_27_1/in1       LogicCell40_SEQ_MODE_1000      0              9845   1529  FALL       1
II_2.VGA_X_2_LC_5_27_1/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1529  FALL       2
I__170/I                         InMux                          0             10090   1529  FALL       1
I__170/O                         InMux                        217             10308   1529  FALL       1
II_2.VGA_X_3_LC_5_27_2/in3       LogicCell40_SEQ_MODE_1000      0             10308   1529  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/in3
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1164
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10483
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__753/I                         LocalMux                       0              9319   1066  FALL       1
I__753/O                         LocalMux                     309              9627   1066  FALL       1
I__759/I                         InMux                          0              9627   1066  FALL       1
I__759/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_Y_7_LC_9_28_7/in1       LogicCell40_SEQ_MODE_1000      0              9845   1704  FALL       1
II_2.VGA_Y_7_LC_9_28_7/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1704  FALL       1
IN_MUX_bfv_9_29_0_/carryinitin   ICE_CARRY_IN_MUX               0             10090   1704  FALL       1
IN_MUX_bfv_9_29_0_/carryinitout  ICE_CARRY_IN_MUX             175             10266   1704  FALL       2
I__405/I                         InMux                          0             10266   1704  FALL       1
I__405/O                         InMux                        217             10483   1704  FALL       1
II_2.VGA_Y_8_LC_9_29_0/in3       LogicCell40_SEQ_MODE_1000      0             10483   1704  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_8_LC_5_27_7/lcout
Path End         : II_2.VGA_X_9_LC_5_28_0/in3
Capture Clock    : II_2.VGA_X_9_LC_5_28_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1164
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10483
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_8_LC_5_27_7/lcout     LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__307/I                         LocalMux                       0              9319   1066  FALL       1
I__307/O                         LocalMux                     309              9627   1066  FALL       1
I__312/I                         InMux                          0              9627   1066  FALL       1
I__312/O                         InMux                        217              9845   1066  FALL       1
II_2.VGA_X_8_LC_5_27_7/in1       LogicCell40_SEQ_MODE_1000      0              9845   1704  FALL       1
II_2.VGA_X_8_LC_5_27_7/carryout  LogicCell40_SEQ_MODE_1000    245             10090   1704  FALL       1
IN_MUX_bfv_5_28_0_/carryinitin   ICE_CARRY_IN_MUX               0             10090   1704  FALL       1
IN_MUX_bfv_5_28_0_/carryinitout  ICE_CARRY_IN_MUX             175             10266   1704  FALL       2
I__203/I                         InMux                          0             10266   1704  FALL       1
I__203/O                         InMux                        217             10483   1704  FALL       1
II_2.VGA_X_9_LC_5_28_0/in3       LogicCell40_SEQ_MODE_1000      0             10483   1704  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FRAME_COUNTER_3_LC_10_26_4/lcout
Path End         : FRAME_COUNTER_2_LC_10_27_5/in1
Capture Clock    : FRAME_COUNTER_2_LC_10_27_5/clk
Hold Constraint  : 0p
Path slack       : 1880p

Capture Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Capture Clock Source Latency                  0
+ Capture Clock Path Delay                   5188
- Setup Time                                    0
------------------------------------------   ---- 
End-of-path required time (ps)               5188

Launch Clock Arrival Time (TVP_VSYNC:R#1)      0
+ Launch Clock Source Latency                  0
+ Launch Clock Path Delay                   5188
+ Clock To Q                                 540
+ Data Path Delay                           1340
-----------------------------------------   ---- 
End-of-path arrival time (ps)               7068
 
Launch Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__487/I                                          ClkMux                         0              4879  RISE       1
I__487/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_3_LC_10_26_4/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1

Data path
pin name                                  model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FRAME_COUNTER_3_LC_10_26_4/lcout          LogicCell40_SEQ_MODE_1000    540              5728   1066  FALL       4
I__519/I                                  LocalMux                       0              5728   1333  FALL       1
I__519/O                                  LocalMux                     309              6037   1333  FALL       1
I__521/I                                  InMux                          0              6037   1333  FALL       1
I__521/O                                  InMux                        217              6254   1333  FALL       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/in3    LogicCell40_SEQ_MODE_0000      0              6254   1333  FALL       1
FRAME_COUNTER_RNILFCN_3_LC_10_27_6/lcout  LogicCell40_SEQ_MODE_0000    288              6542   1880  FALL       1
I__517/I                                  LocalMux                       0              6542   1880  FALL       1
I__517/O                                  LocalMux                     309              6850   1880  FALL       1
I__518/I                                  InMux                          0              6850   1880  FALL       1
I__518/O                                  InMux                        217              7068   1880  FALL       1
FRAME_COUNTER_2_LC_10_27_5/in1            LogicCell40_SEQ_MODE_1000      0              7068   1880  FALL       1

Capture Clock Path
pin name                                          model name                 delay  cumulative delay  edge  Fanout
------------------------------------------------  -------------------------  -----  ----------------  ----  ------
TVP_VSYNC                                         main                           0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/PACKAGEPIN:in          IO_PAD                         0                 0  RISE       1
TVP_VSYNC_ibuf_gb_io_iopad/DOUT                   IO_PAD                       510               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/PADIN                  PRE_IO_PIN_TYPE_000001         0               510  RISE       1
TVP_VSYNC_ibuf_gb_io_preio/DIN0                   PRE_IO_PIN_TYPE_000001       617              1127  RISE       1
I__134/I                                          Odrv12                         0              1127  RISE       1
I__134/O                                          Odrv12                       491              1618  RISE       1
I__135/I                                          Span12Mux_h                    0              1618  RISE       1
I__135/O                                          Span12Mux_h                  491              2109  RISE       1
I__136/I                                          Span12Mux_v                    0              2109  RISE       1
I__136/O                                          Span12Mux_v                  491              2600  RISE       1
I__137/I                                          Sp12to4                        0              2600  RISE       1
I__137/O                                          Sp12to4                      428              3028  RISE       1
I__138/I                                          Span4Mux_s2_h                  0              3028  RISE       1
I__138/O                                          Span4Mux_s2_h                203              3231  RISE       1
I__139/I                                          IoSpan4Mux                     0              3231  RISE       1
I__139/O                                          IoSpan4Mux                   288              3519  RISE       1
I__140/I                                          LocalMux                       0              3519  RISE       1
I__140/O                                          LocalMux                     330              3848  RISE       1
I__141/I                                          IoInMux                        0              3848  RISE       1
I__141/O                                          IoInMux                      259              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/USERSIGNALTOGLOBALBUFFER  ICE_GB                         0              4108  RISE       1
TVP_VSYNC_ibuf_gb_io_gb/GLOBALBUFFEROUTPUT        ICE_GB                       617              4725  RISE       7
I__485/I                                          gio2CtrlBuf                    0              4725  RISE       1
I__485/O                                          gio2CtrlBuf                    0              4725  RISE       1
I__486/I                                          GlobalMux                      0              4725  RISE       1
I__486/O                                          GlobalMux                    154              4879  RISE       1
I__488/I                                          ClkMux                         0              4879  RISE       1
I__488/O                                          ClkMux                       309              5188  RISE       1
FRAME_COUNTER_2_LC_10_27_5/clk                    LogicCell40_SEQ_MODE_1000      0              5188  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/in0
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1669
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10988
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__651/I                               LocalMux                       0             10462   2209  FALL       1
I__651/O                               LocalMux                     309             10771   2209  FALL       1
I__656/I                               InMux                          0             10771   2209  FALL       1
I__656/O                               InMux                        217             10988   2209  FALL       1
II_2.VGA_Y_9_LC_9_29_1/in0             LogicCell40_SEQ_MODE_1000      0             10988   2209  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/in0
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1669
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10988
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__651/I                               LocalMux                       0             10462   2209  FALL       1
I__651/O                               LocalMux                     309             10771   2209  FALL       1
I__657/I                               InMux                          0             10771   2209  FALL       1
I__657/O                               InMux                        217             10988   2209  FALL       1
II_2.VGA_Y_11_LC_9_29_3/in0            LogicCell40_SEQ_MODE_1000      0             10988   2209  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/in0
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1669
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10988
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__652/I                               LocalMux                       0             10462   2209  FALL       1
I__652/O                               LocalMux                     309             10771   2209  FALL       1
I__658/I                               InMux                          0             10771   2209  FALL       1
I__658/O                               InMux                        217             10988   2209  FALL       1
II_2.VGA_Y_2_LC_9_28_2/in0             LogicCell40_SEQ_MODE_1000      0             10988   2209  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/in0
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1669
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10988
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__652/I                               LocalMux                       0             10462   2209  FALL       1
I__652/O                               LocalMux                     309             10771   2209  FALL       1
I__659/I                               InMux                          0             10771   2209  FALL       1
I__659/O                               InMux                        217             10988   2209  FALL       1
II_2.VGA_Y_4_LC_9_28_4/in0             LogicCell40_SEQ_MODE_1000      0             10988   2209  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/in0
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1669
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10988
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__652/I                               LocalMux                       0             10462   2209  FALL       1
I__652/O                               LocalMux                     309             10771   2209  FALL       1
I__660/I                               InMux                          0             10771   2209  FALL       1
I__660/O                               InMux                        217             10988   2209  FALL       1
II_2.VGA_Y_6_LC_9_28_6/in0             LogicCell40_SEQ_MODE_1000      0             10988   2209  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_0_LC_10_28_6/in3
Capture Clock    : II_2.VGA_Y_0_LC_10_28_6/clk
Hold Constraint  : 0p
Path slack       : 2209p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              1669
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 10988
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__653/I                               LocalMux                       0             10462   2209  FALL       1
I__653/O                               LocalMux                     309             10771   2209  FALL       1
I__661/I                               InMux                          0             10771   2209  FALL       1
I__661/O                               InMux                        217             10988   2209  FALL       1
II_2.VGA_Y_0_LC_10_28_6/in3            LogicCell40_SEQ_MODE_1000      0             10988   2209  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/in0
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2041
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11360
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__654/I                               Odrv4                          0             10462   2581  FALL       1
I__654/O                               Odrv4                        372             10834   2581  FALL       1
I__662/I                               LocalMux                       0             10834   2581  FALL       1
I__662/O                               LocalMux                     309             11142   2581  FALL       1
I__664/I                               InMux                          0             11142   2581  FALL       1
I__664/O                               InMux                        217             11360   2581  FALL       1
II_2.VGA_Y_10_LC_9_29_2/in0            LogicCell40_SEQ_MODE_1000      0             11360   2581  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/in0
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2041
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11360
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__654/I                               Odrv4                          0             10462   2581  FALL       1
I__654/O                               Odrv4                        372             10834   2581  FALL       1
I__662/I                               LocalMux                       0             10834   2581  FALL       1
I__662/O                               LocalMux                     309             11142   2581  FALL       1
I__665/I                               InMux                          0             11142   2581  FALL       1
I__665/O                               InMux                        217             11360   2581  FALL       1
II_2.VGA_Y_8_LC_9_29_0/in0             LogicCell40_SEQ_MODE_1000      0             11360   2581  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/in0
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2041
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11360
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__655/I                               Odrv4                          0             10462   2581  FALL       1
I__655/O                               Odrv4                        372             10834   2581  FALL       1
I__663/I                               LocalMux                       0             10834   2581  FALL       1
I__663/O                               LocalMux                     309             11142   2581  FALL       1
I__666/I                               InMux                          0             11142   2581  FALL       1
I__666/O                               InMux                        217             11360   2581  FALL       1
II_2.VGA_Y_1_LC_9_28_1/in0             LogicCell40_SEQ_MODE_1000      0             11360   2581  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/in0
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2041
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11360
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__655/I                               Odrv4                          0             10462   2581  FALL       1
I__655/O                               Odrv4                        372             10834   2581  FALL       1
I__663/I                               LocalMux                       0             10834   2581  FALL       1
I__663/O                               LocalMux                     309             11142   2581  FALL       1
I__667/I                               InMux                          0             11142   2581  FALL       1
I__667/O                               InMux                        217             11360   2581  FALL       1
II_2.VGA_Y_3_LC_9_28_3/in0             LogicCell40_SEQ_MODE_1000      0             11360   2581  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/in0
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2041
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11360
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__655/I                               Odrv4                          0             10462   2581  FALL       1
I__655/O                               Odrv4                        372             10834   2581  FALL       1
I__663/I                               LocalMux                       0             10834   2581  FALL       1
I__663/O                               LocalMux                     309             11142   2581  FALL       1
I__668/I                               InMux                          0             11142   2581  FALL       1
I__668/O                               InMux                        217             11360   2581  FALL       1
II_2.VGA_Y_5_LC_9_28_5/in0             LogicCell40_SEQ_MODE_1000      0             11360   2581  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/in0
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Hold Constraint  : 0p
Path slack       : 2581p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2041
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11360
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       6
I__774/I                               LocalMux                       0              9319   2209  FALL       1
I__774/O                               LocalMux                     309              9627   2209  FALL       1
I__779/I                               InMux                          0              9627   2209  FALL       1
I__779/O                               InMux                        217              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/in3    LogicCell40_SEQ_MODE_0000      0              9845   2209  FALL       1
II_2.VGA_Y_RNIF1U2_9_LC_10_29_1/ltout  LogicCell40_SEQ_MODE_0000    267             10111   2209  RISE       1
I__670/I                               CascadeMux                     0             10111   2209  RISE       1
I__670/O                               CascadeMux                     0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/in2    LogicCell40_SEQ_MODE_0000      0             10111   2209  RISE       1
II_2.VGA_Y_RNI44GN_0_LC_10_29_2/lcout  LogicCell40_SEQ_MODE_0000    351             10462   2209  FALL      12
I__655/I                               Odrv4                          0             10462   2581  FALL       1
I__655/O                               Odrv4                        372             10834   2581  FALL       1
I__663/I                               LocalMux                       0             10834   2581  FALL       1
I__663/O                               LocalMux                     309             11142   2581  FALL       1
I__669/I                               InMux                          0             11142   2581  FALL       1
I__669/O                               InMux                        217             11360   2581  FALL       1
II_2.VGA_Y_7_LC_9_28_7/in0             LogicCell40_SEQ_MODE_1000      0             11360   2581  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_10_LC_5_28_1/sr
Capture Clock    : II_2.VGA_X_10_LC_5_28_1/clk
Hold Constraint  : 0p
Path slack       : 2849p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2111
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11430
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__271/I                                 Odrv12                         0             10224   2849  FALL       1
I__271/O                                 Odrv12                       540             10764   2849  FALL       1
I__275/I                                 LocalMux                       0             10764   2849  FALL       1
I__275/O                                 LocalMux                     309             11072   2849  FALL       1
I__279/I                                 SRMux                          0             11072   2849  FALL       1
I__279/O                                 SRMux                        358             11430   2849  FALL       1
II_2.VGA_X_10_LC_5_28_1/sr               LogicCell40_SEQ_MODE_1000      0             11430   2849  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_9_LC_5_28_0/sr
Capture Clock    : II_2.VGA_X_9_LC_5_28_0/clk
Hold Constraint  : 0p
Path slack       : 2849p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2111
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11430
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__271/I                                 Odrv12                         0             10224   2849  FALL       1
I__271/O                                 Odrv12                       540             10764   2849  FALL       1
I__275/I                                 LocalMux                       0             10764   2849  FALL       1
I__275/O                                 LocalMux                     309             11072   2849  FALL       1
I__279/I                                 SRMux                          0             11072   2849  FALL       1
I__279/O                                 SRMux                        358             11430   2849  FALL       1
II_2.VGA_X_9_LC_5_28_0/sr                LogicCell40_SEQ_MODE_1000      0             11430   2849  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_1_LC_6_29_3/sr
Capture Clock    : II_2.VGA_X_1_LC_6_29_3/clk
Hold Constraint  : 0p
Path slack       : 2849p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2111
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11430
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__272/I                                 Odrv12                         0             10224   2849  FALL       1
I__272/O                                 Odrv12                       540             10764   2849  FALL       1
I__276/I                                 LocalMux                       0             10764   2849  FALL       1
I__276/O                                 LocalMux                     309             11072   2849  FALL       1
I__280/I                                 SRMux                          0             11072   2849  FALL       1
I__280/O                                 SRMux                        358             11430   2849  FALL       1
II_2.VGA_X_1_LC_6_29_3/sr                LogicCell40_SEQ_MODE_1000      0             11430   2849  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__690/I                                                         ClkMux                                  0              8470  RISE       1
I__690/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_1_LC_6_29_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_7_LC_9_28_7/ce
Capture Clock    : II_2.VGA_Y_7_LC_9_28_7/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_7_LC_9_28_7/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_6_LC_9_28_6/ce
Capture Clock    : II_2.VGA_Y_6_LC_9_28_6/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_6_LC_9_28_6/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_5_LC_9_28_5/ce
Capture Clock    : II_2.VGA_Y_5_LC_9_28_5/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_5_LC_9_28_5/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_4_LC_9_28_4/ce
Capture Clock    : II_2.VGA_Y_4_LC_9_28_4/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_4_LC_9_28_4/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_3_LC_9_28_3/ce
Capture Clock    : II_2.VGA_Y_3_LC_9_28_3/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_3_LC_9_28_3/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_2_LC_9_28_2/ce
Capture Clock    : II_2.VGA_Y_2_LC_9_28_2/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_2_LC_9_28_2/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_1_LC_9_28_1/ce
Capture Clock    : II_2.VGA_Y_1_LC_9_28_1/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__447/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__447/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__450/I                               LocalMux                       0             10911   2995  FALL       1
I__450/O                               LocalMux                     309             11220   2995  FALL       1
I__453/I                               CEMux                          0             11220   2995  FALL       1
I__453/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_1_LC_9_28_1/ce              LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_1_LC_9_28_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_0_LC_10_28_6/ce
Capture Clock    : II_2.VGA_Y_0_LC_10_28_6/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2455
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11774
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__448/I                               Span4Mux_h                     0             10595   2995  FALL       1
I__448/O                               Span4Mux_h                   316             10911   2995  FALL       1
I__451/I                               LocalMux                       0             10911   2995  FALL       1
I__451/O                               LocalMux                     309             11220   2995  FALL       1
I__454/I                               CEMux                          0             11220   2995  FALL       1
I__454/O                               CEMux                        554             11774   2995  FALL       1
II_2.VGA_Y_0_LC_10_28_6/ce             LogicCell40_SEQ_MODE_1000      0             11774   2995  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_0_LC_6_28_6/sr
Capture Clock    : II_2.VGA_X_0_LC_6_28_6/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__270/I                                 Odrv4                          0             10224   2996  FALL       1
I__270/O                                 Odrv4                        372             10595   2996  FALL       1
I__274/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__274/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__278/I                                 LocalMux                       0             10911   2996  FALL       1
I__278/O                                 LocalMux                     309             11220   2996  FALL       1
I__282/I                                 SRMux                          0             11220   2996  FALL       1
I__282/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_0_LC_6_28_6/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__689/I                                                         ClkMux                                  0              8470  RISE       1
I__689/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_0_LC_6_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_8_LC_5_27_7/sr
Capture Clock    : II_2.VGA_X_8_LC_5_27_7/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_8_LC_5_27_7/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_8_LC_5_27_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_7_LC_5_27_6/sr
Capture Clock    : II_2.VGA_X_7_LC_5_27_6/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_7_LC_5_27_6/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_7_LC_5_27_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_6_LC_5_27_5/sr
Capture Clock    : II_2.VGA_X_6_LC_5_27_5/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_6_LC_5_27_5/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_6_LC_5_27_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_5_LC_5_27_4/sr
Capture Clock    : II_2.VGA_X_5_LC_5_27_4/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_5_LC_5_27_4/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_5_LC_5_27_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_4_LC_5_27_3/sr
Capture Clock    : II_2.VGA_X_4_LC_5_27_3/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_4_LC_5_27_3/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_4_LC_5_27_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_3_LC_5_27_2/sr
Capture Clock    : II_2.VGA_X_3_LC_5_27_2/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_3_LC_5_27_2/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_3_LC_5_27_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_X_2_LC_5_27_1/sr
Capture Clock    : II_2.VGA_X_2_LC_5_27_1/clk
Hold Constraint  : 0p
Path slack       : 2996p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                   -197
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8581

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2258
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11577
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                                 LocalMux                       0              9319   2849  FALL       1
I__340/O                                 LocalMux                     309              9627   2849  FALL       1
I__344/I                                 InMux                          0              9627   2849  FALL       1
I__344/O                                 InMux                        217              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/in1    LogicCell40_SEQ_MODE_0000      0              9845   2849  FALL       1
II_2.VGA_X_RNICQLN5_0_9_LC_6_28_3/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2849  FALL      11
I__273/I                                 Odrv4                          0             10224   2996  FALL       1
I__273/O                                 Odrv4                        372             10595   2996  FALL       1
I__277/I                                 Span4Mux_h                     0             10595   2996  FALL       1
I__277/O                                 Span4Mux_h                   316             10911   2996  FALL       1
I__281/I                                 LocalMux                       0             10911   2996  FALL       1
I__281/O                                 LocalMux                     309             11220   2996  FALL       1
I__283/I                                 SRMux                          0             11220   2996  FALL       1
I__283/O                                 SRMux                        358             11577   2996  FALL       1
II_2.VGA_X_2_LC_5_27_1/sr                LogicCell40_SEQ_MODE_1000      0             11577   2996  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__687/I                                                         ClkMux                                  0              8470  RISE       1
I__687/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_2_LC_5_27_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_11_LC_9_29_3/ce
Capture Clock    : II_2.VGA_Y_11_LC_9_29_3/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2511
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11830
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__449/I                               Span4Mux_v                     0             10595   3051  FALL       1
I__449/O                               Span4Mux_v                   372             10967   3051  FALL       1
I__452/I                               LocalMux                       0             10967   3051  FALL       1
I__452/O                               LocalMux                     309             11276   3051  FALL       1
I__455/I                               CEMux                          0             11276   3051  FALL       1
I__455/O                               CEMux                        554             11830   3051  FALL       1
II_2.VGA_Y_11_LC_9_29_3/ce             LogicCell40_SEQ_MODE_1000      0             11830   3051  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_10_LC_9_29_2/ce
Capture Clock    : II_2.VGA_Y_10_LC_9_29_2/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2511
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11830
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__449/I                               Span4Mux_v                     0             10595   3051  FALL       1
I__449/O                               Span4Mux_v                   372             10967   3051  FALL       1
I__452/I                               LocalMux                       0             10967   3051  FALL       1
I__452/O                               LocalMux                     309             11276   3051  FALL       1
I__455/I                               CEMux                          0             11276   3051  FALL       1
I__455/O                               CEMux                        554             11830   3051  FALL       1
II_2.VGA_Y_10_LC_9_29_2/ce             LogicCell40_SEQ_MODE_1000      0             11830   3051  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_9_LC_9_29_1/ce
Capture Clock    : II_2.VGA_Y_9_LC_9_29_1/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2511
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11830
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__449/I                               Span4Mux_v                     0             10595   3051  FALL       1
I__449/O                               Span4Mux_v                   372             10967   3051  FALL       1
I__452/I                               LocalMux                       0             10967   3051  FALL       1
I__452/O                               LocalMux                     309             11276   3051  FALL       1
I__455/I                               CEMux                          0             11276   3051  FALL       1
I__455/O                               CEMux                        554             11830   3051  FALL       1
II_2.VGA_Y_9_LC_9_29_1/ce              LogicCell40_SEQ_MODE_1000      0             11830   3051  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : II_2.VGA_Y_8_LC_9_29_0/ce
Capture Clock    : II_2.VGA_Y_8_LC_9_29_0/clk
Hold Constraint  : 0p
Path slack       : 3051p

Capture Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)      0
+ Master Clock Source Latency                                     0
+ Capture Clock Path Delay                                     8779
- Setup Time                                                      0
------------------------------------------------------------   ---- 
End-of-path required time (ps)                                 8779

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              2511
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 11830
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   1066  FALL       5
I__340/I                               LocalMux                       0              9319   2849  FALL       1
I__340/O                               LocalMux                     309              9627   2849  FALL       1
I__345/I                               InMux                          0              9627   2995  FALL       1
I__345/O                               InMux                        217              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/in1    LogicCell40_SEQ_MODE_0000      0              9845   2995  FALL       1
II_2.VGA_X_RNICQLN5_9_LC_6_28_1/lcout  LogicCell40_SEQ_MODE_0000    379             10224   2995  FALL      12
I__446/I                               Odrv4                          0             10224   2995  FALL       1
I__446/O                               Odrv4                        372             10595   2995  FALL       1
I__449/I                               Span4Mux_v                     0             10595   3051  FALL       1
I__449/O                               Span4Mux_v                   372             10967   3051  FALL       1
I__452/I                               LocalMux                       0             10967   3051  FALL       1
I__452/O                               LocalMux                     309             11276   3051  FALL       1
I__455/I                               CEMux                          0             11276   3051  FALL       1
I__455/O                               CEMux                        554             11830   3051  FALL       1
II_2.VGA_Y_8_LC_9_29_0/ce              LogicCell40_SEQ_MODE_1000      0             11830   3051  FALL       1

Capture Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : DEBUG[7]:in
Path End         : LED
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9934
---------------------------------------   ---- 
End-of-path arrival time (ps)             9934
 
Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
DEBUG[7]:in                       main                           0                 0   +INF  RISE       1
DEBUG_ibuf_7_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_ibuf_7_iopad/DOUT           IO_PAD                       510               510   +INF  RISE       1
DEBUG_ibuf_7_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               510   +INF  RISE       1
DEBUG_ibuf_7_preio/DIN0           PRE_IO_PIN_TYPE_000001       463               973   +INF  FALL       1
I__414/I                          Odrv12                         0               973   +INF  FALL       1
I__414/O                          Odrv12                       540              1513   +INF  FALL       1
I__415/I                          Span12Mux_h                    0              1513   +INF  FALL       1
I__415/O                          Span12Mux_h                  540              2053   +INF  FALL       1
I__416/I                          LocalMux                       0              2053   +INF  FALL       1
I__416/O                          LocalMux                     309              2362   +INF  FALL       1
I__417/I                          InMux                          0              2362   +INF  FALL       1
I__417/O                          InMux                        217              2579   +INF  FALL       1
LED_obuf_RNO_LC_10_20_6/in1       LogicCell40_SEQ_MODE_0000      0              2579   +INF  FALL       1
LED_obuf_RNO_LC_10_20_6/lcout     LogicCell40_SEQ_MODE_0000    379              2958   +INF  FALL       1
I__408/I                          Odrv12                         0              2958   +INF  FALL       1
I__408/O                          Odrv12                       540              3498   +INF  FALL       1
I__409/I                          Span12Mux_v                    0              3498   +INF  FALL       1
I__409/O                          Span12Mux_v                  540              4038   +INF  FALL       1
I__410/I                          Span12Mux_h                    0              4038   +INF  FALL       1
I__410/O                          Span12Mux_h                  540              4578   +INF  FALL       1
I__411/I                          Span12Mux_s1_v                 0              4578   +INF  FALL       1
I__411/O                          Span12Mux_s1_v               105              4683   +INF  FALL       1
I__412/I                          LocalMux                       0              4683   +INF  FALL       1
I__412/O                          LocalMux                     309              4992   +INF  FALL       1
I__413/I                          IoInMux                        0              4992   +INF  FALL       1
I__413/O                          IoInMux                      217              5209   +INF  FALL       1
LED_obuf_preio/DOUT0              PRE_IO_PIN_TYPE_011001         0              5209   +INF  FALL       1
LED_obuf_preio/PADOUT             PRE_IO_PIN_TYPE_011001      2237              7446   +INF  FALL       1
LED_obuf_iopad/DIN                IO_PAD                         0              7446   +INF  FALL       1
LED_obuf_iopad/PACKAGEPIN:out     IO_PAD                      2488              9934   +INF  FALL       1
LED                               main                           0              9934   +INF  FALL       1


++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : ADV_VSYNC
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10248
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19567
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout          LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       5
I__623/I                               LocalMux                       0              9319   +INF  RISE       1
I__623/O                               LocalMux                     330              9649   +INF  RISE       1
I__628/I                               InMux                          0              9649   +INF  RISE       1
I__628/O                               InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNIGJ0B_0_LC_10_29_4/in0    LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNIGJ0B_0_LC_10_29_4/lcout  LogicCell40_SEQ_MODE_0000    386             10294   +INF  FALL       1
I__600/I                               LocalMux                       0             10294   +INF  FALL       1
I__600/O                               LocalMux                     309             10602   +INF  FALL       1
I__601/I                               InMux                          0             10602   +INF  FALL       1
I__601/O                               InMux                        217             10820   +INF  FALL       1
II_2.VGA_Y_RNIJMOM_5_LC_10_30_1/in1    LogicCell40_SEQ_MODE_0000      0             10820   +INF  FALL       1
II_2.VGA_Y_RNIJMOM_5_LC_10_30_1/lcout  LogicCell40_SEQ_MODE_0000    379             11199   +INF  FALL       1
I__596/I                               LocalMux                       0             11199   +INF  FALL       1
I__596/O                               LocalMux                     309             11507   +INF  FALL       1
I__597/I                               InMux                          0             11507   +INF  FALL       1
I__597/O                               InMux                        217             11725   +INF  FALL       1
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/in1     LogicCell40_SEQ_MODE_0000      0             11725   +INF  FALL       1
II_2.VGA_Y_RNIJCVO_8_LC_9_30_6/ltout   LogicCell40_SEQ_MODE_0000    379             12103   +INF  FALL       1
I__427/I                               CascadeMux                     0             12103   +INF  FALL       1
I__427/O                               CascadeMux                     0             12103   +INF  FALL       1
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/in2    LogicCell40_SEQ_MODE_0000      0             12103   +INF  FALL       1
II_2.VGA_Y_RNIPKSK1_4_LC_9_30_7/lcout  LogicCell40_SEQ_MODE_0000    351             12454   +INF  FALL       1
I__418/I                               Odrv4                          0             12454   +INF  FALL       1
I__418/O                               Odrv4                        372             12826   +INF  FALL       1
I__419/I                               Span4Mux_h                     0             12826   +INF  FALL       1
I__419/O                               Span4Mux_h                   316             13141   +INF  FALL       1
I__420/I                               Span4Mux_v                     0             13141   +INF  FALL       1
I__420/O                               Span4Mux_v                   372             13513   +INF  FALL       1
I__421/I                               Span4Mux_v                     0             13513   +INF  FALL       1
I__421/O                               Span4Mux_v                   372             13885   +INF  FALL       1
I__422/I                               Span4Mux_s3_h                  0             13885   +INF  FALL       1
I__422/O                               Span4Mux_s3_h                231             14116   +INF  FALL       1
I__423/I                               LocalMux                       0             14116   +INF  FALL       1
I__423/O                               LocalMux                     309             14425   +INF  FALL       1
I__424/I                               IoInMux                        0             14425   +INF  FALL       1
I__424/O                               IoInMux                      217             14642   +INF  FALL       1
ADV_VSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0             14642   +INF  FALL       1
ADV_VSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237             16879   +INF  FALL       1
ADV_VSYNC_obuf_iopad/DIN               IO_PAD                         0             16879   +INF  FALL       1
ADV_VSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2688             19567   +INF  FALL       1
ADV_VSYNC                              main                           0             19567   +INF  FALL       1


++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_0_LC_10_28_6/lcout
Path End         : ADV_B[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              7289
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 16608
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__692/I                                                         ClkMux                                  0              8470  RISE       1
I__692/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_0_LC_10_28_6/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_0_LC_10_28_6/lcout          LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       5
I__624/I                               LocalMux                       0              9319   +INF  FALL       1
I__624/O                               LocalMux                     309              9627   +INF  FALL       1
I__629/I                               InMux                          0              9627   +INF  FALL       1
I__629/O                               InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/in1    LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_LC_9_28_0/lcout  LogicCell40_SEQ_MODE_0000    379             10224   +INF  FALL       1
I__384/I                               Odrv4                          0             10224   +INF  FALL       1
I__384/O                               Odrv4                        372             10595   +INF  FALL       1
I__385/I                               Span4Mux_v                     0             10595   +INF  FALL       1
I__385/O                               Span4Mux_v                   372             10967   +INF  FALL       1
I__386/I                               Span4Mux_s0_v                  0             10967   +INF  FALL       1
I__386/O                               Span4Mux_s0_v                189             11156   +INF  FALL       1
I__387/I                               LocalMux                       0             11156   +INF  FALL       1
I__387/O                               LocalMux                     309             11465   +INF  FALL       1
I__388/I                               IoInMux                        0             11465   +INF  FALL       1
I__388/O                               IoInMux                      217             11682   +INF  FALL       1
ADV_B_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             11682   +INF  FALL       1
ADV_B_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             13920   +INF  FALL       1
ADV_B_obuf_0_iopad/DIN                 IO_PAD                         0             13920   +INF  FALL       1
ADV_B_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                      2688             16608   +INF  FALL       1
ADV_B[0]                               main                           0             16608   +INF  FALL       1


++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_11_LC_9_29_3/lcout
Path End         : ADV_B[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9386
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18705
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_11_LC_9_29_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       4
I__441/I                                LocalMux                       0              9319   +INF  RISE       1
I__441/O                                LocalMux                     330              9649   +INF  RISE       1
I__444/I                                InMux                          0              9649   +INF  RISE       1
I__444/O                                InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in3     LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout   LogicCell40_SEQ_MODE_0000    288             10196   +INF  FALL       2
I__428/I                                LocalMux                       0             10196   +INF  FALL       1
I__428/O                                LocalMux                     309             10504   +INF  FALL       1
I__429/I                                InMux                          0             10504   +INF  FALL       1
I__429/O                                InMux                        217             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0      LogicCell40_SEQ_MODE_0000      0             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    386             11107   +INF  FALL      21
I__788/I                                LocalMux                       0             11107   +INF  FALL       1
I__788/O                                LocalMux                     309             11416   +INF  FALL       1
I__793/I                                InMux                          0             11416   +INF  FALL       1
I__793/O                                InMux                        217             11633   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/in1    LogicCell40_SEQ_MODE_0000      0             11633   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_1_LC_10_30_0/lcout  LogicCell40_SEQ_MODE_0000    379             12012   +INF  FALL       1
I__602/I                                Odrv12                         0             12012   +INF  FALL       1
I__602/O                                Odrv12                       540             12552   +INF  FALL       1
I__603/I                                Sp12to4                        0             12552   +INF  FALL       1
I__603/O                                Sp12to4                      449             13001   +INF  FALL       1
I__604/I                                Span4Mux_s2_v                  0             13001   +INF  FALL       1
I__604/O                                Span4Mux_s2_v                252             13253   +INF  FALL       1
I__605/I                                LocalMux                       0             13253   +INF  FALL       1
I__605/O                                LocalMux                     309             13562   +INF  FALL       1
I__606/I                                IoInMux                        0             13562   +INF  FALL       1
I__606/O                                IoInMux                      217             13779   +INF  FALL       1
ADV_B_obuf_1_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             13779   +INF  FALL       1
ADV_B_obuf_1_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             16017   +INF  FALL       1
ADV_B_obuf_1_iopad/DIN                  IO_PAD                         0             16017   +INF  FALL       1
ADV_B_obuf_1_iopad/PACKAGEPIN:out       IO_PAD                      2688             18705   +INF  FALL       1
ADV_B[1]                                main                           0             18705   +INF  FALL       1


++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_11_LC_9_29_3/lcout
Path End         : ADV_B[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8776
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18095
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_11_LC_9_29_3/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_11_LC_9_29_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       4
I__441/I                                LocalMux                       0              9319   +INF  FALL       1
I__441/O                                LocalMux                     309              9627   +INF  FALL       1
I__444/I                                InMux                          0              9627   +INF  FALL       1
I__444/O                                InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in3     LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout   LogicCell40_SEQ_MODE_0000    288             10132   +INF  FALL       2
I__428/I                                LocalMux                       0             10132   +INF  FALL       1
I__428/O                                LocalMux                     309             10441   +INF  FALL       1
I__429/I                                InMux                          0             10441   +INF  FALL       1
I__429/O                                InMux                        217             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0      LogicCell40_SEQ_MODE_0000      0             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    386             11044   +INF  FALL      21
I__788/I                                LocalMux                       0             11044   +INF  FALL       1
I__788/O                                LocalMux                     309             11353   +INF  FALL       1
I__794/I                                InMux                          0             11353   +INF  FALL       1
I__794/O                                InMux                        217             11570   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/in1    LogicCell40_SEQ_MODE_0000      0             11570   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_2_LC_10_30_6/lcout  LogicCell40_SEQ_MODE_0000    379             11949   +INF  FALL       1
I__769/I                                Odrv12                         0             11949   +INF  FALL       1
I__769/O                                Odrv12                       540             12489   +INF  FALL       1
I__770/I                                Span12Mux_s2_v                 0             12489   +INF  FALL       1
I__770/O                                Span12Mux_s2_v               154             12643   +INF  FALL       1
I__771/I                                LocalMux                       0             12643   +INF  FALL       1
I__771/O                                LocalMux                     309             12952   +INF  FALL       1
I__772/I                                IoInMux                        0             12952   +INF  FALL       1
I__772/O                                IoInMux                      217             13169   +INF  FALL       1
ADV_B_obuf_2_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             13169   +INF  FALL       1
ADV_B_obuf_2_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             15407   +INF  FALL       1
ADV_B_obuf_2_iopad/DIN                  IO_PAD                         0             15407   +INF  FALL       1
ADV_B_obuf_2_iopad/PACKAGEPIN:out       IO_PAD                      2688             18095   +INF  FALL       1
ADV_B[2]                                main                           0             18095   +INF  FALL       1


++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : ADV_B[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9379
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18698
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       3
I__396/I                                LocalMux                       0              9319   +INF  RISE       1
I__396/O                                LocalMux                     330              9649   +INF  RISE       1
I__398/I                                InMux                          0              9649   +INF  RISE       1
I__398/O                                InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in1      LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout    LogicCell40_SEQ_MODE_0000    379             10287   +INF  FALL       3
I__634/I                                LocalMux                       0             10287   +INF  FALL       1
I__634/O                                LocalMux                     309             10595   +INF  FALL       1
I__637/I                                InMux                          0             10595   +INF  FALL       1
I__637/O                                InMux                        217             10813   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3      LogicCell40_SEQ_MODE_0000      0             10813   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    288             11100   +INF  FALL      21
I__788/I                                LocalMux                       0             11100   +INF  FALL       1
I__788/O                                LocalMux                     309             11409   +INF  FALL       1
I__795/I                                InMux                          0             11409   +INF  FALL       1
I__795/O                                InMux                        217             11626   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/in0    LogicCell40_SEQ_MODE_0000      0             11626   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_3_LC_10_30_3/lcout  LogicCell40_SEQ_MODE_0000    386             12012   +INF  FALL       1
I__552/I                                Odrv12                         0             12012   +INF  FALL       1
I__552/O                                Odrv12                       540             12552   +INF  FALL       1
I__553/I                                Span12Mux_h                    0             12552   +INF  FALL       1
I__553/O                                Span12Mux_h                  540             13092   +INF  FALL       1
I__554/I                                Span12Mux_s2_v                 0             13092   +INF  FALL       1
I__554/O                                Span12Mux_s2_v               154             13246   +INF  FALL       1
I__555/I                                LocalMux                       0             13246   +INF  FALL       1
I__555/O                                LocalMux                     309             13555   +INF  FALL       1
I__556/I                                IoInMux                        0             13555   +INF  FALL       1
I__556/O                                IoInMux                      217             13772   +INF  FALL       1
ADV_B_obuf_3_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             13772   +INF  FALL       1
ADV_B_obuf_3_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             16010   +INF  FALL       1
ADV_B_obuf_3_iopad/DIN                  IO_PAD                         0             16010   +INF  FALL       1
ADV_B_obuf_3_iopad/PACKAGEPIN:out       IO_PAD                      2688             18698   +INF  FALL       1
ADV_B[3]                                main                           0             18698   +INF  FALL       1


++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_10_LC_9_29_2/lcout
Path End         : ADV_B[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9645
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18964
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_10_LC_9_29_2/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_10_LC_9_29_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       3
I__396/I                                LocalMux                       0              9319   +INF  FALL       1
I__396/O                                LocalMux                     309              9627   +INF  FALL       1
I__398/I                                InMux                          0              9627   +INF  FALL       1
I__398/O                                InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in1      LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout    LogicCell40_SEQ_MODE_0000    379             10224   +INF  FALL       3
I__634/I                                LocalMux                       0             10224   +INF  FALL       1
I__634/O                                LocalMux                     309             10532   +INF  FALL       1
I__637/I                                InMux                          0             10532   +INF  FALL       1
I__637/O                                InMux                        217             10750   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3      LogicCell40_SEQ_MODE_0000      0             10750   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout    LogicCell40_SEQ_MODE_0000    288             11037   +INF  FALL      21
I__788/I                                LocalMux                       0             11037   +INF  FALL       1
I__788/O                                LocalMux                     309             11346   +INF  FALL       1
I__796/I                                InMux                          0             11346   +INF  FALL       1
I__796/O                                InMux                        217             11563   +INF  FALL       1
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/in1    LogicCell40_SEQ_MODE_0000      0             11563   +INF  FALL       1
II_2.VGA_Y_RNIK1071_4_LC_10_30_2/lcout  LogicCell40_SEQ_MODE_0000    379             11942   +INF  FALL       1
I__573/I                                Odrv4                          0             11942   +INF  FALL       1
I__573/O                                Odrv4                        372             12314   +INF  FALL       1
I__574/I                                Span4Mux_h                     0             12314   +INF  FALL       1
I__574/O                                Span4Mux_h                   316             12629   +INF  FALL       1
I__575/I                                Span4Mux_h                     0             12629   +INF  FALL       1
I__575/O                                Span4Mux_h                   316             12945   +INF  FALL       1
I__576/I                                Span4Mux_h                     0             12945   +INF  FALL       1
I__576/O                                Span4Mux_h                   316             13260   +INF  FALL       1
I__577/I                                Span4Mux_s2_v                  0             13260   +INF  FALL       1
I__577/O                                Span4Mux_s2_v                252             13513   +INF  FALL       1
I__578/I                                LocalMux                       0             13513   +INF  FALL       1
I__578/O                                LocalMux                     309             13822   +INF  FALL       1
I__579/I                                IoInMux                        0             13822   +INF  FALL       1
I__579/O                                IoInMux                      217             14039   +INF  FALL       1
ADV_B_obuf_4_preio/DOUT0                PRE_IO_PIN_TYPE_011001         0             14039   +INF  FALL       1
ADV_B_obuf_4_preio/PADOUT               PRE_IO_PIN_TYPE_011001      2237             16276   +INF  FALL       1
ADV_B_obuf_4_iopad/DIN                  IO_PAD                         0             16276   +INF  FALL       1
ADV_B_obuf_4_iopad/PACKAGEPIN:out       IO_PAD                      2688             18964   +INF  FALL       1
ADV_B[4]                                main                           0             18964   +INF  FALL       1


++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : ADV_G[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8958
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18277
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       5
I__640/I                               LocalMux                       0              9319   +INF  RISE       1
I__640/O                               LocalMux                     330              9649   +INF  RISE       1
I__645/I                               InMux                          0              9649   +INF  RISE       1
I__645/O                               InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in1     LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    379             10287   +INF  FALL      21
I__789/I                               Odrv4                          0             10287   +INF  FALL       1
I__789/O                               Odrv4                        372             10658   +INF  FALL       1
I__798/I                               Span4Mux_h                     0             10658   +INF  FALL       1
I__798/O                               Span4Mux_h                   316             10974   +INF  FALL       1
I__806/I                               LocalMux                       0             10974   +INF  FALL       1
I__806/O                               LocalMux                     309             11283   +INF  FALL       1
I__820/I                               InMux                          0             11283   +INF  FALL       1
I__820/O                               InMux                        217             11500   +INF  FALL       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/in0    LogicCell40_SEQ_MODE_0000      0             11500   +INF  FALL       1
II_2.VGA_X_RNIGRSL1_1_LC_5_27_0/lcout  LogicCell40_SEQ_MODE_0000    386             11886   +INF  FALL       1
I__172/I                               Odrv4                          0             11886   +INF  FALL       1
I__172/O                               Odrv4                        372             12258   +INF  FALL       1
I__173/I                               Span4Mux_v                     0             12258   +INF  FALL       1
I__173/O                               Span4Mux_v                   372             12629   +INF  FALL       1
I__174/I                               Span4Mux_s1_v                  0             12629   +INF  FALL       1
I__174/O                               Span4Mux_s1_v                196             12826   +INF  FALL       1
I__175/I                               LocalMux                       0             12826   +INF  FALL       1
I__175/O                               LocalMux                     309             13134   +INF  FALL       1
I__176/I                               IoInMux                        0             13134   +INF  FALL       1
I__176/O                               IoInMux                      217             13352   +INF  FALL       1
ADV_G_obuf_1_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13352   +INF  FALL       1
ADV_G_obuf_1_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15589   +INF  FALL       1
ADV_G_obuf_1_iopad/DIN                 IO_PAD                         0             15589   +INF  FALL       1
ADV_G_obuf_1_iopad/PACKAGEPIN:out      IO_PAD                      2688             18277   +INF  FALL       1
ADV_G[1]                               main                           0             18277   +INF  FALL       1


++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_9_LC_9_29_1/lcout
Path End         : ADV_R[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8832
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18151
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_9_LC_9_29_1/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_9_LC_9_29_1/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       5
I__640/I                                 LocalMux                       0              9319   +INF  FALL       1
I__640/O                                 LocalMux                     309              9627   +INF  FALL       1
I__645/I                                 InMux                          0              9627   +INF  FALL       1
I__645/O                                 InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in1       LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    379             10224   +INF  FALL      21
I__789/I                                 Odrv4                          0             10224   +INF  FALL       1
I__789/O                                 Odrv4                        372             10595   +INF  FALL       1
I__798/I                                 Span4Mux_h                     0             10595   +INF  FALL       1
I__798/O                                 Span4Mux_h                   316             10911   +INF  FALL       1
I__807/I                                 Span4Mux_v                     0             10911   +INF  FALL       1
I__807/O                                 Span4Mux_v                   372             11283   +INF  FALL       1
I__821/I                                 LocalMux                       0             11283   +INF  FALL       1
I__821/O                                 LocalMux                     309             11591   +INF  FALL       1
I__828/I                                 InMux                          0             11591   +INF  FALL       1
I__828/O                                 InMux                        217             11809   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/in3    LogicCell40_SEQ_MODE_0000      0             11809   +INF  FALL       1
II_2.VGA_Y_RNIGTV61_0_0_LC_4_28_5/lcout  LogicCell40_SEQ_MODE_0000    288             12096   +INF  FALL       1
I__153/I                                 Odrv4                          0             12096   +INF  FALL       1
I__153/O                                 Odrv4                        372             12468   +INF  FALL       1
I__154/I                                 Span4Mux_s3_h                  0             12468   +INF  FALL       1
I__154/O                                 Span4Mux_s3_h                231             12699   +INF  FALL       1
I__155/I                                 LocalMux                       0             12699   +INF  FALL       1
I__155/O                                 LocalMux                     309             13008   +INF  FALL       1
I__156/I                                 IoInMux                        0             13008   +INF  FALL       1
I__156/O                                 IoInMux                      217             13225   +INF  FALL       1
ADV_R_obuf_0_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             13225   +INF  FALL       1
ADV_R_obuf_0_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             15463   +INF  FALL       1
ADV_R_obuf_0_iopad/DIN                   IO_PAD                         0             15463   +INF  FALL       1
ADV_R_obuf_0_iopad/PACKAGEPIN:out        IO_PAD                      2688             18151   +INF  FALL       1
ADV_R[0]                                 main                           0             18151   +INF  FALL       1


++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : ADV_R[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9835
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19154
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       3
I__431/I                                 LocalMux                       0              9319   +INF  RISE       1
I__431/O                                 LocalMux                     330              9649   +INF  RISE       1
I__434/I                                 InMux                          0              9649   +INF  RISE       1
I__434/O                                 InMux                        259              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in3       LogicCell40_SEQ_MODE_0000      0              9908   +INF  RISE       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout     LogicCell40_SEQ_MODE_0000    288             10196   +INF  FALL       3
I__634/I                                 LocalMux                       0             10196   +INF  FALL       1
I__634/O                                 LocalMux                     309             10504   +INF  FALL       1
I__637/I                                 InMux                          0             10504   +INF  FALL       1
I__637/O                                 InMux                        217             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3       LogicCell40_SEQ_MODE_0000      0             10722   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    288             11009   +INF  FALL      21
I__789/I                                 Odrv4                          0             11009   +INF  FALL       1
I__789/O                                 Odrv4                        372             11381   +INF  FALL       1
I__798/I                                 Span4Mux_h                     0             11381   +INF  FALL       1
I__798/O                                 Span4Mux_h                   316             11696   +INF  FALL       1
I__807/I                                 Span4Mux_v                     0             11696   +INF  FALL       1
I__807/O                                 Span4Mux_v                   372             12068   +INF  FALL       1
I__821/I                                 LocalMux                       0             12068   +INF  FALL       1
I__821/O                                 LocalMux                     309             12377   +INF  FALL       1
I__829/I                                 InMux                          0             12377   +INF  FALL       1
I__829/O                                 InMux                        217             12594   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/in0    LogicCell40_SEQ_MODE_0000      0             12594   +INF  FALL       1
II_2.VGA_Y_RNIIVV61_0_2_LC_4_28_6/lcout  LogicCell40_SEQ_MODE_0000    386             12980   +INF  FALL       1
I__149/I                                 Odrv12                         0             12980   +INF  FALL       1
I__149/O                                 Odrv12                       540             13520   +INF  FALL       1
I__150/I                                 Span12Mux_s3_h                 0             13520   +INF  FALL       1
I__150/O                                 Span12Mux_s3_h               182             13702   +INF  FALL       1
I__151/I                                 LocalMux                       0             13702   +INF  FALL       1
I__151/O                                 LocalMux                     309             14011   +INF  FALL       1
I__152/I                                 IoInMux                        0             14011   +INF  FALL       1
I__152/O                                 IoInMux                      217             14228   +INF  FALL       1
ADV_R_obuf_2_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             14228   +INF  FALL       1
ADV_R_obuf_2_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             16466   +INF  FALL       1
ADV_R_obuf_2_iopad/DIN                   IO_PAD                         0             16466   +INF  FALL       1
ADV_R_obuf_2_iopad/PACKAGEPIN:out        IO_PAD                      2688             19154   +INF  FALL       1
ADV_R[2]                                 main                           0             19154   +INF  FALL       1


++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_8_LC_9_29_0/lcout
Path End         : ADV_R[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9814
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19133
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__693/I                                                         ClkMux                                  0              8470  RISE       1
I__693/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_8_LC_9_29_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_8_LC_9_29_0/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       3
I__431/I                               LocalMux                       0              9319   +INF  FALL       1
I__431/O                               LocalMux                     309              9627   +INF  FALL       1
I__434/I                               InMux                          0              9627   +INF  FALL       1
I__434/O                               InMux                        217              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/in3     LogicCell40_SEQ_MODE_0000      0              9845   +INF  FALL       1
II_2.VGA_Y_RNIN4Q8_8_LC_9_30_2/lcout   LogicCell40_SEQ_MODE_0000    288             10132   +INF  FALL       3
I__634/I                               LocalMux                       0             10132   +INF  FALL       1
I__634/O                               LocalMux                     309             10441   +INF  FALL       1
I__637/I                               InMux                          0             10441   +INF  FALL       1
I__637/O                               InMux                        217             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in3     LogicCell40_SEQ_MODE_0000      0             10658   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    288             10946   +INF  FALL      21
I__789/I                               Odrv4                          0             10946   +INF  FALL       1
I__789/O                               Odrv4                        372             11318   +INF  FALL       1
I__798/I                               Span4Mux_h                     0             11318   +INF  FALL       1
I__798/O                               Span4Mux_h                   316             11633   +INF  FALL       1
I__808/I                               Span4Mux_v                     0             11633   +INF  FALL       1
I__808/O                               Span4Mux_v                   372             12005   +INF  FALL       1
I__822/I                               LocalMux                       0             12005   +INF  FALL       1
I__822/O                               LocalMux                     309             12314   +INF  FALL       1
I__830/I                               InMux                          0             12314   +INF  FALL       1
I__830/O                               InMux                        217             12531   +INF  FALL       1
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/in3    LogicCell40_SEQ_MODE_0000      0             12531   +INF  FALL       1
II_2.VGA_Y_RNIL2071_5_LC_4_26_1/lcout  LogicCell40_SEQ_MODE_0000    288             12819   +INF  FALL       1
I__157/I                               Odrv4                          0             12819   +INF  FALL       1
I__157/O                               Odrv4                        372             13190   +INF  FALL       1
I__158/I                               Span4Mux_s1_h                  0             13190   +INF  FALL       1
I__158/O                               Span4Mux_s1_h                168             13359   +INF  FALL       1
I__159/I                               IoSpan4Mux                     0             13359   +INF  FALL       1
I__159/O                               IoSpan4Mux                   323             13681   +INF  FALL       1
I__160/I                               LocalMux                       0             13681   +INF  FALL       1
I__160/O                               LocalMux                     309             13990   +INF  FALL       1
I__161/I                               IoInMux                        0             13990   +INF  FALL       1
I__161/O                               IoInMux                      217             14207   +INF  FALL       1
ADV_R_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14207   +INF  FALL       1
ADV_R_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16445   +INF  FALL       1
ADV_R_obuf_5_iopad/DIN                 IO_PAD                         0             16445   +INF  FALL       1
ADV_R_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                      2688             19133   +INF  FALL       1
ADV_R[5]                               main                           0             19133   +INF  FALL       1


++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : ADV_R[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9519
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18838
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__754/I                               Odrv12                         0              9319   +INF  RISE       1
I__754/O                               Odrv12                       491              9810   +INF  RISE       1
I__760/I                               LocalMux                       0              9810   +INF  RISE       1
I__760/O                               LocalMux                     330             10139   +INF  RISE       1
I__764/I                               InMux                          0             10139   +INF  RISE       1
I__764/O                               InMux                        259             10399   +INF  RISE       1
I__767/I                               CascadeMux                     0             10399   +INF  RISE       1
I__767/O                               CascadeMux                     0             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in2    LogicCell40_SEQ_MODE_0000      0             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000    351             10750   +INF  FALL       2
I__428/I                               LocalMux                       0             10750   +INF  FALL       1
I__428/O                               LocalMux                     309             11058   +INF  FALL       1
I__429/I                               InMux                          0             11058   +INF  FALL       1
I__429/O                               InMux                        217             11276   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000      0             11276   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    386             11661   +INF  FALL      21
I__790/I                               Odrv4                          0             11661   +INF  FALL       1
I__790/O                               Odrv4                        372             12033   +INF  FALL       1
I__799/I                               LocalMux                       0             12033   +INF  FALL       1
I__799/O                               LocalMux                     309             12342   +INF  FALL       1
I__809/I                               InMux                          0             12342   +INF  FALL       1
I__809/O                               InMux                        217             12559   +INF  FALL       1
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/in3    LogicCell40_SEQ_MODE_0000      0             12559   +INF  FALL       1
II_2.VGA_Y_RNIN4071_7_LC_7_30_6/lcout  LogicCell40_SEQ_MODE_0000    288             12847   +INF  FALL       1
I__393/I                               Odrv12                         0             12847   +INF  FALL       1
I__393/O                               Odrv12                       540             13387   +INF  FALL       1
I__394/I                               LocalMux                       0             13387   +INF  FALL       1
I__394/O                               LocalMux                     309             13695   +INF  FALL       1
I__395/I                               IoInMux                        0             13695   +INF  FALL       1
I__395/O                               IoInMux                      217             13913   +INF  FALL       1
ADV_R_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13913   +INF  FALL       1
ADV_R_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16150   +INF  FALL       1
ADV_R_obuf_7_iopad/DIN                 IO_PAD                         0             16150   +INF  FALL       1
ADV_R_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                      2688             18838   +INF  FALL       1
ADV_R[7]                               main                           0             18838   +INF  FALL       1


++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_7_LC_9_28_7/lcout
Path End         : ADV_G[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10213
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19532
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_7_LC_9_28_7/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_7_LC_9_28_7/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__754/I                               Odrv12                         0              9319   +INF  FALL       1
I__754/O                               Odrv12                       540              9859   +INF  FALL       1
I__760/I                               LocalMux                       0              9859   +INF  FALL       1
I__760/O                               LocalMux                     309             10168   +INF  FALL       1
I__764/I                               InMux                          0             10168   +INF  FALL       1
I__764/O                               InMux                        217             10385   +INF  FALL       1
I__767/I                               CascadeMux                     0             10385   +INF  FALL       1
I__767/O                               CascadeMux                     0             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in2    LogicCell40_SEQ_MODE_0000      0             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000    351             10736   +INF  FALL       2
I__428/I                               LocalMux                       0             10736   +INF  FALL       1
I__428/O                               LocalMux                     309             11044   +INF  FALL       1
I__429/I                               InMux                          0             11044   +INF  FALL       1
I__429/O                               InMux                        217             11262   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000      0             11262   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    386             11647   +INF  FALL      21
I__790/I                               Odrv4                          0             11647   +INF  FALL       1
I__790/O                               Odrv4                        372             12019   +INF  FALL       1
I__800/I                               Span4Mux_v                     0             12019   +INF  FALL       1
I__800/O                               Span4Mux_v                   372             12391   +INF  FALL       1
I__810/I                               LocalMux                       0             12391   +INF  FALL       1
I__810/O                               LocalMux                     309             12699   +INF  FALL       1
I__823/I                               InMux                          0             12699   +INF  FALL       1
I__823/O                               InMux                        217             12917   +INF  FALL       1
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/in3    LogicCell40_SEQ_MODE_0000      0             12917   +INF  FALL       1
II_2.VGA_X_RNIM1TL1_7_LC_7_29_7/lcout  LogicCell40_SEQ_MODE_0000    288             13204   +INF  FALL       1
I__240/I                               Odrv4                          0             13204   +INF  FALL       1
I__240/O                               Odrv4                        372             13576   +INF  FALL       1
I__241/I                               Span4Mux_h                     0             13576   +INF  FALL       1
I__241/O                               Span4Mux_h                   316             13892   +INF  FALL       1
I__242/I                               Span4Mux_s0_v                  0             13892   +INF  FALL       1
I__242/O                               Span4Mux_s0_v                189             14081   +INF  FALL       1
I__243/I                               LocalMux                       0             14081   +INF  FALL       1
I__243/O                               LocalMux                     309             14390   +INF  FALL       1
I__244/I                               IoInMux                        0             14390   +INF  FALL       1
I__244/O                               IoInMux                      217             14607   +INF  FALL       1
ADV_G_obuf_7_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14607   +INF  FALL       1
ADV_G_obuf_7_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16844   +INF  FALL       1
ADV_G_obuf_7_iopad/DIN                 IO_PAD                         0             16844   +INF  FALL       1
ADV_G_obuf_7_iopad/PACKAGEPIN:out      IO_PAD                      2688             19532   +INF  FALL       1
ADV_G[7]                               main                           0             19532   +INF  FALL       1


++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : ADV_R[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10375
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19694
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__840/I                                 Odrv12                         0              9319   +INF  RISE       1
I__840/O                                 Odrv12                       491              9810   +INF  RISE       1
I__846/I                                 LocalMux                       0              9810   +INF  RISE       1
I__846/O                                 LocalMux                     330             10139   +INF  RISE       1
I__850/I                                 InMux                          0             10139   +INF  RISE       1
I__850/O                                 InMux                        259             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000      0             10399   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000    386             10785   +INF  FALL       2
I__428/I                                 LocalMux                       0             10785   +INF  FALL       1
I__428/O                                 LocalMux                     309             11093   +INF  FALL       1
I__429/I                                 InMux                          0             11093   +INF  FALL       1
I__429/O                                 InMux                        217             11311   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000      0             11311   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    386             11696   +INF  FALL      21
I__790/I                                 Odrv4                          0             11696   +INF  FALL       1
I__790/O                                 Odrv4                        372             12068   +INF  FALL       1
I__800/I                                 Span4Mux_v                     0             12068   +INF  FALL       1
I__800/O                                 Span4Mux_v                   372             12440   +INF  FALL       1
I__811/I                                 LocalMux                       0             12440   +INF  FALL       1
I__811/O                                 LocalMux                     309             12748   +INF  FALL       1
I__824/I                                 InMux                          0             12748   +INF  FALL       1
I__824/O                                 InMux                        217             12966   +INF  FALL       1
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/in0    LogicCell40_SEQ_MODE_0000      0             12966   +INF  FALL       1
II_2.VGA_Y_RNIK1071_0_4_LC_7_28_6/lcout  LogicCell40_SEQ_MODE_0000    386             13352   +INF  FALL       1
I__259/I                                 Odrv4                          0             13352   +INF  FALL       1
I__259/O                                 Odrv4                        372             13723   +INF  FALL       1
I__260/I                                 Span4Mux_h                     0             13723   +INF  FALL       1
I__260/O                                 Span4Mux_h                   316             14039   +INF  FALL       1
I__261/I                                 Span4Mux_s2_h                  0             14039   +INF  FALL       1
I__261/O                                 Span4Mux_s2_h                203             14242   +INF  FALL       1
I__262/I                                 LocalMux                       0             14242   +INF  FALL       1
I__262/O                                 LocalMux                     309             14551   +INF  FALL       1
I__263/I                                 IoInMux                        0             14551   +INF  FALL       1
I__263/O                                 IoInMux                      217             14768   +INF  FALL       1
ADV_R_obuf_4_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             14768   +INF  FALL       1
ADV_R_obuf_4_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             17006   +INF  FALL       1
ADV_R_obuf_4_iopad/DIN                   IO_PAD                         0             17006   +INF  FALL       1
ADV_R_obuf_4_iopad/PACKAGEPIN:out        IO_PAD                      2688             19694   +INF  FALL       1
ADV_R[4]                                 main                           0             19694   +INF  FALL       1


++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_6_LC_9_28_6/lcout
Path End         : ADV_R[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10634
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19953
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_6_LC_9_28_6/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_6_LC_9_28_6/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__840/I                                 Odrv12                         0              9319   +INF  FALL       1
I__840/O                                 Odrv12                       540              9859   +INF  FALL       1
I__846/I                                 LocalMux                       0              9859   +INF  FALL       1
I__846/O                                 LocalMux                     309             10168   +INF  FALL       1
I__850/I                                 InMux                          0             10168   +INF  FALL       1
I__850/O                                 InMux                        217             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in0      LogicCell40_SEQ_MODE_0000      0             10385   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000    386             10771   +INF  FALL       2
I__428/I                                 LocalMux                       0             10771   +INF  FALL       1
I__428/O                                 LocalMux                     309             11079   +INF  FALL       1
I__429/I                                 InMux                          0             11079   +INF  FALL       1
I__429/O                                 InMux                        217             11297   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000      0             11297   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    386             11682   +INF  FALL      21
I__790/I                                 Odrv4                          0             11682   +INF  FALL       1
I__790/O                                 Odrv4                        372             12054   +INF  FALL       1
I__800/I                                 Span4Mux_v                     0             12054   +INF  FALL       1
I__800/O                                 Span4Mux_v                   372             12426   +INF  FALL       1
I__812/I                                 LocalMux                       0             12426   +INF  FALL       1
I__812/O                                 LocalMux                     309             12734   +INF  FALL       1
I__825/I                                 InMux                          0             12734   +INF  FALL       1
I__825/O                                 InMux                        217             12952   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/in3    LogicCell40_SEQ_MODE_0000      0             12952   +INF  FALL       1
II_2.VGA_Y_RNIJ0071_0_3_LC_7_27_0/lcout  LogicCell40_SEQ_MODE_0000    288             13239   +INF  FALL       1
I__264/I                                 Odrv4                          0             13239   +INF  FALL       1
I__264/O                                 Odrv4                        372             13611   +INF  FALL       1
I__265/I                                 Span4Mux_h                     0             13611   +INF  FALL       1
I__265/O                                 Span4Mux_h                   316             13927   +INF  FALL       1
I__266/I                                 Span4Mux_v                     0             13927   +INF  FALL       1
I__266/O                                 Span4Mux_v                   372             14298   +INF  FALL       1
I__267/I                                 Span4Mux_s2_h                  0             14298   +INF  FALL       1
I__267/O                                 Span4Mux_s2_h                203             14502   +INF  FALL       1
I__268/I                                 LocalMux                       0             14502   +INF  FALL       1
I__268/O                                 LocalMux                     309             14810   +INF  FALL       1
I__269/I                                 IoInMux                        0             14810   +INF  FALL       1
I__269/O                                 IoInMux                      217             15028   +INF  FALL       1
ADV_R_obuf_3_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             15028   +INF  FALL       1
ADV_R_obuf_3_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             17265   +INF  FALL       1
ADV_R_obuf_3_iopad/DIN                   IO_PAD                         0             17265   +INF  FALL       1
ADV_R_obuf_3_iopad/PACKAGEPIN:out        IO_PAD                      2688             19953   +INF  FALL       1
ADV_R[3]                                 main                           0             19953   +INF  FALL       1


++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : ADV_R[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9624
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18943
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout             LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__863/I                                 Odrv4                          0              9319   +INF  RISE       1
I__863/O                                 Odrv4                        351              9670   +INF  RISE       1
I__867/I                                 LocalMux                       0              9670   +INF  RISE       1
I__867/O                                 LocalMux                     330              9999   +INF  RISE       1
I__870/I                                 InMux                          0              9999   +INF  RISE       1
I__870/O                                 InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in1      LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout    LogicCell40_SEQ_MODE_0000    379             10637   +INF  FALL       2
I__428/I                                 LocalMux                       0             10637   +INF  FALL       1
I__428/O                                 LocalMux                     309             10946   +INF  FALL       1
I__429/I                                 InMux                          0             10946   +INF  FALL       1
I__429/O                                 InMux                        217             11163   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0       LogicCell40_SEQ_MODE_0000      0             11163   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout     LogicCell40_SEQ_MODE_0000    386             11549   +INF  FALL      21
I__791/I                                 Odrv4                          0             11549   +INF  FALL       1
I__791/O                                 Odrv4                        372             11921   +INF  FALL       1
I__801/I                                 LocalMux                       0             11921   +INF  FALL       1
I__801/O                                 LocalMux                     309             12229   +INF  FALL       1
I__813/I                                 InMux                          0             12229   +INF  FALL       1
I__813/O                                 InMux                        217             12447   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/in3    LogicCell40_SEQ_MODE_0000      0             12447   +INF  FALL       1
II_2.VGA_Y_RNIHUV61_0_1_LC_9_27_0/lcout  LogicCell40_SEQ_MODE_0000    288             12734   +INF  FALL       1
I__389/I                                 Odrv12                         0             12734   +INF  FALL       1
I__389/O                                 Odrv12                       540             13274   +INF  FALL       1
I__390/I                                 Span12Mux_s4_h                 0             13274   +INF  FALL       1
I__390/O                                 Span12Mux_s4_h               217             13492   +INF  FALL       1
I__391/I                                 LocalMux                       0             13492   +INF  FALL       1
I__391/O                                 LocalMux                     309             13801   +INF  FALL       1
I__392/I                                 IoInMux                        0             13801   +INF  FALL       1
I__392/O                                 IoInMux                      217             14018   +INF  FALL       1
ADV_R_obuf_1_preio/DOUT0                 PRE_IO_PIN_TYPE_011001         0             14018   +INF  FALL       1
ADV_R_obuf_1_preio/PADOUT                PRE_IO_PIN_TYPE_011001      2237             16255   +INF  FALL       1
ADV_R_obuf_1_iopad/DIN                   IO_PAD                         0             16255   +INF  FALL       1
ADV_R_obuf_1_iopad/PACKAGEPIN:out        IO_PAD                      2688             18943   +INF  FALL       1
ADV_R[1]                                 main                           0             18943   +INF  FALL       1


++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_5_LC_9_28_5/lcout
Path End         : ADV_G[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10136
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19455
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_5_LC_9_28_5/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_5_LC_9_28_5/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__863/I                               Odrv4                          0              9319   +INF  FALL       1
I__863/O                               Odrv4                        372              9691   +INF  FALL       1
I__867/I                               LocalMux                       0              9691   +INF  FALL       1
I__867/O                               LocalMux                     309              9999   +INF  FALL       1
I__870/I                               InMux                          0              9999   +INF  FALL       1
I__870/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/in1    LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI079A_11_LC_9_30_5/lcout  LogicCell40_SEQ_MODE_0000    379             10595   +INF  FALL       2
I__428/I                               LocalMux                       0             10595   +INF  FALL       1
I__428/O                               LocalMux                     309             10904   +INF  FALL       1
I__429/I                               InMux                          0             10904   +INF  FALL       1
I__429/O                               InMux                        217             11121   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in0     LogicCell40_SEQ_MODE_0000      0             11121   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    386             11507   +INF  FALL      21
I__791/I                               Odrv4                          0             11507   +INF  FALL       1
I__791/O                               Odrv4                        372             11879   +INF  FALL       1
I__802/I                               Span4Mux_h                     0             11879   +INF  FALL       1
I__802/O                               Span4Mux_h                   316             12194   +INF  FALL       1
I__814/I                               LocalMux                       0             12194   +INF  FALL       1
I__814/O                               LocalMux                     309             12503   +INF  FALL       1
I__826/I                               InMux                          0             12503   +INF  FALL       1
I__826/O                               InMux                        217             12720   +INF  FALL       1
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/in3    LogicCell40_SEQ_MODE_0000      0             12720   +INF  FALL       1
II_2.VGA_X_RNIKVSL1_5_LC_6_26_0/lcout  LogicCell40_SEQ_MODE_0000    288             13008   +INF  FALL       1
I__235/I                               Odrv4                          0             13008   +INF  FALL       1
I__235/O                               Odrv4                        372             13380   +INF  FALL       1
I__236/I                               Span4Mux_v                     0             13380   +INF  FALL       1
I__236/O                               Span4Mux_v                   372             13751   +INF  FALL       1
I__237/I                               Span4Mux_s2_v                  0             13751   +INF  FALL       1
I__237/O                               Span4Mux_s2_v                252             14004   +INF  FALL       1
I__238/I                               LocalMux                       0             14004   +INF  FALL       1
I__238/O                               LocalMux                     309             14312   +INF  FALL       1
I__239/I                               IoInMux                        0             14312   +INF  FALL       1
I__239/O                               IoInMux                      217             14530   +INF  FALL       1
ADV_G_obuf_5_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14530   +INF  FALL       1
ADV_G_obuf_5_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16767   +INF  FALL       1
ADV_G_obuf_5_iopad/DIN                 IO_PAD                         0             16767   +INF  FALL       1
ADV_G_obuf_5_iopad/PACKAGEPIN:out      IO_PAD                      2688             19455   +INF  FALL       1
ADV_G[5]                               main                           0             19455   +INF  FALL       1


++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : ADV_G[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9722
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19041
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       7
I__582/I                               Odrv4                          0              9319   +INF  RISE       1
I__582/O                               Odrv4                        351              9670   +INF  RISE       1
I__586/I                               LocalMux                       0              9670   +INF  RISE       1
I__586/O                               LocalMux                     330              9999   +INF  RISE       1
I__589/I                               InMux                          0              9999   +INF  RISE       1
I__589/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in0     LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    386             10644   +INF  FALL       1
I__401/I                               CascadeMux                     0             10644   +INF  FALL       1
I__401/O                               CascadeMux                     0             10644   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10644   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10995   +INF  FALL      21
I__791/I                               Odrv4                          0             10995   +INF  FALL       1
I__791/O                               Odrv4                        372             11367   +INF  FALL       1
I__802/I                               Span4Mux_h                     0             11367   +INF  FALL       1
I__802/O                               Span4Mux_h                   316             11682   +INF  FALL       1
I__814/I                               LocalMux                       0             11682   +INF  FALL       1
I__814/O                               LocalMux                     309             11991   +INF  FALL       1
I__827/I                               InMux                          0             11991   +INF  FALL       1
I__827/O                               InMux                        217             12208   +INF  FALL       1
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/in0    LogicCell40_SEQ_MODE_0000      0             12208   +INF  FALL       1
II_2.VGA_X_RNIL0TL1_6_LC_6_26_1/lcout  LogicCell40_SEQ_MODE_0000    386             12594   +INF  FALL       1
I__230/I                               Odrv4                          0             12594   +INF  FALL       1
I__230/O                               Odrv4                        372             12966   +INF  FALL       1
I__231/I                               Span4Mux_v                     0             12966   +INF  FALL       1
I__231/O                               Span4Mux_v                   372             13338   +INF  FALL       1
I__232/I                               Span4Mux_s2_v                  0             13338   +INF  FALL       1
I__232/O                               Span4Mux_s2_v                252             13590   +INF  FALL       1
I__233/I                               LocalMux                       0             13590   +INF  FALL       1
I__233/O                               LocalMux                     309             13899   +INF  FALL       1
I__234/I                               IoInMux                        0             13899   +INF  FALL       1
I__234/O                               IoInMux                      217             14116   +INF  FALL       1
ADV_G_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             14116   +INF  FALL       1
ADV_G_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             16353   +INF  FALL       1
ADV_G_obuf_6_iopad/DIN                 IO_PAD                         0             16353   +INF  FALL       1
ADV_G_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                      2688             19041   +INF  FALL       1
ADV_G[6]                               main                           0             19041   +INF  FALL       1


++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_4_LC_9_28_4/lcout
Path End         : ADV_G[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8811
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18130
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_4_LC_9_28_4/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_4_LC_9_28_4/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       7
I__582/I                               Odrv4                          0              9319   +INF  FALL       1
I__582/O                               Odrv4                        372              9691   +INF  FALL       1
I__586/I                               LocalMux                       0              9691   +INF  FALL       1
I__586/O                               LocalMux                     309              9999   +INF  FALL       1
I__589/I                               InMux                          0              9999   +INF  FALL       1
I__589/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in0     LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    386             10602   +INF  FALL       1
I__401/I                               CascadeMux                     0             10602   +INF  FALL       1
I__401/O                               CascadeMux                     0             10602   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10602   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10953   +INF  FALL      21
I__792/I                               Odrv12                         0             10953   +INF  FALL       1
I__792/O                               Odrv12                       540             11493   +INF  FALL       1
I__803/I                               LocalMux                       0             11493   +INF  FALL       1
I__803/O                               LocalMux                     309             11802   +INF  FALL       1
I__815/I                               InMux                          0             11802   +INF  FALL       1
I__815/O                               InMux                        217             12019   +INF  FALL       1
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/in3    LogicCell40_SEQ_MODE_0000      0             12019   +INF  FALL       1
II_2.VGA_X_RNIJUSL1_4_LC_5_30_4/lcout  LogicCell40_SEQ_MODE_0000    288             12307   +INF  FALL       1
I__195/I                               Odrv4                          0             12307   +INF  FALL       1
I__195/O                               Odrv4                        372             12678   +INF  FALL       1
I__196/I                               LocalMux                       0             12678   +INF  FALL       1
I__196/O                               LocalMux                     309             12987   +INF  FALL       1
I__197/I                               IoInMux                        0             12987   +INF  FALL       1
I__197/O                               IoInMux                      217             13204   +INF  FALL       1
ADV_G_obuf_4_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13204   +INF  FALL       1
ADV_G_obuf_4_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15442   +INF  FALL       1
ADV_G_obuf_4_iopad/DIN                 IO_PAD                         0             15442   +INF  FALL       1
ADV_G_obuf_4_iopad/PACKAGEPIN:out      IO_PAD                      2688             18130   +INF  FALL       1
ADV_G[4]                               main                           0             18130   +INF  FALL       1


++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : ADV_R[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9168
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18487
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       7
I__559/I                               Odrv4                          0              9319   +INF  RISE       1
I__559/O                               Odrv4                        351              9670   +INF  RISE       1
I__564/I                               LocalMux                       0              9670   +INF  RISE       1
I__564/O                               LocalMux                     330              9999   +INF  RISE       1
I__568/I                               InMux                          0              9999   +INF  RISE       1
I__568/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in1     LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    379             10637   +INF  FALL       1
I__401/I                               CascadeMux                     0             10637   +INF  FALL       1
I__401/O                               CascadeMux                     0             10637   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10637   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10988   +INF  FALL      21
I__792/I                               Odrv12                         0             10988   +INF  FALL       1
I__792/O                               Odrv12                       540             11528   +INF  FALL       1
I__803/I                               LocalMux                       0             11528   +INF  FALL       1
I__803/O                               LocalMux                     309             11837   +INF  FALL       1
I__816/I                               InMux                          0             11837   +INF  FALL       1
I__816/O                               InMux                        217             12054   +INF  FALL       1
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/in1    LogicCell40_SEQ_MODE_0000      0             12054   +INF  FALL       1
II_2.VGA_Y_RNIM3071_6_LC_5_30_0/lcout  LogicCell40_SEQ_MODE_0000    379             12433   +INF  FALL       1
I__198/I                               Odrv4                          0             12433   +INF  FALL       1
I__198/O                               Odrv4                        372             12805   +INF  FALL       1
I__199/I                               Span4Mux_s3_h                  0             12805   +INF  FALL       1
I__199/O                               Span4Mux_s3_h                231             13036   +INF  FALL       1
I__200/I                               LocalMux                       0             13036   +INF  FALL       1
I__200/O                               LocalMux                     309             13345   +INF  FALL       1
I__201/I                               IoInMux                        0             13345   +INF  FALL       1
I__201/O                               IoInMux                      217             13562   +INF  FALL       1
ADV_R_obuf_6_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13562   +INF  FALL       1
ADV_R_obuf_6_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15799   +INF  FALL       1
ADV_R_obuf_6_iopad/DIN                 IO_PAD                         0             15799   +INF  FALL       1
ADV_R_obuf_6_iopad/PACKAGEPIN:out      IO_PAD                      2688             18487   +INF  FALL       1
ADV_R[6]                               main                           0             18487   +INF  FALL       1


++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_3_LC_9_28_3/lcout
Path End         : ADV_G[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9154
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18473
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_3_LC_9_28_3/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_3_LC_9_28_3/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       7
I__559/I                               Odrv4                          0              9319   +INF  FALL       1
I__559/O                               Odrv4                        372              9691   +INF  FALL       1
I__564/I                               LocalMux                       0              9691   +INF  FALL       1
I__564/O                               LocalMux                     309              9999   +INF  FALL       1
I__568/I                               InMux                          0              9999   +INF  FALL       1
I__568/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in1     LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    379             10595   +INF  FALL       1
I__401/I                               CascadeMux                     0             10595   +INF  FALL       1
I__401/O                               CascadeMux                     0             10595   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10595   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10946   +INF  FALL      21
I__792/I                               Odrv12                         0             10946   +INF  FALL       1
I__792/O                               Odrv12                       540             11486   +INF  FALL       1
I__804/I                               LocalMux                       0             11486   +INF  FALL       1
I__804/O                               LocalMux                     309             11795   +INF  FALL       1
I__817/I                               InMux                          0             11795   +INF  FALL       1
I__817/O                               InMux                        217             12012   +INF  FALL       1
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/in0    LogicCell40_SEQ_MODE_0000      0             12012   +INF  FALL       1
II_2.VGA_X_RNIFQSL1_0_LC_4_30_5/lcout  LogicCell40_SEQ_MODE_0000    386             12398   +INF  FALL       1
I__186/I                               Odrv4                          0             12398   +INF  FALL       1
I__186/O                               Odrv4                        372             12770   +INF  FALL       1
I__187/I                               Span4Mux_s2_v                  0             12770   +INF  FALL       1
I__187/O                               Span4Mux_s2_v                252             13022   +INF  FALL       1
I__188/I                               LocalMux                       0             13022   +INF  FALL       1
I__188/O                               LocalMux                     309             13331   +INF  FALL       1
I__189/I                               IoInMux                        0             13331   +INF  FALL       1
I__189/O                               IoInMux                      217             13548   +INF  FALL       1
ADV_G_obuf_0_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13548   +INF  FALL       1
ADV_G_obuf_0_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15785   +INF  FALL       1
ADV_G_obuf_0_iopad/DIN                 IO_PAD                         0             15785   +INF  FALL       1
ADV_G_obuf_0_iopad/PACKAGEPIN:out      IO_PAD                      2688             18473   +INF  FALL       1
ADV_G[0]                               main                           0             18473   +INF  FALL       1


++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : ADV_G[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8832
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18151
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       6
I__775/I                               Odrv4                          0              9319   +INF  RISE       1
I__775/O                               Odrv4                        351              9670   +INF  RISE       1
I__780/I                               LocalMux                       0              9670   +INF  RISE       1
I__780/O                               LocalMux                     330              9999   +INF  RISE       1
I__783/I                               InMux                          0              9999   +INF  RISE       1
I__783/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in3     LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    274             10532   +INF  FALL       1
I__401/I                               CascadeMux                     0             10532   +INF  FALL       1
I__401/O                               CascadeMux                     0             10532   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10532   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10883   +INF  FALL      21
I__792/I                               Odrv12                         0             10883   +INF  FALL       1
I__792/O                               Odrv12                       540             11423   +INF  FALL       1
I__804/I                               LocalMux                       0             11423   +INF  FALL       1
I__804/O                               LocalMux                     309             11732   +INF  FALL       1
I__818/I                               InMux                          0             11732   +INF  FALL       1
I__818/O                               InMux                        217             11949   +INF  FALL       1
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/in1    LogicCell40_SEQ_MODE_0000      0             11949   +INF  FALL       1
II_2.VGA_X_RNIHSSL1_2_LC_4_30_2/lcout  LogicCell40_SEQ_MODE_0000    379             12328   +INF  FALL       1
I__146/I                               Odrv4                          0             12328   +INF  FALL       1
I__146/O                               Odrv4                        372             12699   +INF  FALL       1
I__147/I                               LocalMux                       0             12699   +INF  FALL       1
I__147/O                               LocalMux                     309             13008   +INF  FALL       1
I__148/I                               IoInMux                        0             13008   +INF  FALL       1
I__148/O                               IoInMux                      217             13225   +INF  FALL       1
ADV_G_obuf_2_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13225   +INF  FALL       1
ADV_G_obuf_2_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15463   +INF  FALL       1
ADV_G_obuf_2_iopad/DIN                 IO_PAD                         0             15463   +INF  FALL       1
ADV_G_obuf_2_iopad/PACKAGEPIN:out      IO_PAD                      2688             18151   +INF  FALL       1
ADV_G[2]                               main                           0             18151   +INF  FALL       1


++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_Y_2_LC_9_28_2/lcout
Path End         : ADV_G[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              9365
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18684
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__691/I                                                         ClkMux                                  0              8470  RISE       1
I__691/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_Y_2_LC_9_28_2/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_Y_2_LC_9_28_2/lcout           LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       6
I__775/I                               Odrv4                          0              9319   +INF  FALL       1
I__775/O                               Odrv4                        372              9691   +INF  FALL       1
I__780/I                               LocalMux                       0              9691   +INF  FALL       1
I__780/O                               LocalMux                     309              9999   +INF  FALL       1
I__783/I                               InMux                          0              9999   +INF  FALL       1
I__783/O                               InMux                        217             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/in3     LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.VGA_Y_RNI6OT2_1_LC_9_30_0/ltout   LogicCell40_SEQ_MODE_0000    274             10490   +INF  FALL       1
I__401/I                               CascadeMux                     0             10490   +INF  FALL       1
I__401/O                               CascadeMux                     0             10490   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/in2     LogicCell40_SEQ_MODE_0000      0             10490   +INF  FALL       1
II_2.VGA_Y_RNILOOM_9_LC_9_30_1/lcout   LogicCell40_SEQ_MODE_0000    351             10841   +INF  FALL      21
I__792/I                               Odrv12                         0             10841   +INF  FALL       1
I__792/O                               Odrv12                       540             11381   +INF  FALL       1
I__804/I                               LocalMux                       0             11381   +INF  FALL       1
I__804/O                               LocalMux                     309             11689   +INF  FALL       1
I__819/I                               InMux                          0             11689   +INF  FALL       1
I__819/O                               InMux                        217             11907   +INF  FALL       1
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/in1    LogicCell40_SEQ_MODE_0000      0             11907   +INF  FALL       1
II_2.VGA_X_RNIITSL1_3_LC_4_30_4/lcout  LogicCell40_SEQ_MODE_0000    379             12286   +INF  FALL       1
I__190/I                               Odrv4                          0             12286   +INF  FALL       1
I__190/O                               Odrv4                        372             12657   +INF  FALL       1
I__191/I                               Span4Mux_s2_v                  0             12657   +INF  FALL       1
I__191/O                               Span4Mux_s2_v                252             12910   +INF  FALL       1
I__192/I                               IoSpan4Mux                     0             12910   +INF  FALL       1
I__192/O                               IoSpan4Mux                   323             13232   +INF  FALL       1
I__193/I                               LocalMux                       0             13232   +INF  FALL       1
I__193/O                               LocalMux                     309             13541   +INF  FALL       1
I__194/I                               IoInMux                        0             13541   +INF  FALL       1
I__194/O                               IoInMux                      217             13758   +INF  FALL       1
ADV_G_obuf_3_preio/DOUT0               PRE_IO_PIN_TYPE_011001         0             13758   +INF  FALL       1
ADV_G_obuf_3_preio/PADOUT              PRE_IO_PIN_TYPE_011001      2237             15996   +INF  FALL       1
ADV_G_obuf_3_iopad/DIN                 IO_PAD                         0             15996   +INF  FALL       1
ADV_G_obuf_3_iopad/PACKAGEPIN:out      IO_PAD                      2688             18684   +INF  FALL       1
ADV_G[3]                               main                           0             18684   +INF  FALL       1


++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_10_LC_5_28_1/lcout
Path End         : ADV_HSYNC
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                              8902
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 18221
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_10_LC_5_28_1/lcout          LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       7
I__355/I                               Odrv4                          0              9319   +INF  RISE       1
I__355/O                               Odrv4                        351              9670   +INF  RISE       1
I__362/I                               LocalMux                       0              9670   +INF  RISE       1
I__362/O                               LocalMux                     330              9999   +INF  RISE       1
I__364/I                               InMux                          0              9999   +INF  RISE       1
I__364/O                               InMux                        259             10259   +INF  RISE       1
II_2.VGA_X_RNIB3E22_3_LC_5_26_1/in0    LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.VGA_X_RNIB3E22_3_LC_5_26_1/lcout  LogicCell40_SEQ_MODE_0000    386             10644   +INF  FALL       1
I__184/I                               LocalMux                       0             10644   +INF  FALL       1
I__184/O                               LocalMux                     309             10953   +INF  FALL       1
I__185/I                               InMux                          0             10953   +INF  FALL       1
I__185/O                               InMux                        217             11170   +INF  FALL       1
II_2.VGA_X_RNI6U805_8_LC_5_26_4/in1    LogicCell40_SEQ_MODE_0000      0             11170   +INF  FALL       1
II_2.VGA_X_RNI6U805_8_LC_5_26_4/lcout  LogicCell40_SEQ_MODE_0000    379             11549   +INF  FALL       1
I__177/I                               Odrv4                          0             11549   +INF  FALL       1
I__177/O                               Odrv4                        372             11921   +INF  FALL       1
I__178/I                               Span4Mux_s2_h                  0             11921   +INF  FALL       1
I__178/O                               Span4Mux_s2_h                203             12124   +INF  FALL       1
I__179/I                               IoSpan4Mux                     0             12124   +INF  FALL       1
I__179/O                               IoSpan4Mux                   323             12447   +INF  FALL       1
I__180/I                               IoSpan4Mux                     0             12447   +INF  FALL       1
I__180/O                               IoSpan4Mux                   323             12770   +INF  FALL       1
I__181/I                               LocalMux                       0             12770   +INF  FALL       1
I__181/O                               LocalMux                     309             13078   +INF  FALL       1
I__182/I                               IoInMux                        0             13078   +INF  FALL       1
I__182/O                               IoInMux                      217             13296   +INF  FALL       1
ADV_HSYNC_obuf_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0             13296   +INF  FALL       1
ADV_HSYNC_obuf_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237             15533   +INF  FALL       1
ADV_HSYNC_obuf_iopad/DIN               IO_PAD                         0             15533   +INF  FALL       1
ADV_HSYNC_obuf_iopad/PACKAGEPIN:out    IO_PAD                      2688             18221   +INF  FALL       1
ADV_HSYNC                              main                           0             18221   +INF  FALL       1


++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_10_LC_5_28_1/lcout
Path End         : ADV_B[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10950
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 20269
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_10_LC_5_28_1/clk                                      LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_10_LC_5_28_1/lcout                       LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       7
I__356/I                                            Odrv4                          0              9319   +INF  FALL       1
I__356/O                                            Odrv4                        372              9691   +INF  FALL       1
I__363/I                                            LocalMux                       0              9691   +INF  FALL       1
I__363/O                                            LocalMux                     309              9999   +INF  FALL       1
I__365/I                                            InMux                          0              9999   +INF  FALL       1
I__365/O                                            InMux                        217             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/in1              LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000    245             10462   +INF  FALL       1
I__227/I                                            InMux                          0             10462   +INF  FALL       1
I__227/O                                            InMux                        217             10680   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000      0             10680   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000    288             10967   +INF  FALL      24
I__703/I                                            Odrv4                          0             10967   +INF  FALL       1
I__703/O                                            Odrv4                        372             11339   +INF  FALL       1
I__711/I                                            Span4Mux_v                     0             11339   +INF  FALL       1
I__711/O                                            Span4Mux_v                   372             11710   +INF  FALL       1
I__722/I                                            Span4Mux_h                     0             11710   +INF  FALL       1
I__722/O                                            Span4Mux_h                   316             12026   +INF  FALL       1
I__735/I                                            LocalMux                       0             12026   +INF  FALL       1
I__735/O                                            LocalMux                     309             12335   +INF  FALL       1
I__745/I                                            InMux                          0             12335   +INF  FALL       1
I__745/O                                            InMux                        217             12552   +INF  FALL       1
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/in0                 LogicCell40_SEQ_MODE_0000      0             12552   +INF  FALL       1
II_2.VGA_Y_RNI0A7G_5_LC_10_30_4/lcout               LogicCell40_SEQ_MODE_0000    386             12938   +INF  FALL       1
I__854/I                                            Odrv12                         0             12938   +INF  FALL       1
I__854/O                                            Odrv12                       540             13478   +INF  FALL       1
I__855/I                                            Sp12to4                        0             13478   +INF  FALL       1
I__855/O                                            Sp12to4                      449             13927   +INF  FALL       1
I__856/I                                            Span4Mux_h                     0             13927   +INF  FALL       1
I__856/O                                            Span4Mux_h                   316             14242   +INF  FALL       1
I__857/I                                            Span4Mux_s2_v                  0             14242   +INF  FALL       1
I__857/O                                            Span4Mux_s2_v                252             14495   +INF  FALL       1
I__858/I                                            IoSpan4Mux                     0             14495   +INF  FALL       1
I__858/O                                            IoSpan4Mux                   323             14817   +INF  FALL       1
I__859/I                                            LocalMux                       0             14817   +INF  FALL       1
I__859/O                                            LocalMux                     309             15126   +INF  FALL       1
I__860/I                                            IoInMux                        0             15126   +INF  FALL       1
I__860/O                                            IoInMux                      217             15343   +INF  FALL       1
ADV_B_obuf_5_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0             15343   +INF  FALL       1
ADV_B_obuf_5_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237             17581   +INF  FALL       1
ADV_B_obuf_5_iopad/DIN                              IO_PAD                         0             17581   +INF  FALL       1
ADV_B_obuf_5_iopad/PACKAGEPIN:out                   IO_PAD                      2688             20269   +INF  FALL       1
ADV_B[5]                                            main                           0             20269   +INF  FALL       1


++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : ADV_B[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             11048
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 20367
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout                        LogicCell40_SEQ_MODE_1000    540              9319   +INF  RISE       5
I__343/I                                            Odrv4                          0              9319   +INF  RISE       1
I__343/O                                            Odrv4                        351              9670   +INF  RISE       1
I__348/I                                            LocalMux                       0              9670   +INF  RISE       1
I__348/O                                            LocalMux                     330              9999   +INF  RISE       1
I__350/I                                            InMux                          0              9999   +INF  RISE       1
I__350/O                                            InMux                        259             10259   +INF  RISE       1
I__351/I                                            CascadeMux                     0             10259   +INF  RISE       1
I__351/O                                            CascadeMux                     0             10259   +INF  RISE       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/in2              LogicCell40_SEQ_MODE_0000      0             10259   +INF  RISE       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000    231             10490   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000      0             10490   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000    126             10616   +INF  RISE       1
I__227/I                                            InMux                          0             10616   +INF  RISE       1
I__227/O                                            InMux                        259             10876   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000      0             10876   +INF  RISE       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000    288             11163   +INF  FALL      24
I__703/I                                            Odrv4                          0             11163   +INF  FALL       1
I__703/O                                            Odrv4                        372             11535   +INF  FALL       1
I__711/I                                            Span4Mux_v                     0             11535   +INF  FALL       1
I__711/O                                            Span4Mux_v                   372             11907   +INF  FALL       1
I__722/I                                            Span4Mux_h                     0             11907   +INF  FALL       1
I__722/O                                            Span4Mux_h                   316             12222   +INF  FALL       1
I__735/I                                            LocalMux                       0             12222   +INF  FALL       1
I__735/O                                            LocalMux                     309             12531   +INF  FALL       1
I__746/I                                            InMux                          0             12531   +INF  FALL       1
I__746/O                                            InMux                        217             12748   +INF  FALL       1
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/in3                 LogicCell40_SEQ_MODE_0000      0             12748   +INF  FALL       1
II_2.VGA_Y_RNI1B7G_6_LC_10_30_5/lcout               LogicCell40_SEQ_MODE_0000    288             13036   +INF  FALL       1
I__831/I                                            Odrv12                         0             13036   +INF  FALL       1
I__831/O                                            Odrv12                       540             13576   +INF  FALL       1
I__832/I                                            Sp12to4                        0             13576   +INF  FALL       1
I__832/O                                            Sp12to4                      449             14025   +INF  FALL       1
I__833/I                                            Span4Mux_h                     0             14025   +INF  FALL       1
I__833/O                                            Span4Mux_h                   316             14341   +INF  FALL       1
I__834/I                                            Span4Mux_s2_v                  0             14341   +INF  FALL       1
I__834/O                                            Span4Mux_s2_v                252             14593   +INF  FALL       1
I__835/I                                            IoSpan4Mux                     0             14593   +INF  FALL       1
I__835/O                                            IoSpan4Mux                   323             14916   +INF  FALL       1
I__836/I                                            LocalMux                       0             14916   +INF  FALL       1
I__836/O                                            LocalMux                     309             15224   +INF  FALL       1
I__837/I                                            IoInMux                        0             15224   +INF  FALL       1
I__837/O                                            IoInMux                      217             15442   +INF  FALL       1
ADV_B_obuf_6_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0             15442   +INF  FALL       1
ADV_B_obuf_6_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237             17679   +INF  FALL       1
ADV_B_obuf_6_iopad/DIN                              IO_PAD                         0             17679   +INF  FALL       1
ADV_B_obuf_6_iopad/PACKAGEPIN:out                   IO_PAD                      2688             20367   +INF  FALL       1
ADV_B[6]                                            main                           0             20367   +INF  FALL       1


++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : II_2.VGA_X_9_LC_5_28_0/lcout
Path End         : ADV_B[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                     0
+ Launch Clock Path Delay                                      8779
+ Clock To Q                                                    540
+ Data Path Delay                                             10199
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 19518
 
Launch Clock Path
pin name                                                         model name                          delay  cumulative delay  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
TVP_CLK                                                          main                                    0                 0  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__142/I                                                         Odrv4                                   0              1127  RISE       1
I__142/O                                                         Odrv4                                 351              1478  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765  RISE       1
I__144/I                                                         LocalMux                                0              1765  RISE       1
I__144/O                                                         LocalMux                              330              2095  RISE       1
I__145/I                                                         IoInMux                                 0              2095  RISE       1
I__145/O                                                         IoInMux                               259              2355  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__162/I                                                         Odrv12                                  0              4978  RISE       1
I__162/O                                                         Odrv12                                491              5469  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450  RISE       1
I__165/I                                                         Sp12to4                                 0              6450  RISE       1
I__165/O                                                         Sp12to4                               428              6878  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110  RISE       1
I__167/I                                                         LocalMux                                0              7110  RISE       1
I__167/O                                                         LocalMux                              330              7439  RISE       1
I__168/I                                                         IoInMux                                 0              7439  RISE       1
I__168/O                                                         IoInMux                               259              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316  RISE       1
I__686/I                                                         GlobalMux                               0              8316  RISE       1
I__686/O                                                         GlobalMux                             154              8470  RISE       1
I__688/I                                                         ClkMux                                  0              8470  RISE       1
I__688/O                                                         ClkMux                                309              8779  RISE       1
II_2.VGA_X_9_LC_5_28_0/clk                                       LogicCell40_SEQ_MODE_1000               0              8779  RISE       1

Data path
pin name                                            model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
II_2.VGA_X_9_LC_5_28_0/lcout                        LogicCell40_SEQ_MODE_1000    540              9319   +INF  FALL       5
I__343/I                                            Odrv4                          0              9319   +INF  FALL       1
I__343/O                                            Odrv4                        372              9691   +INF  FALL       1
I__348/I                                            LocalMux                       0              9691   +INF  FALL       1
I__348/O                                            LocalMux                     309              9999   +INF  FALL       1
I__350/I                                            InMux                          0              9999   +INF  FALL       1
I__350/O                                            InMux                        217             10217   +INF  FALL       1
I__351/I                                            CascadeMux                     0             10217   +INF  FALL       1
I__351/O                                            CascadeMux                     0             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/in2              LogicCell40_SEQ_MODE_0000      0             10217   +INF  FALL       1
II_2.un3_VGA_X_O_cry_4_c_LC_6_26_4/carryout         LogicCell40_SEQ_MODE_0000    133             10350   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryin          LogicCell40_SEQ_MODE_0000      0             10350   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_c_LC_6_26_5/carryout         LogicCell40_SEQ_MODE_0000    105             10455   +INF  FALL       1
I__227/I                                            InMux                          0             10455   +INF  FALL       1
I__227/O                                            InMux                        217             10672   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/in3    LogicCell40_SEQ_MODE_0000      0             10672   +INF  FALL       1
II_2.un3_VGA_X_O_cry_5_THRU_LUT4_0_LC_6_26_6/lcout  LogicCell40_SEQ_MODE_0000    288             10960   +INF  FALL      24
I__703/I                                            Odrv4                          0             10960   +INF  FALL       1
I__703/O                                            Odrv4                        372             11332   +INF  FALL       1
I__711/I                                            Span4Mux_v                     0             11332   +INF  FALL       1
I__711/O                                            Span4Mux_v                   372             11703   +INF  FALL       1
I__722/I                                            Span4Mux_h                     0             11703   +INF  FALL       1
I__722/O                                            Span4Mux_h                   316             12019   +INF  FALL       1
I__735/I                                            LocalMux                       0             12019   +INF  FALL       1
I__735/O                                            LocalMux                     309             12328   +INF  FALL       1
I__747/I                                            InMux                          0             12328   +INF  FALL       1
I__747/O                                            InMux                        217             12545   +INF  FALL       1
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/in3                 LogicCell40_SEQ_MODE_0000      0             12545   +INF  FALL       1
II_2.VGA_Y_RNI2C7G_7_LC_10_30_7/lcout               LogicCell40_SEQ_MODE_0000    288             12833   +INF  FALL       1
I__697/I                                            Odrv12                         0             12833   +INF  FALL       1
I__697/O                                            Odrv12                       540             13373   +INF  FALL       1
I__698/I                                            Span12Mux_h                    0             13373   +INF  FALL       1
I__698/O                                            Span12Mux_h                  540             13913   +INF  FALL       1
I__699/I                                            Span12Mux_s2_v                 0             13913   +INF  FALL       1
I__699/O                                            Span12Mux_s2_v               154             14067   +INF  FALL       1
I__700/I                                            LocalMux                       0             14067   +INF  FALL       1
I__700/O                                            LocalMux                     309             14376   +INF  FALL       1
I__701/I                                            IoInMux                        0             14376   +INF  FALL       1
I__701/O                                            IoInMux                      217             14593   +INF  FALL       1
ADV_B_obuf_7_preio/DOUT0                            PRE_IO_PIN_TYPE_011001         0             14593   +INF  FALL       1
ADV_B_obuf_7_preio/PADOUT                           PRE_IO_PIN_TYPE_011001      2237             16830   +INF  FALL       1
ADV_B_obuf_7_iopad/DIN                              IO_PAD                         0             16830   +INF  FALL       1
ADV_B_obuf_7_iopad/PACKAGEPIN:out                   IO_PAD                      2688             19518   +INF  FALL       1
ADV_B[7]                                            main                           0             19518   +INF  FALL       1


++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : ADV_CLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                     0
+ Data Path Delay                                             16174
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 16174
 
Data path
pin name                                                         model name                          delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                          main                                    0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__142/I                                                         Odrv4                                   0              1127   COMP  RISE       1
I__142/O                                                         Odrv4                                 351              1478   COMP  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478   COMP  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765   COMP  RISE       1
I__144/I                                                         LocalMux                                0              1765   COMP  RISE       1
I__144/O                                                         LocalMux                              330              2095   COMP  RISE       1
I__145/I                                                         IoInMux                                 0              2095   COMP  RISE       1
I__145/O                                                         IoInMux                               259              2355   COMP  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__162/I                                                         Odrv12                                  0              4978   COMP  RISE       1
I__162/O                                                         Odrv12                                491              5469   COMP  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469   COMP  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959   COMP  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959   COMP  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450   COMP  RISE       1
I__165/I                                                         Sp12to4                                 0              6450   COMP  RISE       1
I__165/O                                                         Sp12to4                               428              6878   COMP  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878   COMP  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110   COMP  RISE       1
I__167/I                                                         LocalMux                                0              7110   COMP  RISE       1
I__167/O                                                         LocalMux                              330              7439   COMP  RISE       1
I__168/I                                                         IoInMux                                 0              7439   COMP  RISE       1
I__168/O                                                         IoInMux                               259              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316   COMP  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__686/I                                                         GlobalMux                               0              8316   COMP  RISE       1
I__686/O                                                         GlobalMux                             154              8470   COMP  RISE       1
I__694/I                                                         Glb2LocalMux                            0              8470   +INF  RISE       1
I__694/O                                                         Glb2LocalMux                          449              8919   +INF  RISE       1
I__695/I                                                         LocalMux                                0              8919   +INF  RISE       1
I__695/O                                                         LocalMux                              330              9249   +INF  RISE       1
I__696/I                                                         InMux                                   0              9249   +INF  RISE       1
I__696/O                                                         InMux                                 259              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                 LogicCell40_SEQ_MODE_0000               0              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout               LogicCell40_SEQ_MODE_0000             316              9824   +INF  RISE       2
I__671/I                                                         Odrv4                                   0              9824   +INF  RISE       1
I__671/O                                                         Odrv4                                 351             10175   +INF  RISE       1
I__673/I                                                         Span4Mux_v                              0             10175   +INF  RISE       1
I__673/O                                                         Span4Mux_v                            351             10525   +INF  RISE       1
I__675/I                                                         Span4Mux_s2_v                           0             10525   +INF  RISE       1
I__675/O                                                         Span4Mux_s2_v                         252             10778   +INF  RISE       1
I__677/I                                                         IoSpan4Mux                              0             10778   +INF  RISE       1
I__677/O                                                         IoSpan4Mux                            288             11065   +INF  RISE       1
I__679/I                                                         LocalMux                                0             11065   +INF  RISE       1
I__679/O                                                         LocalMux                              330             11395   +INF  RISE       1
I__681/I                                                         IoInMux                                 0             11395   +INF  RISE       1
I__681/O                                                         IoInMux                               259             11654   +INF  RISE       1
ADV_CLK_obuf_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001                  0             11654   +INF  RISE       1
ADV_CLK_obuf_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001               2006             13660   +INF  RISE       1
ADV_CLK_obuf_iopad/DIN                                           IO_PAD                                  0             13660   +INF  RISE       1
ADV_CLK_obuf_iopad/PACKAGEPIN:out                                IO_PAD                               2514             16174   +INF  RISE       1
ADV_CLK                                                          main                                    0             16174   +INF  RISE       1


++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : TVP_CLK
Path End         : DEBUG[6]:out
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (II_0.TX_PLL_inst/PLLOUTCORE:R#1)       0
+ Launch Clock Source Latency                                     0
+ Data Path Delay                                             17331
-----------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                 17331
 
Data path
pin name                                                         model name                          delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
TVP_CLK                                                          main                                    0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/PACKAGEPIN:in                                 IO_PAD                                  0                 0   COMP  RISE       1
TVP_CLK_ibuf_iopad/DOUT                                          IO_PAD                                510               510   COMP  RISE       1
TVP_CLK_ibuf_preio/PADIN                                         PRE_IO_PIN_TYPE_000001                  0               510   COMP  RISE       1
TVP_CLK_ibuf_preio/DIN0                                          PRE_IO_PIN_TYPE_000001                617              1127   COMP  RISE       1
I__142/I                                                         Odrv4                                   0              1127   COMP  RISE       1
I__142/O                                                         Odrv4                                 351              1478   COMP  RISE       1
I__143/I                                                         IoSpan4Mux                              0              1478   COMP  RISE       1
I__143/O                                                         IoSpan4Mux                            288              1765   COMP  RISE       1
I__144/I                                                         LocalMux                                0              1765   COMP  RISE       1
I__144/O                                                         LocalMux                              330              2095   COMP  RISE       1
I__145/I                                                         IoInMux                                 0              2095   COMP  RISE       1
I__145/O                                                         IoInMux                               259              2355   COMP  RISE       1
II_0.TX_PLL_inst/REFERENCECLK                                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355   COMP  RISE       1
II_0.TX_PLL_inst/PLLOUTCORE                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978    N/A  
II_0.TX_PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978   COMP  RISE       1
--II_0.TX_PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A    N/A  
I__162/I                                                         Odrv12                                  0              4978   COMP  RISE       1
I__162/O                                                         Odrv12                                491              5469   COMP  RISE       1
I__163/I                                                         Span12Mux_h                             0              5469   COMP  RISE       1
I__163/O                                                         Span12Mux_h                           491              5959   COMP  RISE       1
I__164/I                                                         Span12Mux_v                             0              5959   COMP  RISE       1
I__164/O                                                         Span12Mux_v                           491              6450   COMP  RISE       1
I__165/I                                                         Sp12to4                                 0              6450   COMP  RISE       1
I__165/O                                                         Sp12to4                               428              6878   COMP  RISE       1
I__166/I                                                         Span4Mux_s3_h                           0              6878   COMP  RISE       1
I__166/O                                                         Span4Mux_s3_h                         231              7110   COMP  RISE       1
I__167/I                                                         LocalMux                                0              7110   COMP  RISE       1
I__167/O                                                         LocalMux                              330              7439   COMP  RISE       1
I__168/I                                                         IoInMux                                 0              7439   COMP  RISE       1
I__168/O                                                         IoInMux                               259              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/USERSIGNALTOGLOBALBUFFER   ICE_GB                                  0              7699   COMP  RISE       1
II_0.PLLOUTCORE_derived_clock_RNI59MD/GLOBALBUFFEROUTPUT         ICE_GB                                617              8316   COMP  RISE      24
I__685/I                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__685/O                                                         gio2CtrlBuf                             0              8316   COMP  RISE       1
I__686/I                                                         GlobalMux                               0              8316   COMP  RISE       1
I__686/O                                                         GlobalMux                             154              8470   COMP  RISE       1
I__694/I                                                         Glb2LocalMux                            0              8470   +INF  RISE       1
I__694/O                                                         Glb2LocalMux                          449              8919   +INF  RISE       1
I__695/I                                                         LocalMux                                0              8919   +INF  RISE       1
I__695/O                                                         LocalMux                              330              9249   +INF  RISE       1
I__696/I                                                         InMux                                   0              9249   +INF  RISE       1
I__696/O                                                         InMux                                 259              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/in3                 LogicCell40_SEQ_MODE_0000               0              9508   +INF  RISE       1
GB_BUFFER_ADV_CLK_c_g_THRU_LUT4_0_LC_24_26_1/lcout               LogicCell40_SEQ_MODE_0000             316              9824   +INF  RISE       2
I__672/I                                                         Odrv12                                  0              9824   +INF  RISE       1
I__672/O                                                         Odrv12                                491             10315   +INF  RISE       1
I__674/I                                                         Span12Mux_h                             0             10315   +INF  RISE       1
I__674/O                                                         Span12Mux_h                           491             10806   +INF  RISE       1
I__676/I                                                         Span12Mux_s11_h                         0             10806   +INF  RISE       1
I__676/O                                                         Span12Mux_s11_h                       470             11276   +INF  RISE       1
I__678/I                                                         Sp12to4                                 0             11276   +INF  RISE       1
I__678/O                                                         Sp12to4                               428             11703   +INF  RISE       1
I__680/I                                                         Span4Mux_s3_h                           0             11703   +INF  RISE       1
I__680/O                                                         Span4Mux_s3_h                         231             11935   +INF  RISE       1
I__682/I                                                         IoSpan4Mux                              0             11935   +INF  RISE       1
I__682/O                                                         IoSpan4Mux                            288             12222   +INF  RISE       1
I__683/I                                                         LocalMux                                0             12222   +INF  RISE       1
I__683/O                                                         LocalMux                              330             12552   +INF  RISE       1
I__684/I                                                         IoInMux                                 0             12552   +INF  RISE       1
I__684/O                                                         IoInMux                               259             12812   +INF  RISE       1
DEBUG_obuf_6_preio/DOUT0                                         PRE_IO_PIN_TYPE_011001                  0             12812   +INF  RISE       1
DEBUG_obuf_6_preio/PADOUT                                        PRE_IO_PIN_TYPE_011001               2006             14817   +INF  RISE       1
DEBUG_obuf_6_iopad/DIN                                           IO_PAD                                  0             14817   +INF  RISE       1
DEBUG_obuf_6_iopad/PACKAGEPIN:out                                IO_PAD                               2514             17331   +INF  RISE       1
DEBUG[6]:out                                                     main                                    0             17331   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

