
####################################################################################
# Generated by Vivado 2016.2 built on 'Thu Jun  2 16:32:40 MDT 2016' by 'xbuild'
# Command Used: write_xdc -force C:/Users/ecestudent/Desktop/RSCP/series7/cordic.tcp/constraints.rsc
####################################################################################


####################################################################################
# Constraints from file : 'constraints.xdc'
####################################################################################

create_clock -period 5.000 -name sysClk -waveform {0.000 2.500}
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Aout[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[19]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[18]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[17]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[16]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Rout[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Xin[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {Yin[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports clk]
set_property IOSTANDARD LVCMOS18 [get_ports ena]
set_property PACKAGE_PIN E15 [get_ports {Yin[12]}]
set_property PACKAGE_PIN H17 [get_ports {Xin[14]}]
set_property PACKAGE_PIN D18 [get_ports {Xin[7]}]
set_property PACKAGE_PIN J15 [get_ports {Xin[1]}]
set_property PACKAGE_PIN D15 [get_ports {Yin[10]}]
set_property PACKAGE_PIN G14 [get_ports {Yin[3]}]
set_property PACKAGE_PIN D17 [get_ports {Yin[1]}]
set_property PACKAGE_PIN M13 [get_ports {Rout[16]}]
set_property PACKAGE_PIN V16 [get_ports {Aout[17]}]
set_property PACKAGE_PIN U11 [get_ports {Aout[11]}]
set_property PACKAGE_PIN F16 [get_ports {Yin[5]}]
set_property PACKAGE_PIN C16 [get_ports {Xin[10]}]
set_property PACKAGE_PIN J13 [get_ports {Xin[15]}]
set_property PACKAGE_PIN H15 [get_ports {Xin[11]}]
set_property PACKAGE_PIN C17 [get_ports {Xin[9]}]
set_property PACKAGE_PIN J18 [get_ports {Xin[3]}]
set_property PACKAGE_PIN R16 [get_ports {Rout[0]}]
set_property PACKAGE_PIN U18 [get_ports {Aout[15]}]
set_property PACKAGE_PIN E17 [get_ports {Yin[2]}]
set_property PACKAGE_PIN N17 [get_ports {Rout[11]}]
set_property PACKAGE_PIN P15 [get_ports {Rout[4]}]
set_property PACKAGE_PIN U17 [get_ports {Aout[16]}]
set_property PACKAGE_PIN E18 [get_ports {Xin[8]}]
set_property PACKAGE_PIN J14 [get_ports {Xin[12]}]
set_property PACKAGE_PIN K13 [get_ports {Yin[0]}]
set_property PACKAGE_PIN R13 [get_ports {Rout[18]}]
set_property PACKAGE_PIN N14 [get_ports {Rout[13]}]
set_property PACKAGE_PIN P18 [get_ports {Rout[10]}]
set_property PACKAGE_PIN M17 [get_ports {Rout[8]}]
set_property PACKAGE_PIN U14 [get_ports {Aout[6]}]
set_property PACKAGE_PIN N16 [get_ports {Rout[7]}]
set_property PACKAGE_PIN T16 [get_ports {Aout[19]}]
set_property PACKAGE_PIN U13 [get_ports {Aout[3]}]
set_property PACKAGE_PIN R10 [get_ports {Aout[0]}]
set_property PACKAGE_PIN G18 [get_ports {Xin[6]}]
set_property PACKAGE_PIN K16 [get_ports {Xin[0]}]
set_property PACKAGE_PIN A14 [get_ports {Yin[15]}]
set_property PACKAGE_PIN T14 [get_ports {Rout[2]}]
set_property PACKAGE_PIN T15 [get_ports {Rout[1]}]
set_property PACKAGE_PIN U12 [get_ports {Aout[10]}]
set_property PACKAGE_PIN T13 [get_ports {Aout[4]}]
set_property PACKAGE_PIN E16 [get_ports {Yin[11]}]
set_property PACKAGE_PIN J17 [get_ports {Xin[4]}]
set_property PACKAGE_PIN C15 [get_ports {Yin[9]}]
set_property PACKAGE_PIN T18 [get_ports {Rout[14]}]
set_property PACKAGE_PIN R15 [get_ports {Rout[3]}]
set_property PACKAGE_PIN V17 [get_ports {Aout[13]}]
set_property PACKAGE_PIN V11 [get_ports {Aout[7]}]
set_property PACKAGE_PIN T9 [get_ports {Aout[2]}]
set_property PACKAGE_PIN T10 [get_ports {Aout[1]}]
set_property PACKAGE_PIN K15 [get_ports {Xin[2]}]
set_property PACKAGE_PIN B18 [get_ports {Yin[14]}]
set_property PACKAGE_PIN A18 [get_ports {Yin[13]}]
set_property PACKAGE_PIN G16 [get_ports {Yin[7]}]
set_property PACKAGE_PIN F15 [get_ports {Yin[6]}]
set_property PACKAGE_PIN M16 [get_ports {Rout[9]}]
set_property PACKAGE_PIN P17 [get_ports {Rout[6]}]
set_property PACKAGE_PIN V15 [get_ports {Aout[18]}]
set_property PACKAGE_PIN U16 [get_ports {Aout[14]}]
set_property PACKAGE_PIN G17 [get_ports {Xin[13]}]
set_property PACKAGE_PIN L13 [get_ports {Rout[17]}]
set_property PACKAGE_PIN R18 [get_ports {Rout[15]}]
set_property PACKAGE_PIN P14 [get_ports {Rout[12]}]
set_property PACKAGE_PIN N15 [get_ports clk]
set_property PACKAGE_PIN M18 [get_ports ena]
set_property PACKAGE_PIN H14 [get_ports {Yin[4]}]
set_property PACKAGE_PIN F18 [get_ports {Xin[5]}]
set_property PACKAGE_PIN H16 [get_ports {Yin[8]}]
set_property PACKAGE_PIN R12 [get_ports {Rout[19]}]
set_property PACKAGE_PIN R17 [get_ports {Rout[5]}]
set_property PACKAGE_PIN T11 [get_ports {Aout[12]}]
set_property PACKAGE_PIN V12 [get_ports {Aout[9]}]
set_property PACKAGE_PIN V10 [get_ports {Aout[8]}]
set_property PACKAGE_PIN V14 [get_ports {Aout[5]}]






# Vivado Generated miscellaneous constraints 

#revert back to original instance
current_instance -quiet
