
---------- Begin Simulation Statistics ----------
final_tick                                57724764500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204214                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434624                       # Number of bytes of host memory used
host_op_rate                                   325920                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.40                       # Real time elapsed on the host
host_tick_rate                              786449721                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14989119                       # Number of instructions simulated
sim_ops                                      23922252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057725                       # Number of seconds simulated
sim_ticks                                 57724764500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4989118                       # Number of instructions committed
system.cpu0.committedOps                      9412884                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             23.140265                       # CPI: cycles per instruction
system.cpu0.discardedOps                      3110935                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     787555                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2017                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    4765972                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        18167                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       99736859                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.043215                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1968444                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          196                       # TLB misses on write requests
system.cpu0.numCycles                       115449513                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.02%      0.02% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                4439570     47.16%     47.19% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.01%     47.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  189      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     47.21% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.01%     47.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     47.22% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.01%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     47.23% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     47.24% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  843      0.01%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     47.25% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     47.26% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199681      2.12%     49.38% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133412      1.42%     50.80% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.02%     50.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         4629950     49.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 9412884                       # Class of committed instruction
system.cpu0.tickCycles                       15712654                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               86                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     86                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           10                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000001                       # Number of instructions committed
system.cpu1.committedOps                     14509368                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.544952                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1920432                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1871000                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       365547                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    7295812                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        28452                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       95478724                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.086618                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    2313304                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          245                       # TLB misses on write requests
system.cpu1.numCycles                       115449529                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                4979363     34.32%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.33% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.34% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd              1090392      7.52%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     41.86% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     41.87% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     41.88% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.01%     41.89% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     41.90% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.29%     42.19% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               389289      2.68%     44.88% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead          1092474      7.53%     52.40% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         6905749     47.60%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                14509368                       # Class of committed instruction
system.cpu1.tickCycles                       19970805                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1498419                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2997898                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1541483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          158                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3083032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            158                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9569                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1489106                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9313                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1489910                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1489909                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9569                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      4497376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      4497376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4497376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    191269376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    191269376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               191269376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1499479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1499479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1499479                       # Request fanout histogram
system.membus.reqLayer4.occupancy          9525047000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              16.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         7825549750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1959519                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1959519                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1959519                       # number of overall hits
system.cpu0.icache.overall_hits::total        1959519                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8882                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8882                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8882                       # number of overall misses
system.cpu0.icache.overall_misses::total         8882                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    232051500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    232051500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    232051500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    232051500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1968401                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1968401                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1968401                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1968401                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004512                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004512                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004512                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004512                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 26126.041432                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 26126.041432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 26126.041432                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 26126.041432                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8866                       # number of writebacks
system.cpu0.icache.writebacks::total             8866                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8882                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8882                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8882                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    223169500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    223169500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    223169500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    223169500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.004512                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004512                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.004512                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004512                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 25126.041432                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 25126.041432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 25126.041432                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 25126.041432                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8866                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1959519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1959519                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8882                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    232051500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    232051500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1968401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1968401                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004512                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004512                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 26126.041432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 26126.041432                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8882                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    223169500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    223169500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004512                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 25126.041432                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 25126.041432                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999763                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1968401                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8882                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           221.616866                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999763                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         15756090                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        15756090                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      4353821                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4353821                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      4353821                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4353821                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      1185521                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       1185521                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      1185521                       # number of overall misses
system.cpu0.dcache.overall_misses::total      1185521                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 103692413500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 103692413500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 103692413500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 103692413500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      5539342                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      5539342                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      5539342                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      5539342                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.214018                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.214018                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.214018                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.214018                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 87465.691034                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 87465.691034                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 87465.691034                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 87465.691034                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       587751                       # number of writebacks
system.cpu0.dcache.writebacks::total           587751                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       583527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       583527                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       583527                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       583527                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       601994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       601994                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       601994                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       601994                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  51443751000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  51443751000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  51443751000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  51443751000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.108676                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.108676                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.108676                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.108676                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85455.587597                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85455.587597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85455.587597                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85455.587597                       # average overall mshr miss latency
system.cpu0.dcache.replacements                601977                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       768617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         768617                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16403                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    429533000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    429533000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       785020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       785020                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.020895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.020895                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26186.246418                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26186.246418                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          303                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16100                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    399992500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    399992500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.020509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.020509                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24844.254658                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24844.254658                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3585204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3585204                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1169118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1169118                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 103262880500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 103262880500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4754322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4754322                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.245906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.245906                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 88325.456028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88325.456028                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       583224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       583224                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       585894                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       585894                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51043758500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51043758500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.123234                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.123234                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87121.149047                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87121.149047                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999778                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            4955814                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           601993                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.232345                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999778                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         44916729                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        44916729                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2302145                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2302145                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2302145                       # number of overall hits
system.cpu1.icache.overall_hits::total        2302145                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11092                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11092                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11092                       # number of overall misses
system.cpu1.icache.overall_misses::total        11092                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    305784500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    305784500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    305784500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    305784500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2313237                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2313237                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2313237                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2313237                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004795                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004795                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004795                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004795                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 27568.021998                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 27568.021998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 27568.021998                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 27568.021998                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11076                       # number of writebacks
system.cpu1.icache.writebacks::total            11076                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11092                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11092                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11092                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11092                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    294692500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    294692500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    294692500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    294692500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.004795                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004795                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.004795                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004795                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 26568.021998                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 26568.021998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 26568.021998                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 26568.021998                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11076                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2302145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2302145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11092                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11092                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    305784500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    305784500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2313237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2313237                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004795                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004795                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 27568.021998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 27568.021998                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11092                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11092                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    294692500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    294692500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004795                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 26568.021998                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 26568.021998                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999753                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2313237                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11092                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           208.550036                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999753                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999985                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18516988                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18516988                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      7320256                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         7320256                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      7320256                       # number of overall hits
system.cpu1.dcache.overall_hits::total        7320256                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1465586                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1465586                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1465586                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1465586                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  99076953500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  99076953500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  99076953500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  99076953500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      8785842                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      8785842                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166812                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166812                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67602.278884                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67602.278884                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67602.278884                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67602.278884                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       912130                       # number of writebacks
system.cpu1.dcache.writebacks::total           912130                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       546005                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       546005                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       546005                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       546005                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       919581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       919581                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       919581                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       919581                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  78904925500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  78904925500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  78904925500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  78904925500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104666                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104666                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85805.302089                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85805.302089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85805.302089                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85805.302089                       # average overall mshr miss latency
system.cpu1.dcache.replacements                919564                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1495636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1495636                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    358233500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    358233500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1505010                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006229                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 38215.649669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 38215.649669                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    334382000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    334382000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006007                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 36985.068023                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 36985.068023                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5824620                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5824620                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1456212                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1456212                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  98718720000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  98718720000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7280832                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67791.447949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67791.447949                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       545672                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       545672                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       910540                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  78570543500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  78570543500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125060                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86290.051508                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86290.051508                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999769                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            8239836                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           919580                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.960434                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999769                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999986                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         71206316                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        71206316                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7318                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18575                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8866                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7310                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42069                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7318                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18575                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8866                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7310                       # number of overall hits
system.l2.overall_hits::total                   42069                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1564                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            583419                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2226                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            912271                       # number of demand (read+write) misses
system.l2.demand_misses::total                1499480                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1564                       # number of overall misses
system.l2.overall_misses::.cpu0.data           583419                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2226                       # number of overall misses
system.l2.overall_misses::.cpu1.data           912271                       # number of overall misses
system.l2.overall_misses::total               1499480                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    128798000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  50273431000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    179590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77440041500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     128021860500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    128798000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  50273431000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    179590000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77440041500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    128021860500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          601994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11092                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          919581                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1541549                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         601994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11092                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         919581                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1541549                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.176086                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.969144                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.200685                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.992051                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.972710                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.176086                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.969144                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.200685                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.992051                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.972710                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82351.662404                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86170.369837                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80678.346810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 84887.102078                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85377.504535                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82351.662404                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86170.369837                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80678.346810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 84887.102078                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85377.504535                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1489106                       # number of writebacks
system.l2.writebacks::total                   1489106                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       583419                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2226                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       912271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1499480                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       583419                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2226                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       912271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1499480                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    113158000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  44439251000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    157330000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68317341500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113027080500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    113158000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  44439251000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    157330000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68317341500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113027080500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.176086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.969144                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.200685                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.992051                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.972710                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.176086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.969144                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.200685                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.992051                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.972710                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72351.662404                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76170.386977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70678.346810                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 74887.113040                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75377.517873                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72351.662404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76170.386977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70678.346810                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 74887.113040                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75377.517873                       # average overall mshr miss latency
system.l2.replacements                        1498557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1499881                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1499881                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1499881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1499881                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        19942                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            19942                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        19942                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        19942                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            20                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1386                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  6523                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         580757                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         909154                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1489911                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  50039641500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  77183052000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  127222693500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       585894                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       910540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1496434                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.991232                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.998478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.995641                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86162.786673                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 84895.465455                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85389.458498                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       580757                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       909154                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1489911                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  44232081500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  68091522000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 112323603500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.991232                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.998478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.995641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 76162.803892                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 74895.476454                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75389.471921                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7318                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8866                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16184                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1564                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2226                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3790                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    128798000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    179590000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    308388000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19974                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.176086                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.200685                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.189747                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82351.662404                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80678.346810                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81368.865435                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1564                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2226                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3790                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    113158000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    157330000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    270488000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.176086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.200685                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.189747                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72351.662404                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70678.346810                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71368.865435                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13438                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         5924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             19362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2662                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3117                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5779                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    233789500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    256989500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    490779000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16100                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         25141                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.165342                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.344763                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.229864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 87824.755823                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82447.706128                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84924.554421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2662                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3117                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5779                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    207169500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    225819500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    432989000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.165342                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.344763                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.229864                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 77824.755823                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72447.706128                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74924.554421                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.599495                       # Cycle average of tags in use
system.l2.tags.total_refs                     3083010                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1499581                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.055914                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.257691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.447122                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      637.007312                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        1.623785                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      382.263586                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002390                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.622077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.001586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.373304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999609                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          261                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          763                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  26163837                       # Number of tag accesses
system.l2.tags.data_accesses                 26163837                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        100096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      37338752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        142464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      58385280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           95966592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       100096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       142464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        242560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     95302784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        95302784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         583418                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         912270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1499478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1489106                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1489106                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1734022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        646841132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2467988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1011442498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1662485639                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1734022                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2467988                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4202009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1650986103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1650986103                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1650986103                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1734022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       646841132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2467988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1011442498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3313471742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1489105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    583412.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2226.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    912227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000113817750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        92844                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        92844                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4156191                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1398440                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1499479                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1489106                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1499479                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1489106                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     50                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             93791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             93688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             93641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             93510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             93773                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             93609                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             93525                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             93631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             93798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             93751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            93870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            93927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            93977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            93758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            93651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            93529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             93043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             93103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             92997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             92937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             93082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             93049                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             93210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             92928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             93043                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             93089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            93224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            93028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            93207                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            93128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            93047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            92969                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.94                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.97                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  22812988750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 7497145000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             50927282500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15214.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33964.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1390374                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1384234                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.73                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.96                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1499479                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1489106                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  776443                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  581847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  140971                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  67869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 106091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 106164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 102326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 103984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 102971                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 102310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 103599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 101639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  95514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  96178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  96574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  92882                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  92853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  92847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       213901                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    894.162888                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   796.450493                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   275.424686                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5888      2.75%      2.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8317      3.89%      6.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         6707      3.14%      9.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         5944      2.78%     12.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5424      2.54%     15.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5485      2.56%     17.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         5499      2.57%     20.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6013      2.81%     23.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       164624     76.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       213901                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        92844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.149940                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.062309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.109891                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          92717     99.86%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            61      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            42      0.05%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            7      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         92844                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        92844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.038559                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.034659                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.381407                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            91779     98.85%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              134      0.14%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               59      0.06%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              367      0.40%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              312      0.34%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              179      0.19%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               14      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         92844                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               95963456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                95301376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                95966656                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             95302784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1662.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1650.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1662.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1650.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        25.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   12.90                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   57724752500                       # Total gap between requests
system.mem_ctrls.avgGap                      19315.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       100096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     37338368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       142464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     58382528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     95301376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1734021.799257405335                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 646834479.506624937057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2467987.548047943972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1011394823.447049379349                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1650961711.589139699936                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       583419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       912270                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1489106                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     48927750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  20158695500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     66043000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  30653616250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1470040767250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31283.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34552.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29668.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     33601.47                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    987196.86                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.84                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            763644420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            405879045                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          5356863540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3887516700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4556326320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22464902700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       3248496960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40683629685                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        704.786413                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8082161500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1927380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  47715223000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            763637280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            405875250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          5349059520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3885501780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4556326320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22440891450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3268716960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40670008560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        704.550446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8132425000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1927380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47664959500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             45115                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2988987                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        19942                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           31111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1496434                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1496432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19974                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        25141                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1805964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33260                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2758725                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4624579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1135872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     76143616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1418752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    117229440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              195927680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1498557                       # Total snoops (count)
system.tol2bus.snoopTraffic                  95302784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3040106                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000052                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.007209                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3039948     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    158      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3040106                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3061339000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1379430878                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16652471                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         903010957                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13331483                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  57724764500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
