#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1c4cf60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1c4d0f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1c59bd0 .functor NOT 1, L_0x1c853b0, C4<0>, C4<0>, C4<0>;
L_0x1c85110 .functor XOR 1, L_0x1c84fb0, L_0x1c85070, C4<0>, C4<0>;
L_0x1c852a0 .functor XOR 1, L_0x1c85110, L_0x1c851d0, C4<0>, C4<0>;
v0x1c80b60_0 .net *"_ivl_10", 0 0, L_0x1c851d0;  1 drivers
v0x1c80c60_0 .net *"_ivl_12", 0 0, L_0x1c852a0;  1 drivers
v0x1c80d40_0 .net *"_ivl_2", 0 0, L_0x1c82b60;  1 drivers
v0x1c80e00_0 .net *"_ivl_4", 0 0, L_0x1c84fb0;  1 drivers
v0x1c80ee0_0 .net *"_ivl_6", 0 0, L_0x1c85070;  1 drivers
v0x1c81010_0 .net *"_ivl_8", 0 0, L_0x1c85110;  1 drivers
v0x1c810f0_0 .net "a", 0 0, v0x1c7d4e0_0;  1 drivers
v0x1c81190_0 .net "b", 0 0, v0x1c7d580_0;  1 drivers
v0x1c81230_0 .net "c", 0 0, v0x1c7d620_0;  1 drivers
v0x1c812d0_0 .var "clk", 0 0;
v0x1c81370_0 .net "d", 0 0, v0x1c7d760_0;  1 drivers
v0x1c81410_0 .net "q_dut", 0 0, L_0x1c84e50;  1 drivers
v0x1c814b0_0 .net "q_ref", 0 0, L_0x1c81b50;  1 drivers
v0x1c81550_0 .var/2u "stats1", 159 0;
v0x1c815f0_0 .var/2u "strobe", 0 0;
v0x1c81690_0 .net "tb_match", 0 0, L_0x1c853b0;  1 drivers
v0x1c81750_0 .net "tb_mismatch", 0 0, L_0x1c59bd0;  1 drivers
v0x1c81810_0 .net "wavedrom_enable", 0 0, v0x1c7d850_0;  1 drivers
v0x1c818b0_0 .net "wavedrom_title", 511 0, v0x1c7d8f0_0;  1 drivers
L_0x1c82b60 .concat [ 1 0 0 0], L_0x1c81b50;
L_0x1c84fb0 .concat [ 1 0 0 0], L_0x1c81b50;
L_0x1c85070 .concat [ 1 0 0 0], L_0x1c84e50;
L_0x1c851d0 .concat [ 1 0 0 0], L_0x1c81b50;
L_0x1c853b0 .cmp/eeq 1, L_0x1c82b60, L_0x1c852a0;
S_0x1c4d280 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1c4d0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c38ea0 .functor NOT 1, v0x1c7d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c4d9e0 .functor XOR 1, L_0x1c38ea0, v0x1c7d580_0, C4<0>, C4<0>;
L_0x1c59c40 .functor XOR 1, L_0x1c4d9e0, v0x1c7d620_0, C4<0>, C4<0>;
L_0x1c81b50 .functor XOR 1, L_0x1c59c40, v0x1c7d760_0, C4<0>, C4<0>;
v0x1c59e40_0 .net *"_ivl_0", 0 0, L_0x1c38ea0;  1 drivers
v0x1c59ee0_0 .net *"_ivl_2", 0 0, L_0x1c4d9e0;  1 drivers
v0x1c38ff0_0 .net *"_ivl_4", 0 0, L_0x1c59c40;  1 drivers
v0x1c39090_0 .net "a", 0 0, v0x1c7d4e0_0;  alias, 1 drivers
v0x1c7c8a0_0 .net "b", 0 0, v0x1c7d580_0;  alias, 1 drivers
v0x1c7c9b0_0 .net "c", 0 0, v0x1c7d620_0;  alias, 1 drivers
v0x1c7ca70_0 .net "d", 0 0, v0x1c7d760_0;  alias, 1 drivers
v0x1c7cb30_0 .net "q", 0 0, L_0x1c81b50;  alias, 1 drivers
S_0x1c7cc90 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1c4d0f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1c7d4e0_0 .var "a", 0 0;
v0x1c7d580_0 .var "b", 0 0;
v0x1c7d620_0 .var "c", 0 0;
v0x1c7d6c0_0 .net "clk", 0 0, v0x1c812d0_0;  1 drivers
v0x1c7d760_0 .var "d", 0 0;
v0x1c7d850_0 .var "wavedrom_enable", 0 0;
v0x1c7d8f0_0 .var "wavedrom_title", 511 0;
E_0x1c47ec0/0 .event negedge, v0x1c7d6c0_0;
E_0x1c47ec0/1 .event posedge, v0x1c7d6c0_0;
E_0x1c47ec0 .event/or E_0x1c47ec0/0, E_0x1c47ec0/1;
E_0x1c48110 .event posedge, v0x1c7d6c0_0;
E_0x1c319f0 .event negedge, v0x1c7d6c0_0;
S_0x1c7cfe0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1c7cc90;
 .timescale -12 -12;
v0x1c7d1e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1c7d2e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1c7cc90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1c7da50 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1c4d0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1c81c80 .functor NOT 1, v0x1c7d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c81cf0 .functor NOT 1, v0x1c7d580_0, C4<0>, C4<0>, C4<0>;
L_0x1c81d80 .functor AND 1, L_0x1c81c80, L_0x1c81cf0, C4<1>, C4<1>;
L_0x1c81e40 .functor NOT 1, v0x1c7d620_0, C4<0>, C4<0>, C4<0>;
L_0x1c81ee0 .functor AND 1, L_0x1c81d80, L_0x1c81e40, C4<1>, C4<1>;
L_0x1c81ff0 .functor AND 1, L_0x1c81ee0, v0x1c7d760_0, C4<1>, C4<1>;
L_0x1c820f0 .functor NOT 1, v0x1c7d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c82160 .functor NOT 1, v0x1c7d580_0, C4<0>, C4<0>, C4<0>;
L_0x1c82220 .functor AND 1, L_0x1c820f0, L_0x1c82160, C4<1>, C4<1>;
L_0x1c82330 .functor AND 1, L_0x1c82220, v0x1c7d620_0, C4<1>, C4<1>;
L_0x1c82450 .functor NOT 1, v0x1c7d760_0, C4<0>, C4<0>, C4<0>;
L_0x1c824c0 .functor AND 1, L_0x1c82330, L_0x1c82450, C4<1>, C4<1>;
L_0x1c825f0 .functor OR 1, L_0x1c81ff0, L_0x1c824c0, C4<0>, C4<0>;
L_0x1c82700 .functor NOT 1, v0x1c7d580_0, C4<0>, C4<0>, C4<0>;
L_0x1c82580 .functor NOT 1, v0x1c7d620_0, C4<0>, C4<0>, C4<0>;
L_0x1c827f0 .functor AND 1, L_0x1c82700, L_0x1c82580, C4<1>, C4<1>;
L_0x1c82990 .functor AND 1, L_0x1c827f0, v0x1c7d760_0, C4<1>, C4<1>;
L_0x1c82a50 .functor OR 1, L_0x1c825f0, L_0x1c82990, C4<0>, C4<0>;
L_0x1c82c00 .functor NOT 1, v0x1c7d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c82c70 .functor AND 1, L_0x1c82c00, v0x1c7d580_0, C4<1>, C4<1>;
L_0x1c82ef0 .functor AND 1, L_0x1c82c70, v0x1c7d620_0, C4<1>, C4<1>;
L_0x1c830c0 .functor NOT 1, v0x1c7d760_0, C4<0>, C4<0>, C4<0>;
L_0x1c83300 .functor AND 1, L_0x1c82ef0, L_0x1c830c0, C4<1>, C4<1>;
L_0x1c83410 .functor OR 1, L_0x1c82a50, L_0x1c83300, C4<0>, C4<0>;
L_0x1c835f0 .functor NOT 1, v0x1c7d4e0_0, C4<0>, C4<0>, C4<0>;
L_0x1c83770 .functor AND 1, L_0x1c835f0, v0x1c7d580_0, C4<1>, C4<1>;
L_0x1c83910 .functor NOT 1, v0x1c7d620_0, C4<0>, C4<0>, C4<0>;
L_0x1c83980 .functor AND 1, L_0x1c83770, L_0x1c83910, C4<1>, C4<1>;
L_0x1c83b80 .functor AND 1, L_0x1c83980, v0x1c7d760_0, C4<1>, C4<1>;
L_0x1c83c40 .functor OR 1, L_0x1c83410, L_0x1c83b80, C4<0>, C4<0>;
L_0x1c83e50 .functor AND 1, v0x1c7d4e0_0, v0x1c7d580_0, C4<1>, C4<1>;
L_0x1c83ec0 .functor NOT 1, v0x1c7d620_0, C4<0>, C4<0>, C4<0>;
L_0x1c84040 .functor AND 1, L_0x1c83e50, L_0x1c83ec0, C4<1>, C4<1>;
L_0x1c84150 .functor AND 1, L_0x1c84040, v0x1c7d760_0, C4<1>, C4<1>;
L_0x1c84330 .functor OR 1, L_0x1c83c40, L_0x1c84150, C4<0>, C4<0>;
L_0x1c84440 .functor AND 1, v0x1c7d4e0_0, v0x1c7d620_0, C4<1>, C4<1>;
L_0x1c845e0 .functor NOT 1, v0x1c7d760_0, C4<0>, C4<0>, C4<0>;
L_0x1c84650 .functor AND 1, L_0x1c84440, L_0x1c845e0, C4<1>, C4<1>;
L_0x1c848a0 .functor OR 1, L_0x1c84330, L_0x1c84650, C4<0>, C4<0>;
L_0x1c849b0 .functor AND 1, v0x1c7d4e0_0, v0x1c7d580_0, C4<1>, C4<1>;
L_0x1c84b70 .functor AND 1, L_0x1c849b0, v0x1c7d620_0, C4<1>, C4<1>;
L_0x1c84c30 .functor AND 1, L_0x1c84b70, v0x1c7d760_0, C4<1>, C4<1>;
L_0x1c84e50 .functor OR 1, L_0x1c848a0, L_0x1c84c30, C4<0>, C4<0>;
v0x1c7dd40_0 .net *"_ivl_0", 0 0, L_0x1c81c80;  1 drivers
v0x1c7de20_0 .net *"_ivl_10", 0 0, L_0x1c81ff0;  1 drivers
v0x1c7df00_0 .net *"_ivl_12", 0 0, L_0x1c820f0;  1 drivers
v0x1c7dff0_0 .net *"_ivl_14", 0 0, L_0x1c82160;  1 drivers
v0x1c7e0d0_0 .net *"_ivl_16", 0 0, L_0x1c82220;  1 drivers
v0x1c7e200_0 .net *"_ivl_18", 0 0, L_0x1c82330;  1 drivers
v0x1c7e2e0_0 .net *"_ivl_2", 0 0, L_0x1c81cf0;  1 drivers
v0x1c7e3c0_0 .net *"_ivl_20", 0 0, L_0x1c82450;  1 drivers
v0x1c7e4a0_0 .net *"_ivl_22", 0 0, L_0x1c824c0;  1 drivers
v0x1c7e580_0 .net *"_ivl_24", 0 0, L_0x1c825f0;  1 drivers
v0x1c7e660_0 .net *"_ivl_26", 0 0, L_0x1c82700;  1 drivers
v0x1c7e740_0 .net *"_ivl_28", 0 0, L_0x1c82580;  1 drivers
v0x1c7e820_0 .net *"_ivl_30", 0 0, L_0x1c827f0;  1 drivers
v0x1c7e900_0 .net *"_ivl_32", 0 0, L_0x1c82990;  1 drivers
v0x1c7e9e0_0 .net *"_ivl_34", 0 0, L_0x1c82a50;  1 drivers
v0x1c7eac0_0 .net *"_ivl_36", 0 0, L_0x1c82c00;  1 drivers
v0x1c7eba0_0 .net *"_ivl_38", 0 0, L_0x1c82c70;  1 drivers
v0x1c7ec80_0 .net *"_ivl_4", 0 0, L_0x1c81d80;  1 drivers
v0x1c7ed60_0 .net *"_ivl_40", 0 0, L_0x1c82ef0;  1 drivers
v0x1c7ee40_0 .net *"_ivl_42", 0 0, L_0x1c830c0;  1 drivers
v0x1c7ef20_0 .net *"_ivl_44", 0 0, L_0x1c83300;  1 drivers
v0x1c7f000_0 .net *"_ivl_46", 0 0, L_0x1c83410;  1 drivers
v0x1c7f0e0_0 .net *"_ivl_48", 0 0, L_0x1c835f0;  1 drivers
v0x1c7f1c0_0 .net *"_ivl_50", 0 0, L_0x1c83770;  1 drivers
v0x1c7f2a0_0 .net *"_ivl_52", 0 0, L_0x1c83910;  1 drivers
v0x1c7f380_0 .net *"_ivl_54", 0 0, L_0x1c83980;  1 drivers
v0x1c7f460_0 .net *"_ivl_56", 0 0, L_0x1c83b80;  1 drivers
v0x1c7f540_0 .net *"_ivl_58", 0 0, L_0x1c83c40;  1 drivers
v0x1c7f620_0 .net *"_ivl_6", 0 0, L_0x1c81e40;  1 drivers
v0x1c7f700_0 .net *"_ivl_60", 0 0, L_0x1c83e50;  1 drivers
v0x1c7f7e0_0 .net *"_ivl_62", 0 0, L_0x1c83ec0;  1 drivers
v0x1c7f8c0_0 .net *"_ivl_64", 0 0, L_0x1c84040;  1 drivers
v0x1c7f9a0_0 .net *"_ivl_66", 0 0, L_0x1c84150;  1 drivers
v0x1c7fc90_0 .net *"_ivl_68", 0 0, L_0x1c84330;  1 drivers
v0x1c7fd70_0 .net *"_ivl_70", 0 0, L_0x1c84440;  1 drivers
v0x1c7fe50_0 .net *"_ivl_72", 0 0, L_0x1c845e0;  1 drivers
v0x1c7ff30_0 .net *"_ivl_74", 0 0, L_0x1c84650;  1 drivers
v0x1c80010_0 .net *"_ivl_76", 0 0, L_0x1c848a0;  1 drivers
v0x1c800f0_0 .net *"_ivl_78", 0 0, L_0x1c849b0;  1 drivers
v0x1c801d0_0 .net *"_ivl_8", 0 0, L_0x1c81ee0;  1 drivers
v0x1c802b0_0 .net *"_ivl_80", 0 0, L_0x1c84b70;  1 drivers
v0x1c80390_0 .net *"_ivl_82", 0 0, L_0x1c84c30;  1 drivers
v0x1c80470_0 .net "a", 0 0, v0x1c7d4e0_0;  alias, 1 drivers
v0x1c80510_0 .net "b", 0 0, v0x1c7d580_0;  alias, 1 drivers
v0x1c80600_0 .net "c", 0 0, v0x1c7d620_0;  alias, 1 drivers
v0x1c806f0_0 .net "d", 0 0, v0x1c7d760_0;  alias, 1 drivers
v0x1c807e0_0 .net "q", 0 0, L_0x1c84e50;  alias, 1 drivers
S_0x1c80940 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1c4d0f0;
 .timescale -12 -12;
E_0x1c47c60 .event anyedge, v0x1c815f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1c815f0_0;
    %nor/r;
    %assign/vec4 v0x1c815f0_0, 0;
    %wait E_0x1c47c60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1c7cc90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d580_0, 0;
    %assign/vec4 v0x1c7d4e0_0, 0;
    %wait E_0x1c319f0;
    %wait E_0x1c48110;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d580_0, 0;
    %assign/vec4 v0x1c7d4e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c47ec0;
    %load/vec4 v0x1c7d4e0_0;
    %load/vec4 v0x1c7d580_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c7d620_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1c7d760_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d580_0, 0;
    %assign/vec4 v0x1c7d4e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1c7d2e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1c47ec0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1c7d760_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1c7d580_0, 0;
    %assign/vec4 v0x1c7d4e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1c4d0f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c812d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1c815f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1c4d0f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1c812d0_0;
    %inv;
    %store/vec4 v0x1c812d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1c4d0f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1c7d6c0_0, v0x1c81750_0, v0x1c810f0_0, v0x1c81190_0, v0x1c81230_0, v0x1c81370_0, v0x1c814b0_0, v0x1c81410_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1c4d0f0;
T_7 ;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1c4d0f0;
T_8 ;
    %wait E_0x1c47ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c81550_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c81550_0, 4, 32;
    %load/vec4 v0x1c81690_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c81550_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1c81550_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c81550_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1c814b0_0;
    %load/vec4 v0x1c814b0_0;
    %load/vec4 v0x1c81410_0;
    %xor;
    %load/vec4 v0x1c814b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c81550_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1c81550_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1c81550_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can25_depth0/human/circuit2/iter0/response22/top_module.sv";
