// RUN: rm -rf %t && mkdir -p %t
// RUN: printf 'module top(input logic clk);\nendmodule\n' > %t/simonly.sv
// RUN: printf 'sim -clock clk\n' > %t/simonly.ys
// RUN: printf '#!/usr/bin/env bash\necho "module {}"\n' > %t/fake-verilog.sh
// RUN: printf '#!/usr/bin/env bash\nexit 9\n' > %t/fake-bmc.sh
// RUN: printf '#!/usr/bin/env bash\nexit 0\n' > %t/fake-sim.sh
// RUN: chmod +x %t/fake-verilog.sh %t/fake-bmc.sh %t/fake-sim.sh
// RUN: env CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_BMC=%t/fake-bmc.sh \
// RUN:   CIRCT_SIM=%t/fake-sim.sh Z3_LIB=/dev/null SKIP_VHDL=0 DISABLE_UVM_AUTO_INCLUDE=1 \
// RUN:   TEST_FILTER='.*' %S/../../utils/run_yosys_sva_circt_bmc.sh %t \
// RUN:   | FileCheck %s

// CHECK: PASS(pass): simonly
// CHECK: SKIP(sim-only): simonly
// CHECK: yosys SVA summary: 1 tests, failures=0, xfail=0, xpass=0, skipped=0
