[timestart] 0
[size] 3156 1561
[pos] 234 245
*-20.380974 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test.
[sst_width] 588
[signals_width] 836
[sst_expanded] 1
[sst_vpaned_height] 588
@28
test.dut.clk
test.dut.reset
@23
test.dut.my_id[15:0]
@800200
-counters
@420
test.dut.csr_tx_data_tlp_counter
test.dut.csr_c2h_staging_counter
@1000200
-counters
@c00200
-csr
@22
test.dut.csr_address[5:0]
@28
test.dut.csr_write
@c00022
test.dut.csr_writedata[31:0]
@28
(0)test.dut.csr_writedata[31:0]
(1)test.dut.csr_writedata[31:0]
(2)test.dut.csr_writedata[31:0]
(3)test.dut.csr_writedata[31:0]
(4)test.dut.csr_writedata[31:0]
(5)test.dut.csr_writedata[31:0]
(6)test.dut.csr_writedata[31:0]
(7)test.dut.csr_writedata[31:0]
(8)test.dut.csr_writedata[31:0]
(9)test.dut.csr_writedata[31:0]
(10)test.dut.csr_writedata[31:0]
(11)test.dut.csr_writedata[31:0]
(12)test.dut.csr_writedata[31:0]
(13)test.dut.csr_writedata[31:0]
(14)test.dut.csr_writedata[31:0]
(15)test.dut.csr_writedata[31:0]
(16)test.dut.csr_writedata[31:0]
(17)test.dut.csr_writedata[31:0]
(18)test.dut.csr_writedata[31:0]
(19)test.dut.csr_writedata[31:0]
(20)test.dut.csr_writedata[31:0]
(21)test.dut.csr_writedata[31:0]
(22)test.dut.csr_writedata[31:0]
(23)test.dut.csr_writedata[31:0]
(24)test.dut.csr_writedata[31:0]
(25)test.dut.csr_writedata[31:0]
(26)test.dut.csr_writedata[31:0]
(27)test.dut.csr_writedata[31:0]
(28)test.dut.csr_writedata[31:0]
(29)test.dut.csr_writedata[31:0]
(30)test.dut.csr_writedata[31:0]
(31)test.dut.csr_writedata[31:0]
@1401200
-group_end
@28
test.dut.csr_read
@22
test.dut.csr_readdata[31:0]
@1401200
-csr
@c00200
-data_tx
@28
test.dut.data_tx_startofpacket
test.dut.data_tx_endofpacket
@24
test.dut.data_tx_channel[1:0]
test.dut.data_tx_empty[4:0]
@28
test.dut.data_tx_ready
test.dut.data_tx_valid
@22
test.dut.data_tx_data[255:0]
@1401200
-data_tx
@c00200
-tlp_rx
@22
test.dut.tlp_rx_st_data[255:0]
@28
test.dut.tlp_rx_st_endofpacket
test.dut.tlp_rx_st_startofpacket
test.dut.tlp_rx_st_ready
test.dut.tlp_rx_st_valid
test.dut.rx_st_mask
@22
test.dut.rx_st_bar[7:0]
@1401200
-tlp_rx
@c00200
-tlp_rx_frm
@28
test.dut.tlp_rx_frm_unsupported
@420
test.dut.tlp_rx_frm_type
@22
test.dut.tlp_rx_frm_masked_address[63:0]
test.dut.tlp_rx_frm_data[31:0]
@24
test.dut.tlp_rx_frm_len[9:0]
test.dut.tlp_rx_frm_total_byte_count[11:0]
@1401200
-tlp_rx_frm
@c00200
-tlp_tx_instant
@22
test.dut.tlp_tx_instant_st_data[255:0]
@28
test.dut.tlp_tx_instant_st_endofpacket
test.dut.tlp_tx_instant_st_ready
test.dut.tlp_tx_instant_st_startofpacket
test.dut.tlp_tx_instant_st_valid
@1401200
-tlp_tx_instant
@c00200
-tlp_tx_response
@22
test.dut.tlp_tx_response_st_data[255:0]
@28
test.dut.tlp_tx_response_st_endofpacket
test.dut.tlp_tx_response_st_ready
test.dut.tlp_tx_response_st_startofpacket
test.dut.tlp_tx_response_st_valid
@1401200
-tlp_tx_response
@c00200
-tlp_tx_data
@22
test.dut.tlp_tx_data_st_data[255:0]
@28
test.dut.tlp_tx_data_st_endofpacket
test.dut.tlp_tx_data_st_ready
test.dut.tlp_tx_data_st_startofpacket
test.dut.tlp_tx_data_st_valid
@1401200
-tlp_tx_data
@800200
-c2h
-ingest
@28
test.dut.c2h_staging_start_next
test.dut.c2h_staging_read_ready
test.dut.c2h_staging_done
@420
test.dut.c2h_staging_enqueued
@28
test.dut.c2h_staging_fifo_enqueue
@420
test.dut.c2h_staging_offset
@28
test.dut.c2h_staging_read_req
@1000200
-ingest
@800200
-stage
@22
test.dut.c2h_staging_pkt_data[255:0]
@28
test.dut.c2h_staging_pkt_valid
@24
test.dut.c2h_staging_pkt_empty[2:0]
test.dut.c2h_staging_pkt_channel[1:0]
test.dut.c2h_staging_pkt_length[9:0]
@28
test.dut.c2h_staging_pkt_eop
@1000200
-stage
@800200
-transmit
@28
test.dut.c2h_tx_running
@22
test.dut.c2h_dma_buf_start_addr[31:0]
test.dut.c2h_dma_buf_end_addr[31:0]
test.dut.c2h_dma_card_write_ptr[31:0]
test.dut.c2h_dma_host_read_ptr[31:0]
@28
test.dut.c2h_dma_tlp_tx_busy
@1000200
-transmit
-c2h
@c00200
-mem_access
@22
test.mem_access_req_address[31:0]
test.mem_access_req_data[127:0]
@28
test.mem_access_req_ready
test.mem_access_req_valid
@22
test.mem_access_resp_data[127:0]
@28
test.mem_access_resp_ready
test.mem_access_resp_valid
@c00200
-compl
@22
test.compl_data[31:0]
test.compl_lower_address[6:0]
test.compl_requester_id[15:0]
@28
test.compl_valid
@22
test.compl_tag[7:0]
@1401200
-compl
-mem_access
@c00200
-tb
@22
test.scratch_reg[31:0]
@1401200
-tb
[pattern_trace] 1
[pattern_trace] 0
