[![Current Version](https://img.shields.io/visual-studio-marketplace/v/teros-technology.teroshdl.png)](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl)
[![Install Count](https://img.shields.io/visual-studio-marketplace/i/teros-technology.teroshdl.png)](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl)
[![Download Count](https://img.shields.io/visual-studio-marketplace/d/teros-technology.teroshdl.png)](https://marketplace.visualstudio.com/items?itemName=teros-technology.teroshdl)
[![vscode-TerosHDL documentation](https://img.shields.io/website.svg?label=vscode-TerosHDL%20Documentation&longCache=true&style=flat-square&url=http%3A%2F%2FTerosTechnology.github.io%2FterosHDLdoc%2Findex.html)](https://TerosTechnology.github.io/terosHDLdoc)


![TerosHDL](https://github.com/TerosTechnology/vscode-terosHDL/blob/dev//resources/images/low_res_banner.png?raw=true)

**Check the full documentation:** [https://terostechnology.github.io](https://terostechnology.github.io/)


The goal of TerosHDL is to provide an open source toolbox for HDL devlopers with functionalities commonly used by software developers. The toolbox consist in a bunch of tools and on top of them is the VSCode plugin. Some tools are developed by Teros Technology organization and others come from open source proyects. All the tools are organized in different backends and exposed to the GUI with the plugin.

The toolbox tries to be as much self-contained as possible and simplify the installation process. Features:

- Simulators and tools support: [Raptor](https://rapidsilicon.com/raptor/), Vivado, ModelSim, GHDL, Verilator, Icarus, VCS, Yosys, VUnit, cocotb, Diamond, Icestorm, ISE, Quartus, Radiant, Spyglass, Symbiflow, Trellis, Xcelium... and more!
- Go to definition.
- Hover.
- Hiterachy viewer.
- Dependencies viewer.
- Syntax highlighting.
- Template generator.
- Automatic documentation.
- Verilog/SV schematic viewer.
- Errors linter.
- Style linter: Verible.
- Code formatting.
- State machine viewer.
- State machine designer.
- Code snippets and grammar.

![TerosHDL](https://github.com/TerosTechnology/vscode-terosHDL/blob/dev//resources/images/gui.gif?raw=true)

## Managed by

- [Carlos Alberto Ruiz](https://www.linkedin.com/in/carlos-alberto-ruiz-fpga/): carlosruiznaranjo@gmail.com 
- [Ismael PÃ©rez](https://www.linkedin.com/in/ispero/): ismaelprojo@gmail.com

## Sponsor

This project was funded through the NGI Assure Fund, a fund established by NLnet with financial support from 
the European Commission's Next Generation Internet programme, under the aegis of DG Communications Networks, 
Content and Technology under grant agreement No 957073.


<img border=0 src="https://github.com/TerosTechnology/vscode-terosHDL/blob/dev/resources/images/nlnet-fundation-150x150.png?raw=true" width="150" height="150"><img border=0 src="https://github.com/TerosTechnology/vscode-terosHDL/blob/dev/resources/images/logo.png?raw=true" width="400" height="120">
