Analysis & Synthesis report for sisa
Mon Jun 03 13:25:48 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state
 11. State Machine - |sisa|MemoryController:control_mem|SRAMController:sram_ctrl|estat
 12. State Machine - |sisa|proc:processador|unidad_control:c0|multi:multi_0|state
 13. User-Specified and Inferred Latches
 14. Registers Removed During Synthesis
 15. Removed Registers Triggering Further Register Optimizations
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated
 21. Source assignments for vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated
 22. Parameter Settings for User Entity Instance: genericClock:clock
 23. Parameter Settings for User Entity Instance: controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0
 24. Parameter Settings for User Entity Instance: vga_controller:vga|vga_ram_dual:U_MonitorRam
 25. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 26. Parameter Settings for Inferred Entity Instance: vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0
 27. Parameter Settings for Inferred Entity Instance: vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0
 28. Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0
 29. Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1
 30. Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1
 31. Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0
 32. altsyncram Parameter Settings by Entity Instance
 33. lpm_mult Parameter Settings by Entity Instance
 34. Port Connectivity Checks: "vga_controller:vga|vga_sync:u_vga_sync"
 35. Port Connectivity Checks: "vga_controller:vga"
 36. Port Connectivity Checks: "controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0"
 37. Port Connectivity Checks: "controladores_IO:controlador_IO|interruptores:sw"
 38. Port Connectivity Checks: "proc:processador|datapath:e0"
 39. Port Connectivity Checks: "proc:processador|tlb:tlbi"
 40. Port Connectivity Checks: "proc:processador"
 41. SignalTap II Logic Analyzer Settings
 42. Elapsed Time Per Partition
 43. Connections to In-System Debugging Instance "auto_signaltap_0"
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jun 03 13:25:48 2019           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; sisa                                            ;
; Top-level Entity Name              ; sisa                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 16,768                                          ;
;     Total combinational functions  ; 11,546                                          ;
;     Dedicated logic registers      ; 7,908                                           ;
; Total registers                    ; 7908                                            ;
; Total pins                         ; 142                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 119,296                                         ;
; Embedded Multiplier 9-bit elements ; 4                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; sisa               ; sisa               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                   ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+
; alu.vhd                          ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/alu.vhd                               ;         ;
; control_l.vhd                    ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/control_l.vhd                         ;         ;
; datapath.vhd                     ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/datapath.vhd                          ;         ;
; multi.vhd                        ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/multi.vhd                             ;         ;
; proc.vhd                         ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/proc.vhd                              ;         ;
; regfile.vhd                      ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfile.vhd                           ;         ;
; unidad_control.vhd               ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidad_control.vhd                    ;         ;
; MemoryController.vhd             ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/MemoryController.vhd                  ;         ;
; sisa.vhd                         ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/sisa.vhd                              ;         ;
; SRAMController.vhd               ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAMController.vhd                    ;         ;
; genericClock.vhd                 ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/genericClock.vhd                      ;         ;
; driver7segments.vhd              ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/driver7segments.vhd                   ;         ;
; controladores_IO.vhd             ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/controladores_IO.vhd                  ;         ;
; keyboard_controller.vhd          ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller.vhd               ;         ;
; ps2_keyboard.vhd                 ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/ps2_keyboard.vhd                      ;         ;
; pulsadores.vhd                   ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/pulsadores.vhd                        ;         ;
; interruptores.vhd                ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/interruptores.vhd                     ;         ;
; keyboard_controller_intr.vhd     ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/keyboard_controller_intr.vhd          ;         ;
; timer.vhd                        ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/timer.vhd                             ;         ;
; interrupt_controller.vhd         ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/interrupt_controller.vhd              ;         ;
; modulo_excepciones.vhd           ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/modulo_excepciones.vhd                ;         ;
; tlb.vhd                          ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/tlb.vhd                               ;         ;
; regfileSIMD.vhd                  ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/regfileSIMD.vhd                       ;         ;
; unidadSIMD.vhd                   ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/unidadSIMD.vhd                        ;         ;
; aluSIMD.vhd                      ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/aluSIMD.vhd                           ;         ;
; SRAM_SIMDController.vhd          ; yes             ; User VHDL File               ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/SRAM_SIMDController.vhd               ;         ;
; vga_controller.vhd               ; yes             ; Auto-Found VHDL File         ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_controller.vhd                    ;         ;
; vga_sync.vhd                     ; yes             ; Auto-Found VHDL File         ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_sync.vhd                          ;         ;
; vga_font_rom.vhd                 ; yes             ; Auto-Found VHDL File         ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_font_rom.vhd                      ;         ;
; vga_ram_dual.vhd                 ; yes             ; Auto-Found VHDL File         ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/vga_ram_dual.vhd                      ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_qs14.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/altsyncram_qs14.tdf                ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_aoc.tdf                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/mux_aoc.tdf                        ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_rqf.tdf                ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/decode_rqf.tdf                     ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_hdi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_hdi.tdf                       ;         ;
; db/cmpr_dcc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cmpr_dcc.tdf                       ;         ;
; db/cntr_02j.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_02j.tdf                       ;         ;
; db/cntr_sbi.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_sbi.tdf                       ;         ;
; db/cmpr_8cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cmpr_8cc.tdf                       ;         ;
; db/cntr_gui.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cntr_gui.tdf                       ;         ;
; db/cmpr_5cc.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/cmpr_5cc.tdf                       ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
; db/altsyncram_qug1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/altsyncram_qug1.tdf                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_divide.tdf               ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/abs_divider.inc              ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/sign_div_unsign.inc          ;         ;
; db/lpm_divide_rto.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/lpm_divide_rto.tdf                 ;         ;
; db/abs_divider_8dg.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/abs_divider_8dg.tdf                ;         ;
; db/alt_u_div_s5f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/alt_u_div_s5f.tdf                  ;         ;
; db/add_sub_lkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/add_sub_lkc.tdf                    ;         ;
; db/add_sub_mkc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/add_sub_mkc.tdf                    ;         ;
; db/lpm_abs_2s9.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/lpm_abs_2s9.tdf                    ;         ;
; db/lpm_divide_3gm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/lpm_divide_3gm.tdf                 ;         ;
; db/sign_div_unsign_dnh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/sign_div_unsign_dnh.tdf            ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                 ;         ;
; db/mult_h1t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/mult_h1t.tdf                       ;         ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/pec08/Desktop/ampliacio/Etapa 8/db/mult_l8t.tdf                       ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                               ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Estimated Total logic elements              ; 16,768                      ;
;                                             ;                             ;
; Total combinational functions               ; 11546                       ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 8098                        ;
;     -- 3 input functions                    ; 2847                        ;
;     -- <=2 input functions                  ; 601                         ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 10701                       ;
;     -- arithmetic mode                      ; 845                         ;
;                                             ;                             ;
; Total registers                             ; 7908                        ;
;     -- Dedicated logic registers            ; 7908                        ;
;     -- I/O registers                        ; 0                           ;
;                                             ;                             ;
; I/O pins                                    ; 142                         ;
; Total memory bits                           ; 119296                      ;
; Embedded Multiplier 9-bit elements          ; 4                           ;
; Maximum fan-out node                        ; genericClock:clock|outClock ;
; Maximum fan-out                             ; 5231                        ;
; Total fan-out                               ; 71598                       ;
; Average fan-out                             ; 3.57                        ;
+---------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                         ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |sisa                                                                                                   ; 11546 (1)         ; 7908 (0)     ; 119296      ; 4            ; 0       ; 2         ; 142  ; 0            ; |sisa                                                                                                                                                                                                                                                                                                                                       ; work         ;
;    |MemoryController:control_mem|                                                                       ; 401 (143)         ; 13 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:control_mem                                                                                                                                                                                                                                                                                                          ; work         ;
;       |SRAMController:sram_ctrl|                                                                        ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:control_mem|SRAMController:sram_ctrl                                                                                                                                                                                                                                                                                 ; work         ;
;       |SRAM_SIMDController:simd_sram|                                                                   ; 236 (236)         ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram                                                                                                                                                                                                                                                                            ; work         ;
;    |controladores_IO:controlador_IO|                                                                    ; 651 (234)         ; 1149 (1036)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO                                                                                                                                                                                                                                                                                                       ; work         ;
;       |driver7segments:d0|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|driver7segments:d0                                                                                                                                                                                                                                                                                    ; work         ;
;       |driver7segments:d1|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|driver7segments:d1                                                                                                                                                                                                                                                                                    ; work         ;
;       |driver7segments:d2|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|driver7segments:d2                                                                                                                                                                                                                                                                                    ; work         ;
;       |driver7segments:d3|                                                                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|driver7segments:d3                                                                                                                                                                                                                                                                                    ; work         ;
;       |interrupt_controller:i_c|                                                                        ; 8 (8)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|interrupt_controller:i_c                                                                                                                                                                                                                                                                              ; work         ;
;       |interruptores:sw|                                                                                ; 31 (31)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|interruptores:sw                                                                                                                                                                                                                                                                                      ; work         ;
;       |keyboard_controller_intr:kb|                                                                     ; 294 (1)           ; 72 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb                                                                                                                                                                                                                                                                           ; work         ;
;          |keyboard_controller:kb|                                                                       ; 293 (7)           ; 71 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb                                                                                                                                                                                                                                                    ; work         ;
;             |ps2_keyboard_interface:k0|                                                                 ; 286 (286)         ; 61 (61)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0                                                                                                                                                                                                                          ; work         ;
;       |pulsadores:k0|                                                                                   ; 17 (17)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|pulsadores:k0                                                                                                                                                                                                                                                                                         ; work         ;
;       |timer:tmr|                                                                                       ; 39 (39)           ; 23 (23)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|controladores_IO:controlador_IO|timer:tmr                                                                                                                                                                                                                                                                                             ; work         ;
;    |genericClock:clock|                                                                                 ; 75 (75)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|genericClock:clock                                                                                                                                                                                                                                                                                                                    ; work         ;
;    |modulo_excepciones:excep_module|                                                                    ; 27 (27)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|modulo_excepciones:excep_module                                                                                                                                                                                                                                                                                                       ; work         ;
;    |proc:processador|                                                                                   ; 6605 (66)         ; 1339 (0)     ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:processador                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |datapath:e0|                                                                                     ; 2447 (732)        ; 256 (0)      ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0                                                                                                                                                                                                                                                                                                          ; work         ;
;          |alu:alu0|                                                                                     ; 1234 (583)        ; 0 (0)        ; 0           ; 4            ; 0       ; 2         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0                                                                                                                                                                                                                                                                                                 ; work         ;
;             |lpm_divide:Div0|                                                                           ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0                                                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_divide_rto:auto_generated|                                                          ; 367 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                   |abs_divider_8dg:divider|                                                             ; 367 (25)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider                                                                                                                                                                                                                           ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 290 (287)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider                                                                                                                                                                                                     ; work         ;
;                         |add_sub_lkc:add_sub_0|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_lkc:add_sub_0                                                                                                                                                                               ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                               ; work         ;
;                      |lpm_abs_2s9:my_abs_den|                                                           ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_den                                                                                                                                                                                                    ; work         ;
;                      |lpm_abs_2s9:my_abs_num|                                                           ; 24 (24)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0|lpm_divide_rto:auto_generated|abs_divider_8dg:divider|lpm_abs_2s9:my_abs_num                                                                                                                                                                                                    ; work         ;
;             |lpm_divide:Div1|                                                                           ; 284 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1                                                                                                                                                                                                                                                                                 ; work         ;
;                |lpm_divide_3gm:auto_generated|                                                          ; 284 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated                                                                                                                                                                                                                                                   ; work         ;
;                   |sign_div_unsign_dnh:divider|                                                         ; 284 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                       ; work         ;
;                      |alt_u_div_s5f:divider|                                                            ; 284 (283)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider                                                                                                                                                                                                 ; work         ;
;                         |add_sub_mkc:add_sub_1|                                                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1|lpm_divide_3gm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_s5f:divider|add_sub_mkc:add_sub_1                                                                                                                                                                           ; work         ;
;             |lpm_mult:Mult0|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_l8t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0|mult_l8t:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_mult:Mult1|                                                                            ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1                                                                                                                                                                                                                                                                                  ; work         ;
;                |mult_h1t:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1|mult_h1t:auto_generated                                                                                                                                                                                                                                                          ; work         ;
;          |regfile:banco_registros|                                                                      ; 481 (481)         ; 256 (256)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|datapath:e0|regfile:banco_registros                                                                                                                                                                                                                                                                                  ; work         ;
;       |tlb:tlbd|                                                                                        ; 110 (110)         ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|tlb:tlbd                                                                                                                                                                                                                                                                                                             ; work         ;
;       |tlb:tlbi|                                                                                        ; 115 (115)         ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|tlb:tlbi                                                                                                                                                                                                                                                                                                             ; work         ;
;       |unidadSIMD:simd|                                                                                 ; 3685 (539)        ; 896 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|unidadSIMD:simd                                                                                                                                                                                                                                                                                                      ; work         ;
;          |aluSIMD:alu_SIMD|                                                                             ; 266 (266)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|unidadSIMD:simd|aluSIMD:alu_SIMD                                                                                                                                                                                                                                                                                     ; work         ;
;          |regfileSIMD:banco_SIMD|                                                                       ; 2880 (2880)       ; 896 (896)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD                                                                                                                                                                                                                                                                               ; work         ;
;       |unidad_control:c0|                                                                               ; 182 (103)         ; 35 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|unidad_control:c0                                                                                                                                                                                                                                                                                                    ; work         ;
;          |control_l:logica_control|                                                                     ; 70 (70)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|unidad_control:c0|control_l:logica_control                                                                                                                                                                                                                                                                           ; work         ;
;          |multi:multi_0|                                                                                ; 9 (9)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|proc:processador|unidad_control:c0|multi:multi_0                                                                                                                                                                                                                                                                                      ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 120 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                      ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 119 (81)          ; 86 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                         ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                 ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                               ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 1605 (1)          ; 5255 (840)   ; 53760       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                        ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 1604 (0)          ; 4415 (0)     ; 53760       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                  ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 1604 (20)         ; 4415 (1706)  ; 53760       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                           ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 17 (0)            ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                            ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                        ; work         ;
;                   |decode_rqf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_rqf:auto_generated                                                                                                              ; work         ;
;                |lpm_mux:mux|                                                                            ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                ; work         ;
;                   |mux_aoc:auto_generated|                                                              ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_aoc:auto_generated                                                                                                                         ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 53760       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                           ; work         ;
;                |altsyncram_qs14:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 53760       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated                                                                                                                                            ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                            ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 59 (59)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 983 (1)           ; 2116 (1)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                               ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                       ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 840 (0)           ; 2100 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                        ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 1260 (1260)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                             ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 840 (0)           ; 840 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:100:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:101:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:102:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:103:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:104:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:105:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:106:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:10:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:116:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:117:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:118:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:119:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:11:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:120:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:121:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:122:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:123:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:124:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:125:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:126:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:127:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:128:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:129:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:12:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:130:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:131:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:132:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:133:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:134:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:135:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:136:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:137:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:138:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:139:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:13:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:140:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:141:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:142:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:143:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:144:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:145:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:146:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:147:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:148:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:149:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:14:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:150:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:151:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:152:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:153:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:154:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:155:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:156:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:157:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:158:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:159:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:15:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:160:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:161:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:162:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:163:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:164:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:165:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:166:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:167:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:168:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:169:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:16:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:170:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:171:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:172:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:173:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:174:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:175:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:176:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:177:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:178:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:179:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:17:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:180:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:181:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:182:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:183:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:184:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:185:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:186:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:187:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:188:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:189:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:18:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:190:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:191:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:192:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:193:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:194:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:195:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:196:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:197:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:198:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:199:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:19:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:1:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:200:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:201:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:202:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:203:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:204:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:205:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:206:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:207:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:208:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:209:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:20:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:210:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:211:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:212:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:213:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:214:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:215:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:216:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:217:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:218:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:219:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:21:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:220:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:221:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:222:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:223:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:224:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:225:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:226:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:227:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:228:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:229:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:22:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:230:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:231:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:232:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:233:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:234:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:235:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:236:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:237:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:238:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:239:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:23:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:240:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:241:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:242:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:243:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:244:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:245:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:246:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:247:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:248:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:249:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:24:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:250:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:251:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:252:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:253:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:254:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:255:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:256:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:257:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:258:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:259:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:25:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:260:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:261:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:262:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:263:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:264:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:265:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:266:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:267:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:268:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:269:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:26:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:270:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:271:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:272:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:273:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:274:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:275:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:276:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:277:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:278:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:279:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:27:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:280:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:281:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:282:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:283:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:284:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:285:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:286:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:287:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:288:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:289:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:28:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:290:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:291:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:292:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:293:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:294:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:295:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:296:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:297:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:298:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:299:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:29:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:2:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:300:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:301:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:302:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:303:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:304:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:305:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:306:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:307:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:308:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:309:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:30:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:310:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:311:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:312:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:313:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:314:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:315:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:316:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:317:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:318:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:319:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:31:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:320:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:321:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:322:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:323:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:324:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:325:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:326:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:327:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:328:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:329:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:32:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:330:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:331:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:332:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:333:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:334:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:335:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:336:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:337:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:338:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:339:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:33:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:340:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:341:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:342:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:343:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:344:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:345:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:346:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:347:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:348:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:349:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:34:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:350:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:351:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:352:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:353:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:354:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:355:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:356:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:357:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:358:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:359:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:35:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:360:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:361:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:362:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:363:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:364:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:365:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:366:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:367:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:368:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:369:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:36:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:370:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:371:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:372:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:373:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:374:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:375:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:376:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:377:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:378:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:379:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:37:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:380:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:381:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:382:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:383:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:384:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:385:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:386:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:387:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:388:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:389:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:38:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:390:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:391:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:392:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:393:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:394:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:395:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:396:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:397:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:398:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:399:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:39:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:3:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:400:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:401:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:402:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:403:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:404:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:405:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:406:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:407:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:408:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:409:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:40:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:410:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:411:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:412:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:413:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:414:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:415:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:416:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:417:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:418:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1|                          ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:419:sm1 ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:41:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:42:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:43:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:44:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:45:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:46:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:47:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:48:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:49:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:4:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:50:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:51:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:52:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:53:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:54:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:55:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:56:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:57:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:58:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:59:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:5:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:60:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:61:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:62:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:63:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:64:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:65:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:66:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:67:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:68:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:69:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:6:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:70:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:71:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:72:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:73:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:74:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:75:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:76:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:77:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:78:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:79:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:7:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:80:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:81:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:82:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:83:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:84:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:85:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:86:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:87:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:88:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:89:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:8:sm1   ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:90:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:91:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:92:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:93:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:94:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:95:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:96:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:97:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:98:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:99:sm1  ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1|                            ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:9:sm1   ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 142 (142)         ; 11 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                 ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 488 (11)          ; 471 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                          ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 11 (0)            ; 9 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                ; work         ;
;                   |cntr_hdi:auto_generated|                                                             ; 11 (11)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_hdi:auto_generated                                                        ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 7 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                         ; work         ;
;                   |cntr_02j:auto_generated|                                                             ; 7 (7)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_02j:auto_generated                                                                                 ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                               ; work         ;
;                   |cntr_sbi:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_sbi:auto_generated                                                                       ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                  ; work         ;
;                   |cntr_gui:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated                                                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                         ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 420 (420)         ; 420 (420)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                          ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 15 (15)           ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                       ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                     ; work         ;
;    |vga_controller:vga|                                                                                 ; 2061 (1998)       ; 21 (1)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga                                                                                                                                                                                                                                                                                                                    ; work         ;
;       |vga_ram_dual:U_MonitorRam|                                                                       ; 10 (10)           ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam                                                                                                                                                                                                                                                                                          ; work         ;
;          |altsyncram:mem0_rtl_0|                                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_qug1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;          |altsyncram:mem1_rtl_0|                                                                        ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0                                                                                                                                                                                                                                                                    ; work         ;
;             |altsyncram_qug1:auto_generated|                                                            ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated                                                                                                                                                                                                                                     ; work         ;
;       |vga_sync:u_vga_sync|                                                                             ; 53 (53)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |sisa|vga_controller:vga|vga_sync:u_vga_sync                                                                                                                                                                                                                                                                                                ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qs14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 420          ; 128          ; 420          ; 53760 ; None ;
; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated|ALTSYNCRAM                                                                                          ; AUTO ; Simple Dual Port ; 4096         ; 8            ; 4096         ; 8            ; 32768 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state                                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; Name                                 ; m1_state.m1_tx_rising_edge_marker ; m1_state.m1_tx_error_no_keyboard_ack ; m1_state.m1_tx_done_recovery ; m1_state.m1_tx_wait_keyboard_ack ; m1_state.m1_tx_clk_l ; m1_state.m1_tx_clk_h ; m1_state.m1_tx_wait_clk_h ; m1_state.m1_tx_reset_timer ; m1_state.m1_tx_first_wait_clk_l ; m1_state.m1_tx_first_wait_clk_h ; m1_state.m1_tx_force_clk_l ; m1_state.m1_rx_rising_edge_marker ; m1_state.m1_rx_falling_edge_marker ; m1_state.m1_rx_clk_l ; m1_state.m1_rx_clk_h ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+
; m1_state.m1_rx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 0                    ;
; m1_state.m1_rx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 1                    ; 1                    ;
; m1_state.m1_rx_falling_edge_marker   ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 1                                  ; 0                    ; 1                    ;
; m1_state.m1_rx_rising_edge_marker    ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 1                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_force_clk_l           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 1                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_h      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 1                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_first_wait_clk_l      ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 1                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_reset_timer           ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 1                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_clk_h            ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 1                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_h                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 1                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_clk_l                 ; 0                                 ; 0                                    ; 0                            ; 0                                ; 1                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_wait_keyboard_ack     ; 0                                 ; 0                                    ; 0                            ; 1                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_done_recovery         ; 0                                 ; 0                                    ; 1                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_error_no_keyboard_ack ; 0                                 ; 1                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
; m1_state.m1_tx_rising_edge_marker    ; 1                                 ; 0                                    ; 0                            ; 0                                ; 0                    ; 0                    ; 0                         ; 0                          ; 0                               ; 0                               ; 0                          ; 0                                 ; 0                                  ; 0                    ; 1                    ;
+--------------------------------------+-----------------------------------+--------------------------------------+------------------------------+----------------------------------+----------------------+----------------------+---------------------------+----------------------------+---------------------------------+---------------------------------+----------------------------+-----------------------------------+------------------------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------+
; State Machine - |sisa|MemoryController:control_mem|SRAMController:sram_ctrl|estat                ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name     ; estat.e7 ; estat.e6 ; estat.e5 ; estat.e4 ; estat.e3 ; estat.e2 ; estat.e1 ; estat.e0 ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; estat.e0 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; estat.e1 ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; estat.e2 ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; estat.e3 ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; estat.e4 ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; estat.e5 ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; estat.e6 ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; estat.e7 ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------+
; State Machine - |sisa|proc:processador|unidad_control:c0|multi:multi_0|state ;
+--------------+--------------+------------+-----------------------------------+
; Name         ; state.SYSTEM ; state.DEMW ; state.F                           ;
+--------------+--------------+------------+-----------------------------------+
; state.F      ; 0            ; 0          ; 0                                 ;
; state.DEMW   ; 0            ; 1          ; 1                                 ;
; state.SYSTEM ; 1            ; 0          ; 1                                 ;
+--------------+--------------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                     ;
+----------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+
; Latch Name                                                                 ; Latch Enable Signal                                               ; Free of Timing Hazards ;
+----------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[100] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[101] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[102] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[103] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[104] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[105] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[106] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[107] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[108] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[109] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[110] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[111] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[112] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[113] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[114] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[115] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[116] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[117] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[118] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[119] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[120] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[121] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[122] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[123] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[124] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[125] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[126] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127] ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[15]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[16]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[17]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[18]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[19]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[20]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[21]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[22]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[23]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[24]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[25]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[26]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[27]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[28]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[29]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[30]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[31]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[32]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[33]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[34]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[35]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[36]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[37]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[38]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[39]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[40]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[41]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[42]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[43]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[44]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[45]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[46]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[47]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[48]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[49]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[50]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[51]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[52]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[53]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[54]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[55]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[56]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[57]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[58]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[59]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[60]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[61]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[62]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[63]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[64]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[65]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[66]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[67]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[68]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[69]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6]   ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[70]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[71]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[72]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[73]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[74]  ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 131                        ;                                                                   ;                        ;
+----------------------------------------------------------------------------+-------------------------------------------------------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; modulo_excepciones:excep_module|reg_excep[3]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][1]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][4]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][5]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][8]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][9]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][10]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][11]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][12]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][13]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][14]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[16][15]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[43][2]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[43][3]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[43][4]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[43][5]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[43][6]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|puertos[43][7]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[3..31]                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][0]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][100]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][101]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][102]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][103]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][104]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][105]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][106]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][107]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][108]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][109]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][10]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][110]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][111]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][112]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][113]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][114]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][115]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][116]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][117]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][118]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][119]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][11]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][120]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][121]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][122]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][123]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][124]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][125]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][126]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][127]                                                                                                              ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][12]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][13]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][14]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][15]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][16]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][17]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][18]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][19]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][1]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][20]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][21]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][22]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][23]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][24]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][25]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][26]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][27]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][28]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][29]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][2]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][30]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][31]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][32]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][33]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][34]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][35]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][36]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][37]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][38]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][39]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][3]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][40]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][41]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][42]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][43]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][44]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][45]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][46]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][47]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][48]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][49]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][4]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][50]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][51]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][52]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][53]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][54]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][55]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][56]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][57]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][58]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][59]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][5]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][60]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][61]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][62]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][63]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][64]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][65]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][66]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][67]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][68]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][69]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][6]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][70]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][71]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][72]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][73]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][74]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][75]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][76]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][77]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][78]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][79]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][7]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][80]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][81]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][82]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][83]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][84]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][85]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][86]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][87]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][88]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][89]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][8]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][90]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][91]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][92]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][93]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][94]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][95]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][96]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][97]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][98]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][99]                                                                                                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][9]                                                                                                                ; Stuck at GND due to stuck port clock_enable                                                                                                                                                        ;
; controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state.m1_tx_reset_timer                                                ; Lost fanout                                                                                                                                                                                        ;
; controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_l                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                             ;
; Total Number of Removed Registers = 183                                                                                                                                                ;                                                                                                                                                                                                    ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                            ;
; Total Number of Removed Registers = 15                                                                                                                                                 ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                           ; Reason for Removal             ; Registers Removed due to This Register                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][0]                                                                 ; Stuck at GND                   ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][125],                                                                   ;
;                                                                                                                                         ; due to stuck port clock_enable ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][126],                                                                   ;
;                                                                                                                                         ;                                ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][127]                                                                    ;
; controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state.m1_tx_force_clk_l ; Stuck at GND                   ; controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|m1_state.m1_tx_first_wait_clk_h ;
;                                                                                                                                         ; due to stuck port data_in      ;                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 7908  ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 55    ;
; Number of registers using Asynchronous Clear ; 2154  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2884  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                             ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; proc:processador|datapath:e0|regfile:banco_registros|sys_registres[7][0]                                                                                                      ; 6       ;
; proc:processador|unidad_control:c0|next_pc[15]                                                                                                                                ; 6       ;
; proc:processador|unidad_control:c0|next_pc[14]                                                                                                                                ; 21      ;
; proc:processador|tlb:tlbi|valid[1]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbi|virtual[1][0]                                                                                                                                       ; 2       ;
; proc:processador|tlb:tlbi|valid[0]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|valid[2]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|virtual[2][1]                                                                                                                                       ; 2       ;
; proc:processador|tlb:tlbi|virtual[3][3]                                                                                                                                       ; 2       ;
; proc:processador|tlb:tlbi|valid[3]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|virtual[4][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|virtual[4][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|valid[4]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|virtual[5][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|virtual[5][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|valid[5]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|virtual[5][0]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|virtual[6][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|virtual[6][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|valid[6]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|virtual[6][1]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[4][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[4][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|valid[4]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbd|virtual[6][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[6][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|valid[6]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbd|virtual[6][1]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[5][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[5][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|valid[5]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbd|virtual[5][0]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|valid[0]                                                                                                                                            ; 3       ;
; proc:processador|tlb:tlbd|valid[1]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbd|virtual[1][0]                                                                                                                                       ; 2       ;
; proc:processador|tlb:tlbd|valid[2]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbd|virtual[2][1]                                                                                                                                       ; 2       ;
; proc:processador|tlb:tlbd|virtual[3][3]                                                                                                                                       ; 2       ;
; proc:processador|tlb:tlbd|valid[3]                                                                                                                                            ; 2       ;
; proc:processador|tlb:tlbi|virtual[7][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|valid[7]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbi|virtual[7][0]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|virtual[7][1]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|virtual[7][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[7][3]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[7][2]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|valid[7]                                                                                                                                            ; 1       ;
; proc:processador|tlb:tlbd|virtual[7][1]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbd|virtual[7][0]                                                                                                                                       ; 1       ;
; proc:processador|tlb:tlbi|fisica[7][0]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[7][0]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[5][0]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[1][0]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[5][0]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[1][0]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[7][1]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[7][1]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[6][1]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[2][1]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[6][1]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[2][1]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[7][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[7][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[4][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[5][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[6][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[5][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[4][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[6][2]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[7][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[7][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[5][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[4][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[6][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbi|fisica[3][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[4][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[5][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[6][3]                                                                                                                                        ; 1       ;
; proc:processador|tlb:tlbd|fisica[3][3]                                                                                                                                        ; 1       ;
; MemoryController:control_mem|SRAMController:sram_ctrl|SRAM_WE_N                                                                                                               ; 2       ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_WE_N                                                                                                          ; 1       ;
; genericClock:clock|cont[0]                                                                                                                                                    ; 2       ;
; genericClock:clock|cont[1]                                                                                                                                                    ; 2       ;
; genericClock:clock|cont[2]                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                             ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                  ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                  ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0] ; 1       ;
; Total number of inverted registers = 96                                                                                                                                       ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                            ;
+--------------------------------------------------------+---------------------------------------------------------+------+
; Register Name                                          ; Megafunction                                            ; Type ;
+--------------------------------------------------------+---------------------------------------------------------+------+
; vga_controller:vga|vga_ram_dual:U_MonitorRam|o2[8..15] ; vga_controller:vga|vga_ram_dual:U_MonitorRam|mem1_rtl_0 ; RAM  ;
; vga_controller:vga|vga_ram_dual:U_MonitorRam|o2[0..7]  ; vga_controller:vga|vga_ram_dual:U_MonitorRam|mem0_rtl_0 ; RAM  ;
+--------------------------------------------------------+---------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidad_control:c0|previous_ir[15]                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |sisa|vga_controller:vga|vga_sync:u_vga_sync|v_count_reg[8]                                                                                                               ;
; 3:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|q[0]                                                   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|timer_60usec_count[1]                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|timer_5usec_count[4]                                   ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|rx_ascii[4]                                            ;
; 4:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|sys_registres[7][11]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][6]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][99]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][124]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][17]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][36]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][53]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][73]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[7][83]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][13]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][111]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][124]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][27]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][47]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][53]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][66]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[6][91]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][14]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][111]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][124]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][31]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][38]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][52]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][71]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[5][81]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][4]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][98]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][115]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][30]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][39]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][50]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][79]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[4][84]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][0]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][96]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][117]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][23]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][34]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][56]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][77]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[3][92]                                                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|sys_registres[2][11]                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|sys_registres[2][2]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][4]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][103]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][121]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][19]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][45]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][54]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][75]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[2][92]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|sys_registres[1][8]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][1]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][100]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][123]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][23]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][47]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][59]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][68]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[1][89]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|sys_registres[0][9]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][5]                                                                                             ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][107]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][126]                                                                                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][26]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][35]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][52]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][70]                                                                                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|registres[0][90]                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0|bit_count[0]                                           ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |sisa|proc:processador|unidad_control:c0|next_pc[3]                                                                                                                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[4][0]                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[4][0]                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[4][1]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[4][0]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[3][0]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[3][0]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[3][1]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[3][1]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[2][0]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[2][0]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[2][3]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[2][3]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[1][1]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[1][1]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[1][2]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[1][3]                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[0][1]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[0][2]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[0][1]                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[0][2]                                                                                                                              ;
; 5:1                ; 16 bits   ; 48 LEs        ; 16 LEs               ; 32 LEs                 ; Yes        ; |sisa|controladores_IO:controlador_IO|contador_milisegundos[10]                                                                                                           ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|sys_registres[3][12]                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |sisa|controladores_IO:controlador_IO|pulsadores:k0|old_key[2]                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|unidad_control:c0|next_pc[15]                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[7][0]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[7][1]                                                                                                                             ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[7][1]                                                                                                                              ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[7][1]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[6][3]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[6][2]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|valid[6]                                                                                                                                  ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|valid[6]                                                                                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[5][2]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[5][3]                                                                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[5][3]                                                                                                                              ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[5][3]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|virtual[4][2]                                                                                                                             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|virtual[4][2]                                                                                                                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[4][3]                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[4][2]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[3][3]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|valid[3]                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|fisica[2][1]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[2][1]                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbi|valid[1]                                                                                                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |sisa|proc:processador|tlb:tlbd|fisica[1][0]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:processador|unidad_control:c0|control_l:logica_control|intr_ctrl                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|vga_controller:vga|vga_ram_dual:U_MonitorRam|mem1                                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:control_mem|rd_data[0]                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |sisa|proc:processador|unidad_control:c0|control_l:logica_control|in_d[0]                                                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:control_mem|rd_data[8]                                                                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |sisa|MemoryController:control_mem|SRAM_SIMDController:simd_sram|Mux7                                                                                                     ;
; 8:1                ; 128 bits  ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux146                                                                                                      ;
; 8:1                ; 128 bits  ; 640 LEs       ; 640 LEs              ; 0 LEs                  ; No         ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux91                                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |sisa|proc:processador|unidad_control:c0|control_l:logica_control|Mux0                                                                                                    ;
; 9:1                ; 112 bits  ; 672 LEs       ; 560 LEs              ; 112 LEs                ; No         ; |sisa|proc:processador|unidadSIMD:simd|s_input_REG[46]                                                                                                                    ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|b[13]                                                                                                          ;
; 6:1                ; 8 bits    ; 32 LEs        ; 8 LEs                ; 24 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|Mux17                                                                                                                                  ;
; 10:1               ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |sisa|proc:processador|datapath:e0|regfile:banco_registros|a[15]                                                                                                          ;
; 11:1               ; 15 bits   ; 105 LEs       ; 90 LEs               ; 15 LEs                 ; No         ; |sisa|proc:processador|unidadSIMD:simd|Mux3                                                                                                                               ;
; 8:1                ; 7 bits    ; 35 LEs        ; 14 LEs               ; 21 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|Mux30                                                                                                                                  ;
; 71:1               ; 6 bits    ; 282 LEs       ; 264 LEs              ; 18 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|Mux9                                                                                                                                   ;
; 71:1               ; 9 bits    ; 423 LEs       ; 396 LEs              ; 27 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|Mux7                                                                                                                                   ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |sisa|proc:processador|tlb:tlbd|r_out                                                                                                                                     ;
; 11:1               ; 2 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |sisa|modulo_excepciones:excep_module|code_excep[0]                                                                                                                       ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |sisa|modulo_excepciones:excep_module|code_excep[2]                                                                                                                       ;
; 18:1               ; 4 bits    ; 48 LEs        ; 44 LEs               ; 4 LEs                  ; No         ; |sisa|proc:processador|addr_m[15]                                                                                                                                         ;
; 72:1               ; 16 bits   ; 768 LEs       ; 672 LEs              ; 96 LEs                 ; No         ; |sisa|proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|a[4]                                                                                                        ;
; 48:1               ; 3 bits    ; 96 LEs        ; 54 LEs               ; 42 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|alu:alu0|Mux54                                                                                                                         ;
; 47:1               ; 3 bits    ; 93 LEs        ; 48 LEs               ; 45 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|alu:alu0|Mux58                                                                                                                         ;
; 49:1               ; 2 bits    ; 64 LEs        ; 38 LEs               ; 26 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|alu:alu0|Mux52                                                                                                                         ;
; 48:1               ; 2 bits    ; 64 LEs        ; 34 LEs               ; 30 LEs                 ; No         ; |sisa|proc:processador|datapath:e0|alu:alu0|Mux62                                                                                                                         ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; No         ; |sisa|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 7 LEs                ; 21 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 36 LEs               ; 16 LEs                 ; Yes        ; |sisa|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0|altsyncram_qug1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0|altsyncram_qug1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------+


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: genericClock:clock ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; original       ; 7     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0 ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value ; Type                                                                                                                      ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; TIMER_60USEC_VALUE_PP ; 2950  ; Signed Integer                                                                                                            ;
; TIMER_60USEC_BITS_PP  ; 12    ; Signed Integer                                                                                                            ;
; TIMER_5USEC_VALUE_PP  ; 186   ; Signed Integer                                                                                                            ;
; TIMER_5USEC_BITS_PP   ; 8     ; Signed Integer                                                                                                            ;
; TRAP_SHIFT_KEYS_PP    ; 0     ; Signed Integer                                                                                                            ;
+-----------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga|vga_ram_dual:U_MonitorRam ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; d_width        ; 16    ; Signed Integer                                                   ;
; addr_width     ; 12    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Type           ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_data_bits                                   ; 420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_bits                                ; 420                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Signed Integer ;
; sld_node_crc_hiword                             ; 4067                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_node_crc_loword                             ; 8701                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_sample_depth                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_segment_size                                ; 128                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_state_bits                                  ; 11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_trigger_level                               ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; String         ;
; sld_inversion_mask_length                       ; 1281                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; String         ;
; sld_state_flow_use_generated                    ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_current_resource_width                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Signed Integer ;
+-------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qug1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                 ;
; WIDTH_A                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_A                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_A                         ; 4096                 ; Untyped                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                 ;
; WIDTH_B                            ; 8                    ; Untyped                                                 ;
; WIDTHAD_B                          ; 12                   ; Untyped                                                 ;
; NUMWORDS_B                         ; 4096                 ; Untyped                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                 ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                 ;
; CBXI_PARAMETER                     ; altsyncram_qug1      ; Untyped                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                      ;
; LPM_WIDTHD             ; 16             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_rto ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                         ;
+------------------------+----------------+--------------------------------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                                                      ;
; LPM_WIDTHD             ; 16             ; Untyped                                                      ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                      ;
; LPM_PIPELINE           ; 0              ; Untyped                                                      ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                      ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                      ;
; CBXI_PARAMETER         ; lpm_divide_3gm ; Untyped                                                      ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                      ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                      ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                 ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                               ;
+------------------------+----------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1 ;
+------------------------------------------------+------------+-----------------------------------------+
; Parameter Name                                 ; Value      ; Type                                    ;
+------------------------------------------------+------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                 ;
; LPM_REPRESENTATION                             ; SIGNED     ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                 ;
; LATENCY                                        ; 0          ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                 ;
; USE_EAB                                        ; OFF        ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_h1t   ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                 ;
+------------------------------------------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0 ;
+------------------------------------------------+------------+-----------------------------------------+
; Parameter Name                                 ; Value      ; Type                                    ;
+------------------------------------------------+------------+-----------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE                          ;
; LPM_WIDTHA                                     ; 16         ; Untyped                                 ;
; LPM_WIDTHB                                     ; 16         ; Untyped                                 ;
; LPM_WIDTHP                                     ; 32         ; Untyped                                 ;
; LPM_WIDTHR                                     ; 32         ; Untyped                                 ;
; LPM_WIDTHS                                     ; 1          ; Untyped                                 ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped                                 ;
; LPM_PIPELINE                                   ; 0          ; Untyped                                 ;
; LATENCY                                        ; 0          ; Untyped                                 ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped                                 ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped                                 ;
; USE_EAB                                        ; OFF        ; Untyped                                 ;
; MAXIMIZE_SPEED                                 ; 6          ; Untyped                                 ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped                                 ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped                                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K                     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped                                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped                                 ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped                                 ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped                                 ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped                                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped                                 ;
+------------------------------------------------+------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                               ;
+-------------------------------------------+--------------------------------------------------------------------+
; Name                                      ; Value                                                              ;
+-------------------------------------------+--------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                  ;
; Entity Instance                           ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
; Entity Instance                           ; vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem0_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                          ;
;     -- WIDTH_A                            ; 8                                                                  ;
;     -- NUMWORDS_A                         ; 4096                                                               ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                       ;
;     -- WIDTH_B                            ; 8                                                                  ;
;     -- NUMWORDS_B                         ; 4096                                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                             ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                       ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                           ;
+-------------------------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                               ;
+---------------------------------------+------------------------------------------------------+
; Name                                  ; Value                                                ;
+---------------------------------------+------------------------------------------------------+
; Number of entity instances            ; 2                                                    ;
; Entity Instance                       ; proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 16                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                   ;
;     -- LPM_REPRESENTATION             ; SIGNED                                               ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
; Entity Instance                       ; proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                   ;
;     -- LPM_WIDTHB                     ; 16                                                   ;
;     -- LPM_WIDTHP                     ; 32                                                   ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                             ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                   ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                   ;
;     -- USE_EAB                        ; OFF                                                  ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                 ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                   ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                   ;
+---------------------------------------+------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga|vga_sync:u_vga_sync"                                                     ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; pixel_row[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga"                                                                                                 ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                  ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; red_out[7..4]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; green_out[7..4] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blue_out[7..4]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; blank_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; csync_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0" ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; Port                     ; Type   ; Severity ; Details                                                                                   ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+
; rx_extended              ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; rx_scan_code             ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; tx_data                  ; Input  ; Info     ; Stuck at GND                                                                              ;
; tx_write                 ; Input  ; Info     ; Stuck at GND                                                                              ;
; tx_write_ack_o           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
; tx_error_no_keyboard_ack ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.       ;
+--------------------------+--------+----------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controladores_IO:controlador_IO|interruptores:sw"                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; rd_switch ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:processador|datapath:e0"                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; b[15..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:processador|tlb:tlbi"                                                           ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; r_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "proc:processador"                                                                    ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; wr_io ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 420                 ; 420              ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; Top                            ; 00:00:48     ;
; sld_signaltap:auto_signaltap_0 ; 00:00:06     ;
; sld_hub:auto_hub               ; 00:00:00     ;
+--------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                                      ;
+-----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------+---------+
; Name                                                                        ; Type          ; Status    ; Partition Name ; Netlist Type Used ; Actual Connection                                                          ; Details ;
+-----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------+---------+
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~0          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[0]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~0          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~20         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[10]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~20         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~22         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[11]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~22         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~24         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[12]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~24         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~26         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[13]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~26         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~28         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[14]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~28         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~30         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[15]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~30         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[16]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[17]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~2          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[1]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~2          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~4          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[2]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~4          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~6          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[3]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~6          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~8          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[4]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~8          ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~10         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[5]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~10         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~12         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[6]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~12         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~14         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[7]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~14         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~16         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[8]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~16         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~18         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_ADDR[9]     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|Add0~18         ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[0]~0                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[0]~0                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[10]~1                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[10]~1                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[11]~2                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[11]~2                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[12]~3                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[12]~3                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[13]~4                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[13]~4                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[14]~5                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[14]~5                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[15]~6                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[15]~6                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[1]~7                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[1]~7                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[2]~8                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[2]~8                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[3]~9                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[3]~9                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[4]~10                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[4]~10                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[5]~11                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[5]~11                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[6]~12                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[6]~12                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[7]~13                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[7]~13                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[8]~14                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[8]~14                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[9]~15                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|SRAM_DQ[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_SRAM_DQ[9]~15                            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|WR               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_we~0                                     ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|WR               ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|simd_we~0                                     ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[0]~17                                ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[0]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[0]~17                                ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[10]~9                                ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[10]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[10]~9                                ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[11]~10                               ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[11]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[11]~10                               ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[12]~61                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[12]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[12]~61                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[13]~62                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[13]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[13]~62                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[14]~63                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[14]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[14]~63                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[15]~60                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[15]      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[15]~60                                             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[1]~0                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[1]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[1]~0                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[2]~1                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[2]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[2]~1                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[3]~2                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[3]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[3]~2                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[4]~3                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[4]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[4]~3                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[5]~4                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[5]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[5]~4                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[6]~5                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[6]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[6]~5                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[7]~6                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[7]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[7]~6                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[8]~7                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[8]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[8]~7                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[9]~8                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|address[9]       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[9]~8                                 ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[100]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[100] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[100]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[100] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[101]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[101] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[101]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[101] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[102]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[102] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[102]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[102] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[103]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[103] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[103]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[103] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[104]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[104] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[104]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[104] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[105]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[105] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[105]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[105] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[106]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[106] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[106]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[106] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[107]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[107] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[107]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[107] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[108]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[108] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[108]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[108] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[109]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[109] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[109]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[109] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[110]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[110] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[110]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[110] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[111]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[111] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[111]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[111] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[112]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[112] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[112]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[112] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[113]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[113] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[113]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[113] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[114]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[114] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[114]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[114] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[115]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[115] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[115]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[115] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[116]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[116] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[116]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[116] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[117]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[117] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[117]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[117] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[118]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[118] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[118]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[118] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[119]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[119] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[119]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[119] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[120]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[120] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[120]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[120] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[121]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[121] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[121]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[121] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[122]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[122] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[122]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[122] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[123]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[123] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[123]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[123] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[124]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[124] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[124]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[124] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[125]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[125] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[125]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[125] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[126]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[126] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[126]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[126] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127] ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[15]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[15]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[15]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[16]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[16]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[16]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[17]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[17]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[17]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[18]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[18]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[18]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[19]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[19]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[19]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[20]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[20]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[20]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[21]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[21]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[21]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[22]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[22]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[22]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[23]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[23]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[23]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[24]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[24]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[24]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[25]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[25]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[25]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[26]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[26]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[26]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[27]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[27]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[27]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[28]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[28]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[28]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[29]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[29]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[29]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[30]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[30]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[30]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[31]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[31]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[31]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[32]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[32]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[32]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[32]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[33]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[33]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[33]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[33]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[34]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[34]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[34]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[34]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[35]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[35]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[35]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[35]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[36]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[36]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[36]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[36]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[37]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[37]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[37]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[37]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[38]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[38]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[38]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[38]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[39]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[39]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[39]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[39]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[40]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[40]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[40]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[40]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[41]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[41]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[41]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[41]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[42]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[42]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[42]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[42]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[43]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[43]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[43]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[43]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[44]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[44]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[44]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[44]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[45]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[45]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[45]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[45]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[46]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[46]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[46]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[46]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[47]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[47]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[47]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[47]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[48]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[48]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[48]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[48]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[49]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[49]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[49]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[49]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[50]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[50]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[50]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[50]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[51]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[51]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[51]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[51]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[52]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[52]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[52]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[52]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[53]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[53]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[53]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[53]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[54]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[54]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[54]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[54]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[55]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[55]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[55]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[55]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[56]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[56]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[56]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[56]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[57]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[57]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[57]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[57]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[58]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[58]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[58]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[58]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[59]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[59]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[59]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[59]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[60]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[60]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[60]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[60]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[61]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[61]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[61]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[61]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[62]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[62]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[62]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[62]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[63]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[63]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[63]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[63]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[64]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[64]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[64]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[64]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[65]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[65]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[65]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[65]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[66]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[66]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[66]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[66]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[67]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[67]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[67]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[67]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[68]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[68]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[68]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[68]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[69]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[69]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[69]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[69]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[70]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[70]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[70]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[70]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[71]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[71]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[71]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[71]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[72]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[72]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[72]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[72]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[73]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[73]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[73]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[73]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[74]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[74]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[74]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[74]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[75]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[75]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[75]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[75]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[76]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[76]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[76]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[76]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[77]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[77]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[77]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[77]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[78]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[78]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[78]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[78]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[79]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[79]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[79]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[79]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[7]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[7]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[7]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[80]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[80]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[80]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[80]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[81]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[81]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[81]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[81]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[82]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[82]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[82]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[82]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[83]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[83]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[83]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[83]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[84]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[84]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[84]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[84]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[85]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[85]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[85]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[85]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[86]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[86]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[86]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[86]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[87]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[87]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[87]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[87]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[88]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[88]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[88]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[88]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[89]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[89]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[89]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[89]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[8]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[8]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[8]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[90]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[90]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[90]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[90]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[91]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[91]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[91]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[91]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[92]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[92]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[92]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[92]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[93]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[93]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[93]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[93]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[94]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[94]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[94]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[94]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[95]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[95]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[95]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[95]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[96]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[96]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[96]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[96]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[97]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[97]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[97]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[97]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[98]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[98]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[98]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[98]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[99]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[99]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[99]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[99]  ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[9]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[9]    ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[9]   ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux127~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[0]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux127~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[100] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux27~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[100] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux27~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[101] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux26~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[101] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux26~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[102] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux25~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[102] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux25~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[103] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux24~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[103] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux24~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[104] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux23~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[104] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux23~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[105] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux22~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[105] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux22~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[106] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux21~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[106] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux21~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[107] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux20~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[107] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux20~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[108] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux19~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[108] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux19~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[109] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux18~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[109] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux18~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux117~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[10]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux117~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[110] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux17~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[110] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux17~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[111] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux16~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[111] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux16~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[112] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux15~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[112] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux15~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[113] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux14~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[113] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux14~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[114] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux13~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[114] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux13~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[115] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux12~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[115] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux12~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[116] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux11~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[116] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux11~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[117] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux10~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[117] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux10~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[118] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux9~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[118] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux9~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[119] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux8~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[119] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux8~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux116~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[11]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux116~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[120] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux7~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[120] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux7~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[121] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux6~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[121] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux6~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[122] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux5~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[122] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux5~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[123] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux4~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[123] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux4~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[124] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux3~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[124] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux3~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[125] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux2~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[125] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux2~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[126] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux1~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[126] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux1~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[127] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux0~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[127] ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux0~4             ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux115~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[12]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux115~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux114~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[13]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux114~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux113~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[14]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux113~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux112~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[15]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux112~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux111~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[16]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux111~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux110~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[17]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux110~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux109~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[18]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux109~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux108~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[19]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux108~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux126~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[1]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux126~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux107~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[20]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux107~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux106~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[21]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux106~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux105~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[22]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux105~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux104~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[23]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux104~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux103~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[24]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux103~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux102~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[25]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux102~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux101~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[26]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux101~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux100~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[27]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux100~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux99~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[28]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux99~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux98~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[29]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux98~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux125~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[2]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux125~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux97~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[30]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux97~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux96~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[31]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux96~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[32]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux95~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[32]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux95~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[33]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux94~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[33]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux94~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[34]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux93~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[34]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux93~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[35]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux92~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[35]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux92~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[36]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux91~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[36]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux91~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[37]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux90~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[37]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux90~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[38]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux89~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[38]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux89~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[39]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux88~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[39]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux88~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux124~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[3]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux124~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[40]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux87~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[40]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux87~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[41]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux86~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[41]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux86~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[42]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux85~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[42]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux85~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[43]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux84~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[43]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux84~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[44]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux83~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[44]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux83~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[45]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux82~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[45]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux82~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[46]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux81~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[46]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux81~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[47]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux80~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[47]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux80~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[48]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux79~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[48]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux79~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[49]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux78~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[49]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux78~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux123~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[4]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux123~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[50]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux77~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[50]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux77~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[51]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux76~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[51]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux76~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[52]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux75~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[52]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux75~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[53]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux74~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[53]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux74~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[54]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux73~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[54]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux73~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[55]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux72~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[55]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux72~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[56]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux71~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[56]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux71~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[57]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux70~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[57]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux70~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[58]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux69~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[58]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux69~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[59]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux68~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[59]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux68~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux122~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[5]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux122~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[60]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux67~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[60]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux67~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[61]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux66~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[61]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux66~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[62]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux65~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[62]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux65~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[63]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux64~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[63]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux64~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[64]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux63~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[64]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux63~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[65]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux62~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[65]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux62~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[66]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux61~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[66]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux61~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[67]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux60~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[67]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux60~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[68]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux59~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[68]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux59~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[69]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux58~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[69]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux58~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux121~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[6]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux121~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[70]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux57~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[70]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux57~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[71]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux56~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[71]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux56~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[72]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux55~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[72]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux55~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[73]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux54~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[73]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux54~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[74]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux53~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[74]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux53~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[75]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux52~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[75]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux52~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[76]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux51~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[76]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux51~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[77]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux50~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[77]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux50~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[78]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux49~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[78]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux49~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[79]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux48~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[79]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux48~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux120~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[7]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux120~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[80]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux47~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[80]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux47~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[81]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux46~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[81]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux46~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[82]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux45~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[82]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux45~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[83]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux44~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[83]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux44~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[84]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux43~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[84]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux43~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[85]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux42~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[85]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux42~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[86]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux41~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[86]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux41~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[87]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux40~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[87]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux40~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[88]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux39~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[88]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux39~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[89]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux38~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[89]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux38~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux119~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[8]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux119~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[90]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux37~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[90]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux37~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[91]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux36~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[91]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux36~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[92]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux35~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[92]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux35~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[93]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux34~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[93]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux34~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[94]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux33~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[94]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux33~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[95]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux32~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[95]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux32~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[96]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux31~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[96]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux31~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[97]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux30~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[97]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux30~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[98]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux29~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[98]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux29~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[99]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux28~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[99]  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux28~4            ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux118~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataToWrite[9]   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD|Mux118~4           ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[0]        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[0]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[0]        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[10]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[11]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[12]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[13]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[14]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[15]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[16]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[17]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[18]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[19]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[1]        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[1]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[1]        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[20]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[21]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[22]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[23]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[24]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[25]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[26]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[27]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[28]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[29]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[30]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[31]        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[3]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[4]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[5]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[6]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[7]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[8]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[9]         ; pre-synthesis ; connected ; Top            ; post-synthesis    ; GND                                                                        ; N/A     ;
; MemoryController:control_mem|addr[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[0]~17                                ; N/A     ;
; MemoryController:control_mem|addr[0]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[0]~17                                ; N/A     ;
; MemoryController:control_mem|addr[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[10]~9                                ; N/A     ;
; MemoryController:control_mem|addr[10]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[10]~9                                ; N/A     ;
; MemoryController:control_mem|addr[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[11]~10                               ; N/A     ;
; MemoryController:control_mem|addr[11]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[11]~10                               ; N/A     ;
; MemoryController:control_mem|addr[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[12]~61                                             ; N/A     ;
; MemoryController:control_mem|addr[12]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[12]~61                                             ; N/A     ;
; MemoryController:control_mem|addr[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[13]~62                                             ; N/A     ;
; MemoryController:control_mem|addr[13]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[13]~62                                             ; N/A     ;
; MemoryController:control_mem|addr[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[14]~63                                             ; N/A     ;
; MemoryController:control_mem|addr[14]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[14]~63                                             ; N/A     ;
; MemoryController:control_mem|addr[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[15]~60                                             ; N/A     ;
; MemoryController:control_mem|addr[15]                                       ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|addr_m[15]~60                                             ; N/A     ;
; MemoryController:control_mem|addr[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[1]~0                                 ; N/A     ;
; MemoryController:control_mem|addr[1]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[1]~0                                 ; N/A     ;
; MemoryController:control_mem|addr[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[2]~1                                 ; N/A     ;
; MemoryController:control_mem|addr[2]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[2]~1                                 ; N/A     ;
; MemoryController:control_mem|addr[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[3]~2                                 ; N/A     ;
; MemoryController:control_mem|addr[3]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[3]~2                                 ; N/A     ;
; MemoryController:control_mem|addr[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[4]~3                                 ; N/A     ;
; MemoryController:control_mem|addr[4]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[4]~3                                 ; N/A     ;
; MemoryController:control_mem|addr[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[5]~4                                 ; N/A     ;
; MemoryController:control_mem|addr[5]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[5]~4                                 ; N/A     ;
; MemoryController:control_mem|addr[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[6]~5                                 ; N/A     ;
; MemoryController:control_mem|addr[6]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[6]~5                                 ; N/A     ;
; MemoryController:control_mem|addr[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[7]~6                                 ; N/A     ;
; MemoryController:control_mem|addr[7]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[7]~6                                 ; N/A     ;
; MemoryController:control_mem|addr[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[8]~7                                 ; N/A     ;
; MemoryController:control_mem|addr[8]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[8]~7                                 ; N/A     ;
; MemoryController:control_mem|addr[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[9]~8                                 ; N/A     ;
; MemoryController:control_mem|addr[9]                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|s_addr_m[9]~8                                 ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[0]~41                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[0]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[0]~41                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[10]~42                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[10]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[10]~42                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[11]~43                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[11]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[11]~43                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[12]~44                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[12]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[12]~44                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[13]~45                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[13]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[13]~45                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[14]~46                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[14]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[14]~46                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[15]~37                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[15]                                  ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[15]~37                              ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[1]~47                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[1]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[1]~47                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[2]~48                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[2]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[2]~48                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[3]~39                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[3]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[3]~39                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[4]~49                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[4]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[4]~49                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[5]~38                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[5]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[5]~38                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[6]~50                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[6]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[6]~50                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[7]~51                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[7]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[7]~51                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[8]~34                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[8]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[8]~34                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[9]~52                               ; N/A     ;
; MemoryController:control_mem|s_SRAM_DQ[9]                                   ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|s_SRAM_DQ[9]~52                               ; N/A     ;
; MemoryController:control_mem|we                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|we_aux~3                                      ; N/A     ;
; MemoryController:control_mem|we                                             ; pre-synthesis ; connected ; Top            ; post-synthesis    ; MemoryController:control_mem|we_aux~3                                      ; N/A     ;
; proc:processador|clk                                                        ; pre-synthesis ; connected ; Top            ; post-synthesis    ; genericClock:clock|outClock                                                ; N/A     ;
; proc:processador|data_wr[0]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[0]~128              ; N/A     ;
; proc:processador|data_wr[0]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[0]~128              ; N/A     ;
; proc:processador|data_wr[10]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[10]~47              ; N/A     ;
; proc:processador|data_wr[10]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[10]~47              ; N/A     ;
; proc:processador|data_wr[11]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[11]~59              ; N/A     ;
; proc:processador|data_wr[11]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[11]~59              ; N/A     ;
; proc:processador|data_wr[12]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[12]~95              ; N/A     ;
; proc:processador|data_wr[12]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[12]~95              ; N/A     ;
; proc:processador|data_wr[13]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[13]~126             ; N/A     ;
; proc:processador|data_wr[13]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[13]~126             ; N/A     ;
; proc:processador|data_wr[14]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[14]~127             ; N/A     ;
; proc:processador|data_wr[14]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[14]~127             ; N/A     ;
; proc:processador|data_wr[15]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[15]~129             ; N/A     ;
; proc:processador|data_wr[15]                                                ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[15]~129             ; N/A     ;
; proc:processador|data_wr[1]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[1]~130              ; N/A     ;
; proc:processador|data_wr[1]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[1]~130              ; N/A     ;
; proc:processador|data_wr[2]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[2]~131              ; N/A     ;
; proc:processador|data_wr[2]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[2]~131              ; N/A     ;
; proc:processador|data_wr[3]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[3]~132              ; N/A     ;
; proc:processador|data_wr[3]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[3]~132              ; N/A     ;
; proc:processador|data_wr[4]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[4]~133              ; N/A     ;
; proc:processador|data_wr[4]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[4]~133              ; N/A     ;
; proc:processador|data_wr[5]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[5]~134              ; N/A     ;
; proc:processador|data_wr[5]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[5]~134              ; N/A     ;
; proc:processador|data_wr[6]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[6]~135              ; N/A     ;
; proc:processador|data_wr[6]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[6]~135              ; N/A     ;
; proc:processador|data_wr[7]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[7]~101              ; N/A     ;
; proc:processador|data_wr[7]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[7]~101              ; N/A     ;
; proc:processador|data_wr[8]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[8]~136              ; N/A     ;
; proc:processador|data_wr[8]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[8]~136              ; N/A     ;
; proc:processador|data_wr[9]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[9]~113              ; N/A     ;
; proc:processador|data_wr[9]                                                 ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|datapath:e0|regfile:banco_registros|b[9]~113              ; N/A     ;
; proc:processador|pc[0]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[0]                              ; N/A     ;
; proc:processador|pc[0]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[0]                              ; N/A     ;
; proc:processador|pc[10]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[10]                             ; N/A     ;
; proc:processador|pc[10]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[10]                             ; N/A     ;
; proc:processador|pc[11]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[11]                             ; N/A     ;
; proc:processador|pc[11]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[11]                             ; N/A     ;
; proc:processador|pc[12]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[12]                             ; N/A     ;
; proc:processador|pc[12]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[12]                             ; N/A     ;
; proc:processador|pc[13]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[13]                             ; N/A     ;
; proc:processador|pc[13]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[13]                             ; N/A     ;
; proc:processador|pc[14]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[14]~_wirecell                   ; N/A     ;
; proc:processador|pc[14]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[14]~_wirecell                   ; N/A     ;
; proc:processador|pc[15]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[15]~_wirecell                   ; N/A     ;
; proc:processador|pc[15]                                                     ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[15]~_wirecell                   ; N/A     ;
; proc:processador|pc[1]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[1]                              ; N/A     ;
; proc:processador|pc[1]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[1]                              ; N/A     ;
; proc:processador|pc[2]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[2]                              ; N/A     ;
; proc:processador|pc[2]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[2]                              ; N/A     ;
; proc:processador|pc[3]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[3]                              ; N/A     ;
; proc:processador|pc[3]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[3]                              ; N/A     ;
; proc:processador|pc[4]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[4]                              ; N/A     ;
; proc:processador|pc[4]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[4]                              ; N/A     ;
; proc:processador|pc[5]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[5]                              ; N/A     ;
; proc:processador|pc[5]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[5]                              ; N/A     ;
; proc:processador|pc[6]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[6]                              ; N/A     ;
; proc:processador|pc[6]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[6]                              ; N/A     ;
; proc:processador|pc[7]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[7]                              ; N/A     ;
; proc:processador|pc[7]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[7]                              ; N/A     ;
; proc:processador|pc[8]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[8]                              ; N/A     ;
; proc:processador|pc[8]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[8]                              ; N/A     ;
; proc:processador|pc[9]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[9]                              ; N/A     ;
; proc:processador|pc[9]                                                      ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|next_pc[9]                              ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[0]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[0]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[0]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[10]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[10]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[10]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[11]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[11]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[11]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[12]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[12]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[12]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[13]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[13]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[13]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[14]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[14]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[14]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[15]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[15]          ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[15]                         ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[1]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[1]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[1]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[2]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[2]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[2]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[3]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[3]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[3]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[4]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[4]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[4]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[5]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[5]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[5]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[6]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[6]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[6]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[7]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[7]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[7]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[8]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[8]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[8]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[9]                          ; N/A     ;
; proc:processador|unidad_control:c0|control_l:logica_control|ir[9]           ; pre-synthesis ; connected ; Top            ; post-synthesis    ; proc:processador|unidad_control:c0|previous_ir[9]                          ; N/A     ;
+-----------------------------------------------------------------------------+---------------+-----------+----------------+-------------------+----------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jun 03 13:24:45 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sisa -c sisa
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Structure
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file control_l.vhd
    Info (12022): Found design unit 1: control_l-Structure
    Info (12023): Found entity 1: control_l
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-Structure
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file multi.vhd
    Info (12022): Found design unit 1: multi-Structure
    Info (12023): Found entity 1: multi
Info (12021): Found 2 design units, including 1 entities, in source file proc.vhd
    Info (12022): Found design unit 1: proc-Structure
    Info (12023): Found entity 1: proc
Info (12021): Found 2 design units, including 1 entities, in source file regfile.vhd
    Info (12022): Found design unit 1: regfile-Structure
    Info (12023): Found entity 1: regfile
Info (12021): Found 2 design units, including 1 entities, in source file unidad_control.vhd
    Info (12022): Found design unit 1: unidad_control-Structure
    Info (12023): Found entity 1: unidad_control
Info (12021): Found 2 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: MemoryController-comportament
    Info (12023): Found entity 1: MemoryController
Info (12021): Found 2 design units, including 1 entities, in source file sisa.vhd
    Info (12022): Found design unit 1: sisa-Structure
    Info (12023): Found entity 1: sisa
Info (12021): Found 2 design units, including 1 entities, in source file sramcontroller.vhd
    Info (12022): Found design unit 1: SRAMController-comportament
    Info (12023): Found entity 1: SRAMController
Info (12021): Found 2 design units, including 1 entities, in source file genericclock.vhd
    Info (12022): Found design unit 1: genericClock-Structure
    Info (12023): Found entity 1: genericClock
Info (12021): Found 2 design units, including 1 entities, in source file driver7segments.vhd
    Info (12022): Found design unit 1: driver7segments-Structure
    Info (12023): Found entity 1: driver7segments
Info (12021): Found 2 design units, including 1 entities, in source file controladores_io.vhd
    Info (12022): Found design unit 1: controladores_IO-Structure
    Info (12023): Found entity 1: controladores_IO
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_controller.vhd
    Info (12022): Found design unit 1: keyboard_controller-Behavioral
    Info (12023): Found entity 1: keyboard_controller
Info (12021): Found 2 design units, including 1 entities, in source file ps2_keyboard.vhd
    Info (12022): Found design unit 1: ps2_keyboard_interface-trans
    Info (12023): Found entity 1: ps2_keyboard_interface
Info (12021): Found 2 design units, including 1 entities, in source file pulsadores.vhd
    Info (12022): Found design unit 1: pulsadores-Structure
    Info (12023): Found entity 1: pulsadores
Info (12021): Found 2 design units, including 1 entities, in source file interruptores.vhd
    Info (12022): Found design unit 1: interruptores-Structure
    Info (12023): Found entity 1: interruptores
Info (12021): Found 2 design units, including 1 entities, in source file keyboard_controller_intr.vhd
    Info (12022): Found design unit 1: keyboard_controller_intr-Structure
    Info (12023): Found entity 1: keyboard_controller_intr
Info (12021): Found 2 design units, including 1 entities, in source file timer.vhd
    Info (12022): Found design unit 1: timer-Structure
    Info (12023): Found entity 1: timer
Info (12021): Found 2 design units, including 1 entities, in source file interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-Structure
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file modulo_excepciones.vhd
    Info (12022): Found design unit 1: modulo_excepciones-Structure
    Info (12023): Found entity 1: modulo_excepciones
Info (12021): Found 2 design units, including 1 entities, in source file tlb.vhd
    Info (12022): Found design unit 1: tlb-Structure
    Info (12023): Found entity 1: tlb
Info (12021): Found 2 design units, including 1 entities, in source file regfilesimd.vhd
    Info (12022): Found design unit 1: regfileSIMD-Structure
    Info (12023): Found entity 1: regfileSIMD
Info (12021): Found 2 design units, including 1 entities, in source file unidadsimd.vhd
    Info (12022): Found design unit 1: unidadSIMD-Structure
    Info (12023): Found entity 1: unidadSIMD
Info (12021): Found 2 design units, including 1 entities, in source file alusimd.vhd
    Info (12022): Found design unit 1: aluSIMD-Structure
    Info (12023): Found entity 1: aluSIMD
Info (12021): Found 2 design units, including 1 entities, in source file sram_simdcontroller.vhd
    Info (12022): Found design unit 1: SRAM_SIMDController-comportament
    Info (12023): Found entity 1: SRAM_SIMDController
Info (12127): Elaborating entity "sisa" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at sisa.vhd(170): object "s_pc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sisa.vhd(178): object "s_wr_io" assigned a value but never read
Info (12128): Elaborating entity "genericClock" for hierarchy "genericClock:clock"
Info (12128): Elaborating entity "proc" for hierarchy "proc:processador"
Warning (10036): Verilog HDL or VHDL warning at proc.vhd(195): object "s_r_out_i" assigned a value but never read
Info (12128): Elaborating entity "tlb" for hierarchy "proc:processador|tlb:tlbi"
Warning (10492): VHDL Process Statement warning at tlb.vhd(96): signal "read_only" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "unidad_control" for hierarchy "proc:processador|unidad_control:c0"
Info (12128): Elaborating entity "control_l" for hierarchy "proc:processador|unidad_control:c0|control_l:logica_control"
Info (12128): Elaborating entity "multi" for hierarchy "proc:processador|unidad_control:c0|multi:multi_0"
Info (12128): Elaborating entity "unidadSIMD" for hierarchy "proc:processador|unidadSIMD:simd"
Info (12128): Elaborating entity "regfileSIMD" for hierarchy "proc:processador|unidadSIMD:simd|regfileSIMD:banco_SIMD"
Info (12128): Elaborating entity "aluSIMD" for hierarchy "proc:processador|unidadSIMD:simd|aluSIMD:alu_SIMD"
Info (12128): Elaborating entity "datapath" for hierarchy "proc:processador|datapath:e0"
Warning (10541): VHDL Signal Declaration warning at datapath.vhd(39): used implicit default value for signal "wr_io" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "regfile" for hierarchy "proc:processador|datapath:e0|regfile:banco_registros"
Warning (10541): VHDL Signal Declaration warning at regfile.vhd(46): used implicit default value for signal "s_addr_m" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info (12128): Elaborating entity "alu" for hierarchy "proc:processador|datapath:e0|alu:alu0"
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:control_mem"
Info (12128): Elaborating entity "SRAMController" for hierarchy "MemoryController:control_mem|SRAMController:sram_ctrl"
Info (12128): Elaborating entity "SRAM_SIMDController" for hierarchy "MemoryController:control_mem|SRAM_SIMDController:simd_sram"
Info (10041): Inferred latch for "dataReaded[127]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[126]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[125]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[124]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[123]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[122]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[121]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[120]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[119]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[118]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[117]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[116]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[115]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[114]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[113]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[112]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[111]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[110]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[109]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[108]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[107]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[106]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[105]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[104]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[103]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[102]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[101]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[100]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[99]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[98]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[97]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[96]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[95]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[94]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[93]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[92]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[91]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[90]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[89]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[88]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[87]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[86]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[85]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[84]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[83]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[82]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[81]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[80]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[79]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[78]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[77]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[76]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[75]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[74]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[73]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[72]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[71]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[70]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[69]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[68]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[67]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[66]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[65]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[64]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[63]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[62]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[61]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[60]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[59]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[58]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[57]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[56]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[55]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[54]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[53]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[52]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[51]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[50]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[49]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[48]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[47]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[46]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[45]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[44]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[43]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[42]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[41]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[40]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[39]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[38]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[37]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[36]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[35]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[34]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[33]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[32]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[31]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[30]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[29]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[28]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[27]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[26]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[25]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[24]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[23]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[22]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[21]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[20]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[19]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[18]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[17]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[16]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[15]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[14]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[13]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[12]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[11]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[10]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[9]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[8]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[7]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[6]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[5]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[4]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[3]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[2]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[1]" at SRAM_SIMDController.vhd(37)
Info (10041): Inferred latch for "dataReaded[0]" at SRAM_SIMDController.vhd(37)
Info (12128): Elaborating entity "controladores_IO" for hierarchy "controladores_IO:controlador_IO"
Warning (10036): Verilog HDL or VHDL warning at controladores_IO.vhd(124): object "s_sw" assigned a value but never read
Info (12128): Elaborating entity "timer" for hierarchy "controladores_IO:controlador_IO|timer:tmr"
Warning (10492): VHDL Process Statement warning at timer.vhd(25): signal "boot" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "pulsadores" for hierarchy "controladores_IO:controlador_IO|pulsadores:k0"
Warning (10492): VHDL Process Statement warning at pulsadores.vhd(25): signal "keys" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "interruptores" for hierarchy "controladores_IO:controlador_IO|interruptores:sw"
Warning (10492): VHDL Process Statement warning at interruptores.vhd(27): signal "switches" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "keyboard_controller_intr" for hierarchy "controladores_IO:controlador_IO|keyboard_controller_intr:kb"
Info (12128): Elaborating entity "keyboard_controller" for hierarchy "controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb"
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(39): object "rx_extended" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(44): object "tx_write_ack_o" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(45): object "tx_error_no_keyboard_ack" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard_controller.vhd(47): object "rx_scan_code" assigned a value but never read
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(100): signal "rx_data_ready" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(100): signal "rx_released" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(101): signal "rx_shift_key_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at keyboard_controller.vhd(101): signal "rx_ascii" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at keyboard_controller.vhd(96): inferring latch(es) for signal or variable "data_available", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "data_available" at keyboard_controller.vhd(96)
Info (12128): Elaborating entity "ps2_keyboard_interface" for hierarchy "controladores_IO:controlador_IO|keyboard_controller_intr:kb|keyboard_controller:kb|ps2_keyboard_interface:k0"
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "controladores_IO:controlador_IO|interrupt_controller:i_c"
Info (10041): Inferred latch for "iid[0]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[1]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[2]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[3]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[4]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[5]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[6]" at interrupt_controller.vhd(54)
Info (10041): Inferred latch for "iid[7]" at interrupt_controller.vhd(54)
Info (12128): Elaborating entity "driver7segments" for hierarchy "controladores_IO:controlador_IO|driver7segments:d0"
Info (12128): Elaborating entity "modulo_excepciones" for hierarchy "modulo_excepciones:excep_module"
Warning (12125): Using design file vga_controller.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_controller-vga_controller_rtl
    Info (12023): Found entity 1: vga_controller
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga"
Warning (12125): Using design file vga_sync.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_sync-vga_sync_arch
    Info (12023): Found entity 1: vga_sync
Info (12128): Elaborating entity "vga_sync" for hierarchy "vga_controller:vga|vga_sync:u_vga_sync"
Warning (12125): Using design file vga_font_rom.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_font_rom-vga_font_rom_arch
    Info (12023): Found entity 1: vga_font_rom
Info (12128): Elaborating entity "vga_font_rom" for hierarchy "vga_controller:vga|vga_font_rom:u_font_rom"
Warning (12125): Using design file vga_ram_dual.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: vga_ram_dual-vga_ram_dual_arch
    Info (12023): Found entity 1: vga_ram_dual
Info (12128): Elaborating entity "vga_ram_dual" for hierarchy "vga_controller:vga|vga_ram_dual:U_MonitorRam"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qs14.tdf
    Info (12023): Found entity 1: altsyncram_qs14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf
    Info (12023): Found entity 1: mux_aoc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf
    Info (12023): Found entity 1: decode_rqf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_hdi.tdf
    Info (12023): Found entity 1: cntr_hdi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_dcc.tdf
    Info (12023): Found entity 1: cmpr_dcc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf
    Info (12023): Found entity 1: cntr_02j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf
    Info (12023): Found entity 1: cntr_sbi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf
    Info (12023): Found entity 1: cmpr_8cc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf
    Info (12023): Found entity 1: cntr_gui
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf
    Info (12023): Found entity 1: cmpr_5cc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_controller:vga|vga_ram_dual:U_MonitorRam|mem1_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "vga_controller:vga|vga_ram_dual:U_MonitorRam|mem0_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 4096
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:processador|datapath:e0|alu:alu0|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "proc:processador|datapath:e0|alu:alu0|Div1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:processador|datapath:e0|alu:alu0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "proc:processador|datapath:e0|alu:alu0|Mult0"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0"
Info (12133): Instantiated megafunction "vga_controller:vga|vga_ram_dual:U_MonitorRam|altsyncram:mem1_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "4096"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qug1.tdf
    Info (12023): Found entity 1: altsyncram_qug1
Info (12130): Elaborated megafunction instantiation "proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0"
Info (12133): Instantiated megafunction "proc:processador|datapath:e0|alu:alu0|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rto.tdf
    Info (12023): Found entity 1: lpm_divide_rto
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_8dg.tdf
    Info (12023): Found entity 1: abs_divider_8dg
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_s5f.tdf
    Info (12023): Found entity 1: alt_u_div_s5f
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf
    Info (12023): Found entity 1: add_sub_lkc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf
    Info (12023): Found entity 1: add_sub_mkc
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_2s9.tdf
    Info (12023): Found entity 1: lpm_abs_2s9
Info (12130): Elaborated megafunction instantiation "proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1"
Info (12133): Instantiated megafunction "proc:processador|datapath:e0|alu:alu0|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_3gm.tdf
    Info (12023): Found entity 1: lpm_divide_3gm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12130): Elaborated megafunction instantiation "proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf
    Info (12023): Found entity 1: mult_h1t
Info (12130): Elaborated megafunction instantiation "proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "proc:processador|datapath:e0|alu:alu0|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 30 buffer(s)
    Info (13016): Ignored 30 CARRY_SUM buffer(s)
Warning (13044): Always-enabled tri-state buffer(s) removed
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[0]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_0_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[10]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_10_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[11]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_11_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[12]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_12_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[13]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_13_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[14]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_14_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[15]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_15_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[1]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_1_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[2]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_2_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[3]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_3_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[4]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_4_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[5]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_5_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[6]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_6_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[7]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_7_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[8]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_8_" into a wire
    Warning (13045): Converted the fanout from the always-enabled tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[9]" to the node "pre_syn.bp.control_mem_simd_sram_SRAM_DQ_9_" into a wire
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[0]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[10]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[11]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[12]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[13]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[14]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[15]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[1]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[2]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[3]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[4]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[5]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[6]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[7]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[7]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[8]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|simd_SRAM_DQ[9]" to the node "MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[9]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[0]" to the node "MemoryController:control_mem|rd_data[0]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[10]" to the node "MemoryController:control_mem|rd_data[10]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[11]" to the node "MemoryController:control_mem|rd_data[11]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[12]" to the node "MemoryController:control_mem|rd_data[12]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[13]" to the node "MemoryController:control_mem|rd_data[13]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[14]" to the node "MemoryController:control_mem|rd_data[14]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[15]" to the node "MemoryController:control_mem|rd_data[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[1]" to the node "MemoryController:control_mem|rd_data[1]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[2]" to the node "MemoryController:control_mem|rd_data[2]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[3]" to the node "MemoryController:control_mem|rd_data[3]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[4]" to the node "MemoryController:control_mem|rd_data[4]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[5]" to the node "MemoryController:control_mem|rd_data[5]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[6]" to the node "MemoryController:control_mem|rd_data[6]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[7]" to the node "MemoryController:control_mem|rd_data[15]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[8]" to the node "MemoryController:control_mem|rd_data[8]" into an OR gate
    Warning (13047): Converted the fan-out from the tri-state buffer "MemoryController:control_mem|s_SRAM_DQ[9]" to the node "MemoryController:control_mem|rd_data[1]" into an OR gate
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[0] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[100] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[101] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[102] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[103] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[104] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[105] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[106] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[107] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[108] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[109] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[10] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[110] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[111] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[112] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[113] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[114] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[115] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[116] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[117] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[118] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[119] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[11] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[120] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[121] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[122] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[123] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[124] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[125] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[126] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[127] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[12] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[13] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[14] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[15] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[16] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[17] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[18] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[19] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[1] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[20] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[21] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[22] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[23] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[24] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[25] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[26] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[27] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[28] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[29] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[2] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[30] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[31] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[32] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[33] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[34] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[35] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[36] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[37] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[38] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[39] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[3] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[40] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[41] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[42] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[43] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[44] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[45] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[46] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[47] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[48] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[49] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[4] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[50] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[51] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[52] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[53] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[54] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[55] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[56] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[57] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[58] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[59] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[5] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[60] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[61] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[62] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[63] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[64] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[65] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[66] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[67] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[68] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[69] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[6] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[70] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[71] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[72] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[73] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[74] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[75] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[76] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[77] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[78] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[79] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[7] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[80] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[81] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[82] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[83] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[84] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[85] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[86] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[87] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[88] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[89] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[8] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[90] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[91] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[92] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[93] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[94] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[95] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[96] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[97] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[98] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[99] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Warning (13012): Latch MemoryController:control_mem|SRAM_SIMDController:simd_sram|dataReaded[9] has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal MemoryController:control_mem|SRAM_SIMDController:simd_sram|estat[2]
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "controladores_IO:controlador_IO|pulsadores:k0|old_key[0]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|pulsadores:k0|old_key[0]~_emulated" and latch "controladores_IO:controlador_IO|pulsadores:k0|old_key[0]~1"
    Warning (13310): Register "controladores_IO:controlador_IO|pulsadores:k0|old_key[1]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|pulsadores:k0|old_key[1]~_emulated" and latch "controladores_IO:controlador_IO|pulsadores:k0|old_key[1]~5"
    Warning (13310): Register "controladores_IO:controlador_IO|pulsadores:k0|old_key[2]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|pulsadores:k0|old_key[2]~_emulated" and latch "controladores_IO:controlador_IO|pulsadores:k0|old_key[2]~9"
    Warning (13310): Register "controladores_IO:controlador_IO|pulsadores:k0|old_key[3]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|pulsadores:k0|old_key[3]~_emulated" and latch "controladores_IO:controlador_IO|pulsadores:k0|old_key[3]~13"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[0]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[0]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[0]~1"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[1]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[1]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[1]~5"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[2]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[2]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[2]~9"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[3]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[3]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[3]~13"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[4]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[4]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[4]~17"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[5]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[5]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[5]~21"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[6]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[6]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[6]~25"
    Warning (13310): Register "controladores_IO:controlador_IO|interruptores:sw|old_sw[7]" is converted into an equivalent circuit using register "controladores_IO:controlador_IO|interruptores:sw|old_sw[7]~_emulated" and latch "controladores_IO:controlador_IO|interruptores:sw|old_sw[7]~29"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "VGA_R[4]" is stuck at GND
    Warning (13410): Pin "VGA_R[5]" is stuck at GND
    Warning (13410): Pin "VGA_R[6]" is stuck at GND
    Warning (13410): Pin "VGA_R[7]" is stuck at GND
    Warning (13410): Pin "VGA_G[4]" is stuck at GND
    Warning (13410): Pin "VGA_G[5]" is stuck at GND
    Warning (13410): Pin "VGA_G[6]" is stuck at GND
    Warning (13410): Pin "VGA_G[7]" is stuck at GND
    Warning (13410): Pin "VGA_B[4]" is stuck at GND
    Warning (13410): Pin "VGA_B[5]" is stuck at GND
    Warning (13410): Pin "VGA_B[6]" is stuck at GND
    Warning (13410): Pin "VGA_B[7]" is stuck at GND
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 841 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35026): Attempting to remove 16 I/O cell(s) that do not connect to top-level pins or have illegal connectivity
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_0_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_10_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_11_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_12_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_13_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_14_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_15_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_1_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_2_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_3_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_4_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_5_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_6_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_7_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_8_"
    Info (35028): Failed to remove I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_9_"
Critical Warning (35033): Found I/O pins in lower-level partitions that are not connected in the top-level design
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_0_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_10_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_11_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_12_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_13_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_14_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_15_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_1_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_2_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_3_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_4_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_5_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_6_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_7_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_8_" is not connected to partition "Top"
    Critical Warning (35034): I/O cell "pre_syn.bp.control_mem_s_SRAM_DQ_9_" is not connected to partition "Top"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]"
Info (21057): Implemented 17742 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 18 input pins
    Info (21059): Implemented 110 output pins
    Info (21060): Implemented 18 bidirectional pins
    Info (21061): Implemented 17155 logic cells
    Info (21064): Implemented 436 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 382 warnings
    Info: Peak virtual memory: 622 megabytes
    Info: Processing ended: Mon Jun 03 13:25:48 2019
    Info: Elapsed time: 00:01:03
    Info: Total CPU time (on all processors): 00:01:03


