{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/YosysHQ/riscv-formal\n",
    "rvfi interface\n",
    "yosys functional IR\n",
    "rtlv\n",
    "low* parfait? \n",
    "\n",
    "https://github.com/BrunoLevy/learn-fpga"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "nand2tetris\n",
    "riscv cpu?\n",
    "ibex\n",
    "\n",
    "\n",
    "\n",
    "https://www.youtube.com/watch?v=izPdo7n1u1I&ab_channel=MarcoSpazianiBrunella  RISC-V Processor Design Course \n",
    "\n",
    "https://projectf.io/tutorials/\n",
    "\n",
    "I wonder if I could use #display to make an ascii display\n",
    "\n",
    "https://github.com/adam-maj/tiny-gpu\n",
    "\n",
    "blif files output from iverilog\n",
    "\n",
    "\n",
    "\n",
    "https://www.youtube.com/watch?v=Ke18NI5neoM&ab_channel=MikeBartley  Introduction to Verification and SystemVerilog for Beginners\n",
    "\n",
    "\n",
    "verilog-tl\n",
    "\n",
    "uvm. system verilog has classes?\n",
    "\n",
    "\"DV\" - design verification\n",
    "\n",
    "https://edaplayground.com/\n",
    "\n",
    "cocotb\n",
    "\n",
    "https://news.ycombinator.com/item?id=43027335 game bub \n",
    "\n",
    "system verilog. DPI. assertions, clocking blocks objectsa, rand gstimulus, functional coverage, dynamic processes\n",
    "\n",
    "property grant_within_5\n",
    "$rose(ack)  |-> ##[0:5] grant;\n",
    "endproperty\n",
    "\n",
    "extend classes\n",
    "constraint\n",
    "\n",
    "cover\n",
    "\n",
    "\n",
    "eqy\n",
    " https://github.com/YosysHQ/eqy\n",
    "https://yosyshq.readthedocs.io/projects/eqy/en/latest/\n",
    "gold \n",
    "and gate scripts\n",
    "\n",
    "https://github.com/YosysHQ/mcy mutation coverage\n",
    "\n",
    "\n",
    "sby https://github.com/YosysHQ/sby frontend driver? Python. Seems like not much meat is here.\n",
    "https://yosyshq.readthedocs.io/projects/sby/en/latest/\n",
    "\n",
    "https://yosyshq.readthedocs.io/projects/sby/en/latest/verilog.html supported formal systemverilog.\n",
    "$rose $fell $changed $stable $past\n",
    "https://www.chipverify.com/systemverilog/systemverilog-assertions\n",
    "https://symbiyosys.readthedocs.io/en/latest/verific.html sva support. s_until, |=> vs |-> sequence,. verific\n",
    "\n",
    "sby-gui\n",
    "\n",
    "\n",
    "https://www.youtube.com/watch?v=Q2w5outo6DI&ab_channel=FOSSiFoundation  Formal Verification with Yosys-SMTBMC - ORCONF 2016 . Wow time keeps moving.\n",
    "https://www.youtube.com/watch?v=Xlp-Gwdxouk&ab_channel=MikeBartley This talk has nice examples. fib memcheck parcase\n",
    "https://slideplayer.com/slide/11950984/\n",
    "\n",
    "smtbmc is a python script (?) post process aiger checkers.\n",
    "smtc constraints file?\n",
    "\n",
    "s_eventually hmm. LTL specs\n",
    "`ifdef FORMAL  is what -formal flag does to read_verilog\n",
    "\n",
    "https://carrv.github.io/2021/papers/CARRV2021_paper_26_Moroze.pdf  rtlv: push-button verification of software on hardware\n",
    "https://github.com/nmoroze/kronos\n",
    "https://pypi.org/project/bin2coe/\n",
    "https://github.com/siliconcompiler/siliconcompiler\n",
    "\n",
    "https://github.com/anishathalye/rtlv deprecated\n",
    "https://github.com/anishathalye/knox newer version https://anish.io/knox/\n",
    "\n",
    "https://github.com/intel/systemc-compiler\n",
    "\n",
    "https://github.com/aolofsson/awesome-opensource-hardware\n",
    "https://github.com/aolofsson/oh?tab=readme-ov-file\n",
    "\n",
    "https://dl.acm.org/doi/10.1145/3578527.3578540  Assertion Based Verification using Yosys: A Case Study from Nuclear Domain\n",
    "\n",
    "https://www.philipzucker.com/nand2tetris-in-verilog-and-fpga-and-coq/ oh no. 2018. oh no.\n",
    "https://github.com/philzook58/nand2coq/tree/master/verilog oooh no no no no \n",
    "\n",
    "\n",
    "https://github.com/greatscottgadgets/luna amaranth library for usb devices. huh.\n",
    "\n",
    "https://github.com/aolofsson/awesome-opensource-hardware"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# riscv\n",
    "https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md#the-risc-v-instruction-set-architecture\n",
    "\n",
    "\n",
    "https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/riscv_assembly.v embedded assembler. neat.\n",
    "femtorv\n",
    "\n",
    "picorv32\n",
    "\n",
    "nerv - this is probably the simplest one\n",
    "\n",
    "https://github.com/olofk/serv"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# learn fpga\n",
    "\n",
    "https://github.com/merledu/symbiflow-magic\n",
    "\n",
    "\n",
    "Nice simple make scripts. It may be interesting to place and route the fpga so that I can get stuff like LUT count or frequency estimates\n",
    "\n",
    "\n",
    "In SIM there is a verilator to opengl led screen.\n",
    "\n",
    "Dryhstone. what is that? https://en.wikipedia.org/wiki/Dhrystone https://www.reddit.com/r/RISCV/comments/1cyoxi2/ask_about_dhrystone/\n",
    "\n",
    "minksy circle algorithm\n",
    "\n",
    "FOMU board\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "PROJECTNAME=blink\n",
    "VERILOGS=\"$PROJECTNAME.v\"\n",
    "yosys -q -p \"synth_ice40 -top $PROJECTNAME -json $PROJECTNAME.json\" $VERILOGS || exit\n",
    "nextpnr-ice40 --force --json $PROJECTNAME.json --pcf $PROJECTNAME.pcf --asc $PROJECTNAME.asc --freq 12 --hx1k --package tq144 $1 || exit\n",
    "icetime -p $PROJECTNAME.pcf -P tq144 -r $PROJECTNAME.timings -d hx1k -t $PROJECTNAME.asc\n",
    "icepack $PROJECTNAME.asc $PROJECTNAME.bin || exit\n",
    "iceprog $PROJECTNAME.bin || exit\n",
    "echo DONE.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# pysosys smtbmc\n",
    "\n",
    "https://github.com/YosysHQ/yosys/pull/4894 Add abstract pass for formal verification. loosen contraints. Interesting"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 291,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pyosys"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/YosysHQ/yosys/blob/main/backends/smt2/smtio.py\n",
    "\n",
    "https://github.com/YosysHQ/yosys/blob/df3c62a4eda60ec79372aaead1188df02855dbb0/backends/smt2/smtbmc.py#L1956 this is bounded unrolling\n",
    "smtio mirrors writes\n",
    "\n",
    "with open(args[0], \"r\") as f:\n",
    "    for line in f:\n",
    "        smt.write(line)\n",
    "\n",
    "        https://github.com/YosysHQ/yosys/blob/df3c62a4eda60ec79372aaead1188df02855dbb0/backends/smt2/smtio.py#L534 Thie info function is the one understand yosys annotations\n",
    "Not too crqazy\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 308,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Help on class SmtIo in module yowasp_yosys.share.python3.smtio:\n",
      "\n",
      "class SmtIo(builtins.object)\n",
      " |  SmtIo(opts=None)\n",
      " |\n",
      " |  Methods defined here:\n",
      " |\n",
      " |  __del__(self)\n",
      " |\n",
      " |  __init__(self, opts=None)\n",
      " |      Initialize self.  See help(type(self)) for accurate signature.\n",
      " |\n",
      " |  bv2bin(self, v)\n",
      " |\n",
      " |  bv2hex(self, v)\n",
      " |\n",
      " |  bv2int(self, v)\n",
      " |\n",
      " |  check_sat(self, expected=['sat', 'unsat', 'unknown', 'timeout', 'interrupted'])\n",
      " |\n",
      " |  get(self, expr)\n",
      " |\n",
      " |  get_list(self, expr_list)\n",
      " |\n",
      " |  get_net(self, mod_name, net_path, state_name)\n",
      " |\n",
      " |  get_net_bin(self, mod_name, net_path, state_name)\n",
      " |\n",
      " |  get_net_bin_list(self, mod_name, net_path_list, state_name)\n",
      " |\n",
      " |  get_net_hex(self, mod_name, net_path, state_name)\n",
      " |\n",
      " |  get_net_hex_list(self, mod_name, net_path_list, state_name)\n",
      " |\n",
      " |  get_net_list(self, mod_name, net_path_list, state_name)\n",
      " |\n",
      " |  get_path(self, mod, path)\n",
      " |\n",
      " |  get_raw_unsat_assumptions(self)\n",
      " |\n",
      " |  get_unsat_assumptions(self, minimize=False)\n",
      " |\n",
      " |  hierallconsts(self, top)\n",
      " |\n",
      " |  hierallseqs(self, top)\n",
      " |\n",
      " |  hieranyconsts(self, top)\n",
      " |\n",
      " |  hieranyseqs(self, top)\n",
      " |\n",
      " |  hiermems(self, top)\n",
      " |\n",
      " |  hiernets(self, top, regs_only=False)\n",
      " |\n",
      " |  hierwitness(self, top, allregs=False, blackbox=True)\n",
      " |\n",
      " |  info(self, stmt)\n",
      " |\n",
      " |  mem_exists(self, mod, mem_path)\n",
      " |\n",
      " |  mem_expr(self, mod, base, path, port=None, infomode=False)\n",
      " |\n",
      " |  mem_info(self, mod, path)\n",
      " |\n",
      " |  net_clock(self, mod, net_path)\n",
      " |\n",
      " |  net_exists(self, mod, net_path)\n",
      " |\n",
      " |  net_expr(self, mod, base, path)\n",
      " |\n",
      " |  net_width(self, mod, net_path)\n",
      " |\n",
      " |  p_close(self)\n",
      " |\n",
      " |  p_open(self)\n",
      " |\n",
      " |  p_poll(self, timeout=0.1)\n",
      " |\n",
      " |  p_read(self)\n",
      " |\n",
      " |  p_thread_main(self)\n",
      " |\n",
      " |  p_write(self, data, flush)\n",
      " |\n",
      " |  parse(self, stmt)\n",
      " |\n",
      " |  read(self)\n",
      " |\n",
      " |  replace_in_stmt(self, stmt, pat, repl)\n",
      " |\n",
      " |  setup(self)\n",
      " |\n",
      " |  timestamp(self)\n",
      " |\n",
      " |  unparse(self, stmt)\n",
      " |\n",
      " |  unroll_stmt(self, stmt)\n",
      " |\n",
      " |  wait(self)\n",
      " |\n",
      " |  witness_net_expr(self, mod, base, witness)\n",
      " |\n",
      " |  write(self, stmt, unroll=True)\n",
      " |\n",
      " |  ----------------------------------------------------------------------\n",
      " |  Data descriptors defined here:\n",
      " |\n",
      " |  __dict__\n",
      " |      dictionary for instance variables\n",
      " |\n",
      " |  __weakref__\n",
      " |      list of weak references to the object\n",
      "\n"
     ]
    }
   ],
   "source": [
    "#import yowasp_yosys.smtbmc\n",
    "# .venv/lib/python3.12/site-packages/yowasp_yosys/share/python3/smtio.py\n",
    "import yowasp_yosys.share.python3.smtio as smtio\n",
    "#import yowasp_yosys.smtbmc\n",
    "s = smtio.SmtIo()\n",
    "help(type(s))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 292,
   "metadata": {},
   "outputs": [
    {
     "ename": "ModuleNotFoundError",
     "evalue": "No module named 'smtbmc'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mModuleNotFoundError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[292], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01msmtbmc\u001b[39;00m\n",
      "\u001b[0;31mModuleNotFoundError\u001b[0m: No module named 'smtbmc'"
     ]
    }
   ],
   "source": [
    "import smtbmc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pyosys"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 288,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "yosys-smtbmc [options] <yosys_smt2_output>\n",
      "\n",
      "    -h, --help\n",
      "    \tshow this message\n",
      "\n",
      "    -t <num_steps>\n",
      "    -t <skip_steps>:<num_steps>\n",
      "    -t <skip_steps>:<step_size>:<num_steps>\n",
      "        default: skip_steps=0, step_size=1, num_steps=20\n",
      "\n",
      "    -g\n",
      "        generate an arbitrary trace that satisfies\n",
      "        all assertions and assumptions.\n",
      "\n",
      "    -i\n",
      "        instead of BMC run temporal induction\n",
      "\n",
      "    -c\n",
      "        instead of regular BMC run cover analysis\n",
      "\n",
      "    -m <module_name>\n",
      "        name of the top module\n",
      "\n",
      "    --smtc <constr_filename>\n",
      "        read constraints file\n",
      "\n",
      "    --cex <cex_filename>\n",
      "        read cex file as written by ABC's \"write_cex -n\"\n",
      "\n",
      "    --aig <prefix>\n",
      "        read AIGER map file (as written by Yosys' \"write_aiger -map\")\n",
      "        and AIGER witness file. The file names are <prefix>.aim for\n",
      "        the map file and <prefix>.aiw for the witness file.\n",
      "\n",
      "    --aig <aim_filename>:<aiw_filename>\n",
      "        like above, but for map files and witness files that do not\n",
      "        share a filename prefix (or use different file extensions).\n",
      "\n",
      "    --aig-noheader\n",
      "        the AIGER witness file does not include the status and\n",
      "        properties lines.\n",
      "\n",
      "    --yw <yosys_witness_filename>\n",
      "        read a Yosys witness.\n",
      "\n",
      "    --btorwit <btor_witness_filename>\n",
      "        read a BTOR witness.\n",
      "\n",
      "    --noinfo\n",
      "        only run the core proof, do not collect and print any\n",
      "        additional information (e.g. which assert failed)\n",
      "\n",
      "    --presat\n",
      "        check if the design with assumptions but without assertions\n",
      "        is SAT before checking if assertions are UNSAT. This will\n",
      "        detect if there are contradicting assumptions. In some cases\n",
      "        this will also help to \"warm up\" the solver, potentially\n",
      "        yielding a speedup.\n",
      "\n",
      "    --final-only\n",
      "        only check final constraints, assume base case\n",
      "\n",
      "    --assume-skipped <start_step>\n",
      "        assume asserts in skipped steps in BMC.\n",
      "        no assumptions are created for skipped steps\n",
      "        before <start_step>.\n",
      "\n",
      "    --dump-vcd <vcd_filename>\n",
      "        write trace to this VCD file\n",
      "        (hint: use 'write_smt2 -wires' for maximum\n",
      "        coverage of signals in generated VCD file)\n",
      "\n",
      "    --dump-yw <yw_filename>\n",
      "        write trace as a Yosys witness trace\n",
      "\n",
      "    --dump-vlogtb <verilog_filename>\n",
      "        write trace as Verilog test bench\n",
      "\n",
      "    --vlogtb-top <hierarchical_name>\n",
      "        use the given entity as top module for the generated\n",
      "        Verilog test bench. The <hierarchical_name> is relative\n",
      "        to the design top module without the top module name.\n",
      "\n",
      "    --dump-smtc <constr_filename>\n",
      "        write trace as constraints file\n",
      "\n",
      "    --smtc-init\n",
      "        write just the last state as initial constraint to smtc file\n",
      "\n",
      "    --smtc-top <old>[:<new>]\n",
      "        replace <old> with <new> in constraints dumped to smtc\n",
      "        file and only dump object below <old> in design hierarchy.\n",
      "\n",
      "    --noinit\n",
      "        do not assume initial conditions in state 0\n",
      "\n",
      "    --dump-all\n",
      "        when using -g or -i, create a dump file for each\n",
      "        step. The character '%' is replaced in all dump\n",
      "        filenames with the step number.\n",
      "\n",
      "    --append <num_steps>\n",
      "        add <num_steps> time steps at the end of the trace\n",
      "        when creating a counter example (this additional time\n",
      "        steps will still be constrained by assumptions)\n",
      "\n",
      "    --binary\n",
      "        dump anyconst values as raw bit strings\n",
      "\n",
      "    --keep-going\n",
      "        continue BMC after the first failed assertion and report\n",
      "        further failed assertions. To output multiple traces\n",
      "        covering all found failed assertions, the character '%' is\n",
      "        replaced in all dump filenames with an increasing number.\n",
      "        In cover mode, don't stop when a cover trace contains a failed\n",
      "        assertion.\n",
      "\n",
      "    --check-witness\n",
      "        check that the used witness file contains sufficient\n",
      "        constraints to force an assertion failure.\n",
      "\n",
      "    --detect-loops\n",
      "        check if states are unique in temporal induction counter examples\n",
      "        (this feature is experimental and incomplete)\n",
      "\n",
      "    --incremental\n",
      "        run in incremental mode (experimental)\n",
      "\n",
      "    --track-assumes\n",
      "        track individual assumptions and report a subset of used\n",
      "        assumptions that are sufficient for the reported outcome. This\n",
      "        can be used to debug PREUNSAT failures as well as to find a\n",
      "        smaller set of sufficient assumptions.\n",
      "\n",
      "    --minimize-assumes\n",
      "        when using --track-assumes, solve for a minimal set of sufficient assumptions.\n",
      "\n",
      "    -s <solver>\n",
      "        set SMT solver: z3, yices, boolector, bitwuzla, cvc4, mathsat, dummy\n",
      "        default: yices\n",
      "\n",
      "    -S <opt>\n",
      "        pass <opt> as command line argument to the solver\n",
      "\n",
      "    --timeout <value>\n",
      "        set the solver timeout to the specified value (in seconds).\n",
      "\n",
      "    --logic <smt2_logic>\n",
      "        use the specified SMT2 logic (e.g. QF_AUFBV)\n",
      "\n",
      "    --dummy <filename>\n",
      "        if solver is \"dummy\", read solver output from that file\n",
      "        otherwise: write solver output to that file\n",
      "\n",
      "    --smt2-option <option>=<value>\n",
      "        enable an SMT-LIBv2 option.\n",
      "\n",
      "    -v\n",
      "        enable debug output\n",
      "\n",
      "    --unroll\n",
      "        unroll uninterpreted functions\n",
      "\n",
      "    --noincr\n",
      "        don't use incremental solving, instead restart solver for\n",
      "        each (check-sat). This also avoids (push) and (pop).\n",
      "\n",
      "    --noprogress\n",
      "        disable timer display during solving\n",
      "        (this option is set implicitly on Windows)\n",
      "\n",
      "    --dump-smt2 <filename>\n",
      "        write smt2 statements to file\n",
      "\n",
      "    --info <smt2-info-stmt>\n",
      "        include the specified smt2 info statement in the smt2 output\n",
      "\n",
      "    --nocomments\n",
      "        strip all comments from the generated smt2 code\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! yosys-smtbmc"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# sby\n",
    "\n",
    "https://github.com/YosysHQ-Docs/AppNote-123"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 287,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "usage: sby [options] [<jobname>.sby [tasknames] | <dirname>]\n",
      "\n",
      "positional arguments:\n",
      "  <jobname>.sby | <dirname>\n",
      "                        .sby file OR directory containing config.sby file\n",
      "  tasknames             tasks to run (only valid when <jobname>.sby is used)\n",
      "\n",
      "options:\n",
      "  -h, --help            show this help message and exit\n",
      "  -d <dirname>          set workdir name. default: <jobname> or\n",
      "                        <jobname>_<taskname>. When there is more than one\n",
      "                        task, use --prefix instead\n",
      "  --prefix <dirname>    set the workdir name prefix. `_<taskname>` will be\n",
      "                        appended to the path for each task\n",
      "  -f                    remove workdir if it already exists\n",
      "  -b                    backup workdir if it already exists\n",
      "  -t                    run in a temporary workdir (remove when finished)\n",
      "  -T <taskname>         add taskname (useful when sby file is read from stdin)\n",
      "  -E                    throw an exception (incl stack trace) for most errors\n",
      "  -j <N>                maximum number of processes to run in parallel\n",
      "  --sequential          run tasks in sequence, not in parallel\n",
      "  --autotune            automatically find a well performing engine and engine\n",
      "                        configuration for each task\n",
      "  --autotune-config AUTOTUNE_CONFIG\n",
      "                        read an autotune configuration file (overrides the sby\n",
      "                        file's autotune options)\n",
      "  --yosys <path_to_executable>\n",
      "  --abc <path_to_executable>\n",
      "  --smtbmc <path_to_executable>\n",
      "  --witness <path_to_executable>\n",
      "  --suprove <path_to_executable>\n",
      "  --aigbmc <path_to_executable>\n",
      "  --avy <path_to_executable>\n",
      "  --btormc <path_to_executable>\n",
      "  --pono <path_to_executable>\n",
      "                        configure which executable to use for the respective\n",
      "                        tool\n",
      "  --dumpcfg             print the pre-processed configuration file\n",
      "  --dumptags            print the list of task tags\n",
      "  --dumptasks           print the list of tasks\n",
      "  --dumpdefaults        print the list of default tasks\n",
      "  --dumptaskinfo        output a summary of tasks as JSON\n",
      "  --dumpfiles           print the list of source files\n",
      "  --setup               set up the working directory and exit\n",
      "  --status              summarize the contents of the status database\n",
      "  --statusreset         reset the contents of the status database\n",
      "  --init-config-file INIT_CONFIG_FILE\n",
      "                        create a default .sby config file\n"
     ]
    }
   ],
   "source": [
    "! sby --help\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 286,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "usage: eqy [options] <config>.eqy\n",
      "\n",
      "positional arguments:\n",
      "  <config>.eqy          .eqy configuration file (use - for stdin)\n",
      "\n",
      "options:\n",
      "  -h, --help            show this help message and exit\n",
      "  -c, --continue        re-run using existing workdir\n",
      "  -f, --force           remove workdir if it already exists\n",
      "  -b, --backup          backup workdir if it already exists\n",
      "  -t, --tmp             run in a temporary workdir (remove when finished)\n",
      "  -d <dirname>          set workdir name. default: <jobname>\n",
      "  -m, --setup           generate partitions and makefiles and exit\n",
      "  -k, --keep-going      keep going when some make targets can't be made\n",
      "  -j <N>, --jobs <N>    Allow running <N> make jobs at once\n",
      "  -P <pattern>, --purge <pattern>\n",
      "                        purge any <partition>/<strategy> pair, supports\n",
      "                        wildcards\n",
      "  -p <command> <partition>\n",
      "                        run the provided yosys command(s) on the specified\n",
      "                        partition(s) and exit\n",
      "  -g, --debug           enable debug mode\n",
      "\n",
      "template config file writer:\n",
      "  --init-config-file <eqy-config-file> <top-module> <gold-verilog> <gate-verilog>\n",
      "                        create a default .eqy config file for the given top\n",
      "                        module and gold and gate source files\n",
      "\n",
      "path arguments:\n",
      "  --yosys <path_to_executable>\n",
      "  --abc <path_to_executable>\n",
      "  --smtbmc <path_to_executable>\n",
      "  --suprove <path_to_executable>\n",
      "  --aigbmc <path_to_executable>\n",
      "  --avy <path_to_executable>\n",
      "  --btormc <path_to_executable>\n",
      "  --pono <path_to_executable>\n",
      "                        configure which executable to use for the respective\n",
      "                        tool\n"
     ]
    }
   ],
   "source": [
    "! eqy --help"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/counter.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.v\n",
    "\n",
    "module counter(\n",
    "    input wire clk,\n",
    "    output reg [3:0] count\n",
    ");\n",
    "\n",
    "    always @(posedge clk) begin \n",
    "        count <= count + 1;\n",
    "    end \n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# backends\n",
    "https://github.com/YosysHQ/yosys/blob/main/backends/smt2/example.ys\n",
    "backends\n",
    "simplec. Huh\n",
    "btor2\n",
    "blif\n",
    "aiger\n",
    "jny netlist\n",
    "json\n",
    "functional backend? write_functional_rosette  Emily Schmidt \n",
    "intersynth https://clifford.at/intersynth\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_blif /tmp/output.blif'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 284,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_blif /tmp/output.blif' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "  created $dff cell `$procdff$3' with positive edge clock.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 4fcac93a06, CPU: user 0.01s system 0.01s, MEM: 89.95 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 24% 4x opt_expr (0 sec), 22% 4x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_blif /tmp/output.blif'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 285,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "# Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      ".model counter\n",
      ".inputs clk\n",
      ".outputs count[0] count[1] count[2] count[3]\n",
      ".names $false\n",
      ".names $true\n",
      "1\n",
      ".names $undef\n",
      ".subckt $add A[0]=count[0] A[1]=count[1] A[2]=count[2] A[3]=count[3] B[0]=$true B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false Y[0]=$0\\count[3:0][0] Y[1]=$0\\count[3:0][1] Y[2]=$0\\count[3:0][2] Y[3]=$0\\count[3:0][3] Y[4]=$add$/tmp/counter.v:8$2_Y[4] Y[5]=$add$/tmp/counter.v:8$2_Y[5] Y[6]=$add$/tmp/counter.v:8$2_Y[6] Y[7]=$add$/tmp/counter.v:8$2_Y[7] Y[8]=$add$/tmp/counter.v:8$2_Y[8] Y[9]=$add$/tmp/counter.v:8$2_Y[9] Y[10]=$add$/tmp/counter.v:8$2_Y[10] Y[11]=$add$/tmp/counter.v:8$2_Y[11] Y[12]=$add$/tmp/counter.v:8$2_Y[12] Y[13]=$add$/tmp/counter.v:8$2_Y[13] Y[14]=$add$/tmp/counter.v:8$2_Y[14] Y[15]=$add$/tmp/counter.v:8$2_Y[15] Y[16]=$add$/tmp/counter.v:8$2_Y[16] Y[17]=$add$/tmp/counter.v:8$2_Y[17] Y[18]=$add$/tmp/counter.v:8$2_Y[18] Y[19]=$add$/tmp/counter.v:8$2_Y[19] Y[20]=$add$/tmp/counter.v:8$2_Y[20] Y[21]=$add$/tmp/counter.v:8$2_Y[21] Y[22]=$add$/tmp/counter.v:8$2_Y[22] Y[23]=$add$/tmp/counter.v:8$2_Y[23] Y[24]=$add$/tmp/counter.v:8$2_Y[24] Y[25]=$add$/tmp/counter.v:8$2_Y[25] Y[26]=$add$/tmp/counter.v:8$2_Y[26] Y[27]=$add$/tmp/counter.v:8$2_Y[27] Y[28]=$add$/tmp/counter.v:8$2_Y[28] Y[29]=$add$/tmp/counter.v:8$2_Y[29] Y[30]=$add$/tmp/counter.v:8$2_Y[30] Y[31]=$add$/tmp/counter.v:8$2_Y[31]\n",
      ".subckt $dff CLK=clk D[0]=$0\\count[3:0][0] D[1]=$0\\count[3:0][1] D[2]=$0\\count[3:0][2] D[3]=$0\\count[3:0][3] Q[0]=count[0] Q[1]=count[1] Q[2]=count[2] Q[3]=count[3]\n",
      ".names $0\\count[3:0][0] $add$/tmp/counter.v:8$2_Y[0]\n",
      "1 1\n",
      ".names $0\\count[3:0][1] $add$/tmp/counter.v:8$2_Y[1]\n",
      "1 1\n",
      ".names $0\\count[3:0][2] $add$/tmp/counter.v:8$2_Y[2]\n",
      "1 1\n",
      ".names $0\\count[3:0][3] $add$/tmp/counter.v:8$2_Y[3]\n",
      "1 1\n",
      ".end\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output.blif"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_smt2 -bv -mem -wires /tmp/output.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "  created $dff cell `$procdff$3' with positive edge clock.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing SMT2 backend.\n",
      "\n",
      "7.1. Executing BMUXMAP pass.\n",
      "\n",
      "7.2. Executing DEMUXMAP pass.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Creating SMT-LIBv2 representation of module counter.\n",
      "\n",
      "Warnings: 1 unique messages, 2 total\n",
      "End of script. Logfile hash: 9b9d685c8d, CPU: user 0.01s system 0.02s, MEM: 54.03 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 22% 4x opt_expr (0 sec), 13% 4x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_smt2 -bv -mem -wires /tmp/output.smt2'"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " pysosy paper https://osda.gitlab.io/19/3.3.pdf\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Read and process design\n",
    "ys.design = Design()\n",
    "ys.run_pass(\"read_verilog fiedler-cooley.v\", design)\n",
    "ys.run_pass(\"prep\", design)\n",
    "ys.run_pass(\"opt-full\", design)\n",
    "\n",
    "# Calculate histogram of cell types\n",
    "cell_stats = {}\n",
    "for module in design.selected_whole_modules_warn():\n",
    "    for cell in module.selected_cells():\n",
    "        cell_type = cell.type.str()\n",
    "        if cell_type in cell_stats:\n",
    "            cell_stats[cell_type] += 1\n",
    "        else:\n",
    "            cell_stats[cell_type] = 1\n",
    "\n",
    "# Visualize histogram\n",
    "plt.bar(range(len(cell_stats)), list(cell_stats.values()), align=\"center\")\n",
    "plt.xticks(range(len(cell_stats)), list(cell_stats.keys()), rotation=45, ha=\"right\")\n",
    "plt.xlabel(\"Cell Type\")\n",
    "plt.ylabel(\"Count\")\n",
    "plt.title(\"Histogram of Cell Types\")\n",
    "plt.tight_layout()\n",
    "plt.show()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " https://yosyshq.readthedocs.io/projects/yosys/en/stable/getting_started/example_synth.html\n",
    " proc is macro command\n",
    " $mux cells\n",
    " $aff\n",
    " $memrd \n",
    "\n",
    " flatten\n",
    " tribuf\n",
    "\n",
    " What are the number in the cells. THe bitwidth bu there is more?\n",
    "clean\n",
    "hierarch y-check -top\n",
    "\n",
    " opt_expr does simple rewriting\n",
    " opt_clean\n",
    " opt\n",
    " fsm\n",
    "\n",
    " $mux + $adff -> $adffe\n",
    " peepopt, share sat based resource sharing\n",
    " https://yosyshq.readthedocs.io/projects/yosys/en/stable/using_yosys/synthesis/opt.html\n",
    "\n",
    "\n",
    "memory - translate memories to basic cells\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v' --\n",
      "\n",
      "13. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `hierarchy' --\n",
      "\n",
      "14. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `proc' --\n",
      "\n",
      "15. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "15.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "15.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "15.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "15.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "15.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$15'.\n",
      "\n",
      "15.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "15.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$15'.\n",
      "  created $dff cell `$procdff$17' with positive edge clock.\n",
      "\n",
      "15.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "15.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$15'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "15.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "-- Running command `opt' --\n",
      "\n",
      "16. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "16.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "16.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "16.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "16.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "16.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "16.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "16.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "-- Running command `show' --\n",
      "\n",
      "17. Generating Graphviz representation of design.\n",
      "Writing dot description to `/home/philip/.yosys_show.dot'.\n",
      "Dumping module counter to page 1.\n",
      "Exec: { test -f '/home/philip/.yosys_show.dot.pid' && fuser -s '/home/philip/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/philip/.yosys_show.dot'; ) 3> '/home/philip/.yosys_show.dot.pid' &\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Gtk-Message: 09:45:03.814: Failed to load module \"canberra-gtk-module\"\n",
      "\n",
      "** (xdot:1072130): WARNING **: 09:45:28.869: atk-bridge: get_device_events_reply: unknown signature\n"
     ]
    }
   ],
   "source": [
    "import pyosys\n",
    "from pyosys import libyosys as ys\n",
    "design = ys.Design()\n",
    "ys.run_pass(\"read_verilog -formal /tmp/counter.v\", design)\n",
    "ys.run_pass(\"hierarchy\", design)\n",
    "ys.run_pass(\"proc\", design)\n",
    "ys.run_pass(\"opt\", design)\n",
    "\n",
    "ys.run_pass(\"show\", design)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 281,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "; SMT-LIBv2 description generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "; yosys-smt2-module counter\n",
      "(declare-sort |counter_s| 0)\n",
      "(declare-fun |counter_is| (|counter_s|) Bool)\n",
      "(declare-fun |counter#0| (|counter_s|) Bool) ; \\clk\n",
      "; yosys-smt2-input clk 1\n",
      "; yosys-smt2-wire clk 1\n",
      "; yosys-smt2-clock clk posedge\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"posedge\", \"width\": 1}\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"input\", \"width\": 1}\n",
      "(define-fun |counter_n clk| ((state |counter_s|)) Bool (|counter#0| state))\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\count\"], \"smtname\": 1, \"smtoffset\": 0, \"type\": \"reg\", \"width\": 4}\n",
      "(declare-fun |counter#1| (|counter_s|) (_ BitVec 4)) ; \\count\n",
      "; yosys-smt2-output count 4\n",
      "; yosys-smt2-register count 4\n",
      "; yosys-smt2-wire count 4\n",
      "(define-fun |counter_n count| ((state |counter_s|)) (_ BitVec 4) (|counter#1| state))\n",
      "(define-fun |counter#2| ((state |counter_s|)) (_ BitVec 32) (bvadd (concat #b0000000000000000000000000000 (|counter#1| state)) #b00000000000000000000000000000001)) ; { $add$/tmp/counter.v:8$2_Y [31:4] $0\\count[3:0] }\n",
      "(define-fun |counter_a| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_u| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_i| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_h| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_t| ((state |counter_s|) (next_state |counter_s|)) Bool \n",
      "  (= ((_ extract 3 0) (|counter#2| state)) (|counter#1| next_state)) ; $procdff$3 \\count\n",
      ") ; end of module counter\n",
      "; yosys-smt2-topmod counter\n",
      "; end of yosys output\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 283,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `write_smt2 -h' --\n",
      "\n",
      "1. Executing SMT2 backend.\n",
      "\n",
      "1.1. Executing BMUXMAP pass.\n",
      "\n",
      "1.2. Executing DEMUXMAP pass.\n",
      "\n",
      "Syntax error in command `write_smt2 -h':\n",
      "\n",
      "    write_smt2 [options] [filename]\n",
      "\n",
      "Write a SMT-LIBv2 [1] description of the current design. For a module with name\n",
      "'<mod>' this will declare the sort '<mod>_s' (state of the module) and will\n",
      "define and declare functions operating on that state.\n",
      "\n",
      "The following SMT2 functions are generated for a module with name '<mod>'.\n",
      "Some declarations/definitions are printed with a special comment. A prover\n",
      "using the SMT2 files can use those comments to collect all relevant metadata\n",
      "about the design.\n",
      "\n",
      "    ; yosys-smt2-module <mod>\n",
      "    (declare-sort |<mod>_s| 0)\n",
      "        The sort representing a state of module <mod>.\n",
      "\n",
      "    (define-fun |<mod>_h| ((state |<mod>_s|)) Bool (...))\n",
      "        This function must be asserted for each state to establish the\n",
      "        design hierarchy.\n",
      "\n",
      "    ; yosys-smt2-input <wirename> <width>\n",
      "    ; yosys-smt2-output <wirename> <width>\n",
      "    ; yosys-smt2-register <wirename> <width>\n",
      "    ; yosys-smt2-wire <wirename> <width>\n",
      "    (define-fun |<mod>_n <wirename>| (|<mod>_s|) (_ BitVec <width>))\n",
      "    (define-fun |<mod>_n <wirename>| (|<mod>_s|) Bool)\n",
      "        For each port, register, and wire with the 'keep' attribute set an\n",
      "        accessor function is generated. Single-bit wires are returned as Bool,\n",
      "        multi-bit wires as BitVec.\n",
      "\n",
      "    ; yosys-smt2-cell <submod> <instancename>\n",
      "    (declare-fun |<mod>_h <instancename>| (|<mod>_s|) |<submod>_s|)\n",
      "        There is a function like that for each hierarchical instance. It\n",
      "        returns the sort that represents the state of the sub-module that\n",
      "        implements the instance.\n",
      "\n",
      "    (declare-fun |<mod>_is| (|<mod>_s|) Bool)\n",
      "        This function must be asserted 'true' for initial states, and 'false'\n",
      "        otherwise.\n",
      "\n",
      "    (define-fun |<mod>_i| ((state |<mod>_s|)) Bool (...))\n",
      "        This function must be asserted 'true' for initial states. For\n",
      "        non-initial states it must be left unconstrained.\n",
      "\n",
      "    (define-fun |<mod>_t| ((state |<mod>_s|) (next_state |<mod>_s|)) Bool (...))\n",
      "        This function evaluates to 'true' if the states 'state' and\n",
      "        'next_state' form a valid state transition.\n",
      "\n",
      "    (define-fun |<mod>_a| ((state |<mod>_s|)) Bool (...))\n",
      "        This function evaluates to 'true' if all assertions hold in the state.\n",
      "\n",
      "    (define-fun |<mod>_u| ((state |<mod>_s|)) Bool (...))\n",
      "        This function evaluates to 'true' if all assumptions hold in the state.\n",
      "\n",
      "    ; yosys-smt2-assert <id> <filename:linenum>\n",
      "    (define-fun |<mod>_a <id>| ((state |<mod>_s|)) Bool (...))\n",
      "        Each $assert cell is converted into one of this functions. The function\n",
      "        evaluates to 'true' if the assert statement holds in the state.\n",
      "\n",
      "    ; yosys-smt2-assume <id> <filename:linenum>\n",
      "    (define-fun |<mod>_u <id>| ((state |<mod>_s|)) Bool (...))\n",
      "        Each $assume cell is converted into one of this functions. The function\n",
      "        evaluates to 'true' if the assume statement holds in the state.\n",
      "\n",
      "    ; yosys-smt2-cover <id> <filename:linenum>\n",
      "    (define-fun |<mod>_c <id>| ((state |<mod>_s|)) Bool (...))\n",
      "        Each $cover cell is converted into one of this functions. The function\n",
      "        evaluates to 'true' if the cover statement is activated in the state.\n",
      "\n",
      "Options:\n",
      "\n",
      "    -verbose\n",
      "        this will print the recursive walk used to export the modules.\n",
      "\n",
      "    -stbv\n",
      "        Use a BitVec sort to represent a state instead of an uninterpreted\n",
      "        sort. As a side-effect this will prevent use of arrays to model\n",
      "        memories.\n",
      "\n",
      "    -stdt\n",
      "        Use SMT-LIB 2.6 style datatypes to represent a state instead of an\n",
      "        uninterpreted sort.\n",
      "\n",
      "    -nobv\n",
      "        disable support for BitVec (FixedSizeBitVectors theory). without this\n",
      "        option multi-bit wires are represented using the BitVec sort and\n",
      "        support for coarse grain cells (incl. arithmetic) is enabled.\n",
      "\n",
      "    -nomem\n",
      "        disable support for memories (via ArraysEx theory). this option is\n",
      "        implied by -nobv. only $mem cells without merged registers in\n",
      "        read ports are supported. call \"memory\" with -nordff to make sure\n",
      "        that no registers are merged into $mem read ports. '<mod>_m' functions\n",
      "        will be generated for accessing the arrays that are used to represent\n",
      "        memories.\n",
      "\n",
      "    -wires\n",
      "        create '<mod>_n' functions for all public wires. by default only ports,\n",
      "        registers, and wires with the 'keep' attribute are exported.\n",
      "\n",
      "    -tpl <template_file>\n",
      "        use the given template file. the line containing only the token '%%'\n",
      "        is replaced with the regular output of this command.\n",
      "\n",
      "    -solver-option <option> <value>\n",
      "        emit a `; yosys-smt2-solver-option` directive for yosys-smtbmc to write\n",
      "        the given option as a `(set-option ...)` command in the SMT-LIBv2.\n",
      "\n",
      "[1] For more information on SMT-LIBv2 visit http://smt-lib.org/ or read David\n",
      "R. Cok's tutorial: https://smtlib.github.io/jSMTLIB/SMTLIBTutorial.pdf\n",
      "\n",
      "---------------------------------------------------------------------------\n",
      "\n",
      "Example:\n",
      "\n",
      "Consider the following module (test.v). We want to prove that the output can\n",
      "never transition from a non-zero value to a zero value.\n",
      "\n",
      "        module test(input clk, output reg [3:0] y);\n",
      "          always @(posedge clk)\n",
      "            y <= (y << 1) | ^y;\n",
      "        endmodule\n",
      "\n",
      "For this proof we create the following template (test.tpl).\n",
      "\n",
      "        ; we need QF_UFBV for this proof\n",
      "        (set-logic QF_UFBV)\n",
      "\n",
      "        ; insert the auto-generated code here\n",
      "        %%\n",
      "\n",
      "        ; declare two state variables s1 and s2\n",
      "        (declare-fun s1 () test_s)\n",
      "        (declare-fun s2 () test_s)\n",
      "\n",
      "        ; state s2 is the successor of state s1\n",
      "        (assert (test_t s1 s2))\n",
      "\n",
      "        ; we are looking for a model with y non-zero in s1\n",
      "        (assert (distinct (|test_n y| s1) #b0000))\n",
      "\n",
      "        ; we are looking for a model with y zero in s2\n",
      "        (assert (= (|test_n y| s2) #b0000))\n",
      "\n",
      "        ; is there such a model?\n",
      "        (check-sat)\n",
      "\n",
      "The following yosys script will create a 'test.smt2' file for our proof:\n",
      "\n",
      "        read_verilog test.v\n",
      "        hierarchy -check; proc; opt; check -assert\n",
      "        write_smt2 -bv -tpl test.tpl test.smt2\n",
      "\n",
      "Running 'cvc4 test.smt2' will print 'unsat' because y can never transition\n",
      "from non-zero to zero in the test design.\n",
      "\n",
      "ERROR: Command syntax error: Unknown option or option in arguments.\n",
      "> write_smt2 -h\n",
      ">            ^\n"
     ]
    }
   ],
   "source": [
    "! yosys -p \"write_smt2 -h\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Skipping package scope $unit (-:1)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -tblif -g2012 -o /tmp/counter_tb.blif /tmp/counter.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      ".model counter\n",
      ".inputs clk\n",
      ".outputs count[0] count[1] count[2] count[3]\n",
      ".names _LOGIC1\n",
      "1\n",
      ".names _LOGIC0\n",
      "0\n",
      "# /tmp/counter.v:8: IVL_LPM_ADD: width=4\n",
      ".names count[0] _ivl_5[0] _ivl_7[0]\n",
      "10 1\n",
      "01 1\n",
      ".names count[0] _ivl_5[0] _ivl_7[0]/cout\n",
      "11 1\n",
      ".names count[1] _ivl_5[1] _ivl_7[0]/cout _ivl_7[1]\n",
      "001 1\n",
      "010 1\n",
      "100 1\n",
      "111 1\n",
      ".names count[1] _ivl_5[1] _ivl_7[0]/cout _ivl_7[1]/cout\n",
      "011 1\n",
      "101 1\n",
      "11- 1\n",
      ".names count[2] _ivl_5[2] _ivl_7[1]/cout _ivl_7[2]\n",
      "001 1\n",
      "010 1\n",
      "100 1\n",
      "111 1\n",
      ".names count[2] _ivl_5[2] _ivl_7[1]/cout _ivl_7[2]/cout\n",
      "011 1\n",
      "101 1\n",
      "11- 1\n",
      ".names count[3] _ivl_5[3] _ivl_7[2]/cout _ivl_7[3]\n",
      "001 1\n",
      "010 1\n",
      "100 1\n",
      "111 1\n",
      "# IVL_LPM_FF: width=4, Q=count, D=_ivl_7, C=clk, CE=_LOGIC1\n",
      ".names _LOGIC1 _ivl_7[0] count[0] _ivl_7[0]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[0]/EN count[0] re clk 3\n",
      ".names _LOGIC1 _ivl_7[1] count[1] _ivl_7[1]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[1]/EN count[1] re clk 3\n",
      ".names _LOGIC1 _ivl_7[2] count[2] _ivl_7[2]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[2]/EN count[2] re clk 3\n",
      ".names _LOGIC1 _ivl_7[3] count[3] _ivl_7[3]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[3]/EN count[3] re clk 3\n",
      ".names _ivl_5[0] # const 1\n",
      "1\n",
      ".names _ivl_5[1] # const 0\n",
      ".names _ivl_5[2] # const 0\n",
      ".names _ivl_5[3] # const 0\n",
      ".end\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/counter_tb.blif"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/ascii.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/ascii.v\n",
    "module ascii_display;\n",
    "    integer i, j;\n",
    "    initial begin\n",
    "        for (i = 0; i < 10; i = i + 1) begin\n",
    "            for (j = 0; j < 20; j = j + 1) begin\n",
    "                if ((i == 0) || (i == 9) || (j == 0) || (j == 19)) \n",
    "                    $write(\"#\");  // Border\n",
    "                else \n",
    "                    $write(\" \");  // Empty space\n",
    "            end\n",
    "            $display(\"\"); // Newline\n",
    "        end\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "####################\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "####################\n",
      "/tmp/ascii.v:13: $finish called at 0 (1s)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -o /tmp/ascii.vvp /tmp/ascii.v && vvp /tmp/ascii.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/display.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/display.v\n",
    "module ascii_display (\n",
    "    input wire clk,\n",
    "    input wire we,               // Write Enable\n",
    "    input wire [2:0] x, y,       // 3-bit coordinates (8x8 screen)\n",
    "    input wire pixel             // 1-bit pixel data (on/off)\n",
    ");\n",
    "    reg screen [7:0][7:0];       // 8x8 framebuffer\n",
    "\n",
    "    reg [15:0] counter;\n",
    "\n",
    "    initial counter = 0;\n",
    "    \n",
    "    integer i, j;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (we) begin\n",
    "            screen[y][x] <= pixel;\n",
    "        end\n",
    "        counter <= counter + 1;\n",
    "\n",
    "        //if (counter == 1) begin\n",
    "            // Print ASCII framebuffer every cycle\n",
    "            $display(\"\\033[2J\\033[H\");  // ANSI clear screen\n",
    "            for (i = 0; i < 8; i = i + 1) begin\n",
    "                for (j = 0; j < 8; j = j + 1) begin\n",
    "                    if (screen[i][j])\n",
    "                        $write(\"#\");\n",
    "                    else\n",
    "                        $write(\".\");\n",
    "                end\n",
    "                $display(\"\");  // Newline\n",
    "            end\n",
    "            $display(\"\");  // Extra newline\n",
    "        end\n",
    "    //end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/tb.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/tb.v\n",
    "module test;\n",
    "    reg clk = 0;\n",
    "    reg we;\n",
    "    reg [2:0] x, y;\n",
    "    reg pixel;\n",
    "    integer cycle = 0;\n",
    "    integer xxx = 0;\n",
    "\n",
    "    ascii_display uut (\n",
    "        .clk(clk),\n",
    "        .we(we),\n",
    "        .x(x),\n",
    "        .y(y),\n",
    "        .pixel(pixel)\n",
    "    );\n",
    "\n",
    "    always #1 clk = ~clk; // Clock generator (1-time unit per cycle)\n",
    "\n",
    "    initial begin\n",
    "        we = 1;\n",
    "        while (1) begin\n",
    "            x = cycle % 8;         // Move across the screen\n",
    "            y = (cycle / 8) % 8;   // Move downward\n",
    "            pixel = (cycle % 2);   // Alternate between on/off\n",
    "            \n",
    "            #1;  // Wait 2 cycles per pixel update\n",
    "            cycle = cycle + 1;\n",
    "            //$system(\"sleep 0.033\");\n",
    "            //$fscanf(0, \"%d\", junk);\n",
    "            //$getc();\n",
    "             $fgets(xxx,0);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...#....\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...#....\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "/tmp/tb.v:28: $finish called at 18 (1s)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -o /tmp/tb.vvp /tmp/tb.v /tmp/display.v && vvp /tmp/tb.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */\n",
      "\n",
      "(* top =  1  *)\n",
      "(* src = \"/tmp/ipykernel_3328329/3832506143.py:16\" *)\n",
      "(* generator = \"Amaranth\" *)\n",
      "module top(a, b, o, co, sel);\n",
      "  reg \\$auto$verilog_backend.cc:2352:dump_module$1  = 0;\n",
      "  wire \\$1 ;\n",
      "  wire \\$2 ;\n",
      "  wire \\$3 ;\n",
      "  wire [15:0] \\$4 ;\n",
      "  wire [15:0] \\$5 ;\n",
      "  wire [15:0] \\$6 ;\n",
      "  wire [16:0] \\$7 ;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:9\" *)\n",
      "  input [15:0] a;\n",
      "  wire [15:0] a;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:10\" *)\n",
      "  input [15:0] b;\n",
      "  wire [15:0] b;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:12\" *)\n",
      "  output co;\n",
      "  reg co;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:11\" *)\n",
      "  output [15:0] o;\n",
      "  reg [15:0] o;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:8\" *)\n",
      "  input [1:0] sel;\n",
      "  wire [1:0] sel;\n",
      "  assign \\$3  = sel == (* src = \"/tmp/ipykernel_3328329/3832506143.py:21\" *) 2'h2;\n",
      "  assign \\$4  = a | (* src = \"/tmp/ipykernel_3328329/3832506143.py:18\" *) b;\n",
      "  assign \\$5  = a & (* src = \"/tmp/ipykernel_3328329/3832506143.py:20\" *) b;\n",
      "  assign \\$6  = a ^ (* src = \"/tmp/ipykernel_3328329/3832506143.py:22\" *) b;\n",
      "  assign \\$7  = a - (* src = \"/tmp/ipykernel_3328329/3832506143.py:24\" *) b;\n",
      "  assign \\$1  = ! (* src = \"/tmp/ipykernel_3328329/3832506143.py:17\" *) sel;\n",
      "  assign \\$2  = sel == (* src = \"/tmp/ipykernel_3328329/3832506143.py:19\" *) 1'h1;\n",
      "  always @* begin\n",
      "    if (\\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end\n",
      "    (* full_case = 32'd1 *)\n",
      "    if (\\$1 ) begin\n",
      "      o = \\$4 ;\n",
      "    end else if (\\$2 ) begin\n",
      "      o = \\$5 ;\n",
      "    end else if (\\$3 ) begin\n",
      "      o = \\$6 ;\n",
      "    end else begin\n",
      "      o = \\$7 [15:0];\n",
      "    end\n",
      "  end\n",
      "  always @* begin\n",
      "    if (\\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end\n",
      "    co = 1'h0;\n",
      "    (* full_case = 32'd1 *)\n",
      "    if (\\$1 ) begin\n",
      "    end else if (\\$2 ) begin\n",
      "    end else if (\\$3 ) begin\n",
      "    end else begin\n",
      "      co = \\$7 [16];\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_3328329/3832506143.py:16: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a4361dffe0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n"
     ]
    }
   ],
   "source": [
    "from amaranth import *\n",
    "from amaranth.lib import wiring\n",
    "from amaranth.lib.wiring import In, Out\n",
    "from amaranth.cli import main\n",
    "class ALU(wiring.Component):\n",
    "    def __init__(self, width):\n",
    "        super().__init__({\n",
    "            \"sel\": In(2),\n",
    "            \"a\": In(width),\n",
    "            \"b\": In(width),\n",
    "            \"o\": Out(width),\n",
    "            \"co\": Out(1),\n",
    "        })\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        with m.If(self.sel == 0b00):\n",
    "            m.d.comb += self.o.eq(self.a | self.b)\n",
    "        with m.Elif(self.sel == 0b01):\n",
    "            m.d.comb += self.o.eq(self.a & self.b)\n",
    "        with m.Elif(self.sel == 0b10):\n",
    "            m.d.comb += self.o.eq(self.a ^ self.b)\n",
    "        with m.Else():\n",
    "            m.d.comb += Cat(self.o, self.co).eq(self.a - self.b)\n",
    "        return m\n",
    "\n",
    "\n",
    "alu = ALU(width=16)\n",
    "alu.elaborate(None)\n",
    "from amaranth.back import verilog\n",
    "print(verilog.convert(alu))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(top)\n",
      "(== 2'd0 2'd0)\n",
      "(== 2'd0 2'd1)\n",
      "(== 2'd0 2'd2)\n",
      "(match 1 (cat 1.0 2.0 3.0) --1 -1- 1-- ---)\n",
      "(| 16'd0 16'd0)\n",
      "(& 16'd0 16'd0)\n",
      "(^ 16'd0 16'd0)\n",
      "(- 17'd0 17'd0)\n",
      "(assignment_list 16'd0 (4.0 0:16 5.0:16) (4.1 0:16 6.0:16) (4.2 0:16 7.0:16) (4.3 0:16 8.0:16))\n",
      "(assignment_list 1'd0 (4.3 0:1 8.16))\n"
     ]
    }
   ],
   "source": [
    "alu.signature\n",
    "fragment = Fragment.get(alu, None)\n",
    "import amaranth.hdl._ir as _ir\n",
    "netlist = _ir.build_netlist(fragment, ports=[], name=\"hithere\")\n",
    "# https://github.com/amaranth-lang/amaranth/blob/main/amaranth/back/rtlil.py\n",
    "for c in netlist.cells:\n",
    "    print(c)\n",
    "for m in netlist.modules"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['__add__', '__class__', '__contains__', '__delattr__', '__dir__', '__doc__', '__eq__', '__format__', '__ge__', '__getattribute__', '__getitem__', '__getnewargs__', '__getstate__', '__gt__', '__hash__', '__init__', '__init_subclass__', '__iter__', '__le__', '__len__', '__lt__', '__mod__', '__mul__', '__ne__', '__new__', '__reduce__', '__reduce_ex__', '__repr__', '__rmod__', '__rmul__', '__setattr__', '__sizeof__', '__str__', '__subclasshook__', 'capitalize', 'casefold', 'center', 'count', 'encode', 'endswith', 'expandtabs', 'find', 'format', 'format_map', 'index', 'isalnum', 'isalpha', 'isascii', 'isdecimal', 'isdigit', 'isidentifier', 'islower', 'isnumeric', 'isprintable', 'isspace', 'istitle', 'isupper', 'join', 'ljust', 'lower', 'lstrip', 'maketrans', 'partition', 'removeprefix', 'removesuffix', 'replace', 'rfind', 'rindex', 'rjust', 'rpartition', 'rsplit', 'rstrip', 'split', 'splitlines', 'startswith', 'strip', 'swapcase', 'title', 'translate', 'upper', 'zfill']\n",
      "<class 'str'>\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_3328329/2992507267.py:10: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a4342d5be0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n",
      "/tmp/ipykernel_3328329/2992507267.py:10: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a43411c5f0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "OrderedDict()"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class SimpleALU(Elaboratable):\n",
    "    def __init__(self):\n",
    "        self.a = Signal(8)\n",
    "        self.b = Signal(8)\n",
    "        self.out = Signal(8)\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        m.d.comb += self.out.eq(self.a + self.b)\n",
    "        return m\n",
    "\n",
    "\n",
    "from amaranth.hdl import Fragment, Period, Fragment\n",
    "dut = SimpleALU()\n",
    "dir(dut)\n",
    "for stmt in Fragment.get(dut,None).statements:\n",
    "    print(dir(stmt))\n",
    "    print(type(stmt))\n",
    "Fragment.get(dut,None).domains"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['__class__',\n",
       " '__delattr__',\n",
       " '__dict__',\n",
       " '__dir__',\n",
       " '__doc__',\n",
       " '__eq__',\n",
       " '__format__',\n",
       " '__ge__',\n",
       " '__getattribute__',\n",
       " '__getstate__',\n",
       " '__gt__',\n",
       " '__hash__',\n",
       " '__init__',\n",
       " '__init_subclass__',\n",
       " '__le__',\n",
       " '__lt__',\n",
       " '__module__',\n",
       " '__ne__',\n",
       " '__new__',\n",
       " '__reduce__',\n",
       " '__reduce_ex__',\n",
       " '__repr__',\n",
       " '__setattr__',\n",
       " '__sizeof__',\n",
       " '__str__',\n",
       " '__subclasshook__',\n",
       " '__weakref__',\n",
       " '_add_io_ports',\n",
       " '_assign_names',\n",
       " '_assign_port_names',\n",
       " '_check_domain_requires',\n",
       " '_collect_used_signals',\n",
       " '_collect_used_signals_format',\n",
       " '_collect_used_signals_io_value',\n",
       " '_collect_used_signals_stmt',\n",
       " '_collect_used_signals_value',\n",
       " '_compute_fragment_depth_parent',\n",
       " '_use_io_port',\n",
       " '_use_signal',\n",
       " 'elaboratables',\n",
       " 'fragment',\n",
       " 'fragments',\n",
       " 'hierarchy',\n",
       " 'lookup_domain',\n",
       " 'ports',\n",
       " 'signal_lca']"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dir(Fragment.get(dut,None).prepare())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "()"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dut.elaborate(None)._top_comb_statements"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Or we could mimic them at the surface level.\n",
    "\n",
    "Signal = FreshBitVec\n",
    "\n",
    "class Signal():\n",
    "    def eq(self, other):\n",
    "        return self == other\n",
    "\n",
    "#?\n",
    "class Domain():\n",
    "    comb = []\n",
    "    sync = []\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "Domain 'sync' is not present in simulation",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[14], line 4\u001b[0m\n\u001b[1;32m      2\u001b[0m dut \u001b[38;5;241m=\u001b[39m SimpleALU()\n\u001b[1;32m      3\u001b[0m sim \u001b[38;5;241m=\u001b[39m Simulator(dut)\n\u001b[0;32m----> 4\u001b[0m \u001b[43msim\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43madd_clock\u001b[49m\u001b[43m(\u001b[49m\u001b[43mPeriod\u001b[49m\u001b[43m(\u001b[49m\u001b[43mMHz\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      5\u001b[0m sim\u001b[38;5;241m.\u001b[39madd_process(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mtest\u001b[39m\u001b[38;5;124m\"\u001b[39m, [dut\u001b[38;5;241m.\u001b[39ma\u001b[38;5;241m.\u001b[39meq(\u001b[38;5;241m1\u001b[39m), dut\u001b[38;5;241m.\u001b[39mb\u001b[38;5;241m.\u001b[39meq(\u001b[38;5;241m2\u001b[39m)])\n\u001b[1;32m      6\u001b[0m sim\u001b[38;5;241m.\u001b[39mrun()\n",
      "File \u001b[0;32m~/philzook58.github.io/.venv/lib/python3.12/site-packages/amaranth/sim/core.py:117\u001b[0m, in \u001b[0;36mSimulator.add_clock\u001b[0;34m(self, period, phase, domain, if_exists)\u001b[0m\n\u001b[1;32m    115\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m\n\u001b[1;32m    116\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m--> 117\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNameError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDomain \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mdomain\u001b[38;5;132;01m!r}\u001b[39;00m\u001b[38;5;124m is not present in simulation\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    118\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m domain \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_clocked:\n\u001b[1;32m    119\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m DriverConflict(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDomain \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mdomain\u001b[38;5;241m.\u001b[39mname\u001b[38;5;132;01m!r}\u001b[39;00m\u001b[38;5;124m already has a clock driving it\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "\u001b[0;31mNameError\u001b[0m: Domain 'sync' is not present in simulation"
     ]
    }
   ],
   "source": [
    "from amaranth.sim import Simulator\n",
    "dut = SimpleALU()\n",
    "sim = Simulator(dut)\n",
    "sim.add_clock(Period(MHz=1))\n",
    "sim.add_process(\"test\", [dut.a.eq(1), dut.b.eq(2)])\n",
    "sim.run()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": ".venv",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
