$date
	Mon May 22 16:09:01 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module majority_tb $end
$var wire 1 ! z1 $end
$var reg 1 " x1 $end
$var reg 1 # x2 $end
$var reg 1 $ x3 $end
$var reg 1 % x4 $end
$var reg 1 & x5 $end
$scope module major $end
$var wire 1 ' net1 $end
$var wire 1 ( net2 $end
$var wire 1 ) net3 $end
$var wire 1 * net4 $end
$var wire 1 + net5 $end
$var wire 1 , net6 $end
$var wire 1 - net7 $end
$var wire 1 . net8 $end
$var wire 1 / net9 $end
$var wire 1 0 x1 $end
$var wire 1 1 x2 $end
$var wire 1 2 x3 $end
$var wire 1 3 x4 $end
$var wire 1 4 x5 $end
$var wire 1 ! z1 $end
$upscope $end
$scope begin stimulus $end
$var reg 7 5 forvect [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 5
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1&
14
b1 5
#20
1%
13
0&
04
b10 5
#30
1&
14
b11 5
#40
1$
12
0%
03
0&
04
b100 5
#50
1&
14
b101 5
#60
1%
13
0&
04
b110 5
#70
1!
1'
1&
14
b111 5
#80
0!
0'
1#
11
0$
02
0%
03
0&
04
b1000 5
#90
1&
14
b1001 5
#100
1%
13
0&
04
b1010 5
#110
1!
1*
1&
14
b1011 5
#120
0!
0*
1$
12
0%
03
0&
04
b1100 5
#130
1!
1(
1&
14
b1101 5
#140
1.
0(
1%
13
0&
04
b1110 5
#150
1'
1(
1*
1&
14
b1111 5
#160
0!
0.
0'
0(
0*
1"
10
0#
01
0$
02
0%
03
0&
04
b10000 5
#170
1&
14
b10001 5
#180
1%
13
0&
04
b10010 5
#190
1!
1+
1&
14
b10011 5
#200
0!
0+
1$
12
0%
03
0&
04
b10100 5
#210
1!
1)
1&
14
b10101 5
#220
1/
0)
1%
13
0&
04
b10110 5
#230
1'
1)
1+
1&
14
b10111 5
#240
0!
0/
0'
0)
0+
1#
11
0$
02
0%
03
0&
04
b11000 5
#250
1!
1,
1&
14
b11001 5
#260
1-
0,
1%
13
0&
04
b11010 5
#270
1*
1+
1,
1&
14
b11011 5
#280
0!
0-
0*
0+
0,
1$
12
0%
03
0&
04
b11100 5
#290
1!
1(
1)
1,
1&
14
b11101 5
#300
1-
1.
1/
0(
0)
0,
1%
13
0&
04
b11110 5
#310
1'
1(
1)
1*
1+
1,
1&
14
b11111 5
#320
b100000 5
