	component avalon_timer_32b_qsys is
		port (
			clk_clk                                      : in  std_logic := 'X'; -- clk
			reset_reset_n                                : in  std_logic := 'X'; -- reset_n
			avalon_timer_32b_external_interface_conduit0 : out std_logic         -- conduit0
		);
	end component avalon_timer_32b_qsys;

