digraph "0_qemu_fdda170e50b8af062cf5741e12c4fb5e57a2eacf" {
"1000161" [label="(MethodReturn,static void)"];
"1000102" [label="(MethodParameterIn,VMXNET3State *s)"];
"1000234" [label="(MethodParameterOut,VMXNET3State *s)"];
"1000103" [label="(MethodParameterIn,int qidx)"];
"1000235" [label="(MethodParameterOut,int qidx)"];
"1000104" [label="(MethodParameterIn,uint32_t tx_ridx)"];
"1000236" [label="(MethodParameterOut,uint32_t tx_ridx)"];
"1000138" [label="(FieldIdentifier,gen)"];
"1000139" [label="(Call,vmxnet3_ring_curr_gen(&s->txq_descr[qidx].comp_ring))"];
"1000140" [label="(Call,&s->txq_descr[qidx].comp_ring)"];
"1000141" [label="(Call,s->txq_descr[qidx].comp_ring)"];
"1000142" [label="(Call,s->txq_descr[qidx])"];
"1000143" [label="(Call,s->txq_descr)"];
"1000144" [label="(Identifier,s)"];
"1000145" [label="(FieldIdentifier,txq_descr)"];
"1000135" [label="(Call,txcq_descr.gen = vmxnet3_ring_curr_gen(&s->txq_descr[qidx].comp_ring))"];
"1000136" [label="(Call,txcq_descr.gen)"];
"1000137" [label="(Identifier,txcq_descr)"];
"1000146" [label="(Identifier,qidx)"];
"1000147" [label="(FieldIdentifier,comp_ring)"];
"1000148" [label="(Call,smp_wmb())"];
"1000150" [label="(Identifier,s)"];
"1000149" [label="(Call,vmxnet3_inc_tx_completion_counter(s, qidx))"];
"1000151" [label="(Identifier,qidx)"];
"1000153" [label="(Identifier,s)"];
"1000154" [label="(Call,s->txq_descr[qidx].intr_idx)"];
"1000155" [label="(Call,s->txq_descr[qidx])"];
"1000156" [label="(Call,s->txq_descr)"];
"1000157" [label="(Identifier,s)"];
"1000158" [label="(FieldIdentifier,txq_descr)"];
"1000152" [label="(Call,vmxnet3_trigger_interrupt(s, s->txq_descr[qidx].intr_idx))"];
"1000159" [label="(Identifier,qidx)"];
"1000160" [label="(FieldIdentifier,intr_idx)"];
"1000105" [label="(Block,)"];
"1000108" [label="(Call,*d = PCI_DEVICE(s))"];
"1000109" [label="(Identifier,d)"];
"1000110" [label="(Call,PCI_DEVICE(s))"];
"1000111" [label="(Identifier,s)"];
"1000113" [label="(Identifier,VMW_RIPRN)"];
"1000114" [label="(Literal,\"TXC\")"];
"1000115" [label="(Identifier,qidx)"];
"1000116" [label="(Call,&s->txq_descr[qidx].comp_ring)"];
"1000117" [label="(Call,s->txq_descr[qidx].comp_ring)"];
"1000118" [label="(Call,s->txq_descr[qidx])"];
"1000119" [label="(Call,s->txq_descr)"];
"1000120" [label="(Identifier,s)"];
"1000112" [label="(Call,VMXNET3_RING_DUMP(VMW_RIPRN, \"TXC\", qidx, &s->txq_descr[qidx].comp_ring))"];
"1000121" [label="(FieldIdentifier,txq_descr)"];
"1000122" [label="(Identifier,qidx)"];
"1000123" [label="(FieldIdentifier,comp_ring)"];
"1000125" [label="(Call,&txcq_descr)"];
"1000126" [label="(Identifier,txcq_descr)"];
"1000127" [label="(Literal,0)"];
"1000128" [label="(Call,sizeof(txcq_descr))"];
"1000129" [label="(Identifier,txcq_descr)"];
"1000124" [label="(Call,memset(&txcq_descr, 0, sizeof(txcq_descr)))"];
"1000133" [label="(FieldIdentifier,txdIdx)"];
"1000134" [label="(Identifier,tx_ridx)"];
"1000130" [label="(Call,txcq_descr.txdIdx = tx_ridx)"];
"1000131" [label="(Call,txcq_descr.txdIdx)"];
"1000132" [label="(Identifier,txcq_descr)"];
"1000161" -> "1000101"  [label="AST: "];
"1000161" -> "1000152"  [label="CFG: "];
"1000124" -> "1000161"  [label="DDG: "];
"1000124" -> "1000161"  [label="DDG: "];
"1000149" -> "1000161"  [label="DDG: "];
"1000149" -> "1000161"  [label="DDG: "];
"1000104" -> "1000161"  [label="DDG: "];
"1000135" -> "1000161"  [label="DDG: "];
"1000135" -> "1000161"  [label="DDG: "];
"1000152" -> "1000161"  [label="DDG: "];
"1000152" -> "1000161"  [label="DDG: "];
"1000152" -> "1000161"  [label="DDG: "];
"1000108" -> "1000161"  [label="DDG: "];
"1000108" -> "1000161"  [label="DDG: "];
"1000139" -> "1000161"  [label="DDG: "];
"1000128" -> "1000161"  [label="DDG: "];
"1000103" -> "1000161"  [label="DDG: "];
"1000130" -> "1000161"  [label="DDG: "];
"1000130" -> "1000161"  [label="DDG: "];
"1000148" -> "1000161"  [label="DDG: "];
"1000102" -> "1000161"  [label="DDG: "];
"1000112" -> "1000161"  [label="DDG: "];
"1000112" -> "1000161"  [label="DDG: "];
"1000102" -> "1000101"  [label="AST: "];
"1000102" -> "1000161"  [label="DDG: "];
"1000102" -> "1000110"  [label="DDG: "];
"1000102" -> "1000149"  [label="DDG: "];
"1000102" -> "1000152"  [label="DDG: "];
"1000234" -> "1000101"  [label="AST: "];
"1000103" -> "1000101"  [label="AST: "];
"1000103" -> "1000161"  [label="DDG: "];
"1000103" -> "1000112"  [label="DDG: "];
"1000103" -> "1000149"  [label="DDG: "];
"1000235" -> "1000101"  [label="AST: "];
"1000104" -> "1000101"  [label="AST: "];
"1000104" -> "1000161"  [label="DDG: "];
"1000104" -> "1000130"  [label="DDG: "];
"1000236" -> "1000101"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000139" -> "1000135"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000139" -> "1000161"  [label="DDG: "];
"1000139" -> "1000135"  [label="DDG: "];
"1000112" -> "1000139"  [label="DDG: "];
"1000140" -> "1000139"  [label="AST: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000139" -> "1000140"  [label="CFG: "];
"1000141" -> "1000140"  [label="AST: "];
"1000141" -> "1000147"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000147" -> "1000141"  [label="AST: "];
"1000140" -> "1000141"  [label="CFG: "];
"1000142" -> "1000141"  [label="AST: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000146" -> "1000142"  [label="AST: "];
"1000147" -> "1000142"  [label="CFG: "];
"1000143" -> "1000142"  [label="AST: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000145" -> "1000143"  [label="AST: "];
"1000146" -> "1000143"  [label="CFG: "];
"1000144" -> "1000143"  [label="AST: "];
"1000144" -> "1000136"  [label="CFG: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000145" -> "1000143"  [label="AST: "];
"1000145" -> "1000144"  [label="CFG: "];
"1000143" -> "1000145"  [label="CFG: "];
"1000135" -> "1000105"  [label="AST: "];
"1000135" -> "1000139"  [label="CFG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000148" -> "1000135"  [label="CFG: "];
"1000135" -> "1000161"  [label="DDG: "];
"1000135" -> "1000161"  [label="DDG: "];
"1000139" -> "1000135"  [label="DDG: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000144" -> "1000136"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000146" -> "1000142"  [label="AST: "];
"1000146" -> "1000143"  [label="CFG: "];
"1000142" -> "1000146"  [label="CFG: "];
"1000147" -> "1000141"  [label="AST: "];
"1000147" -> "1000142"  [label="CFG: "];
"1000141" -> "1000147"  [label="CFG: "];
"1000148" -> "1000105"  [label="AST: "];
"1000148" -> "1000135"  [label="CFG: "];
"1000150" -> "1000148"  [label="CFG: "];
"1000148" -> "1000161"  [label="DDG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000148"  [label="CFG: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000149" -> "1000105"  [label="AST: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000151" -> "1000149"  [label="AST: "];
"1000153" -> "1000149"  [label="CFG: "];
"1000149" -> "1000161"  [label="DDG: "];
"1000149" -> "1000161"  [label="DDG: "];
"1000110" -> "1000149"  [label="DDG: "];
"1000102" -> "1000149"  [label="DDG: "];
"1000112" -> "1000149"  [label="DDG: "];
"1000103" -> "1000149"  [label="DDG: "];
"1000149" -> "1000152"  [label="DDG: "];
"1000151" -> "1000149"  [label="AST: "];
"1000151" -> "1000150"  [label="CFG: "];
"1000149" -> "1000151"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000153" -> "1000149"  [label="CFG: "];
"1000157" -> "1000153"  [label="CFG: "];
"1000154" -> "1000152"  [label="AST: "];
"1000154" -> "1000160"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000160" -> "1000154"  [label="AST: "];
"1000152" -> "1000154"  [label="CFG: "];
"1000155" -> "1000154"  [label="AST: "];
"1000155" -> "1000159"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000159" -> "1000155"  [label="AST: "];
"1000160" -> "1000155"  [label="CFG: "];
"1000156" -> "1000155"  [label="AST: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000158" -> "1000156"  [label="AST: "];
"1000159" -> "1000156"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000153"  [label="CFG: "];
"1000158" -> "1000157"  [label="CFG: "];
"1000158" -> "1000156"  [label="AST: "];
"1000158" -> "1000157"  [label="CFG: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000152" -> "1000105"  [label="AST: "];
"1000152" -> "1000154"  [label="CFG: "];
"1000153" -> "1000152"  [label="AST: "];
"1000154" -> "1000152"  [label="AST: "];
"1000161" -> "1000152"  [label="CFG: "];
"1000152" -> "1000161"  [label="DDG: "];
"1000152" -> "1000161"  [label="DDG: "];
"1000152" -> "1000161"  [label="DDG: "];
"1000149" -> "1000152"  [label="DDG: "];
"1000102" -> "1000152"  [label="DDG: "];
"1000159" -> "1000155"  [label="AST: "];
"1000159" -> "1000156"  [label="CFG: "];
"1000155" -> "1000159"  [label="CFG: "];
"1000160" -> "1000154"  [label="AST: "];
"1000160" -> "1000155"  [label="CFG: "];
"1000154" -> "1000160"  [label="CFG: "];
"1000105" -> "1000101"  [label="AST: "];
"1000106" -> "1000105"  [label="AST: "];
"1000107" -> "1000105"  [label="AST: "];
"1000108" -> "1000105"  [label="AST: "];
"1000112" -> "1000105"  [label="AST: "];
"1000124" -> "1000105"  [label="AST: "];
"1000130" -> "1000105"  [label="AST: "];
"1000135" -> "1000105"  [label="AST: "];
"1000148" -> "1000105"  [label="AST: "];
"1000149" -> "1000105"  [label="AST: "];
"1000152" -> "1000105"  [label="AST: "];
"1000108" -> "1000105"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000110" -> "1000108"  [label="AST: "];
"1000113" -> "1000108"  [label="CFG: "];
"1000108" -> "1000161"  [label="DDG: "];
"1000108" -> "1000161"  [label="DDG: "];
"1000110" -> "1000108"  [label="DDG: "];
"1000109" -> "1000108"  [label="AST: "];
"1000109" -> "1000101"  [label="CFG: "];
"1000111" -> "1000109"  [label="CFG: "];
"1000110" -> "1000108"  [label="AST: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000108" -> "1000110"  [label="CFG: "];
"1000110" -> "1000108"  [label="DDG: "];
"1000102" -> "1000110"  [label="DDG: "];
"1000110" -> "1000149"  [label="DDG: "];
"1000111" -> "1000110"  [label="AST: "];
"1000111" -> "1000109"  [label="CFG: "];
"1000110" -> "1000111"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000113" -> "1000108"  [label="CFG: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000114" -> "1000112"  [label="AST: "];
"1000114" -> "1000113"  [label="CFG: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000115" -> "1000112"  [label="AST: "];
"1000115" -> "1000114"  [label="CFG: "];
"1000120" -> "1000115"  [label="CFG: "];
"1000116" -> "1000112"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000112" -> "1000116"  [label="CFG: "];
"1000117" -> "1000116"  [label="AST: "];
"1000117" -> "1000123"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000123" -> "1000117"  [label="AST: "];
"1000116" -> "1000117"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000118" -> "1000122"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000122" -> "1000118"  [label="AST: "];
"1000123" -> "1000118"  [label="CFG: "];
"1000119" -> "1000118"  [label="AST: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000121" -> "1000119"  [label="AST: "];
"1000122" -> "1000119"  [label="CFG: "];
"1000120" -> "1000119"  [label="AST: "];
"1000120" -> "1000115"  [label="CFG: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000112" -> "1000105"  [label="AST: "];
"1000112" -> "1000116"  [label="CFG: "];
"1000113" -> "1000112"  [label="AST: "];
"1000114" -> "1000112"  [label="AST: "];
"1000115" -> "1000112"  [label="AST: "];
"1000116" -> "1000112"  [label="AST: "];
"1000126" -> "1000112"  [label="CFG: "];
"1000112" -> "1000161"  [label="DDG: "];
"1000112" -> "1000161"  [label="DDG: "];
"1000103" -> "1000112"  [label="DDG: "];
"1000112" -> "1000139"  [label="DDG: "];
"1000112" -> "1000149"  [label="DDG: "];
"1000121" -> "1000119"  [label="AST: "];
"1000121" -> "1000120"  [label="CFG: "];
"1000119" -> "1000121"  [label="CFG: "];
"1000122" -> "1000118"  [label="AST: "];
"1000122" -> "1000119"  [label="CFG: "];
"1000118" -> "1000122"  [label="CFG: "];
"1000123" -> "1000117"  [label="AST: "];
"1000123" -> "1000118"  [label="CFG: "];
"1000117" -> "1000123"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000126" -> "1000125"  [label="AST: "];
"1000126" -> "1000112"  [label="CFG: "];
"1000125" -> "1000126"  [label="CFG: "];
"1000127" -> "1000124"  [label="AST: "];
"1000127" -> "1000125"  [label="CFG: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000128" -> "1000124"  [label="AST: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000124" -> "1000128"  [label="CFG: "];
"1000128" -> "1000161"  [label="DDG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000128" -> "1000129"  [label="CFG: "];
"1000124" -> "1000105"  [label="AST: "];
"1000124" -> "1000128"  [label="CFG: "];
"1000125" -> "1000124"  [label="AST: "];
"1000127" -> "1000124"  [label="AST: "];
"1000128" -> "1000124"  [label="AST: "];
"1000132" -> "1000124"  [label="CFG: "];
"1000124" -> "1000161"  [label="DDG: "];
"1000124" -> "1000161"  [label="DDG: "];
"1000133" -> "1000131"  [label="AST: "];
"1000133" -> "1000132"  [label="CFG: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000134" -> "1000130"  [label="AST: "];
"1000134" -> "1000131"  [label="CFG: "];
"1000130" -> "1000134"  [label="CFG: "];
"1000130" -> "1000105"  [label="AST: "];
"1000130" -> "1000134"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000134" -> "1000130"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000130" -> "1000161"  [label="DDG: "];
"1000130" -> "1000161"  [label="DDG: "];
"1000104" -> "1000130"  [label="DDG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000133" -> "1000131"  [label="AST: "];
"1000134" -> "1000131"  [label="CFG: "];
"1000132" -> "1000131"  [label="AST: "];
"1000132" -> "1000124"  [label="CFG: "];
"1000133" -> "1000132"  [label="CFG: "];
}
