// Seed: 2802993630
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout supply1 id_5;
  input wire id_4;
  inout supply1 id_3;
  inout wire id_2;
  output wire id_1;
  wire id_21;
  parameter id_22 = 1;
  assign id_3 = 1 < -1;
  assign id_5 = 1'b0;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1,
    output supply1 id_2,
    input tri1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8
    , id_11,
    output tri id_9
);
  logic [7:0] id_12;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_11 = id_12;
  assign id_12[""] = id_1;
endmodule
