$comment
	File created using the following command:
		vcd file decoder.msim.vcd -direction
$end
$date
	Sat Nov 12 18:37:30 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module decoder_vhd_vec_tst $end
$var wire 1 ! m [2] $end
$var wire 1 " m [1] $end
$var wire 1 # m [0] $end
$var wire 1 $ valid $end
$var wire 1 % y [7] $end
$var wire 1 & y [6] $end
$var wire 1 ' y [5] $end
$var wire 1 ( y [4] $end
$var wire 1 ) y [3] $end
$var wire 1 * y [2] $end
$var wire 1 + y [1] $end
$var wire 1 , y [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_y [7] $end
$var wire 1 7 ww_y [6] $end
$var wire 1 8 ww_y [5] $end
$var wire 1 9 ww_y [4] $end
$var wire 1 : ww_y [3] $end
$var wire 1 ; ww_y [2] $end
$var wire 1 < ww_y [1] $end
$var wire 1 = ww_y [0] $end
$var wire 1 > ww_m [2] $end
$var wire 1 ? ww_m [1] $end
$var wire 1 @ ww_m [0] $end
$var wire 1 A ww_valid $end
$var wire 1 B \m[0]~output_o\ $end
$var wire 1 C \m[1]~output_o\ $end
$var wire 1 D \m[2]~output_o\ $end
$var wire 1 E \valid~output_o\ $end
$var wire 1 F \y[2]~input_o\ $end
$var wire 1 G \y[6]~input_o\ $end
$var wire 1 H \y[7]~input_o\ $end
$var wire 1 I \y[3]~input_o\ $end
$var wire 1 J \m0_1_xor_m0_0|y~0_combout\ $end
$var wire 1 K \y[5]~input_o\ $end
$var wire 1 L \y[4]~input_o\ $end
$var wire 1 M \y[0]~input_o\ $end
$var wire 1 N \y[1]~input_o\ $end
$var wire 1 O \m0_1|finalxor|y~0_combout\ $end
$var wire 1 P \m0_1_xor_m0_0|y~1_combout\ $end
$var wire 1 Q \m0_1|finalxor|y~1_combout\ $end
$var wire 1 R \m0_1_xor_m0_0|y~2_combout\ $end
$var wire 1 S \m2_0|finalxor|y~0_combout\ $end
$var wire 1 T \m2_1|finalxor|y~1_combout\ $end
$var wire 1 U \m2_1|finalxor|y~0_combout\ $end
$var wire 1 V \m2_0|finalxor|y~1_combout\ $end
$var wire 1 W \xor_valid|y~1_combout\ $end
$var wire 1 X \m1_0|finalxor|y~0_combout\ $end
$var wire 1 Y \m1_1|finalxor|y~0_combout\ $end
$var wire 1 Z \m1_1|finalxor|y~1_combout\ $end
$var wire 1 [ \m1_0|finalxor|y~1_combout\ $end
$var wire 1 \ \xor_valid|y~0_combout\ $end
$var wire 1 ] \m0_1|finalxor|y~2_combout\ $end
$var wire 1 ^ \m0|y~combout\ $end
$var wire 1 _ \m1_1|finalxor|y~2_combout\ $end
$var wire 1 ` \m1|y~combout\ $end
$var wire 1 a \m2_1|finalxor|y~2_combout\ $end
$var wire 1 b \m2|y~combout\ $end
$var wire 1 c \xor_valid|y~2_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1$
0-
1.
x/
10
11
12
13
14
15
1A
1B
1C
1D
1E
1F
0G
1H
0I
0J
0K
1L
0M
1N
1O
0P
1Q
1R
0S
1T
1U
0V
1W
0X
1Y
1Z
0[
1\
1]
1^
1_
1`
1a
1b
1c
1%
0&
0'
1(
0)
1*
1+
0,
1!
1"
1#
16
07
08
19
0:
1;
1<
0=
1>
1?
1@
$end
#1000000
