%!PS-Adobe-3.0 EPSF-3.0
%%Creator: Model Technology ModelSim ACTEL vsim 6.6d Simulator 2010.11 Nov  2 2010
%%Title: sim1_init.eps
%%CreationDate: 2012-05-10 08:29:26 PM
%%DocumentData: Clean8Bit
%%DocumentNeededResources: font Helvetica
%%Orientation: Landscape
%%BoundingBox: 14 14 580 827
%%EndComments
%%Page: 1 1
gsave
90 rotate 0.12 dup neg scale
% dump string table
/NP {newpath} def/SD {setdash} def/CL {setrgbcolor} def/GR {setgray} def
/SX {exch LEdge sub XScale mul MaxLabelWidth add LMargin add LEdge LabelWidth sub add exch} def/CSX {exch dup LabelWidth gt {exch SX} {exch} ifelse} def
/MT {SX moveto} def/LS {SX lineto stroke} def/LT {SX lineto} def/LFS {SX lineto fill stroke} def/RSS {rmoveto show stroke} def/ST {stroke} def/WT {CSX moveto dup stringwidth pop} def/TSW {pop 0 originOffset} def
/TSE {MaxLabelWidth LabelWidth sub LMargin add 0 rmoveto neg originOffset} def/TS {-2 div originOffset CSX} def
/MLW {stringwidth pop dup MaxLabelWidth gt {/MaxLabelWidth exch def}{pop} ifelse XS} def
/XS {/XScale LabelWidth LMargin sub MaxLabelWidth LEdge LabelWidth sub add sub REdge LEdge sub div 1 add def} def
/ARC {5 -2 roll SX 5 2 roll arc} def/LC {1 index stringwidth pop lt {pop ()} if} def
/SW {stringwidth pop} def
/ESTR {   dup 3 add string   /CurrentStr exch def   exch 0 2 index getinterval   0 1 3 index 1 sub {     dup     2 index exch get exch     CurrentStr exch 3 -1 roll put   } for   pop   dup 1 2 2 index add {     CurrentStr exch 46 put   } for   pop} def
/LC {   exch  dup dup /CurrentStr exch def   SW 2 index gt {     CurrentStr length     dup     {       2 div cvi       3 index       CurrentStr SW       sub       dup 0 lt {         1 index         4 -1 roll         exch sub         3 1 roll       }       {         dup 5 index gt {           1 index 4 -1 roll add 3 1 roll         }         {           exit         } ifelse       } ifelse       3 index 2 index ESTR       1 index 0 eq {         exit       } if       pop     } loop     pop pop pop pop pop     CurrentStr   }   {     CurrentStr   } ifelse} def
/XScale 1 def/MaxLabelWidth 0 def/LMargin 118 def/LEdge 2371 def/REdge 6660 def/LabelWidth 2334 def
/Helvetica findfont [66 0 0 -66 0 0] makefont setfont
/originOffset   currentfont   /FontBBox get 1 get   currentfont  /FontMatrix get 3 get   mul   currentfont   /FontType get   42 eq {     1000000 div   } {     neg   } ifelse def
(/testbench/sysclk) MLW
(/testbench/nsysreset) MLW
(/testbench/miso_net) MLW
(/testbench/mosi_net) MLW
(/testbench/sclk_net) MLW
(/testbench/cs_net) MLW
(/testbench/uut/cpu_0/clock) MLW
(/testbench/uut/cpu_0/control_jsi_flow_0/current_state) MLW
(/testbench/uut/cpu_0/addr) MLW
(/testbench/uut/cpu_0/instrreg/q) MLW
(/testbench/uut/cpu_0/progcntr/q) MLW
(/testbench/uut/cpu_0/outreg/q) MLW
(/testbench/uut/cpu_0/memdata_in) MLW
(/testbench/uut/cpu_0/memdata_out) MLW
(/testbench/uut/cpu_0/mem_ready) MLW
(/testbench/uut/cpu_0/expt) MLW
(/testbench/uut/rom_interface_0/di) MLW
(/testbench/uut/rom_interface_0/do) MLW
(/testbench/uut/rom_interface_0/ticks) MLW
(/testbench/uut/rom_interface_0/rom_clock) MLW
(/testbench/uut/rom_interface_0/fetch_clock) MLW
(/testbench/uut/bootrom_0/clk) MLW
(/testbench/uut/bootrom_0/addr) MLW
(/testbench/uut/bootrom_0/dout) MLW
(/testbench/uut/mmu_0/dev_sel) MLW
(/testbench/uut/mmu_0/rom_sel) MLW
(/testbench/uut/mmu_0/rom_ready) MLW
(/testbench/uut/mmu_0/invalid_addr_fl) MLW
(/testbench/uut/mmu_0/invalid_op_fl) MLW
(/testbench/uut/rom_interface_0/u1/gs) MLW
% draw waveform shading
[] 0 SD
3 setlinewidth
0 setlinejoin
2 setlinecap
0 0 0 CL
2371 211 MT 2416 211 LS
2416 211 MT 2416 139 LS
2416 139 MT 6895 139 LS
2371 330 MT 2599 330 LS
2599 330 MT 2599 258 LS
2599 258 MT 2750 258 LS
2750 258 MT 2750 330 LS
2750 330 MT 2901 330 LS
2901 330 MT 2901 258 LS
2901 258 MT 3051 258 LS
3051 258 MT 3051 330 LS
3051 330 MT 3202 330 LS
3202 330 MT 3202 258 LS
3202 258 MT 3353 258 LS
3353 258 MT 3353 330 LS
3353 330 MT 3504 330 LS
3504 330 MT 3504 258 LS
3504 258 MT 3655 258 LS
3655 258 MT 3655 330 LS
3655 330 MT 3805 330 LS
3805 330 MT 3805 258 LS
3805 258 MT 3956 258 LS
3956 258 MT 3956 330 LS
3956 330 MT 4107 330 LS
4107 330 MT 4107 258 LS
4107 258 MT 4258 258 LS
4258 258 MT 4258 330 LS
4258 330 MT 4409 330 LS
4409 330 MT 4409 258 LS
4409 258 MT 4559 258 LS
4559 258 MT 4559 330 LS
4559 330 MT 4710 330 LS
4710 330 MT 4710 258 LS
4710 258 MT 4861 258 LS
4861 258 MT 4861 330 LS
4861 330 MT 5012 330 LS
5012 330 MT 5012 258 LS
5012 258 MT 5163 258 LS
5163 258 MT 5163 330 LS
5163 330 MT 5313 330 LS
5313 330 MT 5313 258 LS
5313 258 MT 5464 258 LS
5464 258 MT 5464 330 LS
5464 330 MT 5615 330 LS
5615 330 MT 5615 258 LS
5615 258 MT 5766 258 LS
5766 258 MT 5766 330 LS
5766 330 MT 5917 330 LS
5917 330 MT 5917 258 LS
5917 258 MT 6067 258 LS
6067 258 MT 6067 330 LS
6067 330 MT 6218 330 LS
6218 330 MT 6218 258 LS
6218 258 MT 6369 258 LS
6369 258 MT 6369 330 LS
6369 330 MT 6520 330 LS
6520 330 MT 6520 258 LS
6520 258 MT 6671 258 LS
6671 258 MT 6671 330 LS
6671 330 MT 6821 330 LS
6821 330 MT 6821 258 LS
6821 258 MT 6895 258 LS
(reset0) 200 LC 2385 413 WT pop 0 originOffset 33 add RSS
2371 377 MT 2371 377 LT 2592 377 LT 2599 413 LT ST
2371 449 MT 2371 449 LT 2592 449 LT 2599 413 LT ST
(reset1) 274 LC 2613 413 WT pop 0 originOffset 33 add RSS
2599 413 MT 2599 413 LT 2606 377 LT 2894 377 LT 2901 413 LT ST
2599 413 MT 2599 413 LT 2606 449 LT 2894 449 LT 2901 413 LT ST
(reset2) 273 LC 2915 413 WT pop 0 originOffset 33 add RSS
2901 413 MT 2901 413 LT 2908 377 LT 3195 377 LT 3202 413 LT ST
2901 413 MT 2901 413 LT 2908 449 LT 3195 449 LT 3202 413 LT ST
(loadpc2) 2687 LC 3216 413 WT pop 0 originOffset 33 add RSS
3202 413 MT 3202 413 LT 3209 377 LT 5910 377 LT 5917 413 LT ST
3202 413 MT 3202 413 LT 3209 449 LT 5910 449 LT 5917 413 LT ST
(decode) 273 LC 5931 413 WT pop 0 originOffset 33 add RSS
5917 413 MT 5917 413 LT 5924 377 LT 6211 377 LT 6218 413 LT ST
5917 413 MT 5917 413 LT 5924 449 LT 6211 449 LT 6218 413 LT ST
(loaddw) 274 LC 6232 413 WT pop 0 originOffset 33 add RSS
6218 413 MT 6218 413 LT 6225 377 LT 6513 377 LT 6520 413 LT ST
6218 413 MT 6218 413 LT 6225 449 LT 6513 449 LT 6520 413 LT ST
(decodedw) 273 LC 6534 413 WT pop 0 originOffset 33 add RSS
6520 413 MT 6520 413 LT 6527 377 LT 6814 377 LT 6821 413 LT ST
6520 413 MT 6520 413 LT 6527 449 LT 6814 449 LT 6821 413 LT ST
(loadi) 46 LC 6835 413 WT pop 0 originOffset 33 add RSS
6821 413 MT 6821 413 LT 6828 377 LT 6895 377 LT ST
6821 413 MT 6821 413 LT 6828 449 LT 6895 449 LT ST
(XXXX) 502 LC 2385 532 WT pop 0 originOffset 33 add RSS
2371 496 MT 2371 496 LT 2894 496 LT 2901 532 LT ST
2371 568 MT 2371 568 LT 2894 568 LT 2901 532 LT ST
(0000) 3893 LC 2915 532 WT pop 0 originOffset 33 add RSS
2901 532 MT 2901 532 LT 2908 496 LT 6815 496 LT 6822 532 LT ST
2901 532 MT 2901 532 LT 2908 568 LT 6815 568 LT 6822 532 LT ST
(0001) 45 LC 6836 532 WT pop 0 originOffset 33 add RSS
6822 532 MT 6822 532 LT 6829 496 LT 6895 496 LT ST
6822 532 MT 6822 532 LT 6829 568 LT 6895 568 LT ST
(XXXX) 803 LC 2385 651 WT pop 0 originOffset 33 add RSS
2371 615 MT 2371 615 LT 3195 615 LT 3202 651 LT ST
2371 687 MT 2371 687 LT 3195 687 LT 3202 651 LT ST
(0000) 2386 LC 3216 651 WT pop 0 originOffset 33 add RSS
3202 651 MT 3202 651 LT 3209 615 LT 5609 615 LT 5616 651 LT ST
3202 651 MT 3202 651 LT 3209 687 LT 5609 687 LT 5616 651 LT ST
(5008) 1251 LC 5630 651 WT pop 0 originOffset 33 add RSS
5616 651 MT 5616 651 LT 5623 615 LT 6895 615 LT ST
5616 651 MT 5616 651 LT 5623 687 LT 6895 687 LT ST
(XXXX) 502 LC 2385 770 WT pop 0 originOffset 33 add RSS
2371 734 MT 2371 734 LT 2894 734 LT 2901 770 LT ST
2371 806 MT 2371 806 LT 2894 806 LT 2901 770 LT ST
(0000) 3591 LC 2915 770 WT pop 0 originOffset 33 add RSS
2901 770 MT 2901 770 LT 2908 734 LT 6513 734 LT 6520 770 LT ST
2901 770 MT 2901 770 LT 2908 806 LT 6513 806 LT 6520 770 LT ST
(0001) 347 LC 6534 770 WT pop 0 originOffset 33 add RSS
6520 770 MT 6520 770 LT 6527 734 LT 6895 734 LT ST
6520 770 MT 6520 770 LT 6527 806 LT 6895 806 LT ST
(XXXX) 200 LC 2385 889 WT pop 0 originOffset 33 add RSS
2371 853 MT 2371 853 LT 2592 853 LT 2599 889 LT ST
2371 925 MT 2371 925 LT 2592 925 LT 2599 889 LT ST
(0000) 3591 LC 2613 889 WT pop 0 originOffset 33 add RSS
2599 889 MT 2599 889 LT 2606 853 LT 6211 853 LT 6218 889 LT ST
2599 889 MT 2599 889 LT 2606 925 LT 6211 925 LT 6218 889 LT ST
(0001) 649 LC 6232 889 WT pop 0 originOffset 33 add RSS
6218 889 MT 6218 889 LT 6225 853 LT 6895 853 LT ST
6218 889 MT 6218 889 LT 6225 925 LT 6895 925 LT ST
(0000) 2010 LC 2385 1008 WT pop 0 originOffset 33 add RSS
2371 972 MT 2371 972 LT 4402 972 LT 4409 1008 LT ST
2371 1044 MT 2371 1044 LT 4402 1044 LT 4409 1008 LT ST
(5000) 1178 LC 4423 1008 WT pop 0 originOffset 33 add RSS
4409 1008 MT 4409 1008 LT 4416 972 LT 5608 972 LT 5615 1008 LT ST
4409 1008 MT 4409 1008 LT 4416 1044 LT 5608 1044 LT 5615 1008 LT ST
(5008) 274 LC 5629 1008 WT pop 0 originOffset 33 add RSS
5615 1008 MT 5615 1008 LT 5622 972 LT 5910 972 LT 5917 1008 LT ST
5615 1008 MT 5615 1008 LT 5622 1044 LT 5910 1044 LT 5917 1008 LT ST
(0000) 950 LC 5931 1008 WT pop 0 originOffset 33 add RSS
5917 1008 MT 5917 1008 LT 5924 972 LT 6895 972 LT ST
5917 1008 MT 5917 1008 LT 5924 1044 LT 6895 1044 LT ST
(0000) 4496 LC 2385 1127 WT pop 0 originOffset 33 add RSS
2371 1091 MT 2371 1091 LT 6895 1091 LT ST
2371 1163 MT 2371 1163 LT 6895 1163 LT ST
2371 1210 MT 3203 1210 LS
3203 1210 MT 3203 1282 LS
3203 1282 MT 5616 1282 LS
5616 1282 MT 5616 1210 LS
5616 1210 MT 6895 1210 LS
2371 1401 MT 6895 1401 LS
2371 1484 MT 4107 1484 LS
(50) 877 LC 4121 1484 WT pop 0 originOffset 33 add RSS
4107 1484 MT 4107 1484 LT 4114 1448 LT 5005 1448 LT 5012 1484 LT ST
4107 1484 MT 4107 1484 LT 4114 1520 LT 5005 1520 LT 5012 1484 LT ST
5012 1484 MT 5314 1484 LS
(08) 1553 LC 5328 1484 WT pop 0 originOffset 33 add RSS
5314 1484 MT 5314 1484 LT 5321 1448 LT 6895 1448 LT ST
5314 1484 MT 5314 1484 LT 5321 1520 LT 6895 1520 LT ST
(0000) 2010 LC 2385 1603 WT pop 0 originOffset 33 add RSS
2371 1567 MT 2371 1567 LT 4402 1567 LT 4409 1603 LT ST
2371 1639 MT 2371 1639 LT 4402 1639 LT 4409 1603 LT ST
(5000) 1178 LC 4423 1603 WT pop 0 originOffset 33 add RSS
4409 1603 MT 4409 1603 LT 4416 1567 LT 5608 1567 LT 5615 1603 LT ST
4409 1603 MT 4409 1603 LT 4416 1639 LT 5608 1639 LT 5615 1603 LT ST
(5008) 274 LC 5629 1603 WT pop 0 originOffset 33 add RSS
5615 1603 MT 5615 1603 LT 5622 1567 LT 5910 1567 LT 5917 1603 LT ST
5615 1603 MT 5615 1603 LT 5622 1639 LT 5910 1639 LT 5917 1603 LT ST
(0000) 950 LC 5931 1603 WT pop 0 originOffset 33 add RSS
5917 1603 MT 5917 1603 LT 5924 1567 LT 6895 1567 LT ST
5917 1603 MT 5917 1603 LT 5924 1639 LT 6895 1639 LT ST
(11) 1105 LC 2385 1722 WT pop 0 originOffset 33 add RSS
2371 1686 MT 2371 1686 LT 3497 1686 LT 3504 1722 LT ST
2371 1758 MT 2371 1758 LT 3497 1758 LT 3504 1722 LT ST
(10) 273 LC 3518 1722 WT pop 0 originOffset 33 add RSS
3504 1722 MT 3504 1722 LT 3511 1686 LT 3798 1686 LT 3805 1722 LT ST
3504 1722 MT 3504 1722 LT 3511 1758 LT 3798 1758 LT 3805 1722 LT ST
(01) 274 LC 3819 1722 WT pop 0 originOffset 33 add RSS
3805 1722 MT 3805 1722 LT 3812 1686 LT 4100 1686 LT 4107 1722 LT ST
3805 1722 MT 3805 1722 LT 3812 1758 LT 4100 1758 LT 4107 1722 LT ST
(00) 274 LC 4121 1722 WT pop 0 originOffset 33 add RSS
4107 1722 MT 4107 1722 LT 4114 1686 LT 4402 1686 LT 4409 1722 LT ST
4107 1722 MT 4107 1722 LT 4114 1758 LT 4402 1758 LT 4409 1722 LT ST
(11) 273 LC 4423 1722 WT pop 0 originOffset 33 add RSS
4409 1722 MT 4409 1722 LT 4416 1686 LT 4703 1686 LT 4710 1722 LT ST
4409 1722 MT 4409 1722 LT 4416 1758 LT 4703 1758 LT 4710 1722 LT ST
(10) 274 LC 4724 1722 WT pop 0 originOffset 33 add RSS
4710 1722 MT 4710 1722 LT 4717 1686 LT 5005 1686 LT 5012 1722 LT ST
4710 1722 MT 4710 1722 LT 4717 1758 LT 5005 1758 LT 5012 1722 LT ST
(01) 273 LC 5026 1722 WT pop 0 originOffset 33 add RSS
5012 1722 MT 5012 1722 LT 5019 1686 LT 5306 1686 LT 5313 1722 LT ST
5012 1722 MT 5012 1722 LT 5019 1758 LT 5306 1758 LT 5313 1722 LT ST
(00) 274 LC 5327 1722 WT pop 0 originOffset 33 add RSS
5313 1722 MT 5313 1722 LT 5320 1686 LT 5608 1686 LT 5615 1722 LT ST
5313 1722 MT 5313 1722 LT 5320 1758 LT 5608 1758 LT 5615 1722 LT ST
(11) 274 LC 5629 1722 WT pop 0 originOffset 33 add RSS
5615 1722 MT 5615 1722 LT 5622 1686 LT 5910 1686 LT 5917 1722 LT ST
5615 1722 MT 5615 1722 LT 5622 1758 LT 5910 1758 LT 5917 1722 LT ST
(11) 950 LC 5931 1722 WT pop 0 originOffset 33 add RSS
5917 1722 MT 5917 1722 LT 5924 1686 LT 6895 1686 LT ST
5917 1722 MT 5917 1722 LT 5924 1758 LT 6895 1758 LT ST
2371 1877 MT 3806 1877 LS
3806 1877 MT 3806 1805 LS
3806 1805 MT 4107 1805 LS
4107 1805 MT 4107 1877 LS
4107 1877 MT 5012 1877 LS
5012 1877 MT 5012 1805 LS
5012 1805 MT 5314 1805 LS
5314 1805 MT 5314 1877 LS
5314 1877 MT 6895 1877 LS
2371 1996 MT 3504 1996 LS
3504 1996 MT 3504 1924 LS
3504 1924 MT 4409 1924 LS
4409 1924 MT 4409 1996 LS
4409 1996 MT 4710 1996 LS
4710 1996 MT 4710 1924 LS
4710 1924 MT 5615 1924 LS
5615 1924 MT 5615 1996 LS
5615 1996 MT 6895 1996 LS
(UUUUUU1) 502 LC 2385 2079 WT pop 0 originOffset 33 add RSS
2371 2043 MT 2371 2043 LT 2894 2043 LT 2901 2079 LT ST
2371 2115 MT 2371 2115 LT 2894 2115 LT 2901 2079 LT ST
(0000001) 1480 LC 2915 2079 WT pop 0 originOffset 33 add RSS
2901 2079 MT 2901 2079 LT 2908 2043 LT 4402 2043 LT 4409 2079 LT ST
2901 2079 MT 2901 2079 LT 2908 2115 LT 4402 2115 LT 4409 2079 LT ST
(0000000) 1480 LC 4423 2079 WT pop 0 originOffset 33 add RSS
4409 2079 MT 4409 2079 LT 4416 2043 LT 5910 2043 LT 5917 2079 LT ST
4409 2079 MT 4409 2079 LT 4416 2115 LT 5910 2115 LT 5917 2079 LT ST
(0000001) 877 LC 5931 2079 WT pop 0 originOffset 33 add RSS
5917 2079 MT 5917 2079 LT 5924 2043 LT 6815 2043 LT 6822 2079 LT ST
5917 2079 MT 5917 2079 LT 5924 2115 LT 6815 2115 LT 6822 2079 LT ST
(0000011) 45 LC 6836 2079 WT pop 0 originOffset 33 add RSS
6822 2079 MT 6822 2079 LT 6829 2043 LT 6895 2043 LT ST
6822 2079 MT 6822 2079 LT 6829 2115 LT 6895 2115 LT ST
2371 2198 MT 4107 2198 LS
(50) 877 LC 4121 2198 WT pop 0 originOffset 33 add RSS
4107 2198 MT 4107 2198 LT 4114 2162 LT 5005 2162 LT 5012 2198 LT ST
4107 2198 MT 4107 2198 LT 4114 2234 LT 5005 2234 LT 5012 2198 LT ST
5012 2198 MT 5314 2198 LS
(08) 1553 LC 5328 2198 WT pop 0 originOffset 33 add RSS
5314 2198 MT 5314 2198 LT 5321 2162 LT 6895 2162 LT ST
5314 2198 MT 5314 2198 LT 5321 2234 LT 6895 2234 LT ST
(activeram) 502 LC 2385 2317 WT pop 0 originOffset 33 add RSS
2371 2281 MT 2371 2281 LT 2894 2281 LT 2901 2317 LT ST
2371 2353 MT 2371 2353 LT 2894 2353 LT 2901 2317 LT ST
(activerom) 3966 LC 2915 2317 WT pop 0 originOffset 33 add RSS
2901 2317 MT 2901 2317 LT 2908 2281 LT 6895 2281 LT ST
2901 2317 MT 2901 2317 LT 2908 2353 LT 6895 2353 LT ST
2371 2472 MT 3202 2472 LS
3202 2472 MT 3202 2400 LS
3202 2400 MT 5917 2400 LS
5917 2400 MT 5917 2472 LS
5917 2472 MT 6895 2472 LS
2371 2519 MT 3203 2519 LS
3203 2519 MT 3203 2591 LS
3203 2591 MT 5616 2591 LS
5616 2591 MT 5616 2519 LS
5616 2519 MT 6895 2519 LS
2371 2710 MT 5616 2710 LS
5616 2710 MT 5616 2638 LS
5616 2638 MT 5917 2638 LS
5917 2638 MT 5917 2710 LS
5917 2710 MT 6895 2710 LS
% draw timeline
(0.00 ns) 9999 LC 2371 4707 WT TS RSS
2398 4599 MT 2398 4636 LS
2397 4618 MT 2399 4618 LS
2416 4599 MT 2416 4636 LS
2461 4599 MT 2461 4636 LS
2507 4599 MT 2507 4636 LS
2552 4599 MT 2552 4636 LS
2597 4599 MT 2597 4636 LS
2642 4599 MT 2642 4636 LS
2688 4599 MT 2688 4636 LS
2733 4599 MT 2733 4636 LS
2778 4599 MT 2778 4636 LS
2823 4572 MT 2823 4636 LS
2868 4599 MT 2868 4636 LS
2913 4599 MT 2913 4636 LS
2959 4599 MT 2959 4636 LS
3004 4599 MT 3004 4636 LS
3049 4599 MT 3049 4636 LS
3094 4599 MT 3094 4636 LS
3140 4599 MT 3140 4636 LS
3185 4599 MT 3185 4636 LS
3230 4599 MT 3230 4636 LS
3275 4572 MT 3275 4636 LS
(20000 ns) 9999 LC 3275 4707 WT TS RSS
3320 4599 MT 3320 4636 LS
3365 4599 MT 3365 4636 LS
3411 4599 MT 3411 4636 LS
3456 4599 MT 3456 4636 LS
3501 4599 MT 3501 4636 LS
3546 4599 MT 3546 4636 LS
3592 4599 MT 3592 4636 LS
3637 4599 MT 3637 4636 LS
3682 4599 MT 3682 4636 LS
3728 4572 MT 3728 4636 LS
3773 4599 MT 3773 4636 LS
3818 4599 MT 3818 4636 LS
3864 4599 MT 3864 4636 LS
3909 4599 MT 3909 4636 LS
3954 4599 MT 3954 4636 LS
3999 4599 MT 3999 4636 LS
4045 4599 MT 4045 4636 LS
4090 4599 MT 4090 4636 LS
4135 4599 MT 4135 4636 LS
4180 4572 MT 4180 4636 LS
(40000 ns) 9999 LC 4180 4707 WT TS RSS
4225 4599 MT 4225 4636 LS
4270 4599 MT 4270 4636 LS
4316 4599 MT 4316 4636 LS
4361 4599 MT 4361 4636 LS
4406 4599 MT 4406 4636 LS
4451 4599 MT 4451 4636 LS
4497 4599 MT 4497 4636 LS
4542 4599 MT 4542 4636 LS
4587 4599 MT 4587 4636 LS
4633 4572 MT 4633 4636 LS
4678 4599 MT 4678 4636 LS
4723 4599 MT 4723 4636 LS
4769 4599 MT 4769 4636 LS
4814 4599 MT 4814 4636 LS
4859 4599 MT 4859 4636 LS
4904 4599 MT 4904 4636 LS
4950 4599 MT 4950 4636 LS
4995 4599 MT 4995 4636 LS
5040 4599 MT 5040 4636 LS
5085 4572 MT 5085 4636 LS
(60000 ns) 9999 LC 5085 4707 WT TS RSS
5130 4599 MT 5130 4636 LS
5175 4599 MT 5175 4636 LS
5221 4599 MT 5221 4636 LS
5266 4599 MT 5266 4636 LS
5311 4599 MT 5311 4636 LS
5356 4599 MT 5356 4636 LS
5402 4599 MT 5402 4636 LS
5447 4599 MT 5447 4636 LS
5492 4599 MT 5492 4636 LS
5537 4572 MT 5537 4636 LS
5582 4599 MT 5582 4636 LS
5627 4599 MT 5627 4636 LS
5673 4599 MT 5673 4636 LS
5718 4599 MT 5718 4636 LS
5763 4599 MT 5763 4636 LS
5808 4599 MT 5808 4636 LS
5854 4599 MT 5854 4636 LS
5899 4599 MT 5899 4636 LS
5944 4599 MT 5944 4636 LS
5990 4572 MT 5990 4636 LS
(80000 ns) 9999 LC 5990 4707 WT TS RSS
6035 4599 MT 6035 4636 LS
6080 4599 MT 6080 4636 LS
6126 4599 MT 6126 4636 LS
6171 4599 MT 6171 4636 LS
6216 4599 MT 6216 4636 LS
6261 4599 MT 6261 4636 LS
6307 4599 MT 6307 4636 LS
6352 4599 MT 6352 4636 LS
6397 4599 MT 6397 4636 LS
6442 4572 MT 6442 4636 LS
6487 4599 MT 6487 4636 LS
6532 4599 MT 6532 4636 LS
6578 4599 MT 6578 4636 LS
6623 4599 MT 6623 4636 LS
6668 4599 MT 6668 4636 LS
6713 4599 MT 6713 4636 LS
6759 4599 MT 6759 4636 LS
6804 4599 MT 6804 4636 LS
6849 4599 MT 6849 4636 LS
6895 4572 MT 6895 4636 LS
(100000 ns) 9999 LC 6895 4707 WT TS RSS
6940 4599 MT 6940 4636 LS
6985 4599 MT 6985 4636 LS
7031 4599 MT 7031 4636 LS
7076 4599 MT 7076 4636 LS
7121 4599 MT 7121 4636 LS
7166 4599 MT 7166 4636 LS
7212 4599 MT 7212 4636 LS
7257 4599 MT 7257 4636 LS
7302 4599 MT 7302 4636 LS
% draw grid
2823 118 MT 2823 4572 LS
3275 118 MT 3275 4572 LS
3728 118 MT 3728 4572 LS
4180 118 MT 4180 4572 LS
4633 118 MT 4633 4572 LS
5085 118 MT 5085 4572 LS
5537 118 MT 5537 4572 LS
5990 118 MT 5990 4572 LS
6442 118 MT 6442 4572 LS
6895 118 MT 6895 4572 LS
% draw waveforms
(/testbench/nsysreset) 9999 LC 2334 210 WT TSE RSS
2816 118 MT 2830 118 LS
3268 118 MT 3282 118 LS
3721 118 MT 3735 118 LS
4173 118 MT 4187 118 LS
4626 118 MT 4640 118 LS
5078 118 MT 5092 118 LS
5530 118 MT 5544 118 LS
5983 118 MT 5997 118 LS
6435 118 MT 6449 118 LS
6888 118 MT 6902 118 LS
2371 211 MT 2416 211 LS
2416 211 MT 2416 139 LS
2416 139 MT 6895 139 LS
(/testbench/uut/cpu_0/clock) 9999 LC 2334 329 WT TSE RSS
2816 237 MT 2830 237 LS
3268 237 MT 3282 237 LS
3721 237 MT 3735 237 LS
4173 237 MT 4187 237 LS
4626 237 MT 4640 237 LS
5078 237 MT 5092 237 LS
5530 237 MT 5544 237 LS
5983 237 MT 5997 237 LS
6435 237 MT 6449 237 LS
6888 237 MT 6902 237 LS
2371 330 MT 2599 330 LS
2599 330 MT 2599 258 LS
2599 258 MT 2750 258 LS
2750 258 MT 2750 330 LS
2750 330 MT 2901 330 LS
2901 330 MT 2901 258 LS
2901 258 MT 3051 258 LS
3051 258 MT 3051 330 LS
3051 330 MT 3202 330 LS
3202 330 MT 3202 258 LS
3202 258 MT 3353 258 LS
3353 258 MT 3353 330 LS
3353 330 MT 3504 330 LS
3504 330 MT 3504 258 LS
3504 258 MT 3655 258 LS
3655 258 MT 3655 330 LS
3655 330 MT 3805 330 LS
3805 330 MT 3805 258 LS
3805 258 MT 3956 258 LS
3956 258 MT 3956 330 LS
3956 330 MT 4107 330 LS
4107 330 MT 4107 258 LS
4107 258 MT 4258 258 LS
4258 258 MT 4258 330 LS
4258 330 MT 4409 330 LS
4409 330 MT 4409 258 LS
4409 258 MT 4559 258 LS
4559 258 MT 4559 330 LS
4559 330 MT 4710 330 LS
4710 330 MT 4710 258 LS
4710 258 MT 4861 258 LS
4861 258 MT 4861 330 LS
4861 330 MT 5012 330 LS
5012 330 MT 5012 258 LS
5012 258 MT 5163 258 LS
5163 258 MT 5163 330 LS
5163 330 MT 5313 330 LS
5313 330 MT 5313 258 LS
5313 258 MT 5464 258 LS
5464 258 MT 5464 330 LS
5464 330 MT 5615 330 LS
5615 330 MT 5615 258 LS
5615 258 MT 5766 258 LS
5766 258 MT 5766 330 LS
5766 330 MT 5917 330 LS
5917 330 MT 5917 258 LS
5917 258 MT 6067 258 LS
6067 258 MT 6067 330 LS
6067 330 MT 6218 330 LS
6218 330 MT 6218 258 LS
6218 258 MT 6369 258 LS
6369 258 MT 6369 330 LS
6369 330 MT 6520 330 LS
6520 330 MT 6520 258 LS
6520 258 MT 6671 258 LS
6671 258 MT 6671 330 LS
6671 330 MT 6821 330 LS
6821 330 MT 6821 258 LS
6821 258 MT 6895 258 LS
(/testbench/uut/cpu_0/control_jsi_flow_0/current_state) 9999 LC 2334 448 WT TSE RSS
2816 356 MT 2830 356 LS
3268 356 MT 3282 356 LS
3721 356 MT 3735 356 LS
4173 356 MT 4187 356 LS
4626 356 MT 4640 356 LS
5078 356 MT 5092 356 LS
5530 356 MT 5544 356 LS
5983 356 MT 5997 356 LS
6435 356 MT 6449 356 LS
6888 356 MT 6902 356 LS
(reset0) 200 LC 2385 413 WT pop 0 originOffset 33 add RSS
2371 377 MT 2371 377 LT 2592 377 LT 2599 413 LT ST
2371 449 MT 2371 449 LT 2592 449 LT 2599 413 LT ST
(reset1) 274 LC 2613 413 WT pop 0 originOffset 33 add RSS
2599 413 MT 2599 413 LT 2606 377 LT 2894 377 LT 2901 413 LT ST
2599 413 MT 2599 413 LT 2606 449 LT 2894 449 LT 2901 413 LT ST
(reset2) 273 LC 2915 413 WT pop 0 originOffset 33 add RSS
2901 413 MT 2901 413 LT 2908 377 LT 3195 377 LT 3202 413 LT ST
2901 413 MT 2901 413 LT 2908 449 LT 3195 449 LT 3202 413 LT ST
(loadpc2) 2687 LC 3216 413 WT pop 0 originOffset 33 add RSS
3202 413 MT 3202 413 LT 3209 377 LT 5910 377 LT 5917 413 LT ST
3202 413 MT 3202 413 LT 3209 449 LT 5910 449 LT 5917 413 LT ST
(decode) 273 LC 5931 413 WT pop 0 originOffset 33 add RSS
5917 413 MT 5917 413 LT 5924 377 LT 6211 377 LT 6218 413 LT ST
5917 413 MT 5917 413 LT 5924 449 LT 6211 449 LT 6218 413 LT ST
(loaddw) 274 LC 6232 413 WT pop 0 originOffset 33 add RSS
6218 413 MT 6218 413 LT 6225 377 LT 6513 377 LT 6520 413 LT ST
6218 413 MT 6218 413 LT 6225 449 LT 6513 449 LT 6520 413 LT ST
(decodedw) 273 LC 6534 413 WT pop 0 originOffset 33 add RSS
6520 413 MT 6520 413 LT 6527 377 LT 6814 377 LT 6821 413 LT ST
6520 413 MT 6520 413 LT 6527 449 LT 6814 449 LT 6821 413 LT ST
(loadi) 46 LC 6835 413 WT pop 0 originOffset 33 add RSS
6821 413 MT 6821 413 LT 6828 377 LT 6895 377 LT ST
6821 413 MT 6821 413 LT 6828 449 LT 6895 449 LT ST
(/testbench/uut/cpu_0/addr) 9999 LC 2334 567 WT TSE RSS
2816 475 MT 2830 475 LS
3268 475 MT 3282 475 LS
3721 475 MT 3735 475 LS
4173 475 MT 4187 475 LS
4626 475 MT 4640 475 LS
5078 475 MT 5092 475 LS
5530 475 MT 5544 475 LS
5983 475 MT 5997 475 LS
6435 475 MT 6449 475 LS
6888 475 MT 6902 475 LS
(XXXX) 502 LC 2385 532 WT pop 0 originOffset 33 add RSS
2371 496 MT 2371 496 LT 2894 496 LT 2901 532 LT ST
2371 568 MT 2371 568 LT 2894 568 LT 2901 532 LT ST
(0000) 3893 LC 2915 532 WT pop 0 originOffset 33 add RSS
2901 532 MT 2901 532 LT 2908 496 LT 6815 496 LT 6822 532 LT ST
2901 532 MT 2901 532 LT 2908 568 LT 6815 568 LT 6822 532 LT ST
(0001) 45 LC 6836 532 WT pop 0 originOffset 33 add RSS
6822 532 MT 6822 532 LT 6829 496 LT 6895 496 LT ST
6822 532 MT 6822 532 LT 6829 568 LT 6895 568 LT ST
(/testbench/uut/cpu_0/instrreg/q) 9999 LC 2334 686 WT TSE RSS
2816 594 MT 2830 594 LS
3268 594 MT 3282 594 LS
3721 594 MT 3735 594 LS
4173 594 MT 4187 594 LS
4626 594 MT 4640 594 LS
5078 594 MT 5092 594 LS
5530 594 MT 5544 594 LS
5983 594 MT 5997 594 LS
6435 594 MT 6449 594 LS
6888 594 MT 6902 594 LS
(XXXX) 803 LC 2385 651 WT pop 0 originOffset 33 add RSS
2371 615 MT 2371 615 LT 3195 615 LT 3202 651 LT ST
2371 687 MT 2371 687 LT 3195 687 LT 3202 651 LT ST
(0000) 2386 LC 3216 651 WT pop 0 originOffset 33 add RSS
3202 651 MT 3202 651 LT 3209 615 LT 5609 615 LT 5616 651 LT ST
3202 651 MT 3202 651 LT 3209 687 LT 5609 687 LT 5616 651 LT ST
(5008) 1251 LC 5630 651 WT pop 0 originOffset 33 add RSS
5616 651 MT 5616 651 LT 5623 615 LT 6895 615 LT ST
5616 651 MT 5616 651 LT 5623 687 LT 6895 687 LT ST
(/testbench/uut/cpu_0/progcntr/q) 9999 LC 2334 805 WT TSE RSS
2816 713 MT 2830 713 LS
3268 713 MT 3282 713 LS
3721 713 MT 3735 713 LS
4173 713 MT 4187 713 LS
4626 713 MT 4640 713 LS
5078 713 MT 5092 713 LS
5530 713 MT 5544 713 LS
5983 713 MT 5997 713 LS
6435 713 MT 6449 713 LS
6888 713 MT 6902 713 LS
(XXXX) 502 LC 2385 770 WT pop 0 originOffset 33 add RSS
2371 734 MT 2371 734 LT 2894 734 LT 2901 770 LT ST
2371 806 MT 2371 806 LT 2894 806 LT 2901 770 LT ST
(0000) 3591 LC 2915 770 WT pop 0 originOffset 33 add RSS
2901 770 MT 2901 770 LT 2908 734 LT 6513 734 LT 6520 770 LT ST
2901 770 MT 2901 770 LT 2908 806 LT 6513 806 LT 6520 770 LT ST
(0001) 347 LC 6534 770 WT pop 0 originOffset 33 add RSS
6520 770 MT 6520 770 LT 6527 734 LT 6895 734 LT ST
6520 770 MT 6520 770 LT 6527 806 LT 6895 806 LT ST
(/testbench/uut/cpu_0/outreg/q) 9999 LC 2334 924 WT TSE RSS
2816 832 MT 2830 832 LS
3268 832 MT 3282 832 LS
3721 832 MT 3735 832 LS
4173 832 MT 4187 832 LS
4626 832 MT 4640 832 LS
5078 832 MT 5092 832 LS
5530 832 MT 5544 832 LS
5983 832 MT 5997 832 LS
6435 832 MT 6449 832 LS
6888 832 MT 6902 832 LS
(XXXX) 200 LC 2385 889 WT pop 0 originOffset 33 add RSS
2371 853 MT 2371 853 LT 2592 853 LT 2599 889 LT ST
2371 925 MT 2371 925 LT 2592 925 LT 2599 889 LT ST
(0000) 3591 LC 2613 889 WT pop 0 originOffset 33 add RSS
2599 889 MT 2599 889 LT 2606 853 LT 6211 853 LT 6218 889 LT ST
2599 889 MT 2599 889 LT 2606 925 LT 6211 925 LT 6218 889 LT ST
(0001) 649 LC 6232 889 WT pop 0 originOffset 33 add RSS
6218 889 MT 6218 889 LT 6225 853 LT 6895 853 LT ST
6218 889 MT 6218 889 LT 6225 925 LT 6895 925 LT ST
(/testbench/uut/cpu_0/memdata_in) 9999 LC 2334 1043 WT TSE RSS
2816 951 MT 2830 951 LS
3268 951 MT 3282 951 LS
3721 951 MT 3735 951 LS
4173 951 MT 4187 951 LS
4626 951 MT 4640 951 LS
5078 951 MT 5092 951 LS
5530 951 MT 5544 951 LS
5983 951 MT 5997 951 LS
6435 951 MT 6449 951 LS
6888 951 MT 6902 951 LS
(0000) 2010 LC 2385 1008 WT pop 0 originOffset 33 add RSS
2371 972 MT 2371 972 LT 4402 972 LT 4409 1008 LT ST
2371 1044 MT 2371 1044 LT 4402 1044 LT 4409 1008 LT ST
(5000) 1178 LC 4423 1008 WT pop 0 originOffset 33 add RSS
4409 1008 MT 4409 1008 LT 4416 972 LT 5608 972 LT 5615 1008 LT ST
4409 1008 MT 4409 1008 LT 4416 1044 LT 5608 1044 LT 5615 1008 LT ST
(5008) 274 LC 5629 1008 WT pop 0 originOffset 33 add RSS
5615 1008 MT 5615 1008 LT 5622 972 LT 5910 972 LT 5917 1008 LT ST
5615 1008 MT 5615 1008 LT 5622 1044 LT 5910 1044 LT 5917 1008 LT ST
(0000) 950 LC 5931 1008 WT pop 0 originOffset 33 add RSS
5917 1008 MT 5917 1008 LT 5924 972 LT 6895 972 LT ST
5917 1008 MT 5917 1008 LT 5924 1044 LT 6895 1044 LT ST
(/testbench/uut/cpu_0/memdata_out) 9999 LC 2334 1162 WT TSE RSS
2816 1070 MT 2830 1070 LS
3268 1070 MT 3282 1070 LS
3721 1070 MT 3735 1070 LS
4173 1070 MT 4187 1070 LS
4626 1070 MT 4640 1070 LS
5078 1070 MT 5092 1070 LS
5530 1070 MT 5544 1070 LS
5983 1070 MT 5997 1070 LS
6435 1070 MT 6449 1070 LS
6888 1070 MT 6902 1070 LS
(0000) 4496 LC 2385 1127 WT pop 0 originOffset 33 add RSS
2371 1091 MT 2371 1091 LT 6895 1091 LT ST
2371 1163 MT 2371 1163 LT 6895 1163 LT ST
(/testbench/uut/cpu_0/mem_ready) 9999 LC 2334 1281 WT TSE RSS
2816 1189 MT 2830 1189 LS
3268 1189 MT 3282 1189 LS
3721 1189 MT 3735 1189 LS
4173 1189 MT 4187 1189 LS
4626 1189 MT 4640 1189 LS
5078 1189 MT 5092 1189 LS
5530 1189 MT 5544 1189 LS
5983 1189 MT 5997 1189 LS
6435 1189 MT 6449 1189 LS
6888 1189 MT 6902 1189 LS
2371 1210 MT 3203 1210 LS
3203 1210 MT 3203 1282 LS
3203 1282 MT 5616 1282 LS
5616 1282 MT 5616 1210 LS
5616 1210 MT 6895 1210 LS
(/testbench/uut/cpu_0/expt) 9999 LC 2334 1400 WT TSE RSS
2816 1308 MT 2830 1308 LS
3268 1308 MT 3282 1308 LS
3721 1308 MT 3735 1308 LS
4173 1308 MT 4187 1308 LS
4626 1308 MT 4640 1308 LS
5078 1308 MT 5092 1308 LS
5530 1308 MT 5544 1308 LS
5983 1308 MT 5997 1308 LS
6435 1308 MT 6449 1308 LS
6888 1308 MT 6902 1308 LS
2371 1401 MT 6895 1401 LS
(/testbench/uut/rom_interface_0/di) 9999 LC 2334 1519 WT TSE RSS
2816 1427 MT 2830 1427 LS
3268 1427 MT 3282 1427 LS
3721 1427 MT 3735 1427 LS
4173 1427 MT 4187 1427 LS
4626 1427 MT 4640 1427 LS
5078 1427 MT 5092 1427 LS
5530 1427 MT 5544 1427 LS
5983 1427 MT 5997 1427 LS
6435 1427 MT 6449 1427 LS
6888 1427 MT 6902 1427 LS
2371 1484 MT 4107 1484 LS
(50) 877 LC 4121 1484 WT pop 0 originOffset 33 add RSS
4107 1484 MT 4107 1484 LT 4114 1448 LT 5005 1448 LT 5012 1484 LT ST
4107 1484 MT 4107 1484 LT 4114 1520 LT 5005 1520 LT 5012 1484 LT ST
5012 1484 MT 5314 1484 LS
(08) 1553 LC 5328 1484 WT pop 0 originOffset 33 add RSS
5314 1484 MT 5314 1484 LT 5321 1448 LT 6895 1448 LT ST
5314 1484 MT 5314 1484 LT 5321 1520 LT 6895 1520 LT ST
(/testbench/uut/rom_interface_0/do) 9999 LC 2334 1638 WT TSE RSS
2816 1546 MT 2830 1546 LS
3268 1546 MT 3282 1546 LS
3721 1546 MT 3735 1546 LS
4173 1546 MT 4187 1546 LS
4626 1546 MT 4640 1546 LS
5078 1546 MT 5092 1546 LS
5530 1546 MT 5544 1546 LS
5983 1546 MT 5997 1546 LS
6435 1546 MT 6449 1546 LS
6888 1546 MT 6902 1546 LS
(0000) 2010 LC 2385 1603 WT pop 0 originOffset 33 add RSS
2371 1567 MT 2371 1567 LT 4402 1567 LT 4409 1603 LT ST
2371 1639 MT 2371 1639 LT 4402 1639 LT 4409 1603 LT ST
(5000) 1178 LC 4423 1603 WT pop 0 originOffset 33 add RSS
4409 1603 MT 4409 1603 LT 4416 1567 LT 5608 1567 LT 5615 1603 LT ST
4409 1603 MT 4409 1603 LT 4416 1639 LT 5608 1639 LT 5615 1603 LT ST
(5008) 274 LC 5629 1603 WT pop 0 originOffset 33 add RSS
5615 1603 MT 5615 1603 LT 5622 1567 LT 5910 1567 LT 5917 1603 LT ST
5615 1603 MT 5615 1603 LT 5622 1639 LT 5910 1639 LT 5917 1603 LT ST
(0000) 950 LC 5931 1603 WT pop 0 originOffset 33 add RSS
5917 1603 MT 5917 1603 LT 5924 1567 LT 6895 1567 LT ST
5917 1603 MT 5917 1603 LT 5924 1639 LT 6895 1639 LT ST
(/testbench/uut/rom_interface_0/ticks) 9999 LC 2334 1757 WT TSE RSS
2816 1665 MT 2830 1665 LS
3268 1665 MT 3282 1665 LS
3721 1665 MT 3735 1665 LS
4173 1665 MT 4187 1665 LS
4626 1665 MT 4640 1665 LS
5078 1665 MT 5092 1665 LS
5530 1665 MT 5544 1665 LS
5983 1665 MT 5997 1665 LS
6435 1665 MT 6449 1665 LS
6888 1665 MT 6902 1665 LS
(11) 1105 LC 2385 1722 WT pop 0 originOffset 33 add RSS
2371 1686 MT 2371 1686 LT 3497 1686 LT 3504 1722 LT ST
2371 1758 MT 2371 1758 LT 3497 1758 LT 3504 1722 LT ST
(10) 273 LC 3518 1722 WT pop 0 originOffset 33 add RSS
3504 1722 MT 3504 1722 LT 3511 1686 LT 3798 1686 LT 3805 1722 LT ST
3504 1722 MT 3504 1722 LT 3511 1758 LT 3798 1758 LT 3805 1722 LT ST
(01) 274 LC 3819 1722 WT pop 0 originOffset 33 add RSS
3805 1722 MT 3805 1722 LT 3812 1686 LT 4100 1686 LT 4107 1722 LT ST
3805 1722 MT 3805 1722 LT 3812 1758 LT 4100 1758 LT 4107 1722 LT ST
(00) 274 LC 4121 1722 WT pop 0 originOffset 33 add RSS
4107 1722 MT 4107 1722 LT 4114 1686 LT 4402 1686 LT 4409 1722 LT ST
4107 1722 MT 4107 1722 LT 4114 1758 LT 4402 1758 LT 4409 1722 LT ST
(11) 273 LC 4423 1722 WT pop 0 originOffset 33 add RSS
4409 1722 MT 4409 1722 LT 4416 1686 LT 4703 1686 LT 4710 1722 LT ST
4409 1722 MT 4409 1722 LT 4416 1758 LT 4703 1758 LT 4710 1722 LT ST
(10) 274 LC 4724 1722 WT pop 0 originOffset 33 add RSS
4710 1722 MT 4710 1722 LT 4717 1686 LT 5005 1686 LT 5012 1722 LT ST
4710 1722 MT 4710 1722 LT 4717 1758 LT 5005 1758 LT 5012 1722 LT ST
(01) 273 LC 5026 1722 WT pop 0 originOffset 33 add RSS
5012 1722 MT 5012 1722 LT 5019 1686 LT 5306 1686 LT 5313 1722 LT ST
5012 1722 MT 5012 1722 LT 5019 1758 LT 5306 1758 LT 5313 1722 LT ST
(00) 274 LC 5327 1722 WT pop 0 originOffset 33 add RSS
5313 1722 MT 5313 1722 LT 5320 1686 LT 5608 1686 LT 5615 1722 LT ST
5313 1722 MT 5313 1722 LT 5320 1758 LT 5608 1758 LT 5615 1722 LT ST
(11) 274 LC 5629 1722 WT pop 0 originOffset 33 add RSS
5615 1722 MT 5615 1722 LT 5622 1686 LT 5910 1686 LT 5917 1722 LT ST
5615 1722 MT 5615 1722 LT 5622 1758 LT 5910 1758 LT 5917 1722 LT ST
(11) 950 LC 5931 1722 WT pop 0 originOffset 33 add RSS
5917 1722 MT 5917 1722 LT 5924 1686 LT 6895 1686 LT ST
5917 1722 MT 5917 1722 LT 5924 1758 LT 6895 1758 LT ST
(/testbench/uut/rom_interface_0/rom_clock) 9999 LC 2334 1876 WT TSE RSS
2816 1784 MT 2830 1784 LS
3268 1784 MT 3282 1784 LS
3721 1784 MT 3735 1784 LS
4173 1784 MT 4187 1784 LS
4626 1784 MT 4640 1784 LS
5078 1784 MT 5092 1784 LS
5530 1784 MT 5544 1784 LS
5983 1784 MT 5997 1784 LS
6435 1784 MT 6449 1784 LS
6888 1784 MT 6902 1784 LS
2371 1877 MT 3806 1877 LS
3806 1877 MT 3806 1805 LS
3806 1805 MT 4107 1805 LS
4107 1805 MT 4107 1877 LS
4107 1877 MT 5012 1877 LS
5012 1877 MT 5012 1805 LS
5012 1805 MT 5314 1805 LS
5314 1805 MT 5314 1877 LS
5314 1877 MT 6895 1877 LS
(/testbench/uut/rom_interface_0/fetch_clock) 9999 LC 2334 1995 WT TSE RSS
2816 1903 MT 2830 1903 LS
3268 1903 MT 3282 1903 LS
3721 1903 MT 3735 1903 LS
4173 1903 MT 4187 1903 LS
4626 1903 MT 4640 1903 LS
5078 1903 MT 5092 1903 LS
5530 1903 MT 5544 1903 LS
5983 1903 MT 5997 1903 LS
6435 1903 MT 6449 1903 LS
6888 1903 MT 6902 1903 LS
2371 1996 MT 3504 1996 LS
3504 1996 MT 3504 1924 LS
3504 1924 MT 4409 1924 LS
4409 1924 MT 4409 1996 LS
4409 1996 MT 4710 1996 LS
4710 1996 MT 4710 1924 LS
4710 1924 MT 5615 1924 LS
5615 1924 MT 5615 1996 LS
5615 1996 MT 6895 1996 LS
(/testbench/uut/bootrom_0/addr) 9999 LC 2334 2114 WT TSE RSS
2816 2022 MT 2830 2022 LS
3268 2022 MT 3282 2022 LS
3721 2022 MT 3735 2022 LS
4173 2022 MT 4187 2022 LS
4626 2022 MT 4640 2022 LS
5078 2022 MT 5092 2022 LS
5530 2022 MT 5544 2022 LS
5983 2022 MT 5997 2022 LS
6435 2022 MT 6449 2022 LS
6888 2022 MT 6902 2022 LS
(UUUUUU1) 502 LC 2385 2079 WT pop 0 originOffset 33 add RSS
2371 2043 MT 2371 2043 LT 2894 2043 LT 2901 2079 LT ST
2371 2115 MT 2371 2115 LT 2894 2115 LT 2901 2079 LT ST
(0000001) 1480 LC 2915 2079 WT pop 0 originOffset 33 add RSS
2901 2079 MT 2901 2079 LT 2908 2043 LT 4402 2043 LT 4409 2079 LT ST
2901 2079 MT 2901 2079 LT 2908 2115 LT 4402 2115 LT 4409 2079 LT ST
(0000000) 1480 LC 4423 2079 WT pop 0 originOffset 33 add RSS
4409 2079 MT 4409 2079 LT 4416 2043 LT 5910 2043 LT 5917 2079 LT ST
4409 2079 MT 4409 2079 LT 4416 2115 LT 5910 2115 LT 5917 2079 LT ST
(0000001) 877 LC 5931 2079 WT pop 0 originOffset 33 add RSS
5917 2079 MT 5917 2079 LT 5924 2043 LT 6815 2043 LT 6822 2079 LT ST
5917 2079 MT 5917 2079 LT 5924 2115 LT 6815 2115 LT 6822 2079 LT ST
(0000011) 45 LC 6836 2079 WT pop 0 originOffset 33 add RSS
6822 2079 MT 6822 2079 LT 6829 2043 LT 6895 2043 LT ST
6822 2079 MT 6822 2079 LT 6829 2115 LT 6895 2115 LT ST
(/testbench/uut/bootrom_0/dout) 9999 LC 2334 2233 WT TSE RSS
2816 2141 MT 2830 2141 LS
3268 2141 MT 3282 2141 LS
3721 2141 MT 3735 2141 LS
4173 2141 MT 4187 2141 LS
4626 2141 MT 4640 2141 LS
5078 2141 MT 5092 2141 LS
5530 2141 MT 5544 2141 LS
5983 2141 MT 5997 2141 LS
6435 2141 MT 6449 2141 LS
6888 2141 MT 6902 2141 LS
2371 2198 MT 4107 2198 LS
(50) 877 LC 4121 2198 WT pop 0 originOffset 33 add RSS
4107 2198 MT 4107 2198 LT 4114 2162 LT 5005 2162 LT 5012 2198 LT ST
4107 2198 MT 4107 2198 LT 4114 2234 LT 5005 2234 LT 5012 2198 LT ST
5012 2198 MT 5314 2198 LS
(08) 1553 LC 5328 2198 WT pop 0 originOffset 33 add RSS
5314 2198 MT 5314 2198 LT 5321 2162 LT 6895 2162 LT ST
5314 2198 MT 5314 2198 LT 5321 2234 LT 6895 2234 LT ST
(/testbench/uut/mmu_0/dev_sel) 9999 LC 2334 2352 WT TSE RSS
2816 2260 MT 2830 2260 LS
3268 2260 MT 3282 2260 LS
3721 2260 MT 3735 2260 LS
4173 2260 MT 4187 2260 LS
4626 2260 MT 4640 2260 LS
5078 2260 MT 5092 2260 LS
5530 2260 MT 5544 2260 LS
5983 2260 MT 5997 2260 LS
6435 2260 MT 6449 2260 LS
6888 2260 MT 6902 2260 LS
(activeram) 502 LC 2385 2317 WT pop 0 originOffset 33 add RSS
2371 2281 MT 2371 2281 LT 2894 2281 LT 2901 2317 LT ST
2371 2353 MT 2371 2353 LT 2894 2353 LT 2901 2317 LT ST
(activerom) 3966 LC 2915 2317 WT pop 0 originOffset 33 add RSS
2901 2317 MT 2901 2317 LT 2908 2281 LT 6895 2281 LT ST
2901 2317 MT 2901 2317 LT 2908 2353 LT 6895 2353 LT ST
(/testbench/uut/mmu_0/rom_sel) 9999 LC 2334 2471 WT TSE RSS
2816 2379 MT 2830 2379 LS
3268 2379 MT 3282 2379 LS
3721 2379 MT 3735 2379 LS
4173 2379 MT 4187 2379 LS
4626 2379 MT 4640 2379 LS
5078 2379 MT 5092 2379 LS
5530 2379 MT 5544 2379 LS
5983 2379 MT 5997 2379 LS
6435 2379 MT 6449 2379 LS
6888 2379 MT 6902 2379 LS
2371 2472 MT 3202 2472 LS
3202 2472 MT 3202 2400 LS
3202 2400 MT 5917 2400 LS
5917 2400 MT 5917 2472 LS
5917 2472 MT 6895 2472 LS
(/testbench/uut/mmu_0/rom_ready) 9999 LC 2334 2590 WT TSE RSS
2816 2498 MT 2830 2498 LS
3268 2498 MT 3282 2498 LS
3721 2498 MT 3735 2498 LS
4173 2498 MT 4187 2498 LS
4626 2498 MT 4640 2498 LS
5078 2498 MT 5092 2498 LS
5530 2498 MT 5544 2498 LS
5983 2498 MT 5997 2498 LS
6435 2498 MT 6449 2498 LS
6888 2498 MT 6902 2498 LS
2371 2519 MT 3203 2519 LS
3203 2519 MT 3203 2591 LS
3203 2591 MT 5616 2591 LS
5616 2591 MT 5616 2519 LS
5616 2519 MT 6895 2519 LS
(/testbench/uut/rom_interface_0/u1/gs) 9999 LC 2334 2709 WT TSE RSS
2816 2617 MT 2830 2617 LS
3268 2617 MT 3282 2617 LS
3721 2617 MT 3735 2617 LS
4173 2617 MT 4187 2617 LS
4626 2617 MT 4640 2617 LS
5078 2617 MT 5092 2617 LS
5530 2617 MT 5544 2617 LS
5983 2617 MT 5997 2617 LS
6435 2617 MT 6449 2617 LS
6888 2617 MT 6902 2617 LS
2371 2710 MT 5616 2710 LS
5616 2710 MT 5616 2638 LS
5616 2638 MT 5917 2638 LS
5917 2638 MT 5917 2710 LS
5917 2710 MT 6895 2710 LS
% draw footer
(Entity:testbench  Architecture:behave  Date: Thu May 10 20:29:26 FLE Daylight Time 2012   Row: 1 Page: 1) 9999 LC 118 4841 WT TSW RSS
grestore
%showpage
%%EOF
