// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module BranchKillableQueue_boom(
  input         clock,
                reset,
                io_enq_valid,
  input  [6:0]  io_enq_bits_uop_uopc,
  input  [31:0] io_enq_bits_uop_inst,
                io_enq_bits_uop_debug_inst,
  input         io_enq_bits_uop_is_rvc,
  input  [39:0] io_enq_bits_uop_debug_pc,
  input  [2:0]  io_enq_bits_uop_iq_type,
  input  [9:0]  io_enq_bits_uop_fu_code,
  input  [3:0]  io_enq_bits_uop_ctrl_br_type,
  input  [1:0]  io_enq_bits_uop_ctrl_op1_sel,
  input  [2:0]  io_enq_bits_uop_ctrl_op2_sel,
                io_enq_bits_uop_ctrl_imm_sel,
  input  [3:0]  io_enq_bits_uop_ctrl_op_fcn,
  input         io_enq_bits_uop_ctrl_fcn_dw,
  input  [2:0]  io_enq_bits_uop_ctrl_csr_cmd,
  input         io_enq_bits_uop_ctrl_is_load,
                io_enq_bits_uop_ctrl_is_sta,
                io_enq_bits_uop_ctrl_is_std,
  input  [1:0]  io_enq_bits_uop_iw_state,
  input         io_enq_bits_uop_iw_p1_poisoned,
                io_enq_bits_uop_iw_p2_poisoned,
                io_enq_bits_uop_is_br,
                io_enq_bits_uop_is_jalr,
                io_enq_bits_uop_is_jal,
                io_enq_bits_uop_is_sfb,
  input  [11:0] io_enq_bits_uop_br_mask,
  input  [3:0]  io_enq_bits_uop_br_tag,
  input  [4:0]  io_enq_bits_uop_ftq_idx,
  input         io_enq_bits_uop_edge_inst,
  input  [5:0]  io_enq_bits_uop_pc_lob,
  input         io_enq_bits_uop_taken,
  input  [19:0] io_enq_bits_uop_imm_packed,
  input  [11:0] io_enq_bits_uop_csr_addr,
  input  [5:0]  io_enq_bits_uop_rob_idx,
  input  [3:0]  io_enq_bits_uop_ldq_idx,
                io_enq_bits_uop_stq_idx,
  input  [1:0]  io_enq_bits_uop_rxq_idx,
  input  [6:0]  io_enq_bits_uop_pdst,
                io_enq_bits_uop_prs1,
                io_enq_bits_uop_prs2,
                io_enq_bits_uop_prs3,
  input  [4:0]  io_enq_bits_uop_ppred,
  input         io_enq_bits_uop_prs1_busy,
                io_enq_bits_uop_prs2_busy,
                io_enq_bits_uop_prs3_busy,
                io_enq_bits_uop_ppred_busy,
  input  [6:0]  io_enq_bits_uop_stale_pdst,
  input         io_enq_bits_uop_exception,
  input  [63:0] io_enq_bits_uop_exc_cause,
  input         io_enq_bits_uop_bypassable,
  input  [4:0]  io_enq_bits_uop_mem_cmd,
  input  [1:0]  io_enq_bits_uop_mem_size,
  input         io_enq_bits_uop_mem_signed,
                io_enq_bits_uop_is_fence,
                io_enq_bits_uop_is_fencei,
                io_enq_bits_uop_is_amo,
                io_enq_bits_uop_uses_ldq,
                io_enq_bits_uop_uses_stq,
                io_enq_bits_uop_is_sys_pc2epc,
                io_enq_bits_uop_is_unique,
                io_enq_bits_uop_flush_on_commit,
                io_enq_bits_uop_ldst_is_rs1,
  input  [5:0]  io_enq_bits_uop_ldst,
                io_enq_bits_uop_lrs1,
                io_enq_bits_uop_lrs2,
                io_enq_bits_uop_lrs3,
  input         io_enq_bits_uop_ldst_val,
  input  [1:0]  io_enq_bits_uop_dst_rtype,
                io_enq_bits_uop_lrs1_rtype,
                io_enq_bits_uop_lrs2_rtype,
  input         io_enq_bits_uop_frs3_en,
                io_enq_bits_uop_fp_val,
                io_enq_bits_uop_fp_single,
                io_enq_bits_uop_xcpt_pf_if,
                io_enq_bits_uop_xcpt_ae_if,
                io_enq_bits_uop_xcpt_ma_if,
                io_enq_bits_uop_bp_debug_if,
                io_enq_bits_uop_bp_xcpt_if,
  input  [1:0]  io_enq_bits_uop_debug_fsrc,
                io_enq_bits_uop_debug_tsrc,
  input  [39:0] io_enq_bits_addr,
  input  [63:0] io_enq_bits_data,
  input         io_enq_bits_is_hella,
                io_enq_bits_tag_match,
  input  [1:0]  io_enq_bits_old_meta_coh_state,
  input  [19:0] io_enq_bits_old_meta_tag,
  input  [3:0]  io_enq_bits_way_en,
  input  [4:0]  io_enq_bits_sdq_id,
  input         io_deq_ready,
  input  [11:0] io_brupdate_b1_resolve_mask,
                io_brupdate_b1_mispredict_mask,
  input         io_flush,
  output        io_enq_ready,
                io_deq_valid,
  output [6:0]  io_deq_bits_uop_uopc,
  output [31:0] io_deq_bits_uop_inst,
                io_deq_bits_uop_debug_inst,
  output        io_deq_bits_uop_is_rvc,
  output [39:0] io_deq_bits_uop_debug_pc,
  output [2:0]  io_deq_bits_uop_iq_type,
  output [9:0]  io_deq_bits_uop_fu_code,
  output [3:0]  io_deq_bits_uop_ctrl_br_type,
  output [1:0]  io_deq_bits_uop_ctrl_op1_sel,
  output [2:0]  io_deq_bits_uop_ctrl_op2_sel,
                io_deq_bits_uop_ctrl_imm_sel,
  output [3:0]  io_deq_bits_uop_ctrl_op_fcn,
  output        io_deq_bits_uop_ctrl_fcn_dw,
  output [2:0]  io_deq_bits_uop_ctrl_csr_cmd,
  output        io_deq_bits_uop_ctrl_is_load,
                io_deq_bits_uop_ctrl_is_sta,
                io_deq_bits_uop_ctrl_is_std,
  output [1:0]  io_deq_bits_uop_iw_state,
  output        io_deq_bits_uop_iw_p1_poisoned,
                io_deq_bits_uop_iw_p2_poisoned,
                io_deq_bits_uop_is_br,
                io_deq_bits_uop_is_jalr,
                io_deq_bits_uop_is_jal,
                io_deq_bits_uop_is_sfb,
  output [11:0] io_deq_bits_uop_br_mask,
  output [3:0]  io_deq_bits_uop_br_tag,
  output [4:0]  io_deq_bits_uop_ftq_idx,
  output        io_deq_bits_uop_edge_inst,
  output [5:0]  io_deq_bits_uop_pc_lob,
  output        io_deq_bits_uop_taken,
  output [19:0] io_deq_bits_uop_imm_packed,
  output [11:0] io_deq_bits_uop_csr_addr,
  output [5:0]  io_deq_bits_uop_rob_idx,
  output [3:0]  io_deq_bits_uop_ldq_idx,
                io_deq_bits_uop_stq_idx,
  output [1:0]  io_deq_bits_uop_rxq_idx,
  output [6:0]  io_deq_bits_uop_pdst,
                io_deq_bits_uop_prs1,
                io_deq_bits_uop_prs2,
                io_deq_bits_uop_prs3,
  output [4:0]  io_deq_bits_uop_ppred,
  output        io_deq_bits_uop_prs1_busy,
                io_deq_bits_uop_prs2_busy,
                io_deq_bits_uop_prs3_busy,
                io_deq_bits_uop_ppred_busy,
  output [6:0]  io_deq_bits_uop_stale_pdst,
  output        io_deq_bits_uop_exception,
  output [63:0] io_deq_bits_uop_exc_cause,
  output        io_deq_bits_uop_bypassable,
  output [4:0]  io_deq_bits_uop_mem_cmd,
  output [1:0]  io_deq_bits_uop_mem_size,
  output        io_deq_bits_uop_mem_signed,
                io_deq_bits_uop_is_fence,
                io_deq_bits_uop_is_fencei,
                io_deq_bits_uop_is_amo,
                io_deq_bits_uop_uses_ldq,
                io_deq_bits_uop_uses_stq,
                io_deq_bits_uop_is_sys_pc2epc,
                io_deq_bits_uop_is_unique,
                io_deq_bits_uop_flush_on_commit,
                io_deq_bits_uop_ldst_is_rs1,
  output [5:0]  io_deq_bits_uop_ldst,
                io_deq_bits_uop_lrs1,
                io_deq_bits_uop_lrs2,
                io_deq_bits_uop_lrs3,
  output        io_deq_bits_uop_ldst_val,
  output [1:0]  io_deq_bits_uop_dst_rtype,
                io_deq_bits_uop_lrs1_rtype,
                io_deq_bits_uop_lrs2_rtype,
  output        io_deq_bits_uop_frs3_en,
                io_deq_bits_uop_fp_val,
                io_deq_bits_uop_fp_single,
                io_deq_bits_uop_xcpt_pf_if,
                io_deq_bits_uop_xcpt_ae_if,
                io_deq_bits_uop_xcpt_ma_if,
                io_deq_bits_uop_bp_debug_if,
                io_deq_bits_uop_bp_xcpt_if,
  output [1:0]  io_deq_bits_uop_debug_fsrc,
                io_deq_bits_uop_debug_tsrc,
  output [39:0] io_deq_bits_addr,
  output        io_deq_bits_is_hella,
  output [4:0]  io_deq_bits_sdq_id,
  output        io_empty
);

  wire [539:0]      _ram_ext_R0_data;	// @[util.scala:464:20]
  reg               valids_0;	// @[util.scala:465:24]
  reg               valids_1;	// @[util.scala:465:24]
  reg               valids_2;	// @[util.scala:465:24]
  reg               valids_3;	// @[util.scala:465:24]
  reg               valids_4;	// @[util.scala:465:24]
  reg               valids_5;	// @[util.scala:465:24]
  reg               valids_6;	// @[util.scala:465:24]
  reg               valids_7;	// @[util.scala:465:24]
  reg               valids_8;	// @[util.scala:465:24]
  reg               valids_9;	// @[util.scala:465:24]
  reg               valids_10;	// @[util.scala:465:24]
  reg               valids_11;	// @[util.scala:465:24]
  reg               valids_12;	// @[util.scala:465:24]
  reg               valids_13;	// @[util.scala:465:24]
  reg               valids_14;	// @[util.scala:465:24]
  reg               valids_15;	// @[util.scala:465:24]
  reg  [6:0]        uops_0_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_0_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_0_debug_inst;	// @[util.scala:466:20]
  reg               uops_0_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_0_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_0_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_0_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_0_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_0_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_0_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_0_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_0_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_0_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_0_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_0_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_0_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_iw_state;	// @[util.scala:466:20]
  reg               uops_0_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_0_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_0_is_br;	// @[util.scala:466:20]
  reg               uops_0_is_jalr;	// @[util.scala:466:20]
  reg               uops_0_is_jal;	// @[util.scala:466:20]
  reg               uops_0_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_0_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_0_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_0_ftq_idx;	// @[util.scala:466:20]
  reg               uops_0_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_0_pc_lob;	// @[util.scala:466:20]
  reg               uops_0_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_0_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_0_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_0_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_0_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_0_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_0_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_0_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_0_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_0_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_0_ppred;	// @[util.scala:466:20]
  reg               uops_0_prs1_busy;	// @[util.scala:466:20]
  reg               uops_0_prs2_busy;	// @[util.scala:466:20]
  reg               uops_0_prs3_busy;	// @[util.scala:466:20]
  reg               uops_0_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_0_stale_pdst;	// @[util.scala:466:20]
  reg               uops_0_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_0_exc_cause;	// @[util.scala:466:20]
  reg               uops_0_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_0_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_mem_size;	// @[util.scala:466:20]
  reg               uops_0_mem_signed;	// @[util.scala:466:20]
  reg               uops_0_is_fence;	// @[util.scala:466:20]
  reg               uops_0_is_fencei;	// @[util.scala:466:20]
  reg               uops_0_is_amo;	// @[util.scala:466:20]
  reg               uops_0_uses_ldq;	// @[util.scala:466:20]
  reg               uops_0_uses_stq;	// @[util.scala:466:20]
  reg               uops_0_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_0_is_unique;	// @[util.scala:466:20]
  reg               uops_0_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_0_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_0_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_0_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_0_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_0_lrs3;	// @[util.scala:466:20]
  reg               uops_0_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_0_frs3_en;	// @[util.scala:466:20]
  reg               uops_0_fp_val;	// @[util.scala:466:20]
  reg               uops_0_fp_single;	// @[util.scala:466:20]
  reg               uops_0_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_0_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_0_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_0_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_0_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_0_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_1_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_1_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_1_debug_inst;	// @[util.scala:466:20]
  reg               uops_1_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_1_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_1_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_1_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_1_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_1_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_1_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_1_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_1_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_1_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_1_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_1_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_1_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_iw_state;	// @[util.scala:466:20]
  reg               uops_1_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_1_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_1_is_br;	// @[util.scala:466:20]
  reg               uops_1_is_jalr;	// @[util.scala:466:20]
  reg               uops_1_is_jal;	// @[util.scala:466:20]
  reg               uops_1_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_1_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_1_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_1_ftq_idx;	// @[util.scala:466:20]
  reg               uops_1_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_1_pc_lob;	// @[util.scala:466:20]
  reg               uops_1_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_1_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_1_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_1_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_1_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_1_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_1_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_1_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_1_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_1_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_1_ppred;	// @[util.scala:466:20]
  reg               uops_1_prs1_busy;	// @[util.scala:466:20]
  reg               uops_1_prs2_busy;	// @[util.scala:466:20]
  reg               uops_1_prs3_busy;	// @[util.scala:466:20]
  reg               uops_1_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_1_stale_pdst;	// @[util.scala:466:20]
  reg               uops_1_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_1_exc_cause;	// @[util.scala:466:20]
  reg               uops_1_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_1_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_mem_size;	// @[util.scala:466:20]
  reg               uops_1_mem_signed;	// @[util.scala:466:20]
  reg               uops_1_is_fence;	// @[util.scala:466:20]
  reg               uops_1_is_fencei;	// @[util.scala:466:20]
  reg               uops_1_is_amo;	// @[util.scala:466:20]
  reg               uops_1_uses_ldq;	// @[util.scala:466:20]
  reg               uops_1_uses_stq;	// @[util.scala:466:20]
  reg               uops_1_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_1_is_unique;	// @[util.scala:466:20]
  reg               uops_1_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_1_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_1_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_1_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_1_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_1_lrs3;	// @[util.scala:466:20]
  reg               uops_1_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_1_frs3_en;	// @[util.scala:466:20]
  reg               uops_1_fp_val;	// @[util.scala:466:20]
  reg               uops_1_fp_single;	// @[util.scala:466:20]
  reg               uops_1_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_1_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_1_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_1_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_1_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_1_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_2_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_2_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_2_debug_inst;	// @[util.scala:466:20]
  reg               uops_2_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_2_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_2_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_2_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_2_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_2_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_2_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_2_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_2_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_2_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_2_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_2_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_2_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_iw_state;	// @[util.scala:466:20]
  reg               uops_2_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_2_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_2_is_br;	// @[util.scala:466:20]
  reg               uops_2_is_jalr;	// @[util.scala:466:20]
  reg               uops_2_is_jal;	// @[util.scala:466:20]
  reg               uops_2_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_2_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_2_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_2_ftq_idx;	// @[util.scala:466:20]
  reg               uops_2_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_2_pc_lob;	// @[util.scala:466:20]
  reg               uops_2_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_2_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_2_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_2_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_2_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_2_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_2_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_2_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_2_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_2_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_2_ppred;	// @[util.scala:466:20]
  reg               uops_2_prs1_busy;	// @[util.scala:466:20]
  reg               uops_2_prs2_busy;	// @[util.scala:466:20]
  reg               uops_2_prs3_busy;	// @[util.scala:466:20]
  reg               uops_2_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_2_stale_pdst;	// @[util.scala:466:20]
  reg               uops_2_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_2_exc_cause;	// @[util.scala:466:20]
  reg               uops_2_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_2_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_mem_size;	// @[util.scala:466:20]
  reg               uops_2_mem_signed;	// @[util.scala:466:20]
  reg               uops_2_is_fence;	// @[util.scala:466:20]
  reg               uops_2_is_fencei;	// @[util.scala:466:20]
  reg               uops_2_is_amo;	// @[util.scala:466:20]
  reg               uops_2_uses_ldq;	// @[util.scala:466:20]
  reg               uops_2_uses_stq;	// @[util.scala:466:20]
  reg               uops_2_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_2_is_unique;	// @[util.scala:466:20]
  reg               uops_2_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_2_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_2_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_2_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_2_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_2_lrs3;	// @[util.scala:466:20]
  reg               uops_2_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_2_frs3_en;	// @[util.scala:466:20]
  reg               uops_2_fp_val;	// @[util.scala:466:20]
  reg               uops_2_fp_single;	// @[util.scala:466:20]
  reg               uops_2_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_2_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_2_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_2_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_2_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_2_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_3_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_3_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_3_debug_inst;	// @[util.scala:466:20]
  reg               uops_3_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_3_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_3_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_3_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_3_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_3_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_3_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_3_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_3_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_3_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_3_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_3_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_3_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_iw_state;	// @[util.scala:466:20]
  reg               uops_3_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_3_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_3_is_br;	// @[util.scala:466:20]
  reg               uops_3_is_jalr;	// @[util.scala:466:20]
  reg               uops_3_is_jal;	// @[util.scala:466:20]
  reg               uops_3_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_3_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_3_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_3_ftq_idx;	// @[util.scala:466:20]
  reg               uops_3_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_3_pc_lob;	// @[util.scala:466:20]
  reg               uops_3_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_3_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_3_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_3_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_3_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_3_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_3_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_3_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_3_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_3_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_3_ppred;	// @[util.scala:466:20]
  reg               uops_3_prs1_busy;	// @[util.scala:466:20]
  reg               uops_3_prs2_busy;	// @[util.scala:466:20]
  reg               uops_3_prs3_busy;	// @[util.scala:466:20]
  reg               uops_3_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_3_stale_pdst;	// @[util.scala:466:20]
  reg               uops_3_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_3_exc_cause;	// @[util.scala:466:20]
  reg               uops_3_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_3_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_mem_size;	// @[util.scala:466:20]
  reg               uops_3_mem_signed;	// @[util.scala:466:20]
  reg               uops_3_is_fence;	// @[util.scala:466:20]
  reg               uops_3_is_fencei;	// @[util.scala:466:20]
  reg               uops_3_is_amo;	// @[util.scala:466:20]
  reg               uops_3_uses_ldq;	// @[util.scala:466:20]
  reg               uops_3_uses_stq;	// @[util.scala:466:20]
  reg               uops_3_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_3_is_unique;	// @[util.scala:466:20]
  reg               uops_3_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_3_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_3_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_3_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_3_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_3_lrs3;	// @[util.scala:466:20]
  reg               uops_3_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_3_frs3_en;	// @[util.scala:466:20]
  reg               uops_3_fp_val;	// @[util.scala:466:20]
  reg               uops_3_fp_single;	// @[util.scala:466:20]
  reg               uops_3_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_3_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_3_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_3_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_3_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_3_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_4_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_4_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_4_debug_inst;	// @[util.scala:466:20]
  reg               uops_4_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_4_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_4_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_4_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_4_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_4_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_4_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_4_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_4_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_4_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_4_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_4_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_4_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_iw_state;	// @[util.scala:466:20]
  reg               uops_4_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_4_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_4_is_br;	// @[util.scala:466:20]
  reg               uops_4_is_jalr;	// @[util.scala:466:20]
  reg               uops_4_is_jal;	// @[util.scala:466:20]
  reg               uops_4_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_4_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_4_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_4_ftq_idx;	// @[util.scala:466:20]
  reg               uops_4_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_4_pc_lob;	// @[util.scala:466:20]
  reg               uops_4_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_4_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_4_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_4_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_4_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_4_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_4_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_4_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_4_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_4_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_4_ppred;	// @[util.scala:466:20]
  reg               uops_4_prs1_busy;	// @[util.scala:466:20]
  reg               uops_4_prs2_busy;	// @[util.scala:466:20]
  reg               uops_4_prs3_busy;	// @[util.scala:466:20]
  reg               uops_4_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_4_stale_pdst;	// @[util.scala:466:20]
  reg               uops_4_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_4_exc_cause;	// @[util.scala:466:20]
  reg               uops_4_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_4_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_mem_size;	// @[util.scala:466:20]
  reg               uops_4_mem_signed;	// @[util.scala:466:20]
  reg               uops_4_is_fence;	// @[util.scala:466:20]
  reg               uops_4_is_fencei;	// @[util.scala:466:20]
  reg               uops_4_is_amo;	// @[util.scala:466:20]
  reg               uops_4_uses_ldq;	// @[util.scala:466:20]
  reg               uops_4_uses_stq;	// @[util.scala:466:20]
  reg               uops_4_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_4_is_unique;	// @[util.scala:466:20]
  reg               uops_4_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_4_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_4_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_4_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_4_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_4_lrs3;	// @[util.scala:466:20]
  reg               uops_4_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_4_frs3_en;	// @[util.scala:466:20]
  reg               uops_4_fp_val;	// @[util.scala:466:20]
  reg               uops_4_fp_single;	// @[util.scala:466:20]
  reg               uops_4_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_4_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_4_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_4_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_4_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_4_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_5_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_5_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_5_debug_inst;	// @[util.scala:466:20]
  reg               uops_5_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_5_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_5_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_5_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_5_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_5_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_5_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_5_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_5_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_5_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_5_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_5_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_5_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_iw_state;	// @[util.scala:466:20]
  reg               uops_5_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_5_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_5_is_br;	// @[util.scala:466:20]
  reg               uops_5_is_jalr;	// @[util.scala:466:20]
  reg               uops_5_is_jal;	// @[util.scala:466:20]
  reg               uops_5_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_5_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_5_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_5_ftq_idx;	// @[util.scala:466:20]
  reg               uops_5_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_5_pc_lob;	// @[util.scala:466:20]
  reg               uops_5_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_5_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_5_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_5_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_5_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_5_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_5_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_5_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_5_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_5_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_5_ppred;	// @[util.scala:466:20]
  reg               uops_5_prs1_busy;	// @[util.scala:466:20]
  reg               uops_5_prs2_busy;	// @[util.scala:466:20]
  reg               uops_5_prs3_busy;	// @[util.scala:466:20]
  reg               uops_5_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_5_stale_pdst;	// @[util.scala:466:20]
  reg               uops_5_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_5_exc_cause;	// @[util.scala:466:20]
  reg               uops_5_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_5_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_mem_size;	// @[util.scala:466:20]
  reg               uops_5_mem_signed;	// @[util.scala:466:20]
  reg               uops_5_is_fence;	// @[util.scala:466:20]
  reg               uops_5_is_fencei;	// @[util.scala:466:20]
  reg               uops_5_is_amo;	// @[util.scala:466:20]
  reg               uops_5_uses_ldq;	// @[util.scala:466:20]
  reg               uops_5_uses_stq;	// @[util.scala:466:20]
  reg               uops_5_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_5_is_unique;	// @[util.scala:466:20]
  reg               uops_5_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_5_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_5_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_5_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_5_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_5_lrs3;	// @[util.scala:466:20]
  reg               uops_5_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_5_frs3_en;	// @[util.scala:466:20]
  reg               uops_5_fp_val;	// @[util.scala:466:20]
  reg               uops_5_fp_single;	// @[util.scala:466:20]
  reg               uops_5_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_5_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_5_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_5_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_5_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_5_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_6_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_6_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_6_debug_inst;	// @[util.scala:466:20]
  reg               uops_6_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_6_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_6_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_6_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_6_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_6_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_6_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_6_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_6_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_6_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_6_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_6_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_6_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_iw_state;	// @[util.scala:466:20]
  reg               uops_6_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_6_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_6_is_br;	// @[util.scala:466:20]
  reg               uops_6_is_jalr;	// @[util.scala:466:20]
  reg               uops_6_is_jal;	// @[util.scala:466:20]
  reg               uops_6_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_6_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_6_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_6_ftq_idx;	// @[util.scala:466:20]
  reg               uops_6_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_6_pc_lob;	// @[util.scala:466:20]
  reg               uops_6_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_6_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_6_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_6_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_6_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_6_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_6_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_6_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_6_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_6_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_6_ppred;	// @[util.scala:466:20]
  reg               uops_6_prs1_busy;	// @[util.scala:466:20]
  reg               uops_6_prs2_busy;	// @[util.scala:466:20]
  reg               uops_6_prs3_busy;	// @[util.scala:466:20]
  reg               uops_6_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_6_stale_pdst;	// @[util.scala:466:20]
  reg               uops_6_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_6_exc_cause;	// @[util.scala:466:20]
  reg               uops_6_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_6_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_mem_size;	// @[util.scala:466:20]
  reg               uops_6_mem_signed;	// @[util.scala:466:20]
  reg               uops_6_is_fence;	// @[util.scala:466:20]
  reg               uops_6_is_fencei;	// @[util.scala:466:20]
  reg               uops_6_is_amo;	// @[util.scala:466:20]
  reg               uops_6_uses_ldq;	// @[util.scala:466:20]
  reg               uops_6_uses_stq;	// @[util.scala:466:20]
  reg               uops_6_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_6_is_unique;	// @[util.scala:466:20]
  reg               uops_6_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_6_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_6_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_6_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_6_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_6_lrs3;	// @[util.scala:466:20]
  reg               uops_6_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_6_frs3_en;	// @[util.scala:466:20]
  reg               uops_6_fp_val;	// @[util.scala:466:20]
  reg               uops_6_fp_single;	// @[util.scala:466:20]
  reg               uops_6_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_6_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_6_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_6_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_6_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_6_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_7_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_7_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_7_debug_inst;	// @[util.scala:466:20]
  reg               uops_7_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_7_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_7_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_7_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_7_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_7_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_7_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_7_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_7_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_7_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_7_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_7_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_7_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_iw_state;	// @[util.scala:466:20]
  reg               uops_7_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_7_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_7_is_br;	// @[util.scala:466:20]
  reg               uops_7_is_jalr;	// @[util.scala:466:20]
  reg               uops_7_is_jal;	// @[util.scala:466:20]
  reg               uops_7_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_7_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_7_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_7_ftq_idx;	// @[util.scala:466:20]
  reg               uops_7_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_7_pc_lob;	// @[util.scala:466:20]
  reg               uops_7_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_7_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_7_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_7_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_7_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_7_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_7_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_7_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_7_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_7_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_7_ppred;	// @[util.scala:466:20]
  reg               uops_7_prs1_busy;	// @[util.scala:466:20]
  reg               uops_7_prs2_busy;	// @[util.scala:466:20]
  reg               uops_7_prs3_busy;	// @[util.scala:466:20]
  reg               uops_7_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_7_stale_pdst;	// @[util.scala:466:20]
  reg               uops_7_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_7_exc_cause;	// @[util.scala:466:20]
  reg               uops_7_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_7_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_mem_size;	// @[util.scala:466:20]
  reg               uops_7_mem_signed;	// @[util.scala:466:20]
  reg               uops_7_is_fence;	// @[util.scala:466:20]
  reg               uops_7_is_fencei;	// @[util.scala:466:20]
  reg               uops_7_is_amo;	// @[util.scala:466:20]
  reg               uops_7_uses_ldq;	// @[util.scala:466:20]
  reg               uops_7_uses_stq;	// @[util.scala:466:20]
  reg               uops_7_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_7_is_unique;	// @[util.scala:466:20]
  reg               uops_7_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_7_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_7_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_7_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_7_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_7_lrs3;	// @[util.scala:466:20]
  reg               uops_7_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_7_frs3_en;	// @[util.scala:466:20]
  reg               uops_7_fp_val;	// @[util.scala:466:20]
  reg               uops_7_fp_single;	// @[util.scala:466:20]
  reg               uops_7_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_7_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_7_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_7_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_7_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_7_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_8_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_8_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_8_debug_inst;	// @[util.scala:466:20]
  reg               uops_8_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_8_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_8_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_8_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_8_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_8_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_8_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_8_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_8_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_8_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_8_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_8_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_8_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_iw_state;	// @[util.scala:466:20]
  reg               uops_8_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_8_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_8_is_br;	// @[util.scala:466:20]
  reg               uops_8_is_jalr;	// @[util.scala:466:20]
  reg               uops_8_is_jal;	// @[util.scala:466:20]
  reg               uops_8_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_8_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_8_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_8_ftq_idx;	// @[util.scala:466:20]
  reg               uops_8_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_8_pc_lob;	// @[util.scala:466:20]
  reg               uops_8_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_8_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_8_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_8_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_8_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_8_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_8_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_8_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_8_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_8_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_8_ppred;	// @[util.scala:466:20]
  reg               uops_8_prs1_busy;	// @[util.scala:466:20]
  reg               uops_8_prs2_busy;	// @[util.scala:466:20]
  reg               uops_8_prs3_busy;	// @[util.scala:466:20]
  reg               uops_8_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_8_stale_pdst;	// @[util.scala:466:20]
  reg               uops_8_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_8_exc_cause;	// @[util.scala:466:20]
  reg               uops_8_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_8_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_mem_size;	// @[util.scala:466:20]
  reg               uops_8_mem_signed;	// @[util.scala:466:20]
  reg               uops_8_is_fence;	// @[util.scala:466:20]
  reg               uops_8_is_fencei;	// @[util.scala:466:20]
  reg               uops_8_is_amo;	// @[util.scala:466:20]
  reg               uops_8_uses_ldq;	// @[util.scala:466:20]
  reg               uops_8_uses_stq;	// @[util.scala:466:20]
  reg               uops_8_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_8_is_unique;	// @[util.scala:466:20]
  reg               uops_8_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_8_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_8_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_8_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_8_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_8_lrs3;	// @[util.scala:466:20]
  reg               uops_8_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_8_frs3_en;	// @[util.scala:466:20]
  reg               uops_8_fp_val;	// @[util.scala:466:20]
  reg               uops_8_fp_single;	// @[util.scala:466:20]
  reg               uops_8_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_8_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_8_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_8_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_8_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_8_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_9_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_9_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_9_debug_inst;	// @[util.scala:466:20]
  reg               uops_9_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_9_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_9_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_9_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_9_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_9_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_9_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_9_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_9_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_9_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_9_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_9_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_9_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_iw_state;	// @[util.scala:466:20]
  reg               uops_9_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_9_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_9_is_br;	// @[util.scala:466:20]
  reg               uops_9_is_jalr;	// @[util.scala:466:20]
  reg               uops_9_is_jal;	// @[util.scala:466:20]
  reg               uops_9_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_9_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_9_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_9_ftq_idx;	// @[util.scala:466:20]
  reg               uops_9_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_9_pc_lob;	// @[util.scala:466:20]
  reg               uops_9_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_9_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_9_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_9_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_9_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_9_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_9_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_9_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_9_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_9_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_9_ppred;	// @[util.scala:466:20]
  reg               uops_9_prs1_busy;	// @[util.scala:466:20]
  reg               uops_9_prs2_busy;	// @[util.scala:466:20]
  reg               uops_9_prs3_busy;	// @[util.scala:466:20]
  reg               uops_9_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_9_stale_pdst;	// @[util.scala:466:20]
  reg               uops_9_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_9_exc_cause;	// @[util.scala:466:20]
  reg               uops_9_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_9_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_mem_size;	// @[util.scala:466:20]
  reg               uops_9_mem_signed;	// @[util.scala:466:20]
  reg               uops_9_is_fence;	// @[util.scala:466:20]
  reg               uops_9_is_fencei;	// @[util.scala:466:20]
  reg               uops_9_is_amo;	// @[util.scala:466:20]
  reg               uops_9_uses_ldq;	// @[util.scala:466:20]
  reg               uops_9_uses_stq;	// @[util.scala:466:20]
  reg               uops_9_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_9_is_unique;	// @[util.scala:466:20]
  reg               uops_9_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_9_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_9_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_9_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_9_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_9_lrs3;	// @[util.scala:466:20]
  reg               uops_9_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_9_frs3_en;	// @[util.scala:466:20]
  reg               uops_9_fp_val;	// @[util.scala:466:20]
  reg               uops_9_fp_single;	// @[util.scala:466:20]
  reg               uops_9_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_9_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_9_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_9_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_9_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_9_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_10_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_10_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_10_debug_inst;	// @[util.scala:466:20]
  reg               uops_10_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_10_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_10_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_10_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_10_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_10_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_10_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_10_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_10_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_10_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_10_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_10_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_10_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_iw_state;	// @[util.scala:466:20]
  reg               uops_10_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_10_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_10_is_br;	// @[util.scala:466:20]
  reg               uops_10_is_jalr;	// @[util.scala:466:20]
  reg               uops_10_is_jal;	// @[util.scala:466:20]
  reg               uops_10_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_10_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_10_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_10_ftq_idx;	// @[util.scala:466:20]
  reg               uops_10_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_10_pc_lob;	// @[util.scala:466:20]
  reg               uops_10_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_10_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_10_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_10_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_10_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_10_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_10_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_10_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_10_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_10_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_10_ppred;	// @[util.scala:466:20]
  reg               uops_10_prs1_busy;	// @[util.scala:466:20]
  reg               uops_10_prs2_busy;	// @[util.scala:466:20]
  reg               uops_10_prs3_busy;	// @[util.scala:466:20]
  reg               uops_10_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_10_stale_pdst;	// @[util.scala:466:20]
  reg               uops_10_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_10_exc_cause;	// @[util.scala:466:20]
  reg               uops_10_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_10_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_mem_size;	// @[util.scala:466:20]
  reg               uops_10_mem_signed;	// @[util.scala:466:20]
  reg               uops_10_is_fence;	// @[util.scala:466:20]
  reg               uops_10_is_fencei;	// @[util.scala:466:20]
  reg               uops_10_is_amo;	// @[util.scala:466:20]
  reg               uops_10_uses_ldq;	// @[util.scala:466:20]
  reg               uops_10_uses_stq;	// @[util.scala:466:20]
  reg               uops_10_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_10_is_unique;	// @[util.scala:466:20]
  reg               uops_10_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_10_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_10_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_10_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_10_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_10_lrs3;	// @[util.scala:466:20]
  reg               uops_10_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_10_frs3_en;	// @[util.scala:466:20]
  reg               uops_10_fp_val;	// @[util.scala:466:20]
  reg               uops_10_fp_single;	// @[util.scala:466:20]
  reg               uops_10_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_10_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_10_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_10_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_10_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_10_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_11_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_11_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_11_debug_inst;	// @[util.scala:466:20]
  reg               uops_11_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_11_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_11_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_11_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_11_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_11_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_11_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_11_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_11_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_11_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_11_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_11_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_11_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_iw_state;	// @[util.scala:466:20]
  reg               uops_11_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_11_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_11_is_br;	// @[util.scala:466:20]
  reg               uops_11_is_jalr;	// @[util.scala:466:20]
  reg               uops_11_is_jal;	// @[util.scala:466:20]
  reg               uops_11_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_11_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_11_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_11_ftq_idx;	// @[util.scala:466:20]
  reg               uops_11_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_11_pc_lob;	// @[util.scala:466:20]
  reg               uops_11_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_11_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_11_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_11_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_11_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_11_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_11_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_11_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_11_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_11_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_11_ppred;	// @[util.scala:466:20]
  reg               uops_11_prs1_busy;	// @[util.scala:466:20]
  reg               uops_11_prs2_busy;	// @[util.scala:466:20]
  reg               uops_11_prs3_busy;	// @[util.scala:466:20]
  reg               uops_11_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_11_stale_pdst;	// @[util.scala:466:20]
  reg               uops_11_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_11_exc_cause;	// @[util.scala:466:20]
  reg               uops_11_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_11_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_mem_size;	// @[util.scala:466:20]
  reg               uops_11_mem_signed;	// @[util.scala:466:20]
  reg               uops_11_is_fence;	// @[util.scala:466:20]
  reg               uops_11_is_fencei;	// @[util.scala:466:20]
  reg               uops_11_is_amo;	// @[util.scala:466:20]
  reg               uops_11_uses_ldq;	// @[util.scala:466:20]
  reg               uops_11_uses_stq;	// @[util.scala:466:20]
  reg               uops_11_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_11_is_unique;	// @[util.scala:466:20]
  reg               uops_11_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_11_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_11_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_11_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_11_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_11_lrs3;	// @[util.scala:466:20]
  reg               uops_11_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_11_frs3_en;	// @[util.scala:466:20]
  reg               uops_11_fp_val;	// @[util.scala:466:20]
  reg               uops_11_fp_single;	// @[util.scala:466:20]
  reg               uops_11_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_11_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_11_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_11_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_11_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_11_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_12_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_12_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_12_debug_inst;	// @[util.scala:466:20]
  reg               uops_12_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_12_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_12_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_12_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_12_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_12_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_12_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_12_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_12_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_12_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_12_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_12_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_12_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_iw_state;	// @[util.scala:466:20]
  reg               uops_12_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_12_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_12_is_br;	// @[util.scala:466:20]
  reg               uops_12_is_jalr;	// @[util.scala:466:20]
  reg               uops_12_is_jal;	// @[util.scala:466:20]
  reg               uops_12_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_12_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_12_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_12_ftq_idx;	// @[util.scala:466:20]
  reg               uops_12_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_12_pc_lob;	// @[util.scala:466:20]
  reg               uops_12_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_12_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_12_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_12_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_12_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_12_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_12_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_12_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_12_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_12_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_12_ppred;	// @[util.scala:466:20]
  reg               uops_12_prs1_busy;	// @[util.scala:466:20]
  reg               uops_12_prs2_busy;	// @[util.scala:466:20]
  reg               uops_12_prs3_busy;	// @[util.scala:466:20]
  reg               uops_12_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_12_stale_pdst;	// @[util.scala:466:20]
  reg               uops_12_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_12_exc_cause;	// @[util.scala:466:20]
  reg               uops_12_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_12_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_mem_size;	// @[util.scala:466:20]
  reg               uops_12_mem_signed;	// @[util.scala:466:20]
  reg               uops_12_is_fence;	// @[util.scala:466:20]
  reg               uops_12_is_fencei;	// @[util.scala:466:20]
  reg               uops_12_is_amo;	// @[util.scala:466:20]
  reg               uops_12_uses_ldq;	// @[util.scala:466:20]
  reg               uops_12_uses_stq;	// @[util.scala:466:20]
  reg               uops_12_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_12_is_unique;	// @[util.scala:466:20]
  reg               uops_12_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_12_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_12_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_12_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_12_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_12_lrs3;	// @[util.scala:466:20]
  reg               uops_12_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_12_frs3_en;	// @[util.scala:466:20]
  reg               uops_12_fp_val;	// @[util.scala:466:20]
  reg               uops_12_fp_single;	// @[util.scala:466:20]
  reg               uops_12_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_12_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_12_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_12_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_12_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_12_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_13_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_13_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_13_debug_inst;	// @[util.scala:466:20]
  reg               uops_13_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_13_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_13_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_13_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_13_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_13_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_13_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_13_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_13_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_13_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_13_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_13_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_13_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_iw_state;	// @[util.scala:466:20]
  reg               uops_13_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_13_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_13_is_br;	// @[util.scala:466:20]
  reg               uops_13_is_jalr;	// @[util.scala:466:20]
  reg               uops_13_is_jal;	// @[util.scala:466:20]
  reg               uops_13_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_13_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_13_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_13_ftq_idx;	// @[util.scala:466:20]
  reg               uops_13_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_13_pc_lob;	// @[util.scala:466:20]
  reg               uops_13_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_13_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_13_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_13_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_13_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_13_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_13_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_13_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_13_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_13_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_13_ppred;	// @[util.scala:466:20]
  reg               uops_13_prs1_busy;	// @[util.scala:466:20]
  reg               uops_13_prs2_busy;	// @[util.scala:466:20]
  reg               uops_13_prs3_busy;	// @[util.scala:466:20]
  reg               uops_13_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_13_stale_pdst;	// @[util.scala:466:20]
  reg               uops_13_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_13_exc_cause;	// @[util.scala:466:20]
  reg               uops_13_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_13_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_mem_size;	// @[util.scala:466:20]
  reg               uops_13_mem_signed;	// @[util.scala:466:20]
  reg               uops_13_is_fence;	// @[util.scala:466:20]
  reg               uops_13_is_fencei;	// @[util.scala:466:20]
  reg               uops_13_is_amo;	// @[util.scala:466:20]
  reg               uops_13_uses_ldq;	// @[util.scala:466:20]
  reg               uops_13_uses_stq;	// @[util.scala:466:20]
  reg               uops_13_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_13_is_unique;	// @[util.scala:466:20]
  reg               uops_13_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_13_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_13_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_13_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_13_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_13_lrs3;	// @[util.scala:466:20]
  reg               uops_13_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_13_frs3_en;	// @[util.scala:466:20]
  reg               uops_13_fp_val;	// @[util.scala:466:20]
  reg               uops_13_fp_single;	// @[util.scala:466:20]
  reg               uops_13_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_13_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_13_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_13_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_13_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_13_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_14_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_14_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_14_debug_inst;	// @[util.scala:466:20]
  reg               uops_14_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_14_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_14_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_14_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_14_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_14_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_14_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_14_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_14_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_14_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_14_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_14_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_14_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_iw_state;	// @[util.scala:466:20]
  reg               uops_14_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_14_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_14_is_br;	// @[util.scala:466:20]
  reg               uops_14_is_jalr;	// @[util.scala:466:20]
  reg               uops_14_is_jal;	// @[util.scala:466:20]
  reg               uops_14_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_14_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_14_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_14_ftq_idx;	// @[util.scala:466:20]
  reg               uops_14_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_14_pc_lob;	// @[util.scala:466:20]
  reg               uops_14_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_14_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_14_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_14_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_14_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_14_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_14_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_14_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_14_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_14_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_14_ppred;	// @[util.scala:466:20]
  reg               uops_14_prs1_busy;	// @[util.scala:466:20]
  reg               uops_14_prs2_busy;	// @[util.scala:466:20]
  reg               uops_14_prs3_busy;	// @[util.scala:466:20]
  reg               uops_14_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_14_stale_pdst;	// @[util.scala:466:20]
  reg               uops_14_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_14_exc_cause;	// @[util.scala:466:20]
  reg               uops_14_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_14_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_mem_size;	// @[util.scala:466:20]
  reg               uops_14_mem_signed;	// @[util.scala:466:20]
  reg               uops_14_is_fence;	// @[util.scala:466:20]
  reg               uops_14_is_fencei;	// @[util.scala:466:20]
  reg               uops_14_is_amo;	// @[util.scala:466:20]
  reg               uops_14_uses_ldq;	// @[util.scala:466:20]
  reg               uops_14_uses_stq;	// @[util.scala:466:20]
  reg               uops_14_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_14_is_unique;	// @[util.scala:466:20]
  reg               uops_14_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_14_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_14_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_14_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_14_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_14_lrs3;	// @[util.scala:466:20]
  reg               uops_14_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_14_frs3_en;	// @[util.scala:466:20]
  reg               uops_14_fp_val;	// @[util.scala:466:20]
  reg               uops_14_fp_single;	// @[util.scala:466:20]
  reg               uops_14_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_14_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_14_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_14_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_14_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_14_debug_tsrc;	// @[util.scala:466:20]
  reg  [6:0]        uops_15_uopc;	// @[util.scala:466:20]
  reg  [31:0]       uops_15_inst;	// @[util.scala:466:20]
  reg  [31:0]       uops_15_debug_inst;	// @[util.scala:466:20]
  reg               uops_15_is_rvc;	// @[util.scala:466:20]
  reg  [39:0]       uops_15_debug_pc;	// @[util.scala:466:20]
  reg  [2:0]        uops_15_iq_type;	// @[util.scala:466:20]
  reg  [9:0]        uops_15_fu_code;	// @[util.scala:466:20]
  reg  [3:0]        uops_15_ctrl_br_type;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_ctrl_op1_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_15_ctrl_op2_sel;	// @[util.scala:466:20]
  reg  [2:0]        uops_15_ctrl_imm_sel;	// @[util.scala:466:20]
  reg  [3:0]        uops_15_ctrl_op_fcn;	// @[util.scala:466:20]
  reg               uops_15_ctrl_fcn_dw;	// @[util.scala:466:20]
  reg  [2:0]        uops_15_ctrl_csr_cmd;	// @[util.scala:466:20]
  reg               uops_15_ctrl_is_load;	// @[util.scala:466:20]
  reg               uops_15_ctrl_is_sta;	// @[util.scala:466:20]
  reg               uops_15_ctrl_is_std;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_iw_state;	// @[util.scala:466:20]
  reg               uops_15_iw_p1_poisoned;	// @[util.scala:466:20]
  reg               uops_15_iw_p2_poisoned;	// @[util.scala:466:20]
  reg               uops_15_is_br;	// @[util.scala:466:20]
  reg               uops_15_is_jalr;	// @[util.scala:466:20]
  reg               uops_15_is_jal;	// @[util.scala:466:20]
  reg               uops_15_is_sfb;	// @[util.scala:466:20]
  reg  [11:0]       uops_15_br_mask;	// @[util.scala:466:20]
  reg  [3:0]        uops_15_br_tag;	// @[util.scala:466:20]
  reg  [4:0]        uops_15_ftq_idx;	// @[util.scala:466:20]
  reg               uops_15_edge_inst;	// @[util.scala:466:20]
  reg  [5:0]        uops_15_pc_lob;	// @[util.scala:466:20]
  reg               uops_15_taken;	// @[util.scala:466:20]
  reg  [19:0]       uops_15_imm_packed;	// @[util.scala:466:20]
  reg  [11:0]       uops_15_csr_addr;	// @[util.scala:466:20]
  reg  [5:0]        uops_15_rob_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_15_ldq_idx;	// @[util.scala:466:20]
  reg  [3:0]        uops_15_stq_idx;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_rxq_idx;	// @[util.scala:466:20]
  reg  [6:0]        uops_15_pdst;	// @[util.scala:466:20]
  reg  [6:0]        uops_15_prs1;	// @[util.scala:466:20]
  reg  [6:0]        uops_15_prs2;	// @[util.scala:466:20]
  reg  [6:0]        uops_15_prs3;	// @[util.scala:466:20]
  reg  [4:0]        uops_15_ppred;	// @[util.scala:466:20]
  reg               uops_15_prs1_busy;	// @[util.scala:466:20]
  reg               uops_15_prs2_busy;	// @[util.scala:466:20]
  reg               uops_15_prs3_busy;	// @[util.scala:466:20]
  reg               uops_15_ppred_busy;	// @[util.scala:466:20]
  reg  [6:0]        uops_15_stale_pdst;	// @[util.scala:466:20]
  reg               uops_15_exception;	// @[util.scala:466:20]
  reg  [63:0]       uops_15_exc_cause;	// @[util.scala:466:20]
  reg               uops_15_bypassable;	// @[util.scala:466:20]
  reg  [4:0]        uops_15_mem_cmd;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_mem_size;	// @[util.scala:466:20]
  reg               uops_15_mem_signed;	// @[util.scala:466:20]
  reg               uops_15_is_fence;	// @[util.scala:466:20]
  reg               uops_15_is_fencei;	// @[util.scala:466:20]
  reg               uops_15_is_amo;	// @[util.scala:466:20]
  reg               uops_15_uses_ldq;	// @[util.scala:466:20]
  reg               uops_15_uses_stq;	// @[util.scala:466:20]
  reg               uops_15_is_sys_pc2epc;	// @[util.scala:466:20]
  reg               uops_15_is_unique;	// @[util.scala:466:20]
  reg               uops_15_flush_on_commit;	// @[util.scala:466:20]
  reg               uops_15_ldst_is_rs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_15_ldst;	// @[util.scala:466:20]
  reg  [5:0]        uops_15_lrs1;	// @[util.scala:466:20]
  reg  [5:0]        uops_15_lrs2;	// @[util.scala:466:20]
  reg  [5:0]        uops_15_lrs3;	// @[util.scala:466:20]
  reg               uops_15_ldst_val;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_dst_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_lrs1_rtype;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_lrs2_rtype;	// @[util.scala:466:20]
  reg               uops_15_frs3_en;	// @[util.scala:466:20]
  reg               uops_15_fp_val;	// @[util.scala:466:20]
  reg               uops_15_fp_single;	// @[util.scala:466:20]
  reg               uops_15_xcpt_pf_if;	// @[util.scala:466:20]
  reg               uops_15_xcpt_ae_if;	// @[util.scala:466:20]
  reg               uops_15_xcpt_ma_if;	// @[util.scala:466:20]
  reg               uops_15_bp_debug_if;	// @[util.scala:466:20]
  reg               uops_15_bp_xcpt_if;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_debug_fsrc;	// @[util.scala:466:20]
  reg  [1:0]        uops_15_debug_tsrc;	// @[util.scala:466:20]
  reg  [3:0]        enq_ptr_value;	// @[Counter.scala:61:40]
  reg  [3:0]        deq_ptr_value;	// @[Counter.scala:61:40]
  reg               maybe_full;	// @[util.scala:470:27]
  wire              ptr_match = enq_ptr_value == deq_ptr_value;	// @[Counter.scala:61:40, util.scala:472:33]
  wire              _io_empty_output = ptr_match & ~maybe_full;	// @[util.scala:470:27, :472:33, :473:{25,28}]
  wire              full = ptr_match & maybe_full;	// @[util.scala:470:27, :472:33, :474:24]
  wire              do_enq = ~full & io_enq_valid;	// @[Decoupled.scala:51:35, util.scala:474:24, :504:19]
  wire [15:0]       _GEN = {{valids_15}, {valids_14}, {valids_13}, {valids_12}, {valids_11}, {valids_10}, {valids_9}, {valids_8}, {valids_7}, {valids_6}, {valids_5}, {valids_4}, {valids_3}, {valids_2}, {valids_1}, {valids_0}};	// @[util.scala:465:24, :476:42]
  wire              _GEN_0 = _GEN[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:476:42]
  wire [15:0][6:0]  _GEN_1 = {{uops_15_uopc}, {uops_14_uopc}, {uops_13_uopc}, {uops_12_uopc}, {uops_11_uopc}, {uops_10_uopc}, {uops_9_uopc}, {uops_8_uopc}, {uops_7_uopc}, {uops_6_uopc}, {uops_5_uopc}, {uops_4_uopc}, {uops_3_uopc}, {uops_2_uopc}, {uops_1_uopc}, {uops_0_uopc}};	// @[util.scala:466:20, :508:19]
  wire [15:0][31:0] _GEN_2 = {{uops_15_inst}, {uops_14_inst}, {uops_13_inst}, {uops_12_inst}, {uops_11_inst}, {uops_10_inst}, {uops_9_inst}, {uops_8_inst}, {uops_7_inst}, {uops_6_inst}, {uops_5_inst}, {uops_4_inst}, {uops_3_inst}, {uops_2_inst}, {uops_1_inst}, {uops_0_inst}};	// @[util.scala:466:20, :508:19]
  wire [15:0][31:0] _GEN_3 = {{uops_15_debug_inst}, {uops_14_debug_inst}, {uops_13_debug_inst}, {uops_12_debug_inst}, {uops_11_debug_inst}, {uops_10_debug_inst}, {uops_9_debug_inst}, {uops_8_debug_inst}, {uops_7_debug_inst}, {uops_6_debug_inst}, {uops_5_debug_inst}, {uops_4_debug_inst}, {uops_3_debug_inst}, {uops_2_debug_inst}, {uops_1_debug_inst}, {uops_0_debug_inst}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_4 = {{uops_15_is_rvc}, {uops_14_is_rvc}, {uops_13_is_rvc}, {uops_12_is_rvc}, {uops_11_is_rvc}, {uops_10_is_rvc}, {uops_9_is_rvc}, {uops_8_is_rvc}, {uops_7_is_rvc}, {uops_6_is_rvc}, {uops_5_is_rvc}, {uops_4_is_rvc}, {uops_3_is_rvc}, {uops_2_is_rvc}, {uops_1_is_rvc}, {uops_0_is_rvc}};	// @[util.scala:466:20, :508:19]
  wire [15:0][39:0] _GEN_5 = {{uops_15_debug_pc}, {uops_14_debug_pc}, {uops_13_debug_pc}, {uops_12_debug_pc}, {uops_11_debug_pc}, {uops_10_debug_pc}, {uops_9_debug_pc}, {uops_8_debug_pc}, {uops_7_debug_pc}, {uops_6_debug_pc}, {uops_5_debug_pc}, {uops_4_debug_pc}, {uops_3_debug_pc}, {uops_2_debug_pc}, {uops_1_debug_pc}, {uops_0_debug_pc}};	// @[util.scala:466:20, :508:19]
  wire [15:0][2:0]  _GEN_6 = {{uops_15_iq_type}, {uops_14_iq_type}, {uops_13_iq_type}, {uops_12_iq_type}, {uops_11_iq_type}, {uops_10_iq_type}, {uops_9_iq_type}, {uops_8_iq_type}, {uops_7_iq_type}, {uops_6_iq_type}, {uops_5_iq_type}, {uops_4_iq_type}, {uops_3_iq_type}, {uops_2_iq_type}, {uops_1_iq_type}, {uops_0_iq_type}};	// @[util.scala:466:20, :508:19]
  wire [15:0][9:0]  _GEN_7 = {{uops_15_fu_code}, {uops_14_fu_code}, {uops_13_fu_code}, {uops_12_fu_code}, {uops_11_fu_code}, {uops_10_fu_code}, {uops_9_fu_code}, {uops_8_fu_code}, {uops_7_fu_code}, {uops_6_fu_code}, {uops_5_fu_code}, {uops_4_fu_code}, {uops_3_fu_code}, {uops_2_fu_code}, {uops_1_fu_code}, {uops_0_fu_code}};	// @[util.scala:466:20, :508:19]
  wire [15:0][3:0]  _GEN_8 = {{uops_15_ctrl_br_type}, {uops_14_ctrl_br_type}, {uops_13_ctrl_br_type}, {uops_12_ctrl_br_type}, {uops_11_ctrl_br_type}, {uops_10_ctrl_br_type}, {uops_9_ctrl_br_type}, {uops_8_ctrl_br_type}, {uops_7_ctrl_br_type}, {uops_6_ctrl_br_type}, {uops_5_ctrl_br_type}, {uops_4_ctrl_br_type}, {uops_3_ctrl_br_type}, {uops_2_ctrl_br_type}, {uops_1_ctrl_br_type}, {uops_0_ctrl_br_type}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_9 = {{uops_15_ctrl_op1_sel}, {uops_14_ctrl_op1_sel}, {uops_13_ctrl_op1_sel}, {uops_12_ctrl_op1_sel}, {uops_11_ctrl_op1_sel}, {uops_10_ctrl_op1_sel}, {uops_9_ctrl_op1_sel}, {uops_8_ctrl_op1_sel}, {uops_7_ctrl_op1_sel}, {uops_6_ctrl_op1_sel}, {uops_5_ctrl_op1_sel}, {uops_4_ctrl_op1_sel}, {uops_3_ctrl_op1_sel}, {uops_2_ctrl_op1_sel}, {uops_1_ctrl_op1_sel}, {uops_0_ctrl_op1_sel}};	// @[util.scala:466:20, :508:19]
  wire [15:0][2:0]  _GEN_10 = {{uops_15_ctrl_op2_sel}, {uops_14_ctrl_op2_sel}, {uops_13_ctrl_op2_sel}, {uops_12_ctrl_op2_sel}, {uops_11_ctrl_op2_sel}, {uops_10_ctrl_op2_sel}, {uops_9_ctrl_op2_sel}, {uops_8_ctrl_op2_sel}, {uops_7_ctrl_op2_sel}, {uops_6_ctrl_op2_sel}, {uops_5_ctrl_op2_sel}, {uops_4_ctrl_op2_sel}, {uops_3_ctrl_op2_sel}, {uops_2_ctrl_op2_sel}, {uops_1_ctrl_op2_sel}, {uops_0_ctrl_op2_sel}};	// @[util.scala:466:20, :508:19]
  wire [15:0][2:0]  _GEN_11 = {{uops_15_ctrl_imm_sel}, {uops_14_ctrl_imm_sel}, {uops_13_ctrl_imm_sel}, {uops_12_ctrl_imm_sel}, {uops_11_ctrl_imm_sel}, {uops_10_ctrl_imm_sel}, {uops_9_ctrl_imm_sel}, {uops_8_ctrl_imm_sel}, {uops_7_ctrl_imm_sel}, {uops_6_ctrl_imm_sel}, {uops_5_ctrl_imm_sel}, {uops_4_ctrl_imm_sel}, {uops_3_ctrl_imm_sel}, {uops_2_ctrl_imm_sel}, {uops_1_ctrl_imm_sel}, {uops_0_ctrl_imm_sel}};	// @[util.scala:466:20, :508:19]
  wire [15:0][3:0]  _GEN_12 = {{uops_15_ctrl_op_fcn}, {uops_14_ctrl_op_fcn}, {uops_13_ctrl_op_fcn}, {uops_12_ctrl_op_fcn}, {uops_11_ctrl_op_fcn}, {uops_10_ctrl_op_fcn}, {uops_9_ctrl_op_fcn}, {uops_8_ctrl_op_fcn}, {uops_7_ctrl_op_fcn}, {uops_6_ctrl_op_fcn}, {uops_5_ctrl_op_fcn}, {uops_4_ctrl_op_fcn}, {uops_3_ctrl_op_fcn}, {uops_2_ctrl_op_fcn}, {uops_1_ctrl_op_fcn}, {uops_0_ctrl_op_fcn}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_13 = {{uops_15_ctrl_fcn_dw}, {uops_14_ctrl_fcn_dw}, {uops_13_ctrl_fcn_dw}, {uops_12_ctrl_fcn_dw}, {uops_11_ctrl_fcn_dw}, {uops_10_ctrl_fcn_dw}, {uops_9_ctrl_fcn_dw}, {uops_8_ctrl_fcn_dw}, {uops_7_ctrl_fcn_dw}, {uops_6_ctrl_fcn_dw}, {uops_5_ctrl_fcn_dw}, {uops_4_ctrl_fcn_dw}, {uops_3_ctrl_fcn_dw}, {uops_2_ctrl_fcn_dw}, {uops_1_ctrl_fcn_dw}, {uops_0_ctrl_fcn_dw}};	// @[util.scala:466:20, :508:19]
  wire [15:0][2:0]  _GEN_14 = {{uops_15_ctrl_csr_cmd}, {uops_14_ctrl_csr_cmd}, {uops_13_ctrl_csr_cmd}, {uops_12_ctrl_csr_cmd}, {uops_11_ctrl_csr_cmd}, {uops_10_ctrl_csr_cmd}, {uops_9_ctrl_csr_cmd}, {uops_8_ctrl_csr_cmd}, {uops_7_ctrl_csr_cmd}, {uops_6_ctrl_csr_cmd}, {uops_5_ctrl_csr_cmd}, {uops_4_ctrl_csr_cmd}, {uops_3_ctrl_csr_cmd}, {uops_2_ctrl_csr_cmd}, {uops_1_ctrl_csr_cmd}, {uops_0_ctrl_csr_cmd}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_15 = {{uops_15_ctrl_is_load}, {uops_14_ctrl_is_load}, {uops_13_ctrl_is_load}, {uops_12_ctrl_is_load}, {uops_11_ctrl_is_load}, {uops_10_ctrl_is_load}, {uops_9_ctrl_is_load}, {uops_8_ctrl_is_load}, {uops_7_ctrl_is_load}, {uops_6_ctrl_is_load}, {uops_5_ctrl_is_load}, {uops_4_ctrl_is_load}, {uops_3_ctrl_is_load}, {uops_2_ctrl_is_load}, {uops_1_ctrl_is_load}, {uops_0_ctrl_is_load}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_16 = {{uops_15_ctrl_is_sta}, {uops_14_ctrl_is_sta}, {uops_13_ctrl_is_sta}, {uops_12_ctrl_is_sta}, {uops_11_ctrl_is_sta}, {uops_10_ctrl_is_sta}, {uops_9_ctrl_is_sta}, {uops_8_ctrl_is_sta}, {uops_7_ctrl_is_sta}, {uops_6_ctrl_is_sta}, {uops_5_ctrl_is_sta}, {uops_4_ctrl_is_sta}, {uops_3_ctrl_is_sta}, {uops_2_ctrl_is_sta}, {uops_1_ctrl_is_sta}, {uops_0_ctrl_is_sta}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_17 = {{uops_15_ctrl_is_std}, {uops_14_ctrl_is_std}, {uops_13_ctrl_is_std}, {uops_12_ctrl_is_std}, {uops_11_ctrl_is_std}, {uops_10_ctrl_is_std}, {uops_9_ctrl_is_std}, {uops_8_ctrl_is_std}, {uops_7_ctrl_is_std}, {uops_6_ctrl_is_std}, {uops_5_ctrl_is_std}, {uops_4_ctrl_is_std}, {uops_3_ctrl_is_std}, {uops_2_ctrl_is_std}, {uops_1_ctrl_is_std}, {uops_0_ctrl_is_std}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_18 = {{uops_15_iw_state}, {uops_14_iw_state}, {uops_13_iw_state}, {uops_12_iw_state}, {uops_11_iw_state}, {uops_10_iw_state}, {uops_9_iw_state}, {uops_8_iw_state}, {uops_7_iw_state}, {uops_6_iw_state}, {uops_5_iw_state}, {uops_4_iw_state}, {uops_3_iw_state}, {uops_2_iw_state}, {uops_1_iw_state}, {uops_0_iw_state}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_19 = {{uops_15_iw_p1_poisoned}, {uops_14_iw_p1_poisoned}, {uops_13_iw_p1_poisoned}, {uops_12_iw_p1_poisoned}, {uops_11_iw_p1_poisoned}, {uops_10_iw_p1_poisoned}, {uops_9_iw_p1_poisoned}, {uops_8_iw_p1_poisoned}, {uops_7_iw_p1_poisoned}, {uops_6_iw_p1_poisoned}, {uops_5_iw_p1_poisoned}, {uops_4_iw_p1_poisoned}, {uops_3_iw_p1_poisoned}, {uops_2_iw_p1_poisoned}, {uops_1_iw_p1_poisoned}, {uops_0_iw_p1_poisoned}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_20 = {{uops_15_iw_p2_poisoned}, {uops_14_iw_p2_poisoned}, {uops_13_iw_p2_poisoned}, {uops_12_iw_p2_poisoned}, {uops_11_iw_p2_poisoned}, {uops_10_iw_p2_poisoned}, {uops_9_iw_p2_poisoned}, {uops_8_iw_p2_poisoned}, {uops_7_iw_p2_poisoned}, {uops_6_iw_p2_poisoned}, {uops_5_iw_p2_poisoned}, {uops_4_iw_p2_poisoned}, {uops_3_iw_p2_poisoned}, {uops_2_iw_p2_poisoned}, {uops_1_iw_p2_poisoned}, {uops_0_iw_p2_poisoned}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_21 = {{uops_15_is_br}, {uops_14_is_br}, {uops_13_is_br}, {uops_12_is_br}, {uops_11_is_br}, {uops_10_is_br}, {uops_9_is_br}, {uops_8_is_br}, {uops_7_is_br}, {uops_6_is_br}, {uops_5_is_br}, {uops_4_is_br}, {uops_3_is_br}, {uops_2_is_br}, {uops_1_is_br}, {uops_0_is_br}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_22 = {{uops_15_is_jalr}, {uops_14_is_jalr}, {uops_13_is_jalr}, {uops_12_is_jalr}, {uops_11_is_jalr}, {uops_10_is_jalr}, {uops_9_is_jalr}, {uops_8_is_jalr}, {uops_7_is_jalr}, {uops_6_is_jalr}, {uops_5_is_jalr}, {uops_4_is_jalr}, {uops_3_is_jalr}, {uops_2_is_jalr}, {uops_1_is_jalr}, {uops_0_is_jalr}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_23 = {{uops_15_is_jal}, {uops_14_is_jal}, {uops_13_is_jal}, {uops_12_is_jal}, {uops_11_is_jal}, {uops_10_is_jal}, {uops_9_is_jal}, {uops_8_is_jal}, {uops_7_is_jal}, {uops_6_is_jal}, {uops_5_is_jal}, {uops_4_is_jal}, {uops_3_is_jal}, {uops_2_is_jal}, {uops_1_is_jal}, {uops_0_is_jal}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_24 = {{uops_15_is_sfb}, {uops_14_is_sfb}, {uops_13_is_sfb}, {uops_12_is_sfb}, {uops_11_is_sfb}, {uops_10_is_sfb}, {uops_9_is_sfb}, {uops_8_is_sfb}, {uops_7_is_sfb}, {uops_6_is_sfb}, {uops_5_is_sfb}, {uops_4_is_sfb}, {uops_3_is_sfb}, {uops_2_is_sfb}, {uops_1_is_sfb}, {uops_0_is_sfb}};	// @[util.scala:466:20, :508:19]
  wire [15:0][11:0] _GEN_25 = {{uops_15_br_mask}, {uops_14_br_mask}, {uops_13_br_mask}, {uops_12_br_mask}, {uops_11_br_mask}, {uops_10_br_mask}, {uops_9_br_mask}, {uops_8_br_mask}, {uops_7_br_mask}, {uops_6_br_mask}, {uops_5_br_mask}, {uops_4_br_mask}, {uops_3_br_mask}, {uops_2_br_mask}, {uops_1_br_mask}, {uops_0_br_mask}};	// @[util.scala:466:20, :508:19]
  wire [11:0]       out_uop_br_mask = _GEN_25[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  wire [15:0][3:0]  _GEN_26 = {{uops_15_br_tag}, {uops_14_br_tag}, {uops_13_br_tag}, {uops_12_br_tag}, {uops_11_br_tag}, {uops_10_br_tag}, {uops_9_br_tag}, {uops_8_br_tag}, {uops_7_br_tag}, {uops_6_br_tag}, {uops_5_br_tag}, {uops_4_br_tag}, {uops_3_br_tag}, {uops_2_br_tag}, {uops_1_br_tag}, {uops_0_br_tag}};	// @[util.scala:466:20, :508:19]
  wire [15:0][4:0]  _GEN_27 = {{uops_15_ftq_idx}, {uops_14_ftq_idx}, {uops_13_ftq_idx}, {uops_12_ftq_idx}, {uops_11_ftq_idx}, {uops_10_ftq_idx}, {uops_9_ftq_idx}, {uops_8_ftq_idx}, {uops_7_ftq_idx}, {uops_6_ftq_idx}, {uops_5_ftq_idx}, {uops_4_ftq_idx}, {uops_3_ftq_idx}, {uops_2_ftq_idx}, {uops_1_ftq_idx}, {uops_0_ftq_idx}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_28 = {{uops_15_edge_inst}, {uops_14_edge_inst}, {uops_13_edge_inst}, {uops_12_edge_inst}, {uops_11_edge_inst}, {uops_10_edge_inst}, {uops_9_edge_inst}, {uops_8_edge_inst}, {uops_7_edge_inst}, {uops_6_edge_inst}, {uops_5_edge_inst}, {uops_4_edge_inst}, {uops_3_edge_inst}, {uops_2_edge_inst}, {uops_1_edge_inst}, {uops_0_edge_inst}};	// @[util.scala:466:20, :508:19]
  wire [15:0][5:0]  _GEN_29 = {{uops_15_pc_lob}, {uops_14_pc_lob}, {uops_13_pc_lob}, {uops_12_pc_lob}, {uops_11_pc_lob}, {uops_10_pc_lob}, {uops_9_pc_lob}, {uops_8_pc_lob}, {uops_7_pc_lob}, {uops_6_pc_lob}, {uops_5_pc_lob}, {uops_4_pc_lob}, {uops_3_pc_lob}, {uops_2_pc_lob}, {uops_1_pc_lob}, {uops_0_pc_lob}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_30 = {{uops_15_taken}, {uops_14_taken}, {uops_13_taken}, {uops_12_taken}, {uops_11_taken}, {uops_10_taken}, {uops_9_taken}, {uops_8_taken}, {uops_7_taken}, {uops_6_taken}, {uops_5_taken}, {uops_4_taken}, {uops_3_taken}, {uops_2_taken}, {uops_1_taken}, {uops_0_taken}};	// @[util.scala:466:20, :508:19]
  wire [15:0][19:0] _GEN_31 = {{uops_15_imm_packed}, {uops_14_imm_packed}, {uops_13_imm_packed}, {uops_12_imm_packed}, {uops_11_imm_packed}, {uops_10_imm_packed}, {uops_9_imm_packed}, {uops_8_imm_packed}, {uops_7_imm_packed}, {uops_6_imm_packed}, {uops_5_imm_packed}, {uops_4_imm_packed}, {uops_3_imm_packed}, {uops_2_imm_packed}, {uops_1_imm_packed}, {uops_0_imm_packed}};	// @[util.scala:466:20, :508:19]
  wire [15:0][11:0] _GEN_32 = {{uops_15_csr_addr}, {uops_14_csr_addr}, {uops_13_csr_addr}, {uops_12_csr_addr}, {uops_11_csr_addr}, {uops_10_csr_addr}, {uops_9_csr_addr}, {uops_8_csr_addr}, {uops_7_csr_addr}, {uops_6_csr_addr}, {uops_5_csr_addr}, {uops_4_csr_addr}, {uops_3_csr_addr}, {uops_2_csr_addr}, {uops_1_csr_addr}, {uops_0_csr_addr}};	// @[util.scala:466:20, :508:19]
  wire [15:0][5:0]  _GEN_33 = {{uops_15_rob_idx}, {uops_14_rob_idx}, {uops_13_rob_idx}, {uops_12_rob_idx}, {uops_11_rob_idx}, {uops_10_rob_idx}, {uops_9_rob_idx}, {uops_8_rob_idx}, {uops_7_rob_idx}, {uops_6_rob_idx}, {uops_5_rob_idx}, {uops_4_rob_idx}, {uops_3_rob_idx}, {uops_2_rob_idx}, {uops_1_rob_idx}, {uops_0_rob_idx}};	// @[util.scala:466:20, :508:19]
  wire [15:0][3:0]  _GEN_34 = {{uops_15_ldq_idx}, {uops_14_ldq_idx}, {uops_13_ldq_idx}, {uops_12_ldq_idx}, {uops_11_ldq_idx}, {uops_10_ldq_idx}, {uops_9_ldq_idx}, {uops_8_ldq_idx}, {uops_7_ldq_idx}, {uops_6_ldq_idx}, {uops_5_ldq_idx}, {uops_4_ldq_idx}, {uops_3_ldq_idx}, {uops_2_ldq_idx}, {uops_1_ldq_idx}, {uops_0_ldq_idx}};	// @[util.scala:466:20, :508:19]
  wire [15:0][3:0]  _GEN_35 = {{uops_15_stq_idx}, {uops_14_stq_idx}, {uops_13_stq_idx}, {uops_12_stq_idx}, {uops_11_stq_idx}, {uops_10_stq_idx}, {uops_9_stq_idx}, {uops_8_stq_idx}, {uops_7_stq_idx}, {uops_6_stq_idx}, {uops_5_stq_idx}, {uops_4_stq_idx}, {uops_3_stq_idx}, {uops_2_stq_idx}, {uops_1_stq_idx}, {uops_0_stq_idx}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_36 = {{uops_15_rxq_idx}, {uops_14_rxq_idx}, {uops_13_rxq_idx}, {uops_12_rxq_idx}, {uops_11_rxq_idx}, {uops_10_rxq_idx}, {uops_9_rxq_idx}, {uops_8_rxq_idx}, {uops_7_rxq_idx}, {uops_6_rxq_idx}, {uops_5_rxq_idx}, {uops_4_rxq_idx}, {uops_3_rxq_idx}, {uops_2_rxq_idx}, {uops_1_rxq_idx}, {uops_0_rxq_idx}};	// @[util.scala:466:20, :508:19]
  wire [15:0][6:0]  _GEN_37 = {{uops_15_pdst}, {uops_14_pdst}, {uops_13_pdst}, {uops_12_pdst}, {uops_11_pdst}, {uops_10_pdst}, {uops_9_pdst}, {uops_8_pdst}, {uops_7_pdst}, {uops_6_pdst}, {uops_5_pdst}, {uops_4_pdst}, {uops_3_pdst}, {uops_2_pdst}, {uops_1_pdst}, {uops_0_pdst}};	// @[util.scala:466:20, :508:19]
  wire [15:0][6:0]  _GEN_38 = {{uops_15_prs1}, {uops_14_prs1}, {uops_13_prs1}, {uops_12_prs1}, {uops_11_prs1}, {uops_10_prs1}, {uops_9_prs1}, {uops_8_prs1}, {uops_7_prs1}, {uops_6_prs1}, {uops_5_prs1}, {uops_4_prs1}, {uops_3_prs1}, {uops_2_prs1}, {uops_1_prs1}, {uops_0_prs1}};	// @[util.scala:466:20, :508:19]
  wire [15:0][6:0]  _GEN_39 = {{uops_15_prs2}, {uops_14_prs2}, {uops_13_prs2}, {uops_12_prs2}, {uops_11_prs2}, {uops_10_prs2}, {uops_9_prs2}, {uops_8_prs2}, {uops_7_prs2}, {uops_6_prs2}, {uops_5_prs2}, {uops_4_prs2}, {uops_3_prs2}, {uops_2_prs2}, {uops_1_prs2}, {uops_0_prs2}};	// @[util.scala:466:20, :508:19]
  wire [15:0][6:0]  _GEN_40 = {{uops_15_prs3}, {uops_14_prs3}, {uops_13_prs3}, {uops_12_prs3}, {uops_11_prs3}, {uops_10_prs3}, {uops_9_prs3}, {uops_8_prs3}, {uops_7_prs3}, {uops_6_prs3}, {uops_5_prs3}, {uops_4_prs3}, {uops_3_prs3}, {uops_2_prs3}, {uops_1_prs3}, {uops_0_prs3}};	// @[util.scala:466:20, :508:19]
  wire [15:0][4:0]  _GEN_41 = {{uops_15_ppred}, {uops_14_ppred}, {uops_13_ppred}, {uops_12_ppred}, {uops_11_ppred}, {uops_10_ppred}, {uops_9_ppred}, {uops_8_ppred}, {uops_7_ppred}, {uops_6_ppred}, {uops_5_ppred}, {uops_4_ppred}, {uops_3_ppred}, {uops_2_ppred}, {uops_1_ppred}, {uops_0_ppred}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_42 = {{uops_15_prs1_busy}, {uops_14_prs1_busy}, {uops_13_prs1_busy}, {uops_12_prs1_busy}, {uops_11_prs1_busy}, {uops_10_prs1_busy}, {uops_9_prs1_busy}, {uops_8_prs1_busy}, {uops_7_prs1_busy}, {uops_6_prs1_busy}, {uops_5_prs1_busy}, {uops_4_prs1_busy}, {uops_3_prs1_busy}, {uops_2_prs1_busy}, {uops_1_prs1_busy}, {uops_0_prs1_busy}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_43 = {{uops_15_prs2_busy}, {uops_14_prs2_busy}, {uops_13_prs2_busy}, {uops_12_prs2_busy}, {uops_11_prs2_busy}, {uops_10_prs2_busy}, {uops_9_prs2_busy}, {uops_8_prs2_busy}, {uops_7_prs2_busy}, {uops_6_prs2_busy}, {uops_5_prs2_busy}, {uops_4_prs2_busy}, {uops_3_prs2_busy}, {uops_2_prs2_busy}, {uops_1_prs2_busy}, {uops_0_prs2_busy}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_44 = {{uops_15_prs3_busy}, {uops_14_prs3_busy}, {uops_13_prs3_busy}, {uops_12_prs3_busy}, {uops_11_prs3_busy}, {uops_10_prs3_busy}, {uops_9_prs3_busy}, {uops_8_prs3_busy}, {uops_7_prs3_busy}, {uops_6_prs3_busy}, {uops_5_prs3_busy}, {uops_4_prs3_busy}, {uops_3_prs3_busy}, {uops_2_prs3_busy}, {uops_1_prs3_busy}, {uops_0_prs3_busy}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_45 = {{uops_15_ppred_busy}, {uops_14_ppred_busy}, {uops_13_ppred_busy}, {uops_12_ppred_busy}, {uops_11_ppred_busy}, {uops_10_ppred_busy}, {uops_9_ppred_busy}, {uops_8_ppred_busy}, {uops_7_ppred_busy}, {uops_6_ppred_busy}, {uops_5_ppred_busy}, {uops_4_ppred_busy}, {uops_3_ppred_busy}, {uops_2_ppred_busy}, {uops_1_ppred_busy}, {uops_0_ppred_busy}};	// @[util.scala:466:20, :508:19]
  wire [15:0][6:0]  _GEN_46 = {{uops_15_stale_pdst}, {uops_14_stale_pdst}, {uops_13_stale_pdst}, {uops_12_stale_pdst}, {uops_11_stale_pdst}, {uops_10_stale_pdst}, {uops_9_stale_pdst}, {uops_8_stale_pdst}, {uops_7_stale_pdst}, {uops_6_stale_pdst}, {uops_5_stale_pdst}, {uops_4_stale_pdst}, {uops_3_stale_pdst}, {uops_2_stale_pdst}, {uops_1_stale_pdst}, {uops_0_stale_pdst}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_47 = {{uops_15_exception}, {uops_14_exception}, {uops_13_exception}, {uops_12_exception}, {uops_11_exception}, {uops_10_exception}, {uops_9_exception}, {uops_8_exception}, {uops_7_exception}, {uops_6_exception}, {uops_5_exception}, {uops_4_exception}, {uops_3_exception}, {uops_2_exception}, {uops_1_exception}, {uops_0_exception}};	// @[util.scala:466:20, :508:19]
  wire [15:0][63:0] _GEN_48 = {{uops_15_exc_cause}, {uops_14_exc_cause}, {uops_13_exc_cause}, {uops_12_exc_cause}, {uops_11_exc_cause}, {uops_10_exc_cause}, {uops_9_exc_cause}, {uops_8_exc_cause}, {uops_7_exc_cause}, {uops_6_exc_cause}, {uops_5_exc_cause}, {uops_4_exc_cause}, {uops_3_exc_cause}, {uops_2_exc_cause}, {uops_1_exc_cause}, {uops_0_exc_cause}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_49 = {{uops_15_bypassable}, {uops_14_bypassable}, {uops_13_bypassable}, {uops_12_bypassable}, {uops_11_bypassable}, {uops_10_bypassable}, {uops_9_bypassable}, {uops_8_bypassable}, {uops_7_bypassable}, {uops_6_bypassable}, {uops_5_bypassable}, {uops_4_bypassable}, {uops_3_bypassable}, {uops_2_bypassable}, {uops_1_bypassable}, {uops_0_bypassable}};	// @[util.scala:466:20, :508:19]
  wire [15:0][4:0]  _GEN_50 = {{uops_15_mem_cmd}, {uops_14_mem_cmd}, {uops_13_mem_cmd}, {uops_12_mem_cmd}, {uops_11_mem_cmd}, {uops_10_mem_cmd}, {uops_9_mem_cmd}, {uops_8_mem_cmd}, {uops_7_mem_cmd}, {uops_6_mem_cmd}, {uops_5_mem_cmd}, {uops_4_mem_cmd}, {uops_3_mem_cmd}, {uops_2_mem_cmd}, {uops_1_mem_cmd}, {uops_0_mem_cmd}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_51 = {{uops_15_mem_size}, {uops_14_mem_size}, {uops_13_mem_size}, {uops_12_mem_size}, {uops_11_mem_size}, {uops_10_mem_size}, {uops_9_mem_size}, {uops_8_mem_size}, {uops_7_mem_size}, {uops_6_mem_size}, {uops_5_mem_size}, {uops_4_mem_size}, {uops_3_mem_size}, {uops_2_mem_size}, {uops_1_mem_size}, {uops_0_mem_size}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_52 = {{uops_15_mem_signed}, {uops_14_mem_signed}, {uops_13_mem_signed}, {uops_12_mem_signed}, {uops_11_mem_signed}, {uops_10_mem_signed}, {uops_9_mem_signed}, {uops_8_mem_signed}, {uops_7_mem_signed}, {uops_6_mem_signed}, {uops_5_mem_signed}, {uops_4_mem_signed}, {uops_3_mem_signed}, {uops_2_mem_signed}, {uops_1_mem_signed}, {uops_0_mem_signed}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_53 = {{uops_15_is_fence}, {uops_14_is_fence}, {uops_13_is_fence}, {uops_12_is_fence}, {uops_11_is_fence}, {uops_10_is_fence}, {uops_9_is_fence}, {uops_8_is_fence}, {uops_7_is_fence}, {uops_6_is_fence}, {uops_5_is_fence}, {uops_4_is_fence}, {uops_3_is_fence}, {uops_2_is_fence}, {uops_1_is_fence}, {uops_0_is_fence}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_54 = {{uops_15_is_fencei}, {uops_14_is_fencei}, {uops_13_is_fencei}, {uops_12_is_fencei}, {uops_11_is_fencei}, {uops_10_is_fencei}, {uops_9_is_fencei}, {uops_8_is_fencei}, {uops_7_is_fencei}, {uops_6_is_fencei}, {uops_5_is_fencei}, {uops_4_is_fencei}, {uops_3_is_fencei}, {uops_2_is_fencei}, {uops_1_is_fencei}, {uops_0_is_fencei}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_55 = {{uops_15_is_amo}, {uops_14_is_amo}, {uops_13_is_amo}, {uops_12_is_amo}, {uops_11_is_amo}, {uops_10_is_amo}, {uops_9_is_amo}, {uops_8_is_amo}, {uops_7_is_amo}, {uops_6_is_amo}, {uops_5_is_amo}, {uops_4_is_amo}, {uops_3_is_amo}, {uops_2_is_amo}, {uops_1_is_amo}, {uops_0_is_amo}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_56 = {{uops_15_uses_ldq}, {uops_14_uses_ldq}, {uops_13_uses_ldq}, {uops_12_uses_ldq}, {uops_11_uses_ldq}, {uops_10_uses_ldq}, {uops_9_uses_ldq}, {uops_8_uses_ldq}, {uops_7_uses_ldq}, {uops_6_uses_ldq}, {uops_5_uses_ldq}, {uops_4_uses_ldq}, {uops_3_uses_ldq}, {uops_2_uses_ldq}, {uops_1_uses_ldq}, {uops_0_uses_ldq}};	// @[util.scala:466:20, :508:19]
  wire              out_uop_uses_ldq = _GEN_56[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  wire [15:0]       _GEN_57 = {{uops_15_uses_stq}, {uops_14_uses_stq}, {uops_13_uses_stq}, {uops_12_uses_stq}, {uops_11_uses_stq}, {uops_10_uses_stq}, {uops_9_uses_stq}, {uops_8_uses_stq}, {uops_7_uses_stq}, {uops_6_uses_stq}, {uops_5_uses_stq}, {uops_4_uses_stq}, {uops_3_uses_stq}, {uops_2_uses_stq}, {uops_1_uses_stq}, {uops_0_uses_stq}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_58 = {{uops_15_is_sys_pc2epc}, {uops_14_is_sys_pc2epc}, {uops_13_is_sys_pc2epc}, {uops_12_is_sys_pc2epc}, {uops_11_is_sys_pc2epc}, {uops_10_is_sys_pc2epc}, {uops_9_is_sys_pc2epc}, {uops_8_is_sys_pc2epc}, {uops_7_is_sys_pc2epc}, {uops_6_is_sys_pc2epc}, {uops_5_is_sys_pc2epc}, {uops_4_is_sys_pc2epc}, {uops_3_is_sys_pc2epc}, {uops_2_is_sys_pc2epc}, {uops_1_is_sys_pc2epc}, {uops_0_is_sys_pc2epc}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_59 = {{uops_15_is_unique}, {uops_14_is_unique}, {uops_13_is_unique}, {uops_12_is_unique}, {uops_11_is_unique}, {uops_10_is_unique}, {uops_9_is_unique}, {uops_8_is_unique}, {uops_7_is_unique}, {uops_6_is_unique}, {uops_5_is_unique}, {uops_4_is_unique}, {uops_3_is_unique}, {uops_2_is_unique}, {uops_1_is_unique}, {uops_0_is_unique}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_60 = {{uops_15_flush_on_commit}, {uops_14_flush_on_commit}, {uops_13_flush_on_commit}, {uops_12_flush_on_commit}, {uops_11_flush_on_commit}, {uops_10_flush_on_commit}, {uops_9_flush_on_commit}, {uops_8_flush_on_commit}, {uops_7_flush_on_commit}, {uops_6_flush_on_commit}, {uops_5_flush_on_commit}, {uops_4_flush_on_commit}, {uops_3_flush_on_commit}, {uops_2_flush_on_commit}, {uops_1_flush_on_commit}, {uops_0_flush_on_commit}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_61 = {{uops_15_ldst_is_rs1}, {uops_14_ldst_is_rs1}, {uops_13_ldst_is_rs1}, {uops_12_ldst_is_rs1}, {uops_11_ldst_is_rs1}, {uops_10_ldst_is_rs1}, {uops_9_ldst_is_rs1}, {uops_8_ldst_is_rs1}, {uops_7_ldst_is_rs1}, {uops_6_ldst_is_rs1}, {uops_5_ldst_is_rs1}, {uops_4_ldst_is_rs1}, {uops_3_ldst_is_rs1}, {uops_2_ldst_is_rs1}, {uops_1_ldst_is_rs1}, {uops_0_ldst_is_rs1}};	// @[util.scala:466:20, :508:19]
  wire [15:0][5:0]  _GEN_62 = {{uops_15_ldst}, {uops_14_ldst}, {uops_13_ldst}, {uops_12_ldst}, {uops_11_ldst}, {uops_10_ldst}, {uops_9_ldst}, {uops_8_ldst}, {uops_7_ldst}, {uops_6_ldst}, {uops_5_ldst}, {uops_4_ldst}, {uops_3_ldst}, {uops_2_ldst}, {uops_1_ldst}, {uops_0_ldst}};	// @[util.scala:466:20, :508:19]
  wire [15:0][5:0]  _GEN_63 = {{uops_15_lrs1}, {uops_14_lrs1}, {uops_13_lrs1}, {uops_12_lrs1}, {uops_11_lrs1}, {uops_10_lrs1}, {uops_9_lrs1}, {uops_8_lrs1}, {uops_7_lrs1}, {uops_6_lrs1}, {uops_5_lrs1}, {uops_4_lrs1}, {uops_3_lrs1}, {uops_2_lrs1}, {uops_1_lrs1}, {uops_0_lrs1}};	// @[util.scala:466:20, :508:19]
  wire [15:0][5:0]  _GEN_64 = {{uops_15_lrs2}, {uops_14_lrs2}, {uops_13_lrs2}, {uops_12_lrs2}, {uops_11_lrs2}, {uops_10_lrs2}, {uops_9_lrs2}, {uops_8_lrs2}, {uops_7_lrs2}, {uops_6_lrs2}, {uops_5_lrs2}, {uops_4_lrs2}, {uops_3_lrs2}, {uops_2_lrs2}, {uops_1_lrs2}, {uops_0_lrs2}};	// @[util.scala:466:20, :508:19]
  wire [15:0][5:0]  _GEN_65 = {{uops_15_lrs3}, {uops_14_lrs3}, {uops_13_lrs3}, {uops_12_lrs3}, {uops_11_lrs3}, {uops_10_lrs3}, {uops_9_lrs3}, {uops_8_lrs3}, {uops_7_lrs3}, {uops_6_lrs3}, {uops_5_lrs3}, {uops_4_lrs3}, {uops_3_lrs3}, {uops_2_lrs3}, {uops_1_lrs3}, {uops_0_lrs3}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_66 = {{uops_15_ldst_val}, {uops_14_ldst_val}, {uops_13_ldst_val}, {uops_12_ldst_val}, {uops_11_ldst_val}, {uops_10_ldst_val}, {uops_9_ldst_val}, {uops_8_ldst_val}, {uops_7_ldst_val}, {uops_6_ldst_val}, {uops_5_ldst_val}, {uops_4_ldst_val}, {uops_3_ldst_val}, {uops_2_ldst_val}, {uops_1_ldst_val}, {uops_0_ldst_val}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_67 = {{uops_15_dst_rtype}, {uops_14_dst_rtype}, {uops_13_dst_rtype}, {uops_12_dst_rtype}, {uops_11_dst_rtype}, {uops_10_dst_rtype}, {uops_9_dst_rtype}, {uops_8_dst_rtype}, {uops_7_dst_rtype}, {uops_6_dst_rtype}, {uops_5_dst_rtype}, {uops_4_dst_rtype}, {uops_3_dst_rtype}, {uops_2_dst_rtype}, {uops_1_dst_rtype}, {uops_0_dst_rtype}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_68 = {{uops_15_lrs1_rtype}, {uops_14_lrs1_rtype}, {uops_13_lrs1_rtype}, {uops_12_lrs1_rtype}, {uops_11_lrs1_rtype}, {uops_10_lrs1_rtype}, {uops_9_lrs1_rtype}, {uops_8_lrs1_rtype}, {uops_7_lrs1_rtype}, {uops_6_lrs1_rtype}, {uops_5_lrs1_rtype}, {uops_4_lrs1_rtype}, {uops_3_lrs1_rtype}, {uops_2_lrs1_rtype}, {uops_1_lrs1_rtype}, {uops_0_lrs1_rtype}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_69 = {{uops_15_lrs2_rtype}, {uops_14_lrs2_rtype}, {uops_13_lrs2_rtype}, {uops_12_lrs2_rtype}, {uops_11_lrs2_rtype}, {uops_10_lrs2_rtype}, {uops_9_lrs2_rtype}, {uops_8_lrs2_rtype}, {uops_7_lrs2_rtype}, {uops_6_lrs2_rtype}, {uops_5_lrs2_rtype}, {uops_4_lrs2_rtype}, {uops_3_lrs2_rtype}, {uops_2_lrs2_rtype}, {uops_1_lrs2_rtype}, {uops_0_lrs2_rtype}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_70 = {{uops_15_frs3_en}, {uops_14_frs3_en}, {uops_13_frs3_en}, {uops_12_frs3_en}, {uops_11_frs3_en}, {uops_10_frs3_en}, {uops_9_frs3_en}, {uops_8_frs3_en}, {uops_7_frs3_en}, {uops_6_frs3_en}, {uops_5_frs3_en}, {uops_4_frs3_en}, {uops_3_frs3_en}, {uops_2_frs3_en}, {uops_1_frs3_en}, {uops_0_frs3_en}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_71 = {{uops_15_fp_val}, {uops_14_fp_val}, {uops_13_fp_val}, {uops_12_fp_val}, {uops_11_fp_val}, {uops_10_fp_val}, {uops_9_fp_val}, {uops_8_fp_val}, {uops_7_fp_val}, {uops_6_fp_val}, {uops_5_fp_val}, {uops_4_fp_val}, {uops_3_fp_val}, {uops_2_fp_val}, {uops_1_fp_val}, {uops_0_fp_val}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_72 = {{uops_15_fp_single}, {uops_14_fp_single}, {uops_13_fp_single}, {uops_12_fp_single}, {uops_11_fp_single}, {uops_10_fp_single}, {uops_9_fp_single}, {uops_8_fp_single}, {uops_7_fp_single}, {uops_6_fp_single}, {uops_5_fp_single}, {uops_4_fp_single}, {uops_3_fp_single}, {uops_2_fp_single}, {uops_1_fp_single}, {uops_0_fp_single}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_73 = {{uops_15_xcpt_pf_if}, {uops_14_xcpt_pf_if}, {uops_13_xcpt_pf_if}, {uops_12_xcpt_pf_if}, {uops_11_xcpt_pf_if}, {uops_10_xcpt_pf_if}, {uops_9_xcpt_pf_if}, {uops_8_xcpt_pf_if}, {uops_7_xcpt_pf_if}, {uops_6_xcpt_pf_if}, {uops_5_xcpt_pf_if}, {uops_4_xcpt_pf_if}, {uops_3_xcpt_pf_if}, {uops_2_xcpt_pf_if}, {uops_1_xcpt_pf_if}, {uops_0_xcpt_pf_if}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_74 = {{uops_15_xcpt_ae_if}, {uops_14_xcpt_ae_if}, {uops_13_xcpt_ae_if}, {uops_12_xcpt_ae_if}, {uops_11_xcpt_ae_if}, {uops_10_xcpt_ae_if}, {uops_9_xcpt_ae_if}, {uops_8_xcpt_ae_if}, {uops_7_xcpt_ae_if}, {uops_6_xcpt_ae_if}, {uops_5_xcpt_ae_if}, {uops_4_xcpt_ae_if}, {uops_3_xcpt_ae_if}, {uops_2_xcpt_ae_if}, {uops_1_xcpt_ae_if}, {uops_0_xcpt_ae_if}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_75 = {{uops_15_xcpt_ma_if}, {uops_14_xcpt_ma_if}, {uops_13_xcpt_ma_if}, {uops_12_xcpt_ma_if}, {uops_11_xcpt_ma_if}, {uops_10_xcpt_ma_if}, {uops_9_xcpt_ma_if}, {uops_8_xcpt_ma_if}, {uops_7_xcpt_ma_if}, {uops_6_xcpt_ma_if}, {uops_5_xcpt_ma_if}, {uops_4_xcpt_ma_if}, {uops_3_xcpt_ma_if}, {uops_2_xcpt_ma_if}, {uops_1_xcpt_ma_if}, {uops_0_xcpt_ma_if}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_76 = {{uops_15_bp_debug_if}, {uops_14_bp_debug_if}, {uops_13_bp_debug_if}, {uops_12_bp_debug_if}, {uops_11_bp_debug_if}, {uops_10_bp_debug_if}, {uops_9_bp_debug_if}, {uops_8_bp_debug_if}, {uops_7_bp_debug_if}, {uops_6_bp_debug_if}, {uops_5_bp_debug_if}, {uops_4_bp_debug_if}, {uops_3_bp_debug_if}, {uops_2_bp_debug_if}, {uops_1_bp_debug_if}, {uops_0_bp_debug_if}};	// @[util.scala:466:20, :508:19]
  wire [15:0]       _GEN_77 = {{uops_15_bp_xcpt_if}, {uops_14_bp_xcpt_if}, {uops_13_bp_xcpt_if}, {uops_12_bp_xcpt_if}, {uops_11_bp_xcpt_if}, {uops_10_bp_xcpt_if}, {uops_9_bp_xcpt_if}, {uops_8_bp_xcpt_if}, {uops_7_bp_xcpt_if}, {uops_6_bp_xcpt_if}, {uops_5_bp_xcpt_if}, {uops_4_bp_xcpt_if}, {uops_3_bp_xcpt_if}, {uops_2_bp_xcpt_if}, {uops_1_bp_xcpt_if}, {uops_0_bp_xcpt_if}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_78 = {{uops_15_debug_fsrc}, {uops_14_debug_fsrc}, {uops_13_debug_fsrc}, {uops_12_debug_fsrc}, {uops_11_debug_fsrc}, {uops_10_debug_fsrc}, {uops_9_debug_fsrc}, {uops_8_debug_fsrc}, {uops_7_debug_fsrc}, {uops_6_debug_fsrc}, {uops_5_debug_fsrc}, {uops_4_debug_fsrc}, {uops_3_debug_fsrc}, {uops_2_debug_fsrc}, {uops_1_debug_fsrc}, {uops_0_debug_fsrc}};	// @[util.scala:466:20, :508:19]
  wire [15:0][1:0]  _GEN_79 = {{uops_15_debug_tsrc}, {uops_14_debug_tsrc}, {uops_13_debug_tsrc}, {uops_12_debug_tsrc}, {uops_11_debug_tsrc}, {uops_10_debug_tsrc}, {uops_9_debug_tsrc}, {uops_8_debug_tsrc}, {uops_7_debug_tsrc}, {uops_6_debug_tsrc}, {uops_5_debug_tsrc}, {uops_4_debug_tsrc}, {uops_3_debug_tsrc}, {uops_2_debug_tsrc}, {uops_1_debug_tsrc}, {uops_0_debug_tsrc}};	// @[util.scala:466:20, :508:19]
  wire              do_deq = (io_deq_ready | ~_GEN_0) & ~_io_empty_output;	// @[util.scala:473:25, :476:{39,42,66,69}]
  wire              _GEN_80 = enq_ptr_value == 4'h0;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_81 = do_enq & _GEN_80;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_82 = enq_ptr_value == 4'h1;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_83 = do_enq & _GEN_82;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_84 = enq_ptr_value == 4'h2;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_85 = do_enq & _GEN_84;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_86 = enq_ptr_value == 4'h3;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_87 = do_enq & _GEN_86;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_88 = enq_ptr_value == 4'h4;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_89 = do_enq & _GEN_88;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_90 = enq_ptr_value == 4'h5;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_91 = do_enq & _GEN_90;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_92 = enq_ptr_value == 4'h6;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_93 = do_enq & _GEN_92;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_94 = enq_ptr_value == 4'h7;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_95 = do_enq & _GEN_94;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_96 = enq_ptr_value == 4'h8;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_97 = do_enq & _GEN_96;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_98 = enq_ptr_value == 4'h9;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_99 = do_enq & _GEN_98;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_100 = enq_ptr_value == 4'hA;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_101 = do_enq & _GEN_100;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_102 = enq_ptr_value == 4'hB;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_103 = do_enq & _GEN_102;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_104 = enq_ptr_value == 4'hC;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_105 = do_enq & _GEN_104;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_106 = enq_ptr_value == 4'hD;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_107 = do_enq & _GEN_106;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_108 = enq_ptr_value == 4'hE;	// @[Counter.scala:61:40, util.scala:489:33]
  wire              _GEN_109 = do_enq & _GEN_108;	// @[Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire              _GEN_110 = do_enq & (&enq_ptr_value);	// @[Counter.scala:61:40, Decoupled.scala:51:35, util.scala:481:16, :487:17, :489:33]
  wire [11:0]       _uops_br_mask_T_1 = io_enq_bits_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[util.scala:85:{25,27}]
  always @(posedge clock) begin
    if (reset) begin
      valids_0 <= 1'h0;	// @[util.scala:465:24]
      valids_1 <= 1'h0;	// @[util.scala:465:24]
      valids_2 <= 1'h0;	// @[util.scala:465:24]
      valids_3 <= 1'h0;	// @[util.scala:465:24]
      valids_4 <= 1'h0;	// @[util.scala:465:24]
      valids_5 <= 1'h0;	// @[util.scala:465:24]
      valids_6 <= 1'h0;	// @[util.scala:465:24]
      valids_7 <= 1'h0;	// @[util.scala:465:24]
      valids_8 <= 1'h0;	// @[util.scala:465:24]
      valids_9 <= 1'h0;	// @[util.scala:465:24]
      valids_10 <= 1'h0;	// @[util.scala:465:24]
      valids_11 <= 1'h0;	// @[util.scala:465:24]
      valids_12 <= 1'h0;	// @[util.scala:465:24]
      valids_13 <= 1'h0;	// @[util.scala:465:24]
      valids_14 <= 1'h0;	// @[util.scala:465:24]
      valids_15 <= 1'h0;	// @[util.scala:465:24]
      enq_ptr_value <= 4'h0;	// @[Counter.scala:61:40]
      deq_ptr_value <= 4'h0;	// @[Counter.scala:61:40]
      maybe_full <= 1'h0;	// @[util.scala:470:27]
    end
    else begin
      valids_0 <= ~(do_deq & deq_ptr_value == 4'h0) & (_GEN_81 | valids_0 & (io_brupdate_b1_mispredict_mask & uops_0_br_mask) == 12'h0 & ~(io_flush & uops_0_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_1 <= ~(do_deq & deq_ptr_value == 4'h1) & (_GEN_83 | valids_1 & (io_brupdate_b1_mispredict_mask & uops_1_br_mask) == 12'h0 & ~(io_flush & uops_1_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_2 <= ~(do_deq & deq_ptr_value == 4'h2) & (_GEN_85 | valids_2 & (io_brupdate_b1_mispredict_mask & uops_2_br_mask) == 12'h0 & ~(io_flush & uops_2_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_3 <= ~(do_deq & deq_ptr_value == 4'h3) & (_GEN_87 | valids_3 & (io_brupdate_b1_mispredict_mask & uops_3_br_mask) == 12'h0 & ~(io_flush & uops_3_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_4 <= ~(do_deq & deq_ptr_value == 4'h4) & (_GEN_89 | valids_4 & (io_brupdate_b1_mispredict_mask & uops_4_br_mask) == 12'h0 & ~(io_flush & uops_4_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_5 <= ~(do_deq & deq_ptr_value == 4'h5) & (_GEN_91 | valids_5 & (io_brupdate_b1_mispredict_mask & uops_5_br_mask) == 12'h0 & ~(io_flush & uops_5_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_6 <= ~(do_deq & deq_ptr_value == 4'h6) & (_GEN_93 | valids_6 & (io_brupdate_b1_mispredict_mask & uops_6_br_mask) == 12'h0 & ~(io_flush & uops_6_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_7 <= ~(do_deq & deq_ptr_value == 4'h7) & (_GEN_95 | valids_7 & (io_brupdate_b1_mispredict_mask & uops_7_br_mask) == 12'h0 & ~(io_flush & uops_7_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_8 <= ~(do_deq & deq_ptr_value == 4'h8) & (_GEN_97 | valids_8 & (io_brupdate_b1_mispredict_mask & uops_8_br_mask) == 12'h0 & ~(io_flush & uops_8_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_9 <= ~(do_deq & deq_ptr_value == 4'h9) & (_GEN_99 | valids_9 & (io_brupdate_b1_mispredict_mask & uops_9_br_mask) == 12'h0 & ~(io_flush & uops_9_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_10 <= ~(do_deq & deq_ptr_value == 4'hA) & (_GEN_101 | valids_10 & (io_brupdate_b1_mispredict_mask & uops_10_br_mask) == 12'h0 & ~(io_flush & uops_10_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_11 <= ~(do_deq & deq_ptr_value == 4'hB) & (_GEN_103 | valids_11 & (io_brupdate_b1_mispredict_mask & uops_11_br_mask) == 12'h0 & ~(io_flush & uops_11_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_12 <= ~(do_deq & deq_ptr_value == 4'hC) & (_GEN_105 | valids_12 & (io_brupdate_b1_mispredict_mask & uops_12_br_mask) == 12'h0 & ~(io_flush & uops_12_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_13 <= ~(do_deq & deq_ptr_value == 4'hD) & (_GEN_107 | valids_13 & (io_brupdate_b1_mispredict_mask & uops_13_br_mask) == 12'h0 & ~(io_flush & uops_13_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_14 <= ~(do_deq & deq_ptr_value == 4'hE) & (_GEN_109 | valids_14 & (io_brupdate_b1_mispredict_mask & uops_14_br_mask) == 12'h0 & ~(io_flush & uops_14_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      valids_15 <= ~(do_deq & (&deq_ptr_value)) & (_GEN_110 | valids_15 & (io_brupdate_b1_mispredict_mask & uops_15_br_mask) == 12'h0 & ~(io_flush & uops_15_uses_ldq));	// @[Counter.scala:61:40, util.scala:118:{51,59}, :465:24, :466:20, :476:66, :481:{16,69,72,83}, :487:17, :489:33, :495:17, :496:27]
      if (do_enq)	// @[Decoupled.scala:51:35]
        enq_ptr_value <= enq_ptr_value + 4'h1;	// @[Counter.scala:61:40, :77:24, util.scala:489:33]
      if (do_deq)	// @[util.scala:476:66]
        deq_ptr_value <= deq_ptr_value + 4'h1;	// @[Counter.scala:61:40, :77:24, util.scala:489:33]
      if (do_enq != do_deq)	// @[Decoupled.scala:51:35, util.scala:476:66, :500:16]
        maybe_full <= do_enq;	// @[Decoupled.scala:51:35, util.scala:470:27]
    end
    if (_GEN_81) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_0_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_0_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_0_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_0_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_0_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_0_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_0_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_0_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_0_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_0_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_0_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_0_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_0_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_0_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_0_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_0_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_0_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_0_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_0_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_0_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_0_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_0_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_0_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_0_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_0_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_0_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_0_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_0_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_0_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_0_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_0_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_0_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_0_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_0_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_0_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_0_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_0_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_0_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_0_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_0_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_0_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_0_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_0_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_0_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_0_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_0_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_0_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_0_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_0_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_0_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_0_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_0_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_0_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_0_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_0_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_0_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_0_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_0_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_0_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_0_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_0_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_0_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_0_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_0_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_0_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_0_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_0_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_0_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_0_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_0_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_0_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_0_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_0_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_0_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_0_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_0_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_0_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_0_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_80)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_0_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_0_br_mask <= ({12{~valids_0}} | ~io_brupdate_b1_resolve_mask) & uops_0_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_83) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_1_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_1_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_1_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_1_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_1_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_1_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_1_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_1_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_1_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_1_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_1_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_1_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_1_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_1_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_1_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_1_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_1_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_1_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_1_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_1_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_1_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_1_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_1_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_1_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_1_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_1_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_1_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_1_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_1_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_1_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_1_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_1_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_1_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_1_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_1_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_1_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_1_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_1_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_1_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_1_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_1_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_1_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_1_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_1_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_1_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_1_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_1_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_1_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_1_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_1_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_1_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_1_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_1_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_1_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_1_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_1_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_1_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_1_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_1_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_1_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_1_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_1_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_1_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_1_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_1_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_1_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_1_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_1_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_1_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_1_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_1_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_1_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_1_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_1_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_1_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_1_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_1_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_1_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_82)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_1_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_1_br_mask <= ({12{~valids_1}} | ~io_brupdate_b1_resolve_mask) & uops_1_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_85) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_2_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_2_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_2_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_2_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_2_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_2_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_2_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_2_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_2_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_2_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_2_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_2_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_2_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_2_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_2_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_2_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_2_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_2_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_2_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_2_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_2_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_2_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_2_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_2_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_2_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_2_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_2_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_2_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_2_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_2_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_2_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_2_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_2_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_2_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_2_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_2_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_2_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_2_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_2_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_2_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_2_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_2_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_2_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_2_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_2_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_2_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_2_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_2_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_2_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_2_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_2_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_2_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_2_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_2_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_2_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_2_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_2_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_2_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_2_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_2_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_2_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_2_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_2_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_2_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_2_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_2_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_2_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_2_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_2_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_2_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_2_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_2_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_2_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_2_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_2_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_2_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_2_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_2_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_84)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_2_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_2_br_mask <= ({12{~valids_2}} | ~io_brupdate_b1_resolve_mask) & uops_2_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_87) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_3_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_3_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_3_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_3_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_3_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_3_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_3_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_3_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_3_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_3_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_3_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_3_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_3_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_3_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_3_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_3_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_3_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_3_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_3_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_3_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_3_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_3_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_3_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_3_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_3_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_3_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_3_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_3_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_3_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_3_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_3_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_3_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_3_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_3_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_3_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_3_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_3_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_3_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_3_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_3_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_3_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_3_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_3_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_3_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_3_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_3_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_3_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_3_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_3_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_3_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_3_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_3_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_3_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_3_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_3_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_3_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_3_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_3_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_3_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_3_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_3_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_3_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_3_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_3_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_3_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_3_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_3_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_3_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_3_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_3_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_3_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_3_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_3_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_3_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_3_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_3_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_3_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_3_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_86)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_3_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_3_br_mask <= ({12{~valids_3}} | ~io_brupdate_b1_resolve_mask) & uops_3_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_89) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_4_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_4_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_4_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_4_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_4_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_4_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_4_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_4_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_4_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_4_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_4_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_4_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_4_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_4_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_4_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_4_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_4_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_4_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_4_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_4_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_4_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_4_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_4_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_4_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_4_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_4_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_4_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_4_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_4_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_4_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_4_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_4_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_4_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_4_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_4_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_4_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_4_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_4_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_4_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_4_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_4_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_4_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_4_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_4_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_4_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_4_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_4_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_4_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_4_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_4_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_4_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_4_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_4_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_4_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_4_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_4_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_4_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_4_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_4_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_4_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_4_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_4_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_4_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_4_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_4_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_4_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_4_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_4_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_4_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_4_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_4_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_4_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_4_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_4_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_4_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_4_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_4_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_4_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_88)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_4_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_4_br_mask <= ({12{~valids_4}} | ~io_brupdate_b1_resolve_mask) & uops_4_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_91) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_5_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_5_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_5_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_5_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_5_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_5_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_5_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_5_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_5_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_5_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_5_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_5_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_5_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_5_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_5_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_5_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_5_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_5_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_5_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_5_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_5_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_5_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_5_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_5_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_5_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_5_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_5_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_5_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_5_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_5_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_5_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_5_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_5_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_5_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_5_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_5_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_5_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_5_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_5_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_5_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_5_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_5_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_5_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_5_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_5_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_5_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_5_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_5_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_5_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_5_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_5_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_5_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_5_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_5_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_5_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_5_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_5_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_5_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_5_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_5_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_5_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_5_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_5_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_5_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_5_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_5_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_5_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_5_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_5_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_5_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_5_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_5_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_5_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_5_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_5_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_5_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_5_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_5_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_90)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_5_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_5_br_mask <= ({12{~valids_5}} | ~io_brupdate_b1_resolve_mask) & uops_5_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_93) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_6_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_6_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_6_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_6_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_6_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_6_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_6_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_6_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_6_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_6_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_6_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_6_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_6_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_6_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_6_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_6_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_6_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_6_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_6_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_6_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_6_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_6_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_6_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_6_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_6_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_6_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_6_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_6_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_6_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_6_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_6_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_6_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_6_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_6_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_6_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_6_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_6_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_6_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_6_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_6_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_6_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_6_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_6_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_6_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_6_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_6_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_6_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_6_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_6_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_6_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_6_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_6_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_6_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_6_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_6_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_6_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_6_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_6_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_6_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_6_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_6_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_6_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_6_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_6_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_6_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_6_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_6_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_6_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_6_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_6_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_6_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_6_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_6_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_6_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_6_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_6_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_6_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_6_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_92)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_6_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_6_br_mask <= ({12{~valids_6}} | ~io_brupdate_b1_resolve_mask) & uops_6_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_95) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_7_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_7_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_7_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_7_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_7_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_7_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_7_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_7_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_7_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_7_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_7_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_7_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_7_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_7_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_7_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_7_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_7_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_7_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_7_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_7_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_7_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_7_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_7_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_7_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_7_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_7_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_7_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_7_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_7_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_7_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_7_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_7_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_7_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_7_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_7_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_7_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_7_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_7_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_7_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_7_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_7_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_7_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_7_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_7_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_7_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_7_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_7_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_7_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_7_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_7_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_7_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_7_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_7_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_7_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_7_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_7_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_7_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_7_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_7_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_7_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_7_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_7_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_7_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_7_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_7_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_7_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_7_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_7_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_7_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_7_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_7_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_7_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_7_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_7_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_7_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_7_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_7_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_7_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_94)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_7_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_7_br_mask <= ({12{~valids_7}} | ~io_brupdate_b1_resolve_mask) & uops_7_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_97) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_8_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_8_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_8_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_8_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_8_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_8_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_8_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_8_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_8_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_8_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_8_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_8_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_8_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_8_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_8_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_8_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_8_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_8_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_8_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_8_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_8_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_8_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_8_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_8_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_8_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_8_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_8_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_8_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_8_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_8_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_8_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_8_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_8_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_8_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_8_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_8_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_8_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_8_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_8_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_8_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_8_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_8_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_8_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_8_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_8_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_8_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_8_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_8_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_8_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_8_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_8_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_8_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_8_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_8_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_8_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_8_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_8_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_8_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_8_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_8_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_8_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_8_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_8_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_8_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_8_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_8_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_8_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_8_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_8_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_8_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_8_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_8_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_8_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_8_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_8_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_8_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_8_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_8_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_96)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_8_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_8_br_mask <= ({12{~valids_8}} | ~io_brupdate_b1_resolve_mask) & uops_8_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_99) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_9_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_9_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_9_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_9_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_9_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_9_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_9_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_9_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_9_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_9_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_9_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_9_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_9_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_9_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_9_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_9_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_9_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_9_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_9_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_9_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_9_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_9_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_9_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_9_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_9_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_9_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_9_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_9_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_9_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_9_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_9_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_9_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_9_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_9_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_9_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_9_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_9_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_9_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_9_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_9_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_9_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_9_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_9_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_9_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_9_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_9_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_9_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_9_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_9_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_9_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_9_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_9_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_9_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_9_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_9_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_9_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_9_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_9_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_9_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_9_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_9_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_9_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_9_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_9_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_9_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_9_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_9_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_9_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_9_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_9_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_9_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_9_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_9_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_9_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_9_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_9_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_9_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_9_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_98)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_9_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_9_br_mask <= ({12{~valids_9}} | ~io_brupdate_b1_resolve_mask) & uops_9_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_101) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_10_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_10_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_10_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_10_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_10_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_10_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_10_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_10_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_10_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_10_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_10_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_10_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_10_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_10_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_10_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_10_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_10_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_10_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_10_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_10_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_10_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_10_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_10_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_10_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_10_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_10_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_10_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_10_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_10_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_10_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_10_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_10_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_10_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_10_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_10_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_10_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_10_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_10_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_10_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_10_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_10_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_10_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_10_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_10_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_10_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_10_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_10_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_10_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_10_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_10_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_10_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_10_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_10_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_10_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_10_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_10_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_10_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_10_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_10_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_10_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_10_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_10_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_10_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_10_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_10_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_10_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_10_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_10_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_10_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_10_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_10_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_10_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_10_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_10_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_10_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_10_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_10_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_10_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_100)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_10_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_10_br_mask <= ({12{~valids_10}} | ~io_brupdate_b1_resolve_mask) & uops_10_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_103) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_11_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_11_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_11_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_11_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_11_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_11_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_11_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_11_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_11_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_11_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_11_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_11_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_11_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_11_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_11_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_11_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_11_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_11_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_11_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_11_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_11_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_11_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_11_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_11_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_11_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_11_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_11_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_11_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_11_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_11_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_11_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_11_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_11_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_11_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_11_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_11_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_11_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_11_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_11_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_11_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_11_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_11_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_11_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_11_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_11_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_11_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_11_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_11_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_11_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_11_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_11_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_11_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_11_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_11_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_11_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_11_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_11_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_11_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_11_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_11_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_11_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_11_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_11_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_11_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_11_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_11_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_11_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_11_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_11_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_11_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_11_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_11_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_11_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_11_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_11_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_11_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_11_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_11_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_102)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_11_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_11_br_mask <= ({12{~valids_11}} | ~io_brupdate_b1_resolve_mask) & uops_11_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_105) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_12_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_12_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_12_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_12_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_12_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_12_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_12_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_12_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_12_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_12_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_12_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_12_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_12_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_12_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_12_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_12_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_12_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_12_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_12_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_12_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_12_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_12_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_12_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_12_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_12_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_12_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_12_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_12_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_12_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_12_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_12_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_12_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_12_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_12_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_12_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_12_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_12_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_12_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_12_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_12_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_12_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_12_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_12_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_12_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_12_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_12_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_12_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_12_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_12_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_12_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_12_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_12_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_12_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_12_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_12_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_12_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_12_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_12_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_12_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_12_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_12_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_12_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_12_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_12_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_12_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_12_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_12_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_12_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_12_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_12_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_12_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_12_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_12_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_12_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_12_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_12_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_12_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_12_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_104)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_12_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_12_br_mask <= ({12{~valids_12}} | ~io_brupdate_b1_resolve_mask) & uops_12_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_107) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_13_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_13_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_13_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_13_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_13_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_13_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_13_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_13_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_13_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_13_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_13_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_13_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_13_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_13_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_13_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_13_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_13_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_13_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_13_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_13_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_13_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_13_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_13_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_13_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_13_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_13_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_13_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_13_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_13_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_13_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_13_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_13_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_13_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_13_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_13_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_13_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_13_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_13_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_13_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_13_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_13_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_13_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_13_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_13_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_13_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_13_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_13_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_13_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_13_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_13_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_13_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_13_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_13_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_13_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_13_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_13_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_13_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_13_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_13_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_13_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_13_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_13_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_13_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_13_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_13_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_13_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_13_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_13_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_13_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_13_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_13_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_13_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_13_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_13_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_13_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_13_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_13_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_13_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_106)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_13_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_13_br_mask <= ({12{~valids_13}} | ~io_brupdate_b1_resolve_mask) & uops_13_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_109) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_14_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_14_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_14_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_14_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_14_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_14_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_14_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_14_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_14_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_14_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_14_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_14_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_14_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_14_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_14_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_14_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_14_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_14_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_14_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_14_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_14_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_14_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_14_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_14_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_14_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_14_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_14_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_14_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_14_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_14_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_14_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_14_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_14_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_14_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_14_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_14_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_14_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_14_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_14_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_14_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_14_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_14_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_14_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_14_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_14_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_14_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_14_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_14_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_14_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_14_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_14_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_14_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_14_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_14_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_14_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_14_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_14_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_14_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_14_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_14_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_14_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_14_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_14_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_14_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_14_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_14_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_14_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_14_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_14_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_14_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_14_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_14_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_14_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_14_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_14_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_14_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_14_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_14_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & _GEN_108)	// @[Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_14_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_14_br_mask <= ({12{~valids_14}} | ~io_brupdate_b1_resolve_mask) & uops_14_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
    if (_GEN_110) begin	// @[util.scala:481:16, :487:17, :489:33]
      uops_15_uopc <= io_enq_bits_uop_uopc;	// @[util.scala:466:20]
      uops_15_inst <= io_enq_bits_uop_inst;	// @[util.scala:466:20]
      uops_15_debug_inst <= io_enq_bits_uop_debug_inst;	// @[util.scala:466:20]
      uops_15_is_rvc <= io_enq_bits_uop_is_rvc;	// @[util.scala:466:20]
      uops_15_debug_pc <= io_enq_bits_uop_debug_pc;	// @[util.scala:466:20]
      uops_15_iq_type <= io_enq_bits_uop_iq_type;	// @[util.scala:466:20]
      uops_15_fu_code <= io_enq_bits_uop_fu_code;	// @[util.scala:466:20]
      uops_15_ctrl_br_type <= io_enq_bits_uop_ctrl_br_type;	// @[util.scala:466:20]
      uops_15_ctrl_op1_sel <= io_enq_bits_uop_ctrl_op1_sel;	// @[util.scala:466:20]
      uops_15_ctrl_op2_sel <= io_enq_bits_uop_ctrl_op2_sel;	// @[util.scala:466:20]
      uops_15_ctrl_imm_sel <= io_enq_bits_uop_ctrl_imm_sel;	// @[util.scala:466:20]
      uops_15_ctrl_op_fcn <= io_enq_bits_uop_ctrl_op_fcn;	// @[util.scala:466:20]
      uops_15_ctrl_fcn_dw <= io_enq_bits_uop_ctrl_fcn_dw;	// @[util.scala:466:20]
      uops_15_ctrl_csr_cmd <= io_enq_bits_uop_ctrl_csr_cmd;	// @[util.scala:466:20]
      uops_15_ctrl_is_load <= io_enq_bits_uop_ctrl_is_load;	// @[util.scala:466:20]
      uops_15_ctrl_is_sta <= io_enq_bits_uop_ctrl_is_sta;	// @[util.scala:466:20]
      uops_15_ctrl_is_std <= io_enq_bits_uop_ctrl_is_std;	// @[util.scala:466:20]
      uops_15_iw_state <= io_enq_bits_uop_iw_state;	// @[util.scala:466:20]
      uops_15_iw_p1_poisoned <= io_enq_bits_uop_iw_p1_poisoned;	// @[util.scala:466:20]
      uops_15_iw_p2_poisoned <= io_enq_bits_uop_iw_p2_poisoned;	// @[util.scala:466:20]
      uops_15_is_br <= io_enq_bits_uop_is_br;	// @[util.scala:466:20]
      uops_15_is_jalr <= io_enq_bits_uop_is_jalr;	// @[util.scala:466:20]
      uops_15_is_jal <= io_enq_bits_uop_is_jal;	// @[util.scala:466:20]
      uops_15_is_sfb <= io_enq_bits_uop_is_sfb;	// @[util.scala:466:20]
      uops_15_br_tag <= io_enq_bits_uop_br_tag;	// @[util.scala:466:20]
      uops_15_ftq_idx <= io_enq_bits_uop_ftq_idx;	// @[util.scala:466:20]
      uops_15_edge_inst <= io_enq_bits_uop_edge_inst;	// @[util.scala:466:20]
      uops_15_pc_lob <= io_enq_bits_uop_pc_lob;	// @[util.scala:466:20]
      uops_15_taken <= io_enq_bits_uop_taken;	// @[util.scala:466:20]
      uops_15_imm_packed <= io_enq_bits_uop_imm_packed;	// @[util.scala:466:20]
      uops_15_csr_addr <= io_enq_bits_uop_csr_addr;	// @[util.scala:466:20]
      uops_15_rob_idx <= io_enq_bits_uop_rob_idx;	// @[util.scala:466:20]
      uops_15_ldq_idx <= io_enq_bits_uop_ldq_idx;	// @[util.scala:466:20]
      uops_15_stq_idx <= io_enq_bits_uop_stq_idx;	// @[util.scala:466:20]
      uops_15_rxq_idx <= io_enq_bits_uop_rxq_idx;	// @[util.scala:466:20]
      uops_15_pdst <= io_enq_bits_uop_pdst;	// @[util.scala:466:20]
      uops_15_prs1 <= io_enq_bits_uop_prs1;	// @[util.scala:466:20]
      uops_15_prs2 <= io_enq_bits_uop_prs2;	// @[util.scala:466:20]
      uops_15_prs3 <= io_enq_bits_uop_prs3;	// @[util.scala:466:20]
      uops_15_ppred <= io_enq_bits_uop_ppred;	// @[util.scala:466:20]
      uops_15_prs1_busy <= io_enq_bits_uop_prs1_busy;	// @[util.scala:466:20]
      uops_15_prs2_busy <= io_enq_bits_uop_prs2_busy;	// @[util.scala:466:20]
      uops_15_prs3_busy <= io_enq_bits_uop_prs3_busy;	// @[util.scala:466:20]
      uops_15_ppred_busy <= io_enq_bits_uop_ppred_busy;	// @[util.scala:466:20]
      uops_15_stale_pdst <= io_enq_bits_uop_stale_pdst;	// @[util.scala:466:20]
      uops_15_exception <= io_enq_bits_uop_exception;	// @[util.scala:466:20]
      uops_15_exc_cause <= io_enq_bits_uop_exc_cause;	// @[util.scala:466:20]
      uops_15_bypassable <= io_enq_bits_uop_bypassable;	// @[util.scala:466:20]
      uops_15_mem_cmd <= io_enq_bits_uop_mem_cmd;	// @[util.scala:466:20]
      uops_15_mem_size <= io_enq_bits_uop_mem_size;	// @[util.scala:466:20]
      uops_15_mem_signed <= io_enq_bits_uop_mem_signed;	// @[util.scala:466:20]
      uops_15_is_fence <= io_enq_bits_uop_is_fence;	// @[util.scala:466:20]
      uops_15_is_fencei <= io_enq_bits_uop_is_fencei;	// @[util.scala:466:20]
      uops_15_is_amo <= io_enq_bits_uop_is_amo;	// @[util.scala:466:20]
      uops_15_uses_ldq <= io_enq_bits_uop_uses_ldq;	// @[util.scala:466:20]
      uops_15_uses_stq <= io_enq_bits_uop_uses_stq;	// @[util.scala:466:20]
      uops_15_is_sys_pc2epc <= io_enq_bits_uop_is_sys_pc2epc;	// @[util.scala:466:20]
      uops_15_is_unique <= io_enq_bits_uop_is_unique;	// @[util.scala:466:20]
      uops_15_flush_on_commit <= io_enq_bits_uop_flush_on_commit;	// @[util.scala:466:20]
      uops_15_ldst_is_rs1 <= io_enq_bits_uop_ldst_is_rs1;	// @[util.scala:466:20]
      uops_15_ldst <= io_enq_bits_uop_ldst;	// @[util.scala:466:20]
      uops_15_lrs1 <= io_enq_bits_uop_lrs1;	// @[util.scala:466:20]
      uops_15_lrs2 <= io_enq_bits_uop_lrs2;	// @[util.scala:466:20]
      uops_15_lrs3 <= io_enq_bits_uop_lrs3;	// @[util.scala:466:20]
      uops_15_ldst_val <= io_enq_bits_uop_ldst_val;	// @[util.scala:466:20]
      uops_15_dst_rtype <= io_enq_bits_uop_dst_rtype;	// @[util.scala:466:20]
      uops_15_lrs1_rtype <= io_enq_bits_uop_lrs1_rtype;	// @[util.scala:466:20]
      uops_15_lrs2_rtype <= io_enq_bits_uop_lrs2_rtype;	// @[util.scala:466:20]
      uops_15_frs3_en <= io_enq_bits_uop_frs3_en;	// @[util.scala:466:20]
      uops_15_fp_val <= io_enq_bits_uop_fp_val;	// @[util.scala:466:20]
      uops_15_fp_single <= io_enq_bits_uop_fp_single;	// @[util.scala:466:20]
      uops_15_xcpt_pf_if <= io_enq_bits_uop_xcpt_pf_if;	// @[util.scala:466:20]
      uops_15_xcpt_ae_if <= io_enq_bits_uop_xcpt_ae_if;	// @[util.scala:466:20]
      uops_15_xcpt_ma_if <= io_enq_bits_uop_xcpt_ma_if;	// @[util.scala:466:20]
      uops_15_bp_debug_if <= io_enq_bits_uop_bp_debug_if;	// @[util.scala:466:20]
      uops_15_bp_xcpt_if <= io_enq_bits_uop_bp_xcpt_if;	// @[util.scala:466:20]
      uops_15_debug_fsrc <= io_enq_bits_uop_debug_fsrc;	// @[util.scala:466:20]
      uops_15_debug_tsrc <= io_enq_bits_uop_debug_tsrc;	// @[util.scala:466:20]
    end
    if (do_enq & (&enq_ptr_value))	// @[Counter.scala:61:40, Decoupled.scala:51:35, util.scala:482:22, :487:17, :489:33, :491:33]
      uops_15_br_mask <= _uops_br_mask_T_1;	// @[util.scala:85:25, :466:20]
    else	// @[util.scala:482:22, :487:17, :491:33]
      uops_15_br_mask <= ({12{~valids_15}} | ~io_brupdate_b1_resolve_mask) & uops_15_br_mask;	// @[util.scala:89:23, :465:24, :466:20, :482:22, :483:23]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    logic [31:0] _RANDOM_66;
    logic [31:0] _RANDOM_67;
    logic [31:0] _RANDOM_68;
    logic [31:0] _RANDOM_69;
    logic [31:0] _RANDOM_70;
    logic [31:0] _RANDOM_71;
    logic [31:0] _RANDOM_72;
    logic [31:0] _RANDOM_73;
    logic [31:0] _RANDOM_74;
    logic [31:0] _RANDOM_75;
    logic [31:0] _RANDOM_76;
    logic [31:0] _RANDOM_77;
    logic [31:0] _RANDOM_78;
    logic [31:0] _RANDOM_79;
    logic [31:0] _RANDOM_80;
    logic [31:0] _RANDOM_81;
    logic [31:0] _RANDOM_82;
    logic [31:0] _RANDOM_83;
    logic [31:0] _RANDOM_84;
    logic [31:0] _RANDOM_85;
    logic [31:0] _RANDOM_86;
    logic [31:0] _RANDOM_87;
    logic [31:0] _RANDOM_88;
    logic [31:0] _RANDOM_89;
    logic [31:0] _RANDOM_90;
    logic [31:0] _RANDOM_91;
    logic [31:0] _RANDOM_92;
    logic [31:0] _RANDOM_93;
    logic [31:0] _RANDOM_94;
    logic [31:0] _RANDOM_95;
    logic [31:0] _RANDOM_96;
    logic [31:0] _RANDOM_97;
    logic [31:0] _RANDOM_98;
    logic [31:0] _RANDOM_99;
    logic [31:0] _RANDOM_100;
    logic [31:0] _RANDOM_101;
    logic [31:0] _RANDOM_102;
    logic [31:0] _RANDOM_103;
    logic [31:0] _RANDOM_104;
    logic [31:0] _RANDOM_105;
    logic [31:0] _RANDOM_106;
    logic [31:0] _RANDOM_107;
    logic [31:0] _RANDOM_108;
    logic [31:0] _RANDOM_109;
    logic [31:0] _RANDOM_110;
    logic [31:0] _RANDOM_111;
    logic [31:0] _RANDOM_112;
    logic [31:0] _RANDOM_113;
    logic [31:0] _RANDOM_114;
    logic [31:0] _RANDOM_115;
    logic [31:0] _RANDOM_116;
    logic [31:0] _RANDOM_117;
    logic [31:0] _RANDOM_118;
    logic [31:0] _RANDOM_119;
    logic [31:0] _RANDOM_120;
    logic [31:0] _RANDOM_121;
    logic [31:0] _RANDOM_122;
    logic [31:0] _RANDOM_123;
    logic [31:0] _RANDOM_124;
    logic [31:0] _RANDOM_125;
    logic [31:0] _RANDOM_126;
    logic [31:0] _RANDOM_127;
    logic [31:0] _RANDOM_128;
    logic [31:0] _RANDOM_129;
    logic [31:0] _RANDOM_130;
    logic [31:0] _RANDOM_131;
    logic [31:0] _RANDOM_132;
    logic [31:0] _RANDOM_133;
    logic [31:0] _RANDOM_134;
    logic [31:0] _RANDOM_135;
    logic [31:0] _RANDOM_136;
    logic [31:0] _RANDOM_137;
    logic [31:0] _RANDOM_138;
    logic [31:0] _RANDOM_139;
    logic [31:0] _RANDOM_140;
    logic [31:0] _RANDOM_141;
    logic [31:0] _RANDOM_142;
    logic [31:0] _RANDOM_143;
    logic [31:0] _RANDOM_144;
    logic [31:0] _RANDOM_145;
    logic [31:0] _RANDOM_146;
    logic [31:0] _RANDOM_147;
    logic [31:0] _RANDOM_148;
    logic [31:0] _RANDOM_149;
    logic [31:0] _RANDOM_150;
    logic [31:0] _RANDOM_151;
    logic [31:0] _RANDOM_152;
    logic [31:0] _RANDOM_153;
    logic [31:0] _RANDOM_154;
    logic [31:0] _RANDOM_155;
    logic [31:0] _RANDOM_156;
    logic [31:0] _RANDOM_157;
    logic [31:0] _RANDOM_158;
    logic [31:0] _RANDOM_159;
    logic [31:0] _RANDOM_160;
    logic [31:0] _RANDOM_161;
    logic [31:0] _RANDOM_162;
    logic [31:0] _RANDOM_163;
    logic [31:0] _RANDOM_164;
    logic [31:0] _RANDOM_165;
    logic [31:0] _RANDOM_166;
    logic [31:0] _RANDOM_167;
    logic [31:0] _RANDOM_168;
    logic [31:0] _RANDOM_169;
    logic [31:0] _RANDOM_170;
    logic [31:0] _RANDOM_171;
    logic [31:0] _RANDOM_172;
    logic [31:0] _RANDOM_173;
    logic [31:0] _RANDOM_174;
    logic [31:0] _RANDOM_175;
    logic [31:0] _RANDOM_176;
    logic [31:0] _RANDOM_177;
    logic [31:0] _RANDOM_178;
    logic [31:0] _RANDOM_179;
    logic [31:0] _RANDOM_180;
    logic [31:0] _RANDOM_181;
    logic [31:0] _RANDOM_182;
    logic [31:0] _RANDOM_183;
    logic [31:0] _RANDOM_184;
    logic [31:0] _RANDOM_185;
    logic [31:0] _RANDOM_186;
    logic [31:0] _RANDOM_187;
    logic [31:0] _RANDOM_188;
    logic [31:0] _RANDOM_189;
    logic [31:0] _RANDOM_190;
    logic [31:0] _RANDOM_191;
    logic [31:0] _RANDOM_192;
    logic [31:0] _RANDOM_193;
    logic [31:0] _RANDOM_194;
    logic [31:0] _RANDOM_195;
    logic [31:0] _RANDOM_196;
    logic [31:0] _RANDOM_197;
    logic [31:0] _RANDOM_198;
    logic [31:0] _RANDOM_199;
    logic [31:0] _RANDOM_200;
    logic [31:0] _RANDOM_201;
    logic [31:0] _RANDOM_202;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        _RANDOM_66 = `RANDOM;
        _RANDOM_67 = `RANDOM;
        _RANDOM_68 = `RANDOM;
        _RANDOM_69 = `RANDOM;
        _RANDOM_70 = `RANDOM;
        _RANDOM_71 = `RANDOM;
        _RANDOM_72 = `RANDOM;
        _RANDOM_73 = `RANDOM;
        _RANDOM_74 = `RANDOM;
        _RANDOM_75 = `RANDOM;
        _RANDOM_76 = `RANDOM;
        _RANDOM_77 = `RANDOM;
        _RANDOM_78 = `RANDOM;
        _RANDOM_79 = `RANDOM;
        _RANDOM_80 = `RANDOM;
        _RANDOM_81 = `RANDOM;
        _RANDOM_82 = `RANDOM;
        _RANDOM_83 = `RANDOM;
        _RANDOM_84 = `RANDOM;
        _RANDOM_85 = `RANDOM;
        _RANDOM_86 = `RANDOM;
        _RANDOM_87 = `RANDOM;
        _RANDOM_88 = `RANDOM;
        _RANDOM_89 = `RANDOM;
        _RANDOM_90 = `RANDOM;
        _RANDOM_91 = `RANDOM;
        _RANDOM_92 = `RANDOM;
        _RANDOM_93 = `RANDOM;
        _RANDOM_94 = `RANDOM;
        _RANDOM_95 = `RANDOM;
        _RANDOM_96 = `RANDOM;
        _RANDOM_97 = `RANDOM;
        _RANDOM_98 = `RANDOM;
        _RANDOM_99 = `RANDOM;
        _RANDOM_100 = `RANDOM;
        _RANDOM_101 = `RANDOM;
        _RANDOM_102 = `RANDOM;
        _RANDOM_103 = `RANDOM;
        _RANDOM_104 = `RANDOM;
        _RANDOM_105 = `RANDOM;
        _RANDOM_106 = `RANDOM;
        _RANDOM_107 = `RANDOM;
        _RANDOM_108 = `RANDOM;
        _RANDOM_109 = `RANDOM;
        _RANDOM_110 = `RANDOM;
        _RANDOM_111 = `RANDOM;
        _RANDOM_112 = `RANDOM;
        _RANDOM_113 = `RANDOM;
        _RANDOM_114 = `RANDOM;
        _RANDOM_115 = `RANDOM;
        _RANDOM_116 = `RANDOM;
        _RANDOM_117 = `RANDOM;
        _RANDOM_118 = `RANDOM;
        _RANDOM_119 = `RANDOM;
        _RANDOM_120 = `RANDOM;
        _RANDOM_121 = `RANDOM;
        _RANDOM_122 = `RANDOM;
        _RANDOM_123 = `RANDOM;
        _RANDOM_124 = `RANDOM;
        _RANDOM_125 = `RANDOM;
        _RANDOM_126 = `RANDOM;
        _RANDOM_127 = `RANDOM;
        _RANDOM_128 = `RANDOM;
        _RANDOM_129 = `RANDOM;
        _RANDOM_130 = `RANDOM;
        _RANDOM_131 = `RANDOM;
        _RANDOM_132 = `RANDOM;
        _RANDOM_133 = `RANDOM;
        _RANDOM_134 = `RANDOM;
        _RANDOM_135 = `RANDOM;
        _RANDOM_136 = `RANDOM;
        _RANDOM_137 = `RANDOM;
        _RANDOM_138 = `RANDOM;
        _RANDOM_139 = `RANDOM;
        _RANDOM_140 = `RANDOM;
        _RANDOM_141 = `RANDOM;
        _RANDOM_142 = `RANDOM;
        _RANDOM_143 = `RANDOM;
        _RANDOM_144 = `RANDOM;
        _RANDOM_145 = `RANDOM;
        _RANDOM_146 = `RANDOM;
        _RANDOM_147 = `RANDOM;
        _RANDOM_148 = `RANDOM;
        _RANDOM_149 = `RANDOM;
        _RANDOM_150 = `RANDOM;
        _RANDOM_151 = `RANDOM;
        _RANDOM_152 = `RANDOM;
        _RANDOM_153 = `RANDOM;
        _RANDOM_154 = `RANDOM;
        _RANDOM_155 = `RANDOM;
        _RANDOM_156 = `RANDOM;
        _RANDOM_157 = `RANDOM;
        _RANDOM_158 = `RANDOM;
        _RANDOM_159 = `RANDOM;
        _RANDOM_160 = `RANDOM;
        _RANDOM_161 = `RANDOM;
        _RANDOM_162 = `RANDOM;
        _RANDOM_163 = `RANDOM;
        _RANDOM_164 = `RANDOM;
        _RANDOM_165 = `RANDOM;
        _RANDOM_166 = `RANDOM;
        _RANDOM_167 = `RANDOM;
        _RANDOM_168 = `RANDOM;
        _RANDOM_169 = `RANDOM;
        _RANDOM_170 = `RANDOM;
        _RANDOM_171 = `RANDOM;
        _RANDOM_172 = `RANDOM;
        _RANDOM_173 = `RANDOM;
        _RANDOM_174 = `RANDOM;
        _RANDOM_175 = `RANDOM;
        _RANDOM_176 = `RANDOM;
        _RANDOM_177 = `RANDOM;
        _RANDOM_178 = `RANDOM;
        _RANDOM_179 = `RANDOM;
        _RANDOM_180 = `RANDOM;
        _RANDOM_181 = `RANDOM;
        _RANDOM_182 = `RANDOM;
        _RANDOM_183 = `RANDOM;
        _RANDOM_184 = `RANDOM;
        _RANDOM_185 = `RANDOM;
        _RANDOM_186 = `RANDOM;
        _RANDOM_187 = `RANDOM;
        _RANDOM_188 = `RANDOM;
        _RANDOM_189 = `RANDOM;
        _RANDOM_190 = `RANDOM;
        _RANDOM_191 = `RANDOM;
        _RANDOM_192 = `RANDOM;
        _RANDOM_193 = `RANDOM;
        _RANDOM_194 = `RANDOM;
        _RANDOM_195 = `RANDOM;
        _RANDOM_196 = `RANDOM;
        _RANDOM_197 = `RANDOM;
        _RANDOM_198 = `RANDOM;
        _RANDOM_199 = `RANDOM;
        _RANDOM_200 = `RANDOM;
        _RANDOM_201 = `RANDOM;
        _RANDOM_202 = `RANDOM;
        valids_0 = _RANDOM_0[0];	// @[util.scala:465:24]
        valids_1 = _RANDOM_0[1];	// @[util.scala:465:24]
        valids_2 = _RANDOM_0[2];	// @[util.scala:465:24]
        valids_3 = _RANDOM_0[3];	// @[util.scala:465:24]
        valids_4 = _RANDOM_0[4];	// @[util.scala:465:24]
        valids_5 = _RANDOM_0[5];	// @[util.scala:465:24]
        valids_6 = _RANDOM_0[6];	// @[util.scala:465:24]
        valids_7 = _RANDOM_0[7];	// @[util.scala:465:24]
        valids_8 = _RANDOM_0[8];	// @[util.scala:465:24]
        valids_9 = _RANDOM_0[9];	// @[util.scala:465:24]
        valids_10 = _RANDOM_0[10];	// @[util.scala:465:24]
        valids_11 = _RANDOM_0[11];	// @[util.scala:465:24]
        valids_12 = _RANDOM_0[12];	// @[util.scala:465:24]
        valids_13 = _RANDOM_0[13];	// @[util.scala:465:24]
        valids_14 = _RANDOM_0[14];	// @[util.scala:465:24]
        valids_15 = _RANDOM_0[15];	// @[util.scala:465:24]
        uops_0_uopc = _RANDOM_0[22:16];	// @[util.scala:465:24, :466:20]
        uops_0_inst = {_RANDOM_0[31:23], _RANDOM_1[22:0]};	// @[util.scala:465:24, :466:20]
        uops_0_debug_inst = {_RANDOM_1[31:23], _RANDOM_2[22:0]};	// @[util.scala:466:20]
        uops_0_is_rvc = _RANDOM_2[23];	// @[util.scala:466:20]
        uops_0_debug_pc = {_RANDOM_2[31:24], _RANDOM_3};	// @[util.scala:466:20]
        uops_0_iq_type = _RANDOM_4[2:0];	// @[util.scala:466:20]
        uops_0_fu_code = _RANDOM_4[12:3];	// @[util.scala:466:20]
        uops_0_ctrl_br_type = _RANDOM_4[16:13];	// @[util.scala:466:20]
        uops_0_ctrl_op1_sel = _RANDOM_4[18:17];	// @[util.scala:466:20]
        uops_0_ctrl_op2_sel = _RANDOM_4[21:19];	// @[util.scala:466:20]
        uops_0_ctrl_imm_sel = _RANDOM_4[24:22];	// @[util.scala:466:20]
        uops_0_ctrl_op_fcn = _RANDOM_4[28:25];	// @[util.scala:466:20]
        uops_0_ctrl_fcn_dw = _RANDOM_4[29];	// @[util.scala:466:20]
        uops_0_ctrl_csr_cmd = {_RANDOM_4[31:30], _RANDOM_5[0]};	// @[util.scala:466:20]
        uops_0_ctrl_is_load = _RANDOM_5[1];	// @[util.scala:466:20]
        uops_0_ctrl_is_sta = _RANDOM_5[2];	// @[util.scala:466:20]
        uops_0_ctrl_is_std = _RANDOM_5[3];	// @[util.scala:466:20]
        uops_0_iw_state = _RANDOM_5[5:4];	// @[util.scala:466:20]
        uops_0_iw_p1_poisoned = _RANDOM_5[6];	// @[util.scala:466:20]
        uops_0_iw_p2_poisoned = _RANDOM_5[7];	// @[util.scala:466:20]
        uops_0_is_br = _RANDOM_5[8];	// @[util.scala:466:20]
        uops_0_is_jalr = _RANDOM_5[9];	// @[util.scala:466:20]
        uops_0_is_jal = _RANDOM_5[10];	// @[util.scala:466:20]
        uops_0_is_sfb = _RANDOM_5[11];	// @[util.scala:466:20]
        uops_0_br_mask = _RANDOM_5[23:12];	// @[util.scala:466:20]
        uops_0_br_tag = _RANDOM_5[27:24];	// @[util.scala:466:20]
        uops_0_ftq_idx = {_RANDOM_5[31:28], _RANDOM_6[0]};	// @[util.scala:466:20]
        uops_0_edge_inst = _RANDOM_6[1];	// @[util.scala:466:20]
        uops_0_pc_lob = _RANDOM_6[7:2];	// @[util.scala:466:20]
        uops_0_taken = _RANDOM_6[8];	// @[util.scala:466:20]
        uops_0_imm_packed = _RANDOM_6[28:9];	// @[util.scala:466:20]
        uops_0_csr_addr = {_RANDOM_6[31:29], _RANDOM_7[8:0]};	// @[util.scala:466:20]
        uops_0_rob_idx = _RANDOM_7[14:9];	// @[util.scala:466:20]
        uops_0_ldq_idx = _RANDOM_7[18:15];	// @[util.scala:466:20]
        uops_0_stq_idx = _RANDOM_7[22:19];	// @[util.scala:466:20]
        uops_0_rxq_idx = _RANDOM_7[24:23];	// @[util.scala:466:20]
        uops_0_pdst = _RANDOM_7[31:25];	// @[util.scala:466:20]
        uops_0_prs1 = _RANDOM_8[6:0];	// @[util.scala:466:20]
        uops_0_prs2 = _RANDOM_8[13:7];	// @[util.scala:466:20]
        uops_0_prs3 = _RANDOM_8[20:14];	// @[util.scala:466:20]
        uops_0_ppred = _RANDOM_8[25:21];	// @[util.scala:466:20]
        uops_0_prs1_busy = _RANDOM_8[26];	// @[util.scala:466:20]
        uops_0_prs2_busy = _RANDOM_8[27];	// @[util.scala:466:20]
        uops_0_prs3_busy = _RANDOM_8[28];	// @[util.scala:466:20]
        uops_0_ppred_busy = _RANDOM_8[29];	// @[util.scala:466:20]
        uops_0_stale_pdst = {_RANDOM_8[31:30], _RANDOM_9[4:0]};	// @[util.scala:466:20]
        uops_0_exception = _RANDOM_9[5];	// @[util.scala:466:20]
        uops_0_exc_cause = {_RANDOM_9[31:6], _RANDOM_10, _RANDOM_11[5:0]};	// @[util.scala:466:20]
        uops_0_bypassable = _RANDOM_11[6];	// @[util.scala:466:20]
        uops_0_mem_cmd = _RANDOM_11[11:7];	// @[util.scala:466:20]
        uops_0_mem_size = _RANDOM_11[13:12];	// @[util.scala:466:20]
        uops_0_mem_signed = _RANDOM_11[14];	// @[util.scala:466:20]
        uops_0_is_fence = _RANDOM_11[15];	// @[util.scala:466:20]
        uops_0_is_fencei = _RANDOM_11[16];	// @[util.scala:466:20]
        uops_0_is_amo = _RANDOM_11[17];	// @[util.scala:466:20]
        uops_0_uses_ldq = _RANDOM_11[18];	// @[util.scala:466:20]
        uops_0_uses_stq = _RANDOM_11[19];	// @[util.scala:466:20]
        uops_0_is_sys_pc2epc = _RANDOM_11[20];	// @[util.scala:466:20]
        uops_0_is_unique = _RANDOM_11[21];	// @[util.scala:466:20]
        uops_0_flush_on_commit = _RANDOM_11[22];	// @[util.scala:466:20]
        uops_0_ldst_is_rs1 = _RANDOM_11[23];	// @[util.scala:466:20]
        uops_0_ldst = _RANDOM_11[29:24];	// @[util.scala:466:20]
        uops_0_lrs1 = {_RANDOM_11[31:30], _RANDOM_12[3:0]};	// @[util.scala:466:20]
        uops_0_lrs2 = _RANDOM_12[9:4];	// @[util.scala:466:20]
        uops_0_lrs3 = _RANDOM_12[15:10];	// @[util.scala:466:20]
        uops_0_ldst_val = _RANDOM_12[16];	// @[util.scala:466:20]
        uops_0_dst_rtype = _RANDOM_12[18:17];	// @[util.scala:466:20]
        uops_0_lrs1_rtype = _RANDOM_12[20:19];	// @[util.scala:466:20]
        uops_0_lrs2_rtype = _RANDOM_12[22:21];	// @[util.scala:466:20]
        uops_0_frs3_en = _RANDOM_12[23];	// @[util.scala:466:20]
        uops_0_fp_val = _RANDOM_12[24];	// @[util.scala:466:20]
        uops_0_fp_single = _RANDOM_12[25];	// @[util.scala:466:20]
        uops_0_xcpt_pf_if = _RANDOM_12[26];	// @[util.scala:466:20]
        uops_0_xcpt_ae_if = _RANDOM_12[27];	// @[util.scala:466:20]
        uops_0_xcpt_ma_if = _RANDOM_12[28];	// @[util.scala:466:20]
        uops_0_bp_debug_if = _RANDOM_12[29];	// @[util.scala:466:20]
        uops_0_bp_xcpt_if = _RANDOM_12[30];	// @[util.scala:466:20]
        uops_0_debug_fsrc = {_RANDOM_12[31], _RANDOM_13[0]};	// @[util.scala:466:20]
        uops_0_debug_tsrc = _RANDOM_13[2:1];	// @[util.scala:466:20]
        uops_1_uopc = _RANDOM_13[9:3];	// @[util.scala:466:20]
        uops_1_inst = {_RANDOM_13[31:10], _RANDOM_14[9:0]};	// @[util.scala:466:20]
        uops_1_debug_inst = {_RANDOM_14[31:10], _RANDOM_15[9:0]};	// @[util.scala:466:20]
        uops_1_is_rvc = _RANDOM_15[10];	// @[util.scala:466:20]
        uops_1_debug_pc = {_RANDOM_15[31:11], _RANDOM_16[18:0]};	// @[util.scala:466:20]
        uops_1_iq_type = _RANDOM_16[21:19];	// @[util.scala:466:20]
        uops_1_fu_code = _RANDOM_16[31:22];	// @[util.scala:466:20]
        uops_1_ctrl_br_type = _RANDOM_17[3:0];	// @[util.scala:466:20]
        uops_1_ctrl_op1_sel = _RANDOM_17[5:4];	// @[util.scala:466:20]
        uops_1_ctrl_op2_sel = _RANDOM_17[8:6];	// @[util.scala:466:20]
        uops_1_ctrl_imm_sel = _RANDOM_17[11:9];	// @[util.scala:466:20]
        uops_1_ctrl_op_fcn = _RANDOM_17[15:12];	// @[util.scala:466:20]
        uops_1_ctrl_fcn_dw = _RANDOM_17[16];	// @[util.scala:466:20]
        uops_1_ctrl_csr_cmd = _RANDOM_17[19:17];	// @[util.scala:466:20]
        uops_1_ctrl_is_load = _RANDOM_17[20];	// @[util.scala:466:20]
        uops_1_ctrl_is_sta = _RANDOM_17[21];	// @[util.scala:466:20]
        uops_1_ctrl_is_std = _RANDOM_17[22];	// @[util.scala:466:20]
        uops_1_iw_state = _RANDOM_17[24:23];	// @[util.scala:466:20]
        uops_1_iw_p1_poisoned = _RANDOM_17[25];	// @[util.scala:466:20]
        uops_1_iw_p2_poisoned = _RANDOM_17[26];	// @[util.scala:466:20]
        uops_1_is_br = _RANDOM_17[27];	// @[util.scala:466:20]
        uops_1_is_jalr = _RANDOM_17[28];	// @[util.scala:466:20]
        uops_1_is_jal = _RANDOM_17[29];	// @[util.scala:466:20]
        uops_1_is_sfb = _RANDOM_17[30];	// @[util.scala:466:20]
        uops_1_br_mask = {_RANDOM_17[31], _RANDOM_18[10:0]};	// @[util.scala:466:20]
        uops_1_br_tag = _RANDOM_18[14:11];	// @[util.scala:466:20]
        uops_1_ftq_idx = _RANDOM_18[19:15];	// @[util.scala:466:20]
        uops_1_edge_inst = _RANDOM_18[20];	// @[util.scala:466:20]
        uops_1_pc_lob = _RANDOM_18[26:21];	// @[util.scala:466:20]
        uops_1_taken = _RANDOM_18[27];	// @[util.scala:466:20]
        uops_1_imm_packed = {_RANDOM_18[31:28], _RANDOM_19[15:0]};	// @[util.scala:466:20]
        uops_1_csr_addr = _RANDOM_19[27:16];	// @[util.scala:466:20]
        uops_1_rob_idx = {_RANDOM_19[31:28], _RANDOM_20[1:0]};	// @[util.scala:466:20]
        uops_1_ldq_idx = _RANDOM_20[5:2];	// @[util.scala:466:20]
        uops_1_stq_idx = _RANDOM_20[9:6];	// @[util.scala:466:20]
        uops_1_rxq_idx = _RANDOM_20[11:10];	// @[util.scala:466:20]
        uops_1_pdst = _RANDOM_20[18:12];	// @[util.scala:466:20]
        uops_1_prs1 = _RANDOM_20[25:19];	// @[util.scala:466:20]
        uops_1_prs2 = {_RANDOM_20[31:26], _RANDOM_21[0]};	// @[util.scala:466:20]
        uops_1_prs3 = _RANDOM_21[7:1];	// @[util.scala:466:20]
        uops_1_ppred = _RANDOM_21[12:8];	// @[util.scala:466:20]
        uops_1_prs1_busy = _RANDOM_21[13];	// @[util.scala:466:20]
        uops_1_prs2_busy = _RANDOM_21[14];	// @[util.scala:466:20]
        uops_1_prs3_busy = _RANDOM_21[15];	// @[util.scala:466:20]
        uops_1_ppred_busy = _RANDOM_21[16];	// @[util.scala:466:20]
        uops_1_stale_pdst = _RANDOM_21[23:17];	// @[util.scala:466:20]
        uops_1_exception = _RANDOM_21[24];	// @[util.scala:466:20]
        uops_1_exc_cause = {_RANDOM_21[31:25], _RANDOM_22, _RANDOM_23[24:0]};	// @[util.scala:466:20]
        uops_1_bypassable = _RANDOM_23[25];	// @[util.scala:466:20]
        uops_1_mem_cmd = _RANDOM_23[30:26];	// @[util.scala:466:20]
        uops_1_mem_size = {_RANDOM_23[31], _RANDOM_24[0]};	// @[util.scala:466:20]
        uops_1_mem_signed = _RANDOM_24[1];	// @[util.scala:466:20]
        uops_1_is_fence = _RANDOM_24[2];	// @[util.scala:466:20]
        uops_1_is_fencei = _RANDOM_24[3];	// @[util.scala:466:20]
        uops_1_is_amo = _RANDOM_24[4];	// @[util.scala:466:20]
        uops_1_uses_ldq = _RANDOM_24[5];	// @[util.scala:466:20]
        uops_1_uses_stq = _RANDOM_24[6];	// @[util.scala:466:20]
        uops_1_is_sys_pc2epc = _RANDOM_24[7];	// @[util.scala:466:20]
        uops_1_is_unique = _RANDOM_24[8];	// @[util.scala:466:20]
        uops_1_flush_on_commit = _RANDOM_24[9];	// @[util.scala:466:20]
        uops_1_ldst_is_rs1 = _RANDOM_24[10];	// @[util.scala:466:20]
        uops_1_ldst = _RANDOM_24[16:11];	// @[util.scala:466:20]
        uops_1_lrs1 = _RANDOM_24[22:17];	// @[util.scala:466:20]
        uops_1_lrs2 = _RANDOM_24[28:23];	// @[util.scala:466:20]
        uops_1_lrs3 = {_RANDOM_24[31:29], _RANDOM_25[2:0]};	// @[util.scala:466:20]
        uops_1_ldst_val = _RANDOM_25[3];	// @[util.scala:466:20]
        uops_1_dst_rtype = _RANDOM_25[5:4];	// @[util.scala:466:20]
        uops_1_lrs1_rtype = _RANDOM_25[7:6];	// @[util.scala:466:20]
        uops_1_lrs2_rtype = _RANDOM_25[9:8];	// @[util.scala:466:20]
        uops_1_frs3_en = _RANDOM_25[10];	// @[util.scala:466:20]
        uops_1_fp_val = _RANDOM_25[11];	// @[util.scala:466:20]
        uops_1_fp_single = _RANDOM_25[12];	// @[util.scala:466:20]
        uops_1_xcpt_pf_if = _RANDOM_25[13];	// @[util.scala:466:20]
        uops_1_xcpt_ae_if = _RANDOM_25[14];	// @[util.scala:466:20]
        uops_1_xcpt_ma_if = _RANDOM_25[15];	// @[util.scala:466:20]
        uops_1_bp_debug_if = _RANDOM_25[16];	// @[util.scala:466:20]
        uops_1_bp_xcpt_if = _RANDOM_25[17];	// @[util.scala:466:20]
        uops_1_debug_fsrc = _RANDOM_25[19:18];	// @[util.scala:466:20]
        uops_1_debug_tsrc = _RANDOM_25[21:20];	// @[util.scala:466:20]
        uops_2_uopc = _RANDOM_25[28:22];	// @[util.scala:466:20]
        uops_2_inst = {_RANDOM_25[31:29], _RANDOM_26[28:0]};	// @[util.scala:466:20]
        uops_2_debug_inst = {_RANDOM_26[31:29], _RANDOM_27[28:0]};	// @[util.scala:466:20]
        uops_2_is_rvc = _RANDOM_27[29];	// @[util.scala:466:20]
        uops_2_debug_pc = {_RANDOM_27[31:30], _RANDOM_28, _RANDOM_29[5:0]};	// @[util.scala:466:20]
        uops_2_iq_type = _RANDOM_29[8:6];	// @[util.scala:466:20]
        uops_2_fu_code = _RANDOM_29[18:9];	// @[util.scala:466:20]
        uops_2_ctrl_br_type = _RANDOM_29[22:19];	// @[util.scala:466:20]
        uops_2_ctrl_op1_sel = _RANDOM_29[24:23];	// @[util.scala:466:20]
        uops_2_ctrl_op2_sel = _RANDOM_29[27:25];	// @[util.scala:466:20]
        uops_2_ctrl_imm_sel = _RANDOM_29[30:28];	// @[util.scala:466:20]
        uops_2_ctrl_op_fcn = {_RANDOM_29[31], _RANDOM_30[2:0]};	// @[util.scala:466:20]
        uops_2_ctrl_fcn_dw = _RANDOM_30[3];	// @[util.scala:466:20]
        uops_2_ctrl_csr_cmd = _RANDOM_30[6:4];	// @[util.scala:466:20]
        uops_2_ctrl_is_load = _RANDOM_30[7];	// @[util.scala:466:20]
        uops_2_ctrl_is_sta = _RANDOM_30[8];	// @[util.scala:466:20]
        uops_2_ctrl_is_std = _RANDOM_30[9];	// @[util.scala:466:20]
        uops_2_iw_state = _RANDOM_30[11:10];	// @[util.scala:466:20]
        uops_2_iw_p1_poisoned = _RANDOM_30[12];	// @[util.scala:466:20]
        uops_2_iw_p2_poisoned = _RANDOM_30[13];	// @[util.scala:466:20]
        uops_2_is_br = _RANDOM_30[14];	// @[util.scala:466:20]
        uops_2_is_jalr = _RANDOM_30[15];	// @[util.scala:466:20]
        uops_2_is_jal = _RANDOM_30[16];	// @[util.scala:466:20]
        uops_2_is_sfb = _RANDOM_30[17];	// @[util.scala:466:20]
        uops_2_br_mask = _RANDOM_30[29:18];	// @[util.scala:466:20]
        uops_2_br_tag = {_RANDOM_30[31:30], _RANDOM_31[1:0]};	// @[util.scala:466:20]
        uops_2_ftq_idx = _RANDOM_31[6:2];	// @[util.scala:466:20]
        uops_2_edge_inst = _RANDOM_31[7];	// @[util.scala:466:20]
        uops_2_pc_lob = _RANDOM_31[13:8];	// @[util.scala:466:20]
        uops_2_taken = _RANDOM_31[14];	// @[util.scala:466:20]
        uops_2_imm_packed = {_RANDOM_31[31:15], _RANDOM_32[2:0]};	// @[util.scala:466:20]
        uops_2_csr_addr = _RANDOM_32[14:3];	// @[util.scala:466:20]
        uops_2_rob_idx = _RANDOM_32[20:15];	// @[util.scala:466:20]
        uops_2_ldq_idx = _RANDOM_32[24:21];	// @[util.scala:466:20]
        uops_2_stq_idx = _RANDOM_32[28:25];	// @[util.scala:466:20]
        uops_2_rxq_idx = _RANDOM_32[30:29];	// @[util.scala:466:20]
        uops_2_pdst = {_RANDOM_32[31], _RANDOM_33[5:0]};	// @[util.scala:466:20]
        uops_2_prs1 = _RANDOM_33[12:6];	// @[util.scala:466:20]
        uops_2_prs2 = _RANDOM_33[19:13];	// @[util.scala:466:20]
        uops_2_prs3 = _RANDOM_33[26:20];	// @[util.scala:466:20]
        uops_2_ppred = _RANDOM_33[31:27];	// @[util.scala:466:20]
        uops_2_prs1_busy = _RANDOM_34[0];	// @[util.scala:466:20]
        uops_2_prs2_busy = _RANDOM_34[1];	// @[util.scala:466:20]
        uops_2_prs3_busy = _RANDOM_34[2];	// @[util.scala:466:20]
        uops_2_ppred_busy = _RANDOM_34[3];	// @[util.scala:466:20]
        uops_2_stale_pdst = _RANDOM_34[10:4];	// @[util.scala:466:20]
        uops_2_exception = _RANDOM_34[11];	// @[util.scala:466:20]
        uops_2_exc_cause = {_RANDOM_34[31:12], _RANDOM_35, _RANDOM_36[11:0]};	// @[util.scala:466:20]
        uops_2_bypassable = _RANDOM_36[12];	// @[util.scala:466:20]
        uops_2_mem_cmd = _RANDOM_36[17:13];	// @[util.scala:466:20]
        uops_2_mem_size = _RANDOM_36[19:18];	// @[util.scala:466:20]
        uops_2_mem_signed = _RANDOM_36[20];	// @[util.scala:466:20]
        uops_2_is_fence = _RANDOM_36[21];	// @[util.scala:466:20]
        uops_2_is_fencei = _RANDOM_36[22];	// @[util.scala:466:20]
        uops_2_is_amo = _RANDOM_36[23];	// @[util.scala:466:20]
        uops_2_uses_ldq = _RANDOM_36[24];	// @[util.scala:466:20]
        uops_2_uses_stq = _RANDOM_36[25];	// @[util.scala:466:20]
        uops_2_is_sys_pc2epc = _RANDOM_36[26];	// @[util.scala:466:20]
        uops_2_is_unique = _RANDOM_36[27];	// @[util.scala:466:20]
        uops_2_flush_on_commit = _RANDOM_36[28];	// @[util.scala:466:20]
        uops_2_ldst_is_rs1 = _RANDOM_36[29];	// @[util.scala:466:20]
        uops_2_ldst = {_RANDOM_36[31:30], _RANDOM_37[3:0]};	// @[util.scala:466:20]
        uops_2_lrs1 = _RANDOM_37[9:4];	// @[util.scala:466:20]
        uops_2_lrs2 = _RANDOM_37[15:10];	// @[util.scala:466:20]
        uops_2_lrs3 = _RANDOM_37[21:16];	// @[util.scala:466:20]
        uops_2_ldst_val = _RANDOM_37[22];	// @[util.scala:466:20]
        uops_2_dst_rtype = _RANDOM_37[24:23];	// @[util.scala:466:20]
        uops_2_lrs1_rtype = _RANDOM_37[26:25];	// @[util.scala:466:20]
        uops_2_lrs2_rtype = _RANDOM_37[28:27];	// @[util.scala:466:20]
        uops_2_frs3_en = _RANDOM_37[29];	// @[util.scala:466:20]
        uops_2_fp_val = _RANDOM_37[30];	// @[util.scala:466:20]
        uops_2_fp_single = _RANDOM_37[31];	// @[util.scala:466:20]
        uops_2_xcpt_pf_if = _RANDOM_38[0];	// @[util.scala:466:20]
        uops_2_xcpt_ae_if = _RANDOM_38[1];	// @[util.scala:466:20]
        uops_2_xcpt_ma_if = _RANDOM_38[2];	// @[util.scala:466:20]
        uops_2_bp_debug_if = _RANDOM_38[3];	// @[util.scala:466:20]
        uops_2_bp_xcpt_if = _RANDOM_38[4];	// @[util.scala:466:20]
        uops_2_debug_fsrc = _RANDOM_38[6:5];	// @[util.scala:466:20]
        uops_2_debug_tsrc = _RANDOM_38[8:7];	// @[util.scala:466:20]
        uops_3_uopc = _RANDOM_38[15:9];	// @[util.scala:466:20]
        uops_3_inst = {_RANDOM_38[31:16], _RANDOM_39[15:0]};	// @[util.scala:466:20]
        uops_3_debug_inst = {_RANDOM_39[31:16], _RANDOM_40[15:0]};	// @[util.scala:466:20]
        uops_3_is_rvc = _RANDOM_40[16];	// @[util.scala:466:20]
        uops_3_debug_pc = {_RANDOM_40[31:17], _RANDOM_41[24:0]};	// @[util.scala:466:20]
        uops_3_iq_type = _RANDOM_41[27:25];	// @[util.scala:466:20]
        uops_3_fu_code = {_RANDOM_41[31:28], _RANDOM_42[5:0]};	// @[util.scala:466:20]
        uops_3_ctrl_br_type = _RANDOM_42[9:6];	// @[util.scala:466:20]
        uops_3_ctrl_op1_sel = _RANDOM_42[11:10];	// @[util.scala:466:20]
        uops_3_ctrl_op2_sel = _RANDOM_42[14:12];	// @[util.scala:466:20]
        uops_3_ctrl_imm_sel = _RANDOM_42[17:15];	// @[util.scala:466:20]
        uops_3_ctrl_op_fcn = _RANDOM_42[21:18];	// @[util.scala:466:20]
        uops_3_ctrl_fcn_dw = _RANDOM_42[22];	// @[util.scala:466:20]
        uops_3_ctrl_csr_cmd = _RANDOM_42[25:23];	// @[util.scala:466:20]
        uops_3_ctrl_is_load = _RANDOM_42[26];	// @[util.scala:466:20]
        uops_3_ctrl_is_sta = _RANDOM_42[27];	// @[util.scala:466:20]
        uops_3_ctrl_is_std = _RANDOM_42[28];	// @[util.scala:466:20]
        uops_3_iw_state = _RANDOM_42[30:29];	// @[util.scala:466:20]
        uops_3_iw_p1_poisoned = _RANDOM_42[31];	// @[util.scala:466:20]
        uops_3_iw_p2_poisoned = _RANDOM_43[0];	// @[util.scala:466:20]
        uops_3_is_br = _RANDOM_43[1];	// @[util.scala:466:20]
        uops_3_is_jalr = _RANDOM_43[2];	// @[util.scala:466:20]
        uops_3_is_jal = _RANDOM_43[3];	// @[util.scala:466:20]
        uops_3_is_sfb = _RANDOM_43[4];	// @[util.scala:466:20]
        uops_3_br_mask = _RANDOM_43[16:5];	// @[util.scala:466:20]
        uops_3_br_tag = _RANDOM_43[20:17];	// @[util.scala:466:20]
        uops_3_ftq_idx = _RANDOM_43[25:21];	// @[util.scala:466:20]
        uops_3_edge_inst = _RANDOM_43[26];	// @[util.scala:466:20]
        uops_3_pc_lob = {_RANDOM_43[31:27], _RANDOM_44[0]};	// @[util.scala:466:20]
        uops_3_taken = _RANDOM_44[1];	// @[util.scala:466:20]
        uops_3_imm_packed = _RANDOM_44[21:2];	// @[util.scala:466:20]
        uops_3_csr_addr = {_RANDOM_44[31:22], _RANDOM_45[1:0]};	// @[util.scala:466:20]
        uops_3_rob_idx = _RANDOM_45[7:2];	// @[util.scala:466:20]
        uops_3_ldq_idx = _RANDOM_45[11:8];	// @[util.scala:466:20]
        uops_3_stq_idx = _RANDOM_45[15:12];	// @[util.scala:466:20]
        uops_3_rxq_idx = _RANDOM_45[17:16];	// @[util.scala:466:20]
        uops_3_pdst = _RANDOM_45[24:18];	// @[util.scala:466:20]
        uops_3_prs1 = _RANDOM_45[31:25];	// @[util.scala:466:20]
        uops_3_prs2 = _RANDOM_46[6:0];	// @[util.scala:466:20]
        uops_3_prs3 = _RANDOM_46[13:7];	// @[util.scala:466:20]
        uops_3_ppred = _RANDOM_46[18:14];	// @[util.scala:466:20]
        uops_3_prs1_busy = _RANDOM_46[19];	// @[util.scala:466:20]
        uops_3_prs2_busy = _RANDOM_46[20];	// @[util.scala:466:20]
        uops_3_prs3_busy = _RANDOM_46[21];	// @[util.scala:466:20]
        uops_3_ppred_busy = _RANDOM_46[22];	// @[util.scala:466:20]
        uops_3_stale_pdst = _RANDOM_46[29:23];	// @[util.scala:466:20]
        uops_3_exception = _RANDOM_46[30];	// @[util.scala:466:20]
        uops_3_exc_cause = {_RANDOM_46[31], _RANDOM_47, _RANDOM_48[30:0]};	// @[util.scala:466:20]
        uops_3_bypassable = _RANDOM_48[31];	// @[util.scala:466:20]
        uops_3_mem_cmd = _RANDOM_49[4:0];	// @[util.scala:466:20]
        uops_3_mem_size = _RANDOM_49[6:5];	// @[util.scala:466:20]
        uops_3_mem_signed = _RANDOM_49[7];	// @[util.scala:466:20]
        uops_3_is_fence = _RANDOM_49[8];	// @[util.scala:466:20]
        uops_3_is_fencei = _RANDOM_49[9];	// @[util.scala:466:20]
        uops_3_is_amo = _RANDOM_49[10];	// @[util.scala:466:20]
        uops_3_uses_ldq = _RANDOM_49[11];	// @[util.scala:466:20]
        uops_3_uses_stq = _RANDOM_49[12];	// @[util.scala:466:20]
        uops_3_is_sys_pc2epc = _RANDOM_49[13];	// @[util.scala:466:20]
        uops_3_is_unique = _RANDOM_49[14];	// @[util.scala:466:20]
        uops_3_flush_on_commit = _RANDOM_49[15];	// @[util.scala:466:20]
        uops_3_ldst_is_rs1 = _RANDOM_49[16];	// @[util.scala:466:20]
        uops_3_ldst = _RANDOM_49[22:17];	// @[util.scala:466:20]
        uops_3_lrs1 = _RANDOM_49[28:23];	// @[util.scala:466:20]
        uops_3_lrs2 = {_RANDOM_49[31:29], _RANDOM_50[2:0]};	// @[util.scala:466:20]
        uops_3_lrs3 = _RANDOM_50[8:3];	// @[util.scala:466:20]
        uops_3_ldst_val = _RANDOM_50[9];	// @[util.scala:466:20]
        uops_3_dst_rtype = _RANDOM_50[11:10];	// @[util.scala:466:20]
        uops_3_lrs1_rtype = _RANDOM_50[13:12];	// @[util.scala:466:20]
        uops_3_lrs2_rtype = _RANDOM_50[15:14];	// @[util.scala:466:20]
        uops_3_frs3_en = _RANDOM_50[16];	// @[util.scala:466:20]
        uops_3_fp_val = _RANDOM_50[17];	// @[util.scala:466:20]
        uops_3_fp_single = _RANDOM_50[18];	// @[util.scala:466:20]
        uops_3_xcpt_pf_if = _RANDOM_50[19];	// @[util.scala:466:20]
        uops_3_xcpt_ae_if = _RANDOM_50[20];	// @[util.scala:466:20]
        uops_3_xcpt_ma_if = _RANDOM_50[21];	// @[util.scala:466:20]
        uops_3_bp_debug_if = _RANDOM_50[22];	// @[util.scala:466:20]
        uops_3_bp_xcpt_if = _RANDOM_50[23];	// @[util.scala:466:20]
        uops_3_debug_fsrc = _RANDOM_50[25:24];	// @[util.scala:466:20]
        uops_3_debug_tsrc = _RANDOM_50[27:26];	// @[util.scala:466:20]
        uops_4_uopc = {_RANDOM_50[31:28], _RANDOM_51[2:0]};	// @[util.scala:466:20]
        uops_4_inst = {_RANDOM_51[31:3], _RANDOM_52[2:0]};	// @[util.scala:466:20]
        uops_4_debug_inst = {_RANDOM_52[31:3], _RANDOM_53[2:0]};	// @[util.scala:466:20]
        uops_4_is_rvc = _RANDOM_53[3];	// @[util.scala:466:20]
        uops_4_debug_pc = {_RANDOM_53[31:4], _RANDOM_54[11:0]};	// @[util.scala:466:20]
        uops_4_iq_type = _RANDOM_54[14:12];	// @[util.scala:466:20]
        uops_4_fu_code = _RANDOM_54[24:15];	// @[util.scala:466:20]
        uops_4_ctrl_br_type = _RANDOM_54[28:25];	// @[util.scala:466:20]
        uops_4_ctrl_op1_sel = _RANDOM_54[30:29];	// @[util.scala:466:20]
        uops_4_ctrl_op2_sel = {_RANDOM_54[31], _RANDOM_55[1:0]};	// @[util.scala:466:20]
        uops_4_ctrl_imm_sel = _RANDOM_55[4:2];	// @[util.scala:466:20]
        uops_4_ctrl_op_fcn = _RANDOM_55[8:5];	// @[util.scala:466:20]
        uops_4_ctrl_fcn_dw = _RANDOM_55[9];	// @[util.scala:466:20]
        uops_4_ctrl_csr_cmd = _RANDOM_55[12:10];	// @[util.scala:466:20]
        uops_4_ctrl_is_load = _RANDOM_55[13];	// @[util.scala:466:20]
        uops_4_ctrl_is_sta = _RANDOM_55[14];	// @[util.scala:466:20]
        uops_4_ctrl_is_std = _RANDOM_55[15];	// @[util.scala:466:20]
        uops_4_iw_state = _RANDOM_55[17:16];	// @[util.scala:466:20]
        uops_4_iw_p1_poisoned = _RANDOM_55[18];	// @[util.scala:466:20]
        uops_4_iw_p2_poisoned = _RANDOM_55[19];	// @[util.scala:466:20]
        uops_4_is_br = _RANDOM_55[20];	// @[util.scala:466:20]
        uops_4_is_jalr = _RANDOM_55[21];	// @[util.scala:466:20]
        uops_4_is_jal = _RANDOM_55[22];	// @[util.scala:466:20]
        uops_4_is_sfb = _RANDOM_55[23];	// @[util.scala:466:20]
        uops_4_br_mask = {_RANDOM_55[31:24], _RANDOM_56[3:0]};	// @[util.scala:466:20]
        uops_4_br_tag = _RANDOM_56[7:4];	// @[util.scala:466:20]
        uops_4_ftq_idx = _RANDOM_56[12:8];	// @[util.scala:466:20]
        uops_4_edge_inst = _RANDOM_56[13];	// @[util.scala:466:20]
        uops_4_pc_lob = _RANDOM_56[19:14];	// @[util.scala:466:20]
        uops_4_taken = _RANDOM_56[20];	// @[util.scala:466:20]
        uops_4_imm_packed = {_RANDOM_56[31:21], _RANDOM_57[8:0]};	// @[util.scala:466:20]
        uops_4_csr_addr = _RANDOM_57[20:9];	// @[util.scala:466:20]
        uops_4_rob_idx = _RANDOM_57[26:21];	// @[util.scala:466:20]
        uops_4_ldq_idx = _RANDOM_57[30:27];	// @[util.scala:466:20]
        uops_4_stq_idx = {_RANDOM_57[31], _RANDOM_58[2:0]};	// @[util.scala:466:20]
        uops_4_rxq_idx = _RANDOM_58[4:3];	// @[util.scala:466:20]
        uops_4_pdst = _RANDOM_58[11:5];	// @[util.scala:466:20]
        uops_4_prs1 = _RANDOM_58[18:12];	// @[util.scala:466:20]
        uops_4_prs2 = _RANDOM_58[25:19];	// @[util.scala:466:20]
        uops_4_prs3 = {_RANDOM_58[31:26], _RANDOM_59[0]};	// @[util.scala:466:20]
        uops_4_ppred = _RANDOM_59[5:1];	// @[util.scala:466:20]
        uops_4_prs1_busy = _RANDOM_59[6];	// @[util.scala:466:20]
        uops_4_prs2_busy = _RANDOM_59[7];	// @[util.scala:466:20]
        uops_4_prs3_busy = _RANDOM_59[8];	// @[util.scala:466:20]
        uops_4_ppred_busy = _RANDOM_59[9];	// @[util.scala:466:20]
        uops_4_stale_pdst = _RANDOM_59[16:10];	// @[util.scala:466:20]
        uops_4_exception = _RANDOM_59[17];	// @[util.scala:466:20]
        uops_4_exc_cause = {_RANDOM_59[31:18], _RANDOM_60, _RANDOM_61[17:0]};	// @[util.scala:466:20]
        uops_4_bypassable = _RANDOM_61[18];	// @[util.scala:466:20]
        uops_4_mem_cmd = _RANDOM_61[23:19];	// @[util.scala:466:20]
        uops_4_mem_size = _RANDOM_61[25:24];	// @[util.scala:466:20]
        uops_4_mem_signed = _RANDOM_61[26];	// @[util.scala:466:20]
        uops_4_is_fence = _RANDOM_61[27];	// @[util.scala:466:20]
        uops_4_is_fencei = _RANDOM_61[28];	// @[util.scala:466:20]
        uops_4_is_amo = _RANDOM_61[29];	// @[util.scala:466:20]
        uops_4_uses_ldq = _RANDOM_61[30];	// @[util.scala:466:20]
        uops_4_uses_stq = _RANDOM_61[31];	// @[util.scala:466:20]
        uops_4_is_sys_pc2epc = _RANDOM_62[0];	// @[util.scala:466:20]
        uops_4_is_unique = _RANDOM_62[1];	// @[util.scala:466:20]
        uops_4_flush_on_commit = _RANDOM_62[2];	// @[util.scala:466:20]
        uops_4_ldst_is_rs1 = _RANDOM_62[3];	// @[util.scala:466:20]
        uops_4_ldst = _RANDOM_62[9:4];	// @[util.scala:466:20]
        uops_4_lrs1 = _RANDOM_62[15:10];	// @[util.scala:466:20]
        uops_4_lrs2 = _RANDOM_62[21:16];	// @[util.scala:466:20]
        uops_4_lrs3 = _RANDOM_62[27:22];	// @[util.scala:466:20]
        uops_4_ldst_val = _RANDOM_62[28];	// @[util.scala:466:20]
        uops_4_dst_rtype = _RANDOM_62[30:29];	// @[util.scala:466:20]
        uops_4_lrs1_rtype = {_RANDOM_62[31], _RANDOM_63[0]};	// @[util.scala:466:20]
        uops_4_lrs2_rtype = _RANDOM_63[2:1];	// @[util.scala:466:20]
        uops_4_frs3_en = _RANDOM_63[3];	// @[util.scala:466:20]
        uops_4_fp_val = _RANDOM_63[4];	// @[util.scala:466:20]
        uops_4_fp_single = _RANDOM_63[5];	// @[util.scala:466:20]
        uops_4_xcpt_pf_if = _RANDOM_63[6];	// @[util.scala:466:20]
        uops_4_xcpt_ae_if = _RANDOM_63[7];	// @[util.scala:466:20]
        uops_4_xcpt_ma_if = _RANDOM_63[8];	// @[util.scala:466:20]
        uops_4_bp_debug_if = _RANDOM_63[9];	// @[util.scala:466:20]
        uops_4_bp_xcpt_if = _RANDOM_63[10];	// @[util.scala:466:20]
        uops_4_debug_fsrc = _RANDOM_63[12:11];	// @[util.scala:466:20]
        uops_4_debug_tsrc = _RANDOM_63[14:13];	// @[util.scala:466:20]
        uops_5_uopc = _RANDOM_63[21:15];	// @[util.scala:466:20]
        uops_5_inst = {_RANDOM_63[31:22], _RANDOM_64[21:0]};	// @[util.scala:466:20]
        uops_5_debug_inst = {_RANDOM_64[31:22], _RANDOM_65[21:0]};	// @[util.scala:466:20]
        uops_5_is_rvc = _RANDOM_65[22];	// @[util.scala:466:20]
        uops_5_debug_pc = {_RANDOM_65[31:23], _RANDOM_66[30:0]};	// @[util.scala:466:20]
        uops_5_iq_type = {_RANDOM_66[31], _RANDOM_67[1:0]};	// @[util.scala:466:20]
        uops_5_fu_code = _RANDOM_67[11:2];	// @[util.scala:466:20]
        uops_5_ctrl_br_type = _RANDOM_67[15:12];	// @[util.scala:466:20]
        uops_5_ctrl_op1_sel = _RANDOM_67[17:16];	// @[util.scala:466:20]
        uops_5_ctrl_op2_sel = _RANDOM_67[20:18];	// @[util.scala:466:20]
        uops_5_ctrl_imm_sel = _RANDOM_67[23:21];	// @[util.scala:466:20]
        uops_5_ctrl_op_fcn = _RANDOM_67[27:24];	// @[util.scala:466:20]
        uops_5_ctrl_fcn_dw = _RANDOM_67[28];	// @[util.scala:466:20]
        uops_5_ctrl_csr_cmd = _RANDOM_67[31:29];	// @[util.scala:466:20]
        uops_5_ctrl_is_load = _RANDOM_68[0];	// @[util.scala:466:20]
        uops_5_ctrl_is_sta = _RANDOM_68[1];	// @[util.scala:466:20]
        uops_5_ctrl_is_std = _RANDOM_68[2];	// @[util.scala:466:20]
        uops_5_iw_state = _RANDOM_68[4:3];	// @[util.scala:466:20]
        uops_5_iw_p1_poisoned = _RANDOM_68[5];	// @[util.scala:466:20]
        uops_5_iw_p2_poisoned = _RANDOM_68[6];	// @[util.scala:466:20]
        uops_5_is_br = _RANDOM_68[7];	// @[util.scala:466:20]
        uops_5_is_jalr = _RANDOM_68[8];	// @[util.scala:466:20]
        uops_5_is_jal = _RANDOM_68[9];	// @[util.scala:466:20]
        uops_5_is_sfb = _RANDOM_68[10];	// @[util.scala:466:20]
        uops_5_br_mask = _RANDOM_68[22:11];	// @[util.scala:466:20]
        uops_5_br_tag = _RANDOM_68[26:23];	// @[util.scala:466:20]
        uops_5_ftq_idx = _RANDOM_68[31:27];	// @[util.scala:466:20]
        uops_5_edge_inst = _RANDOM_69[0];	// @[util.scala:466:20]
        uops_5_pc_lob = _RANDOM_69[6:1];	// @[util.scala:466:20]
        uops_5_taken = _RANDOM_69[7];	// @[util.scala:466:20]
        uops_5_imm_packed = _RANDOM_69[27:8];	// @[util.scala:466:20]
        uops_5_csr_addr = {_RANDOM_69[31:28], _RANDOM_70[7:0]};	// @[util.scala:466:20]
        uops_5_rob_idx = _RANDOM_70[13:8];	// @[util.scala:466:20]
        uops_5_ldq_idx = _RANDOM_70[17:14];	// @[util.scala:466:20]
        uops_5_stq_idx = _RANDOM_70[21:18];	// @[util.scala:466:20]
        uops_5_rxq_idx = _RANDOM_70[23:22];	// @[util.scala:466:20]
        uops_5_pdst = _RANDOM_70[30:24];	// @[util.scala:466:20]
        uops_5_prs1 = {_RANDOM_70[31], _RANDOM_71[5:0]};	// @[util.scala:466:20]
        uops_5_prs2 = _RANDOM_71[12:6];	// @[util.scala:466:20]
        uops_5_prs3 = _RANDOM_71[19:13];	// @[util.scala:466:20]
        uops_5_ppred = _RANDOM_71[24:20];	// @[util.scala:466:20]
        uops_5_prs1_busy = _RANDOM_71[25];	// @[util.scala:466:20]
        uops_5_prs2_busy = _RANDOM_71[26];	// @[util.scala:466:20]
        uops_5_prs3_busy = _RANDOM_71[27];	// @[util.scala:466:20]
        uops_5_ppred_busy = _RANDOM_71[28];	// @[util.scala:466:20]
        uops_5_stale_pdst = {_RANDOM_71[31:29], _RANDOM_72[3:0]};	// @[util.scala:466:20]
        uops_5_exception = _RANDOM_72[4];	// @[util.scala:466:20]
        uops_5_exc_cause = {_RANDOM_72[31:5], _RANDOM_73, _RANDOM_74[4:0]};	// @[util.scala:466:20]
        uops_5_bypassable = _RANDOM_74[5];	// @[util.scala:466:20]
        uops_5_mem_cmd = _RANDOM_74[10:6];	// @[util.scala:466:20]
        uops_5_mem_size = _RANDOM_74[12:11];	// @[util.scala:466:20]
        uops_5_mem_signed = _RANDOM_74[13];	// @[util.scala:466:20]
        uops_5_is_fence = _RANDOM_74[14];	// @[util.scala:466:20]
        uops_5_is_fencei = _RANDOM_74[15];	// @[util.scala:466:20]
        uops_5_is_amo = _RANDOM_74[16];	// @[util.scala:466:20]
        uops_5_uses_ldq = _RANDOM_74[17];	// @[util.scala:466:20]
        uops_5_uses_stq = _RANDOM_74[18];	// @[util.scala:466:20]
        uops_5_is_sys_pc2epc = _RANDOM_74[19];	// @[util.scala:466:20]
        uops_5_is_unique = _RANDOM_74[20];	// @[util.scala:466:20]
        uops_5_flush_on_commit = _RANDOM_74[21];	// @[util.scala:466:20]
        uops_5_ldst_is_rs1 = _RANDOM_74[22];	// @[util.scala:466:20]
        uops_5_ldst = _RANDOM_74[28:23];	// @[util.scala:466:20]
        uops_5_lrs1 = {_RANDOM_74[31:29], _RANDOM_75[2:0]};	// @[util.scala:466:20]
        uops_5_lrs2 = _RANDOM_75[8:3];	// @[util.scala:466:20]
        uops_5_lrs3 = _RANDOM_75[14:9];	// @[util.scala:466:20]
        uops_5_ldst_val = _RANDOM_75[15];	// @[util.scala:466:20]
        uops_5_dst_rtype = _RANDOM_75[17:16];	// @[util.scala:466:20]
        uops_5_lrs1_rtype = _RANDOM_75[19:18];	// @[util.scala:466:20]
        uops_5_lrs2_rtype = _RANDOM_75[21:20];	// @[util.scala:466:20]
        uops_5_frs3_en = _RANDOM_75[22];	// @[util.scala:466:20]
        uops_5_fp_val = _RANDOM_75[23];	// @[util.scala:466:20]
        uops_5_fp_single = _RANDOM_75[24];	// @[util.scala:466:20]
        uops_5_xcpt_pf_if = _RANDOM_75[25];	// @[util.scala:466:20]
        uops_5_xcpt_ae_if = _RANDOM_75[26];	// @[util.scala:466:20]
        uops_5_xcpt_ma_if = _RANDOM_75[27];	// @[util.scala:466:20]
        uops_5_bp_debug_if = _RANDOM_75[28];	// @[util.scala:466:20]
        uops_5_bp_xcpt_if = _RANDOM_75[29];	// @[util.scala:466:20]
        uops_5_debug_fsrc = _RANDOM_75[31:30];	// @[util.scala:466:20]
        uops_5_debug_tsrc = _RANDOM_76[1:0];	// @[util.scala:466:20]
        uops_6_uopc = _RANDOM_76[8:2];	// @[util.scala:466:20]
        uops_6_inst = {_RANDOM_76[31:9], _RANDOM_77[8:0]};	// @[util.scala:466:20]
        uops_6_debug_inst = {_RANDOM_77[31:9], _RANDOM_78[8:0]};	// @[util.scala:466:20]
        uops_6_is_rvc = _RANDOM_78[9];	// @[util.scala:466:20]
        uops_6_debug_pc = {_RANDOM_78[31:10], _RANDOM_79[17:0]};	// @[util.scala:466:20]
        uops_6_iq_type = _RANDOM_79[20:18];	// @[util.scala:466:20]
        uops_6_fu_code = _RANDOM_79[30:21];	// @[util.scala:466:20]
        uops_6_ctrl_br_type = {_RANDOM_79[31], _RANDOM_80[2:0]};	// @[util.scala:466:20]
        uops_6_ctrl_op1_sel = _RANDOM_80[4:3];	// @[util.scala:466:20]
        uops_6_ctrl_op2_sel = _RANDOM_80[7:5];	// @[util.scala:466:20]
        uops_6_ctrl_imm_sel = _RANDOM_80[10:8];	// @[util.scala:466:20]
        uops_6_ctrl_op_fcn = _RANDOM_80[14:11];	// @[util.scala:466:20]
        uops_6_ctrl_fcn_dw = _RANDOM_80[15];	// @[util.scala:466:20]
        uops_6_ctrl_csr_cmd = _RANDOM_80[18:16];	// @[util.scala:466:20]
        uops_6_ctrl_is_load = _RANDOM_80[19];	// @[util.scala:466:20]
        uops_6_ctrl_is_sta = _RANDOM_80[20];	// @[util.scala:466:20]
        uops_6_ctrl_is_std = _RANDOM_80[21];	// @[util.scala:466:20]
        uops_6_iw_state = _RANDOM_80[23:22];	// @[util.scala:466:20]
        uops_6_iw_p1_poisoned = _RANDOM_80[24];	// @[util.scala:466:20]
        uops_6_iw_p2_poisoned = _RANDOM_80[25];	// @[util.scala:466:20]
        uops_6_is_br = _RANDOM_80[26];	// @[util.scala:466:20]
        uops_6_is_jalr = _RANDOM_80[27];	// @[util.scala:466:20]
        uops_6_is_jal = _RANDOM_80[28];	// @[util.scala:466:20]
        uops_6_is_sfb = _RANDOM_80[29];	// @[util.scala:466:20]
        uops_6_br_mask = {_RANDOM_80[31:30], _RANDOM_81[9:0]};	// @[util.scala:466:20]
        uops_6_br_tag = _RANDOM_81[13:10];	// @[util.scala:466:20]
        uops_6_ftq_idx = _RANDOM_81[18:14];	// @[util.scala:466:20]
        uops_6_edge_inst = _RANDOM_81[19];	// @[util.scala:466:20]
        uops_6_pc_lob = _RANDOM_81[25:20];	// @[util.scala:466:20]
        uops_6_taken = _RANDOM_81[26];	// @[util.scala:466:20]
        uops_6_imm_packed = {_RANDOM_81[31:27], _RANDOM_82[14:0]};	// @[util.scala:466:20]
        uops_6_csr_addr = _RANDOM_82[26:15];	// @[util.scala:466:20]
        uops_6_rob_idx = {_RANDOM_82[31:27], _RANDOM_83[0]};	// @[util.scala:466:20]
        uops_6_ldq_idx = _RANDOM_83[4:1];	// @[util.scala:466:20]
        uops_6_stq_idx = _RANDOM_83[8:5];	// @[util.scala:466:20]
        uops_6_rxq_idx = _RANDOM_83[10:9];	// @[util.scala:466:20]
        uops_6_pdst = _RANDOM_83[17:11];	// @[util.scala:466:20]
        uops_6_prs1 = _RANDOM_83[24:18];	// @[util.scala:466:20]
        uops_6_prs2 = _RANDOM_83[31:25];	// @[util.scala:466:20]
        uops_6_prs3 = _RANDOM_84[6:0];	// @[util.scala:466:20]
        uops_6_ppred = _RANDOM_84[11:7];	// @[util.scala:466:20]
        uops_6_prs1_busy = _RANDOM_84[12];	// @[util.scala:466:20]
        uops_6_prs2_busy = _RANDOM_84[13];	// @[util.scala:466:20]
        uops_6_prs3_busy = _RANDOM_84[14];	// @[util.scala:466:20]
        uops_6_ppred_busy = _RANDOM_84[15];	// @[util.scala:466:20]
        uops_6_stale_pdst = _RANDOM_84[22:16];	// @[util.scala:466:20]
        uops_6_exception = _RANDOM_84[23];	// @[util.scala:466:20]
        uops_6_exc_cause = {_RANDOM_84[31:24], _RANDOM_85, _RANDOM_86[23:0]};	// @[util.scala:466:20]
        uops_6_bypassable = _RANDOM_86[24];	// @[util.scala:466:20]
        uops_6_mem_cmd = _RANDOM_86[29:25];	// @[util.scala:466:20]
        uops_6_mem_size = _RANDOM_86[31:30];	// @[util.scala:466:20]
        uops_6_mem_signed = _RANDOM_87[0];	// @[util.scala:466:20]
        uops_6_is_fence = _RANDOM_87[1];	// @[util.scala:466:20]
        uops_6_is_fencei = _RANDOM_87[2];	// @[util.scala:466:20]
        uops_6_is_amo = _RANDOM_87[3];	// @[util.scala:466:20]
        uops_6_uses_ldq = _RANDOM_87[4];	// @[util.scala:466:20]
        uops_6_uses_stq = _RANDOM_87[5];	// @[util.scala:466:20]
        uops_6_is_sys_pc2epc = _RANDOM_87[6];	// @[util.scala:466:20]
        uops_6_is_unique = _RANDOM_87[7];	// @[util.scala:466:20]
        uops_6_flush_on_commit = _RANDOM_87[8];	// @[util.scala:466:20]
        uops_6_ldst_is_rs1 = _RANDOM_87[9];	// @[util.scala:466:20]
        uops_6_ldst = _RANDOM_87[15:10];	// @[util.scala:466:20]
        uops_6_lrs1 = _RANDOM_87[21:16];	// @[util.scala:466:20]
        uops_6_lrs2 = _RANDOM_87[27:22];	// @[util.scala:466:20]
        uops_6_lrs3 = {_RANDOM_87[31:28], _RANDOM_88[1:0]};	// @[util.scala:466:20]
        uops_6_ldst_val = _RANDOM_88[2];	// @[util.scala:466:20]
        uops_6_dst_rtype = _RANDOM_88[4:3];	// @[util.scala:466:20]
        uops_6_lrs1_rtype = _RANDOM_88[6:5];	// @[util.scala:466:20]
        uops_6_lrs2_rtype = _RANDOM_88[8:7];	// @[util.scala:466:20]
        uops_6_frs3_en = _RANDOM_88[9];	// @[util.scala:466:20]
        uops_6_fp_val = _RANDOM_88[10];	// @[util.scala:466:20]
        uops_6_fp_single = _RANDOM_88[11];	// @[util.scala:466:20]
        uops_6_xcpt_pf_if = _RANDOM_88[12];	// @[util.scala:466:20]
        uops_6_xcpt_ae_if = _RANDOM_88[13];	// @[util.scala:466:20]
        uops_6_xcpt_ma_if = _RANDOM_88[14];	// @[util.scala:466:20]
        uops_6_bp_debug_if = _RANDOM_88[15];	// @[util.scala:466:20]
        uops_6_bp_xcpt_if = _RANDOM_88[16];	// @[util.scala:466:20]
        uops_6_debug_fsrc = _RANDOM_88[18:17];	// @[util.scala:466:20]
        uops_6_debug_tsrc = _RANDOM_88[20:19];	// @[util.scala:466:20]
        uops_7_uopc = _RANDOM_88[27:21];	// @[util.scala:466:20]
        uops_7_inst = {_RANDOM_88[31:28], _RANDOM_89[27:0]};	// @[util.scala:466:20]
        uops_7_debug_inst = {_RANDOM_89[31:28], _RANDOM_90[27:0]};	// @[util.scala:466:20]
        uops_7_is_rvc = _RANDOM_90[28];	// @[util.scala:466:20]
        uops_7_debug_pc = {_RANDOM_90[31:29], _RANDOM_91, _RANDOM_92[4:0]};	// @[util.scala:466:20]
        uops_7_iq_type = _RANDOM_92[7:5];	// @[util.scala:466:20]
        uops_7_fu_code = _RANDOM_92[17:8];	// @[util.scala:466:20]
        uops_7_ctrl_br_type = _RANDOM_92[21:18];	// @[util.scala:466:20]
        uops_7_ctrl_op1_sel = _RANDOM_92[23:22];	// @[util.scala:466:20]
        uops_7_ctrl_op2_sel = _RANDOM_92[26:24];	// @[util.scala:466:20]
        uops_7_ctrl_imm_sel = _RANDOM_92[29:27];	// @[util.scala:466:20]
        uops_7_ctrl_op_fcn = {_RANDOM_92[31:30], _RANDOM_93[1:0]};	// @[util.scala:466:20]
        uops_7_ctrl_fcn_dw = _RANDOM_93[2];	// @[util.scala:466:20]
        uops_7_ctrl_csr_cmd = _RANDOM_93[5:3];	// @[util.scala:466:20]
        uops_7_ctrl_is_load = _RANDOM_93[6];	// @[util.scala:466:20]
        uops_7_ctrl_is_sta = _RANDOM_93[7];	// @[util.scala:466:20]
        uops_7_ctrl_is_std = _RANDOM_93[8];	// @[util.scala:466:20]
        uops_7_iw_state = _RANDOM_93[10:9];	// @[util.scala:466:20]
        uops_7_iw_p1_poisoned = _RANDOM_93[11];	// @[util.scala:466:20]
        uops_7_iw_p2_poisoned = _RANDOM_93[12];	// @[util.scala:466:20]
        uops_7_is_br = _RANDOM_93[13];	// @[util.scala:466:20]
        uops_7_is_jalr = _RANDOM_93[14];	// @[util.scala:466:20]
        uops_7_is_jal = _RANDOM_93[15];	// @[util.scala:466:20]
        uops_7_is_sfb = _RANDOM_93[16];	// @[util.scala:466:20]
        uops_7_br_mask = _RANDOM_93[28:17];	// @[util.scala:466:20]
        uops_7_br_tag = {_RANDOM_93[31:29], _RANDOM_94[0]};	// @[util.scala:466:20]
        uops_7_ftq_idx = _RANDOM_94[5:1];	// @[util.scala:466:20]
        uops_7_edge_inst = _RANDOM_94[6];	// @[util.scala:466:20]
        uops_7_pc_lob = _RANDOM_94[12:7];	// @[util.scala:466:20]
        uops_7_taken = _RANDOM_94[13];	// @[util.scala:466:20]
        uops_7_imm_packed = {_RANDOM_94[31:14], _RANDOM_95[1:0]};	// @[util.scala:466:20]
        uops_7_csr_addr = _RANDOM_95[13:2];	// @[util.scala:466:20]
        uops_7_rob_idx = _RANDOM_95[19:14];	// @[util.scala:466:20]
        uops_7_ldq_idx = _RANDOM_95[23:20];	// @[util.scala:466:20]
        uops_7_stq_idx = _RANDOM_95[27:24];	// @[util.scala:466:20]
        uops_7_rxq_idx = _RANDOM_95[29:28];	// @[util.scala:466:20]
        uops_7_pdst = {_RANDOM_95[31:30], _RANDOM_96[4:0]};	// @[util.scala:466:20]
        uops_7_prs1 = _RANDOM_96[11:5];	// @[util.scala:466:20]
        uops_7_prs2 = _RANDOM_96[18:12];	// @[util.scala:466:20]
        uops_7_prs3 = _RANDOM_96[25:19];	// @[util.scala:466:20]
        uops_7_ppred = _RANDOM_96[30:26];	// @[util.scala:466:20]
        uops_7_prs1_busy = _RANDOM_96[31];	// @[util.scala:466:20]
        uops_7_prs2_busy = _RANDOM_97[0];	// @[util.scala:466:20]
        uops_7_prs3_busy = _RANDOM_97[1];	// @[util.scala:466:20]
        uops_7_ppred_busy = _RANDOM_97[2];	// @[util.scala:466:20]
        uops_7_stale_pdst = _RANDOM_97[9:3];	// @[util.scala:466:20]
        uops_7_exception = _RANDOM_97[10];	// @[util.scala:466:20]
        uops_7_exc_cause = {_RANDOM_97[31:11], _RANDOM_98, _RANDOM_99[10:0]};	// @[util.scala:466:20]
        uops_7_bypassable = _RANDOM_99[11];	// @[util.scala:466:20]
        uops_7_mem_cmd = _RANDOM_99[16:12];	// @[util.scala:466:20]
        uops_7_mem_size = _RANDOM_99[18:17];	// @[util.scala:466:20]
        uops_7_mem_signed = _RANDOM_99[19];	// @[util.scala:466:20]
        uops_7_is_fence = _RANDOM_99[20];	// @[util.scala:466:20]
        uops_7_is_fencei = _RANDOM_99[21];	// @[util.scala:466:20]
        uops_7_is_amo = _RANDOM_99[22];	// @[util.scala:466:20]
        uops_7_uses_ldq = _RANDOM_99[23];	// @[util.scala:466:20]
        uops_7_uses_stq = _RANDOM_99[24];	// @[util.scala:466:20]
        uops_7_is_sys_pc2epc = _RANDOM_99[25];	// @[util.scala:466:20]
        uops_7_is_unique = _RANDOM_99[26];	// @[util.scala:466:20]
        uops_7_flush_on_commit = _RANDOM_99[27];	// @[util.scala:466:20]
        uops_7_ldst_is_rs1 = _RANDOM_99[28];	// @[util.scala:466:20]
        uops_7_ldst = {_RANDOM_99[31:29], _RANDOM_100[2:0]};	// @[util.scala:466:20]
        uops_7_lrs1 = _RANDOM_100[8:3];	// @[util.scala:466:20]
        uops_7_lrs2 = _RANDOM_100[14:9];	// @[util.scala:466:20]
        uops_7_lrs3 = _RANDOM_100[20:15];	// @[util.scala:466:20]
        uops_7_ldst_val = _RANDOM_100[21];	// @[util.scala:466:20]
        uops_7_dst_rtype = _RANDOM_100[23:22];	// @[util.scala:466:20]
        uops_7_lrs1_rtype = _RANDOM_100[25:24];	// @[util.scala:466:20]
        uops_7_lrs2_rtype = _RANDOM_100[27:26];	// @[util.scala:466:20]
        uops_7_frs3_en = _RANDOM_100[28];	// @[util.scala:466:20]
        uops_7_fp_val = _RANDOM_100[29];	// @[util.scala:466:20]
        uops_7_fp_single = _RANDOM_100[30];	// @[util.scala:466:20]
        uops_7_xcpt_pf_if = _RANDOM_100[31];	// @[util.scala:466:20]
        uops_7_xcpt_ae_if = _RANDOM_101[0];	// @[util.scala:466:20]
        uops_7_xcpt_ma_if = _RANDOM_101[1];	// @[util.scala:466:20]
        uops_7_bp_debug_if = _RANDOM_101[2];	// @[util.scala:466:20]
        uops_7_bp_xcpt_if = _RANDOM_101[3];	// @[util.scala:466:20]
        uops_7_debug_fsrc = _RANDOM_101[5:4];	// @[util.scala:466:20]
        uops_7_debug_tsrc = _RANDOM_101[7:6];	// @[util.scala:466:20]
        uops_8_uopc = _RANDOM_101[14:8];	// @[util.scala:466:20]
        uops_8_inst = {_RANDOM_101[31:15], _RANDOM_102[14:0]};	// @[util.scala:466:20]
        uops_8_debug_inst = {_RANDOM_102[31:15], _RANDOM_103[14:0]};	// @[util.scala:466:20]
        uops_8_is_rvc = _RANDOM_103[15];	// @[util.scala:466:20]
        uops_8_debug_pc = {_RANDOM_103[31:16], _RANDOM_104[23:0]};	// @[util.scala:466:20]
        uops_8_iq_type = _RANDOM_104[26:24];	// @[util.scala:466:20]
        uops_8_fu_code = {_RANDOM_104[31:27], _RANDOM_105[4:0]};	// @[util.scala:466:20]
        uops_8_ctrl_br_type = _RANDOM_105[8:5];	// @[util.scala:466:20]
        uops_8_ctrl_op1_sel = _RANDOM_105[10:9];	// @[util.scala:466:20]
        uops_8_ctrl_op2_sel = _RANDOM_105[13:11];	// @[util.scala:466:20]
        uops_8_ctrl_imm_sel = _RANDOM_105[16:14];	// @[util.scala:466:20]
        uops_8_ctrl_op_fcn = _RANDOM_105[20:17];	// @[util.scala:466:20]
        uops_8_ctrl_fcn_dw = _RANDOM_105[21];	// @[util.scala:466:20]
        uops_8_ctrl_csr_cmd = _RANDOM_105[24:22];	// @[util.scala:466:20]
        uops_8_ctrl_is_load = _RANDOM_105[25];	// @[util.scala:466:20]
        uops_8_ctrl_is_sta = _RANDOM_105[26];	// @[util.scala:466:20]
        uops_8_ctrl_is_std = _RANDOM_105[27];	// @[util.scala:466:20]
        uops_8_iw_state = _RANDOM_105[29:28];	// @[util.scala:466:20]
        uops_8_iw_p1_poisoned = _RANDOM_105[30];	// @[util.scala:466:20]
        uops_8_iw_p2_poisoned = _RANDOM_105[31];	// @[util.scala:466:20]
        uops_8_is_br = _RANDOM_106[0];	// @[util.scala:466:20]
        uops_8_is_jalr = _RANDOM_106[1];	// @[util.scala:466:20]
        uops_8_is_jal = _RANDOM_106[2];	// @[util.scala:466:20]
        uops_8_is_sfb = _RANDOM_106[3];	// @[util.scala:466:20]
        uops_8_br_mask = _RANDOM_106[15:4];	// @[util.scala:466:20]
        uops_8_br_tag = _RANDOM_106[19:16];	// @[util.scala:466:20]
        uops_8_ftq_idx = _RANDOM_106[24:20];	// @[util.scala:466:20]
        uops_8_edge_inst = _RANDOM_106[25];	// @[util.scala:466:20]
        uops_8_pc_lob = _RANDOM_106[31:26];	// @[util.scala:466:20]
        uops_8_taken = _RANDOM_107[0];	// @[util.scala:466:20]
        uops_8_imm_packed = _RANDOM_107[20:1];	// @[util.scala:466:20]
        uops_8_csr_addr = {_RANDOM_107[31:21], _RANDOM_108[0]};	// @[util.scala:466:20]
        uops_8_rob_idx = _RANDOM_108[6:1];	// @[util.scala:466:20]
        uops_8_ldq_idx = _RANDOM_108[10:7];	// @[util.scala:466:20]
        uops_8_stq_idx = _RANDOM_108[14:11];	// @[util.scala:466:20]
        uops_8_rxq_idx = _RANDOM_108[16:15];	// @[util.scala:466:20]
        uops_8_pdst = _RANDOM_108[23:17];	// @[util.scala:466:20]
        uops_8_prs1 = _RANDOM_108[30:24];	// @[util.scala:466:20]
        uops_8_prs2 = {_RANDOM_108[31], _RANDOM_109[5:0]};	// @[util.scala:466:20]
        uops_8_prs3 = _RANDOM_109[12:6];	// @[util.scala:466:20]
        uops_8_ppred = _RANDOM_109[17:13];	// @[util.scala:466:20]
        uops_8_prs1_busy = _RANDOM_109[18];	// @[util.scala:466:20]
        uops_8_prs2_busy = _RANDOM_109[19];	// @[util.scala:466:20]
        uops_8_prs3_busy = _RANDOM_109[20];	// @[util.scala:466:20]
        uops_8_ppred_busy = _RANDOM_109[21];	// @[util.scala:466:20]
        uops_8_stale_pdst = _RANDOM_109[28:22];	// @[util.scala:466:20]
        uops_8_exception = _RANDOM_109[29];	// @[util.scala:466:20]
        uops_8_exc_cause = {_RANDOM_109[31:30], _RANDOM_110, _RANDOM_111[29:0]};	// @[util.scala:466:20]
        uops_8_bypassable = _RANDOM_111[30];	// @[util.scala:466:20]
        uops_8_mem_cmd = {_RANDOM_111[31], _RANDOM_112[3:0]};	// @[util.scala:466:20]
        uops_8_mem_size = _RANDOM_112[5:4];	// @[util.scala:466:20]
        uops_8_mem_signed = _RANDOM_112[6];	// @[util.scala:466:20]
        uops_8_is_fence = _RANDOM_112[7];	// @[util.scala:466:20]
        uops_8_is_fencei = _RANDOM_112[8];	// @[util.scala:466:20]
        uops_8_is_amo = _RANDOM_112[9];	// @[util.scala:466:20]
        uops_8_uses_ldq = _RANDOM_112[10];	// @[util.scala:466:20]
        uops_8_uses_stq = _RANDOM_112[11];	// @[util.scala:466:20]
        uops_8_is_sys_pc2epc = _RANDOM_112[12];	// @[util.scala:466:20]
        uops_8_is_unique = _RANDOM_112[13];	// @[util.scala:466:20]
        uops_8_flush_on_commit = _RANDOM_112[14];	// @[util.scala:466:20]
        uops_8_ldst_is_rs1 = _RANDOM_112[15];	// @[util.scala:466:20]
        uops_8_ldst = _RANDOM_112[21:16];	// @[util.scala:466:20]
        uops_8_lrs1 = _RANDOM_112[27:22];	// @[util.scala:466:20]
        uops_8_lrs2 = {_RANDOM_112[31:28], _RANDOM_113[1:0]};	// @[util.scala:466:20]
        uops_8_lrs3 = _RANDOM_113[7:2];	// @[util.scala:466:20]
        uops_8_ldst_val = _RANDOM_113[8];	// @[util.scala:466:20]
        uops_8_dst_rtype = _RANDOM_113[10:9];	// @[util.scala:466:20]
        uops_8_lrs1_rtype = _RANDOM_113[12:11];	// @[util.scala:466:20]
        uops_8_lrs2_rtype = _RANDOM_113[14:13];	// @[util.scala:466:20]
        uops_8_frs3_en = _RANDOM_113[15];	// @[util.scala:466:20]
        uops_8_fp_val = _RANDOM_113[16];	// @[util.scala:466:20]
        uops_8_fp_single = _RANDOM_113[17];	// @[util.scala:466:20]
        uops_8_xcpt_pf_if = _RANDOM_113[18];	// @[util.scala:466:20]
        uops_8_xcpt_ae_if = _RANDOM_113[19];	// @[util.scala:466:20]
        uops_8_xcpt_ma_if = _RANDOM_113[20];	// @[util.scala:466:20]
        uops_8_bp_debug_if = _RANDOM_113[21];	// @[util.scala:466:20]
        uops_8_bp_xcpt_if = _RANDOM_113[22];	// @[util.scala:466:20]
        uops_8_debug_fsrc = _RANDOM_113[24:23];	// @[util.scala:466:20]
        uops_8_debug_tsrc = _RANDOM_113[26:25];	// @[util.scala:466:20]
        uops_9_uopc = {_RANDOM_113[31:27], _RANDOM_114[1:0]};	// @[util.scala:466:20]
        uops_9_inst = {_RANDOM_114[31:2], _RANDOM_115[1:0]};	// @[util.scala:466:20]
        uops_9_debug_inst = {_RANDOM_115[31:2], _RANDOM_116[1:0]};	// @[util.scala:466:20]
        uops_9_is_rvc = _RANDOM_116[2];	// @[util.scala:466:20]
        uops_9_debug_pc = {_RANDOM_116[31:3], _RANDOM_117[10:0]};	// @[util.scala:466:20]
        uops_9_iq_type = _RANDOM_117[13:11];	// @[util.scala:466:20]
        uops_9_fu_code = _RANDOM_117[23:14];	// @[util.scala:466:20]
        uops_9_ctrl_br_type = _RANDOM_117[27:24];	// @[util.scala:466:20]
        uops_9_ctrl_op1_sel = _RANDOM_117[29:28];	// @[util.scala:466:20]
        uops_9_ctrl_op2_sel = {_RANDOM_117[31:30], _RANDOM_118[0]};	// @[util.scala:466:20]
        uops_9_ctrl_imm_sel = _RANDOM_118[3:1];	// @[util.scala:466:20]
        uops_9_ctrl_op_fcn = _RANDOM_118[7:4];	// @[util.scala:466:20]
        uops_9_ctrl_fcn_dw = _RANDOM_118[8];	// @[util.scala:466:20]
        uops_9_ctrl_csr_cmd = _RANDOM_118[11:9];	// @[util.scala:466:20]
        uops_9_ctrl_is_load = _RANDOM_118[12];	// @[util.scala:466:20]
        uops_9_ctrl_is_sta = _RANDOM_118[13];	// @[util.scala:466:20]
        uops_9_ctrl_is_std = _RANDOM_118[14];	// @[util.scala:466:20]
        uops_9_iw_state = _RANDOM_118[16:15];	// @[util.scala:466:20]
        uops_9_iw_p1_poisoned = _RANDOM_118[17];	// @[util.scala:466:20]
        uops_9_iw_p2_poisoned = _RANDOM_118[18];	// @[util.scala:466:20]
        uops_9_is_br = _RANDOM_118[19];	// @[util.scala:466:20]
        uops_9_is_jalr = _RANDOM_118[20];	// @[util.scala:466:20]
        uops_9_is_jal = _RANDOM_118[21];	// @[util.scala:466:20]
        uops_9_is_sfb = _RANDOM_118[22];	// @[util.scala:466:20]
        uops_9_br_mask = {_RANDOM_118[31:23], _RANDOM_119[2:0]};	// @[util.scala:466:20]
        uops_9_br_tag = _RANDOM_119[6:3];	// @[util.scala:466:20]
        uops_9_ftq_idx = _RANDOM_119[11:7];	// @[util.scala:466:20]
        uops_9_edge_inst = _RANDOM_119[12];	// @[util.scala:466:20]
        uops_9_pc_lob = _RANDOM_119[18:13];	// @[util.scala:466:20]
        uops_9_taken = _RANDOM_119[19];	// @[util.scala:466:20]
        uops_9_imm_packed = {_RANDOM_119[31:20], _RANDOM_120[7:0]};	// @[util.scala:466:20]
        uops_9_csr_addr = _RANDOM_120[19:8];	// @[util.scala:466:20]
        uops_9_rob_idx = _RANDOM_120[25:20];	// @[util.scala:466:20]
        uops_9_ldq_idx = _RANDOM_120[29:26];	// @[util.scala:466:20]
        uops_9_stq_idx = {_RANDOM_120[31:30], _RANDOM_121[1:0]};	// @[util.scala:466:20]
        uops_9_rxq_idx = _RANDOM_121[3:2];	// @[util.scala:466:20]
        uops_9_pdst = _RANDOM_121[10:4];	// @[util.scala:466:20]
        uops_9_prs1 = _RANDOM_121[17:11];	// @[util.scala:466:20]
        uops_9_prs2 = _RANDOM_121[24:18];	// @[util.scala:466:20]
        uops_9_prs3 = _RANDOM_121[31:25];	// @[util.scala:466:20]
        uops_9_ppred = _RANDOM_122[4:0];	// @[util.scala:466:20]
        uops_9_prs1_busy = _RANDOM_122[5];	// @[util.scala:466:20]
        uops_9_prs2_busy = _RANDOM_122[6];	// @[util.scala:466:20]
        uops_9_prs3_busy = _RANDOM_122[7];	// @[util.scala:466:20]
        uops_9_ppred_busy = _RANDOM_122[8];	// @[util.scala:466:20]
        uops_9_stale_pdst = _RANDOM_122[15:9];	// @[util.scala:466:20]
        uops_9_exception = _RANDOM_122[16];	// @[util.scala:466:20]
        uops_9_exc_cause = {_RANDOM_122[31:17], _RANDOM_123, _RANDOM_124[16:0]};	// @[util.scala:466:20]
        uops_9_bypassable = _RANDOM_124[17];	// @[util.scala:466:20]
        uops_9_mem_cmd = _RANDOM_124[22:18];	// @[util.scala:466:20]
        uops_9_mem_size = _RANDOM_124[24:23];	// @[util.scala:466:20]
        uops_9_mem_signed = _RANDOM_124[25];	// @[util.scala:466:20]
        uops_9_is_fence = _RANDOM_124[26];	// @[util.scala:466:20]
        uops_9_is_fencei = _RANDOM_124[27];	// @[util.scala:466:20]
        uops_9_is_amo = _RANDOM_124[28];	// @[util.scala:466:20]
        uops_9_uses_ldq = _RANDOM_124[29];	// @[util.scala:466:20]
        uops_9_uses_stq = _RANDOM_124[30];	// @[util.scala:466:20]
        uops_9_is_sys_pc2epc = _RANDOM_124[31];	// @[util.scala:466:20]
        uops_9_is_unique = _RANDOM_125[0];	// @[util.scala:466:20]
        uops_9_flush_on_commit = _RANDOM_125[1];	// @[util.scala:466:20]
        uops_9_ldst_is_rs1 = _RANDOM_125[2];	// @[util.scala:466:20]
        uops_9_ldst = _RANDOM_125[8:3];	// @[util.scala:466:20]
        uops_9_lrs1 = _RANDOM_125[14:9];	// @[util.scala:466:20]
        uops_9_lrs2 = _RANDOM_125[20:15];	// @[util.scala:466:20]
        uops_9_lrs3 = _RANDOM_125[26:21];	// @[util.scala:466:20]
        uops_9_ldst_val = _RANDOM_125[27];	// @[util.scala:466:20]
        uops_9_dst_rtype = _RANDOM_125[29:28];	// @[util.scala:466:20]
        uops_9_lrs1_rtype = _RANDOM_125[31:30];	// @[util.scala:466:20]
        uops_9_lrs2_rtype = _RANDOM_126[1:0];	// @[util.scala:466:20]
        uops_9_frs3_en = _RANDOM_126[2];	// @[util.scala:466:20]
        uops_9_fp_val = _RANDOM_126[3];	// @[util.scala:466:20]
        uops_9_fp_single = _RANDOM_126[4];	// @[util.scala:466:20]
        uops_9_xcpt_pf_if = _RANDOM_126[5];	// @[util.scala:466:20]
        uops_9_xcpt_ae_if = _RANDOM_126[6];	// @[util.scala:466:20]
        uops_9_xcpt_ma_if = _RANDOM_126[7];	// @[util.scala:466:20]
        uops_9_bp_debug_if = _RANDOM_126[8];	// @[util.scala:466:20]
        uops_9_bp_xcpt_if = _RANDOM_126[9];	// @[util.scala:466:20]
        uops_9_debug_fsrc = _RANDOM_126[11:10];	// @[util.scala:466:20]
        uops_9_debug_tsrc = _RANDOM_126[13:12];	// @[util.scala:466:20]
        uops_10_uopc = _RANDOM_126[20:14];	// @[util.scala:466:20]
        uops_10_inst = {_RANDOM_126[31:21], _RANDOM_127[20:0]};	// @[util.scala:466:20]
        uops_10_debug_inst = {_RANDOM_127[31:21], _RANDOM_128[20:0]};	// @[util.scala:466:20]
        uops_10_is_rvc = _RANDOM_128[21];	// @[util.scala:466:20]
        uops_10_debug_pc = {_RANDOM_128[31:22], _RANDOM_129[29:0]};	// @[util.scala:466:20]
        uops_10_iq_type = {_RANDOM_129[31:30], _RANDOM_130[0]};	// @[util.scala:466:20]
        uops_10_fu_code = _RANDOM_130[10:1];	// @[util.scala:466:20]
        uops_10_ctrl_br_type = _RANDOM_130[14:11];	// @[util.scala:466:20]
        uops_10_ctrl_op1_sel = _RANDOM_130[16:15];	// @[util.scala:466:20]
        uops_10_ctrl_op2_sel = _RANDOM_130[19:17];	// @[util.scala:466:20]
        uops_10_ctrl_imm_sel = _RANDOM_130[22:20];	// @[util.scala:466:20]
        uops_10_ctrl_op_fcn = _RANDOM_130[26:23];	// @[util.scala:466:20]
        uops_10_ctrl_fcn_dw = _RANDOM_130[27];	// @[util.scala:466:20]
        uops_10_ctrl_csr_cmd = _RANDOM_130[30:28];	// @[util.scala:466:20]
        uops_10_ctrl_is_load = _RANDOM_130[31];	// @[util.scala:466:20]
        uops_10_ctrl_is_sta = _RANDOM_131[0];	// @[util.scala:466:20]
        uops_10_ctrl_is_std = _RANDOM_131[1];	// @[util.scala:466:20]
        uops_10_iw_state = _RANDOM_131[3:2];	// @[util.scala:466:20]
        uops_10_iw_p1_poisoned = _RANDOM_131[4];	// @[util.scala:466:20]
        uops_10_iw_p2_poisoned = _RANDOM_131[5];	// @[util.scala:466:20]
        uops_10_is_br = _RANDOM_131[6];	// @[util.scala:466:20]
        uops_10_is_jalr = _RANDOM_131[7];	// @[util.scala:466:20]
        uops_10_is_jal = _RANDOM_131[8];	// @[util.scala:466:20]
        uops_10_is_sfb = _RANDOM_131[9];	// @[util.scala:466:20]
        uops_10_br_mask = _RANDOM_131[21:10];	// @[util.scala:466:20]
        uops_10_br_tag = _RANDOM_131[25:22];	// @[util.scala:466:20]
        uops_10_ftq_idx = _RANDOM_131[30:26];	// @[util.scala:466:20]
        uops_10_edge_inst = _RANDOM_131[31];	// @[util.scala:466:20]
        uops_10_pc_lob = _RANDOM_132[5:0];	// @[util.scala:466:20]
        uops_10_taken = _RANDOM_132[6];	// @[util.scala:466:20]
        uops_10_imm_packed = _RANDOM_132[26:7];	// @[util.scala:466:20]
        uops_10_csr_addr = {_RANDOM_132[31:27], _RANDOM_133[6:0]};	// @[util.scala:466:20]
        uops_10_rob_idx = _RANDOM_133[12:7];	// @[util.scala:466:20]
        uops_10_ldq_idx = _RANDOM_133[16:13];	// @[util.scala:466:20]
        uops_10_stq_idx = _RANDOM_133[20:17];	// @[util.scala:466:20]
        uops_10_rxq_idx = _RANDOM_133[22:21];	// @[util.scala:466:20]
        uops_10_pdst = _RANDOM_133[29:23];	// @[util.scala:466:20]
        uops_10_prs1 = {_RANDOM_133[31:30], _RANDOM_134[4:0]};	// @[util.scala:466:20]
        uops_10_prs2 = _RANDOM_134[11:5];	// @[util.scala:466:20]
        uops_10_prs3 = _RANDOM_134[18:12];	// @[util.scala:466:20]
        uops_10_ppred = _RANDOM_134[23:19];	// @[util.scala:466:20]
        uops_10_prs1_busy = _RANDOM_134[24];	// @[util.scala:466:20]
        uops_10_prs2_busy = _RANDOM_134[25];	// @[util.scala:466:20]
        uops_10_prs3_busy = _RANDOM_134[26];	// @[util.scala:466:20]
        uops_10_ppred_busy = _RANDOM_134[27];	// @[util.scala:466:20]
        uops_10_stale_pdst = {_RANDOM_134[31:28], _RANDOM_135[2:0]};	// @[util.scala:466:20]
        uops_10_exception = _RANDOM_135[3];	// @[util.scala:466:20]
        uops_10_exc_cause = {_RANDOM_135[31:4], _RANDOM_136, _RANDOM_137[3:0]};	// @[util.scala:466:20]
        uops_10_bypassable = _RANDOM_137[4];	// @[util.scala:466:20]
        uops_10_mem_cmd = _RANDOM_137[9:5];	// @[util.scala:466:20]
        uops_10_mem_size = _RANDOM_137[11:10];	// @[util.scala:466:20]
        uops_10_mem_signed = _RANDOM_137[12];	// @[util.scala:466:20]
        uops_10_is_fence = _RANDOM_137[13];	// @[util.scala:466:20]
        uops_10_is_fencei = _RANDOM_137[14];	// @[util.scala:466:20]
        uops_10_is_amo = _RANDOM_137[15];	// @[util.scala:466:20]
        uops_10_uses_ldq = _RANDOM_137[16];	// @[util.scala:466:20]
        uops_10_uses_stq = _RANDOM_137[17];	// @[util.scala:466:20]
        uops_10_is_sys_pc2epc = _RANDOM_137[18];	// @[util.scala:466:20]
        uops_10_is_unique = _RANDOM_137[19];	// @[util.scala:466:20]
        uops_10_flush_on_commit = _RANDOM_137[20];	// @[util.scala:466:20]
        uops_10_ldst_is_rs1 = _RANDOM_137[21];	// @[util.scala:466:20]
        uops_10_ldst = _RANDOM_137[27:22];	// @[util.scala:466:20]
        uops_10_lrs1 = {_RANDOM_137[31:28], _RANDOM_138[1:0]};	// @[util.scala:466:20]
        uops_10_lrs2 = _RANDOM_138[7:2];	// @[util.scala:466:20]
        uops_10_lrs3 = _RANDOM_138[13:8];	// @[util.scala:466:20]
        uops_10_ldst_val = _RANDOM_138[14];	// @[util.scala:466:20]
        uops_10_dst_rtype = _RANDOM_138[16:15];	// @[util.scala:466:20]
        uops_10_lrs1_rtype = _RANDOM_138[18:17];	// @[util.scala:466:20]
        uops_10_lrs2_rtype = _RANDOM_138[20:19];	// @[util.scala:466:20]
        uops_10_frs3_en = _RANDOM_138[21];	// @[util.scala:466:20]
        uops_10_fp_val = _RANDOM_138[22];	// @[util.scala:466:20]
        uops_10_fp_single = _RANDOM_138[23];	// @[util.scala:466:20]
        uops_10_xcpt_pf_if = _RANDOM_138[24];	// @[util.scala:466:20]
        uops_10_xcpt_ae_if = _RANDOM_138[25];	// @[util.scala:466:20]
        uops_10_xcpt_ma_if = _RANDOM_138[26];	// @[util.scala:466:20]
        uops_10_bp_debug_if = _RANDOM_138[27];	// @[util.scala:466:20]
        uops_10_bp_xcpt_if = _RANDOM_138[28];	// @[util.scala:466:20]
        uops_10_debug_fsrc = _RANDOM_138[30:29];	// @[util.scala:466:20]
        uops_10_debug_tsrc = {_RANDOM_138[31], _RANDOM_139[0]};	// @[util.scala:466:20]
        uops_11_uopc = _RANDOM_139[7:1];	// @[util.scala:466:20]
        uops_11_inst = {_RANDOM_139[31:8], _RANDOM_140[7:0]};	// @[util.scala:466:20]
        uops_11_debug_inst = {_RANDOM_140[31:8], _RANDOM_141[7:0]};	// @[util.scala:466:20]
        uops_11_is_rvc = _RANDOM_141[8];	// @[util.scala:466:20]
        uops_11_debug_pc = {_RANDOM_141[31:9], _RANDOM_142[16:0]};	// @[util.scala:466:20]
        uops_11_iq_type = _RANDOM_142[19:17];	// @[util.scala:466:20]
        uops_11_fu_code = _RANDOM_142[29:20];	// @[util.scala:466:20]
        uops_11_ctrl_br_type = {_RANDOM_142[31:30], _RANDOM_143[1:0]};	// @[util.scala:466:20]
        uops_11_ctrl_op1_sel = _RANDOM_143[3:2];	// @[util.scala:466:20]
        uops_11_ctrl_op2_sel = _RANDOM_143[6:4];	// @[util.scala:466:20]
        uops_11_ctrl_imm_sel = _RANDOM_143[9:7];	// @[util.scala:466:20]
        uops_11_ctrl_op_fcn = _RANDOM_143[13:10];	// @[util.scala:466:20]
        uops_11_ctrl_fcn_dw = _RANDOM_143[14];	// @[util.scala:466:20]
        uops_11_ctrl_csr_cmd = _RANDOM_143[17:15];	// @[util.scala:466:20]
        uops_11_ctrl_is_load = _RANDOM_143[18];	// @[util.scala:466:20]
        uops_11_ctrl_is_sta = _RANDOM_143[19];	// @[util.scala:466:20]
        uops_11_ctrl_is_std = _RANDOM_143[20];	// @[util.scala:466:20]
        uops_11_iw_state = _RANDOM_143[22:21];	// @[util.scala:466:20]
        uops_11_iw_p1_poisoned = _RANDOM_143[23];	// @[util.scala:466:20]
        uops_11_iw_p2_poisoned = _RANDOM_143[24];	// @[util.scala:466:20]
        uops_11_is_br = _RANDOM_143[25];	// @[util.scala:466:20]
        uops_11_is_jalr = _RANDOM_143[26];	// @[util.scala:466:20]
        uops_11_is_jal = _RANDOM_143[27];	// @[util.scala:466:20]
        uops_11_is_sfb = _RANDOM_143[28];	// @[util.scala:466:20]
        uops_11_br_mask = {_RANDOM_143[31:29], _RANDOM_144[8:0]};	// @[util.scala:466:20]
        uops_11_br_tag = _RANDOM_144[12:9];	// @[util.scala:466:20]
        uops_11_ftq_idx = _RANDOM_144[17:13];	// @[util.scala:466:20]
        uops_11_edge_inst = _RANDOM_144[18];	// @[util.scala:466:20]
        uops_11_pc_lob = _RANDOM_144[24:19];	// @[util.scala:466:20]
        uops_11_taken = _RANDOM_144[25];	// @[util.scala:466:20]
        uops_11_imm_packed = {_RANDOM_144[31:26], _RANDOM_145[13:0]};	// @[util.scala:466:20]
        uops_11_csr_addr = _RANDOM_145[25:14];	// @[util.scala:466:20]
        uops_11_rob_idx = _RANDOM_145[31:26];	// @[util.scala:466:20]
        uops_11_ldq_idx = _RANDOM_146[3:0];	// @[util.scala:466:20]
        uops_11_stq_idx = _RANDOM_146[7:4];	// @[util.scala:466:20]
        uops_11_rxq_idx = _RANDOM_146[9:8];	// @[util.scala:466:20]
        uops_11_pdst = _RANDOM_146[16:10];	// @[util.scala:466:20]
        uops_11_prs1 = _RANDOM_146[23:17];	// @[util.scala:466:20]
        uops_11_prs2 = _RANDOM_146[30:24];	// @[util.scala:466:20]
        uops_11_prs3 = {_RANDOM_146[31], _RANDOM_147[5:0]};	// @[util.scala:466:20]
        uops_11_ppred = _RANDOM_147[10:6];	// @[util.scala:466:20]
        uops_11_prs1_busy = _RANDOM_147[11];	// @[util.scala:466:20]
        uops_11_prs2_busy = _RANDOM_147[12];	// @[util.scala:466:20]
        uops_11_prs3_busy = _RANDOM_147[13];	// @[util.scala:466:20]
        uops_11_ppred_busy = _RANDOM_147[14];	// @[util.scala:466:20]
        uops_11_stale_pdst = _RANDOM_147[21:15];	// @[util.scala:466:20]
        uops_11_exception = _RANDOM_147[22];	// @[util.scala:466:20]
        uops_11_exc_cause = {_RANDOM_147[31:23], _RANDOM_148, _RANDOM_149[22:0]};	// @[util.scala:466:20]
        uops_11_bypassable = _RANDOM_149[23];	// @[util.scala:466:20]
        uops_11_mem_cmd = _RANDOM_149[28:24];	// @[util.scala:466:20]
        uops_11_mem_size = _RANDOM_149[30:29];	// @[util.scala:466:20]
        uops_11_mem_signed = _RANDOM_149[31];	// @[util.scala:466:20]
        uops_11_is_fence = _RANDOM_150[0];	// @[util.scala:466:20]
        uops_11_is_fencei = _RANDOM_150[1];	// @[util.scala:466:20]
        uops_11_is_amo = _RANDOM_150[2];	// @[util.scala:466:20]
        uops_11_uses_ldq = _RANDOM_150[3];	// @[util.scala:466:20]
        uops_11_uses_stq = _RANDOM_150[4];	// @[util.scala:466:20]
        uops_11_is_sys_pc2epc = _RANDOM_150[5];	// @[util.scala:466:20]
        uops_11_is_unique = _RANDOM_150[6];	// @[util.scala:466:20]
        uops_11_flush_on_commit = _RANDOM_150[7];	// @[util.scala:466:20]
        uops_11_ldst_is_rs1 = _RANDOM_150[8];	// @[util.scala:466:20]
        uops_11_ldst = _RANDOM_150[14:9];	// @[util.scala:466:20]
        uops_11_lrs1 = _RANDOM_150[20:15];	// @[util.scala:466:20]
        uops_11_lrs2 = _RANDOM_150[26:21];	// @[util.scala:466:20]
        uops_11_lrs3 = {_RANDOM_150[31:27], _RANDOM_151[0]};	// @[util.scala:466:20]
        uops_11_ldst_val = _RANDOM_151[1];	// @[util.scala:466:20]
        uops_11_dst_rtype = _RANDOM_151[3:2];	// @[util.scala:466:20]
        uops_11_lrs1_rtype = _RANDOM_151[5:4];	// @[util.scala:466:20]
        uops_11_lrs2_rtype = _RANDOM_151[7:6];	// @[util.scala:466:20]
        uops_11_frs3_en = _RANDOM_151[8];	// @[util.scala:466:20]
        uops_11_fp_val = _RANDOM_151[9];	// @[util.scala:466:20]
        uops_11_fp_single = _RANDOM_151[10];	// @[util.scala:466:20]
        uops_11_xcpt_pf_if = _RANDOM_151[11];	// @[util.scala:466:20]
        uops_11_xcpt_ae_if = _RANDOM_151[12];	// @[util.scala:466:20]
        uops_11_xcpt_ma_if = _RANDOM_151[13];	// @[util.scala:466:20]
        uops_11_bp_debug_if = _RANDOM_151[14];	// @[util.scala:466:20]
        uops_11_bp_xcpt_if = _RANDOM_151[15];	// @[util.scala:466:20]
        uops_11_debug_fsrc = _RANDOM_151[17:16];	// @[util.scala:466:20]
        uops_11_debug_tsrc = _RANDOM_151[19:18];	// @[util.scala:466:20]
        uops_12_uopc = _RANDOM_151[26:20];	// @[util.scala:466:20]
        uops_12_inst = {_RANDOM_151[31:27], _RANDOM_152[26:0]};	// @[util.scala:466:20]
        uops_12_debug_inst = {_RANDOM_152[31:27], _RANDOM_153[26:0]};	// @[util.scala:466:20]
        uops_12_is_rvc = _RANDOM_153[27];	// @[util.scala:466:20]
        uops_12_debug_pc = {_RANDOM_153[31:28], _RANDOM_154, _RANDOM_155[3:0]};	// @[util.scala:466:20]
        uops_12_iq_type = _RANDOM_155[6:4];	// @[util.scala:466:20]
        uops_12_fu_code = _RANDOM_155[16:7];	// @[util.scala:466:20]
        uops_12_ctrl_br_type = _RANDOM_155[20:17];	// @[util.scala:466:20]
        uops_12_ctrl_op1_sel = _RANDOM_155[22:21];	// @[util.scala:466:20]
        uops_12_ctrl_op2_sel = _RANDOM_155[25:23];	// @[util.scala:466:20]
        uops_12_ctrl_imm_sel = _RANDOM_155[28:26];	// @[util.scala:466:20]
        uops_12_ctrl_op_fcn = {_RANDOM_155[31:29], _RANDOM_156[0]};	// @[util.scala:466:20]
        uops_12_ctrl_fcn_dw = _RANDOM_156[1];	// @[util.scala:466:20]
        uops_12_ctrl_csr_cmd = _RANDOM_156[4:2];	// @[util.scala:466:20]
        uops_12_ctrl_is_load = _RANDOM_156[5];	// @[util.scala:466:20]
        uops_12_ctrl_is_sta = _RANDOM_156[6];	// @[util.scala:466:20]
        uops_12_ctrl_is_std = _RANDOM_156[7];	// @[util.scala:466:20]
        uops_12_iw_state = _RANDOM_156[9:8];	// @[util.scala:466:20]
        uops_12_iw_p1_poisoned = _RANDOM_156[10];	// @[util.scala:466:20]
        uops_12_iw_p2_poisoned = _RANDOM_156[11];	// @[util.scala:466:20]
        uops_12_is_br = _RANDOM_156[12];	// @[util.scala:466:20]
        uops_12_is_jalr = _RANDOM_156[13];	// @[util.scala:466:20]
        uops_12_is_jal = _RANDOM_156[14];	// @[util.scala:466:20]
        uops_12_is_sfb = _RANDOM_156[15];	// @[util.scala:466:20]
        uops_12_br_mask = _RANDOM_156[27:16];	// @[util.scala:466:20]
        uops_12_br_tag = _RANDOM_156[31:28];	// @[util.scala:466:20]
        uops_12_ftq_idx = _RANDOM_157[4:0];	// @[util.scala:466:20]
        uops_12_edge_inst = _RANDOM_157[5];	// @[util.scala:466:20]
        uops_12_pc_lob = _RANDOM_157[11:6];	// @[util.scala:466:20]
        uops_12_taken = _RANDOM_157[12];	// @[util.scala:466:20]
        uops_12_imm_packed = {_RANDOM_157[31:13], _RANDOM_158[0]};	// @[util.scala:466:20]
        uops_12_csr_addr = _RANDOM_158[12:1];	// @[util.scala:466:20]
        uops_12_rob_idx = _RANDOM_158[18:13];	// @[util.scala:466:20]
        uops_12_ldq_idx = _RANDOM_158[22:19];	// @[util.scala:466:20]
        uops_12_stq_idx = _RANDOM_158[26:23];	// @[util.scala:466:20]
        uops_12_rxq_idx = _RANDOM_158[28:27];	// @[util.scala:466:20]
        uops_12_pdst = {_RANDOM_158[31:29], _RANDOM_159[3:0]};	// @[util.scala:466:20]
        uops_12_prs1 = _RANDOM_159[10:4];	// @[util.scala:466:20]
        uops_12_prs2 = _RANDOM_159[17:11];	// @[util.scala:466:20]
        uops_12_prs3 = _RANDOM_159[24:18];	// @[util.scala:466:20]
        uops_12_ppred = _RANDOM_159[29:25];	// @[util.scala:466:20]
        uops_12_prs1_busy = _RANDOM_159[30];	// @[util.scala:466:20]
        uops_12_prs2_busy = _RANDOM_159[31];	// @[util.scala:466:20]
        uops_12_prs3_busy = _RANDOM_160[0];	// @[util.scala:466:20]
        uops_12_ppred_busy = _RANDOM_160[1];	// @[util.scala:466:20]
        uops_12_stale_pdst = _RANDOM_160[8:2];	// @[util.scala:466:20]
        uops_12_exception = _RANDOM_160[9];	// @[util.scala:466:20]
        uops_12_exc_cause = {_RANDOM_160[31:10], _RANDOM_161, _RANDOM_162[9:0]};	// @[util.scala:466:20]
        uops_12_bypassable = _RANDOM_162[10];	// @[util.scala:466:20]
        uops_12_mem_cmd = _RANDOM_162[15:11];	// @[util.scala:466:20]
        uops_12_mem_size = _RANDOM_162[17:16];	// @[util.scala:466:20]
        uops_12_mem_signed = _RANDOM_162[18];	// @[util.scala:466:20]
        uops_12_is_fence = _RANDOM_162[19];	// @[util.scala:466:20]
        uops_12_is_fencei = _RANDOM_162[20];	// @[util.scala:466:20]
        uops_12_is_amo = _RANDOM_162[21];	// @[util.scala:466:20]
        uops_12_uses_ldq = _RANDOM_162[22];	// @[util.scala:466:20]
        uops_12_uses_stq = _RANDOM_162[23];	// @[util.scala:466:20]
        uops_12_is_sys_pc2epc = _RANDOM_162[24];	// @[util.scala:466:20]
        uops_12_is_unique = _RANDOM_162[25];	// @[util.scala:466:20]
        uops_12_flush_on_commit = _RANDOM_162[26];	// @[util.scala:466:20]
        uops_12_ldst_is_rs1 = _RANDOM_162[27];	// @[util.scala:466:20]
        uops_12_ldst = {_RANDOM_162[31:28], _RANDOM_163[1:0]};	// @[util.scala:466:20]
        uops_12_lrs1 = _RANDOM_163[7:2];	// @[util.scala:466:20]
        uops_12_lrs2 = _RANDOM_163[13:8];	// @[util.scala:466:20]
        uops_12_lrs3 = _RANDOM_163[19:14];	// @[util.scala:466:20]
        uops_12_ldst_val = _RANDOM_163[20];	// @[util.scala:466:20]
        uops_12_dst_rtype = _RANDOM_163[22:21];	// @[util.scala:466:20]
        uops_12_lrs1_rtype = _RANDOM_163[24:23];	// @[util.scala:466:20]
        uops_12_lrs2_rtype = _RANDOM_163[26:25];	// @[util.scala:466:20]
        uops_12_frs3_en = _RANDOM_163[27];	// @[util.scala:466:20]
        uops_12_fp_val = _RANDOM_163[28];	// @[util.scala:466:20]
        uops_12_fp_single = _RANDOM_163[29];	// @[util.scala:466:20]
        uops_12_xcpt_pf_if = _RANDOM_163[30];	// @[util.scala:466:20]
        uops_12_xcpt_ae_if = _RANDOM_163[31];	// @[util.scala:466:20]
        uops_12_xcpt_ma_if = _RANDOM_164[0];	// @[util.scala:466:20]
        uops_12_bp_debug_if = _RANDOM_164[1];	// @[util.scala:466:20]
        uops_12_bp_xcpt_if = _RANDOM_164[2];	// @[util.scala:466:20]
        uops_12_debug_fsrc = _RANDOM_164[4:3];	// @[util.scala:466:20]
        uops_12_debug_tsrc = _RANDOM_164[6:5];	// @[util.scala:466:20]
        uops_13_uopc = _RANDOM_164[13:7];	// @[util.scala:466:20]
        uops_13_inst = {_RANDOM_164[31:14], _RANDOM_165[13:0]};	// @[util.scala:466:20]
        uops_13_debug_inst = {_RANDOM_165[31:14], _RANDOM_166[13:0]};	// @[util.scala:466:20]
        uops_13_is_rvc = _RANDOM_166[14];	// @[util.scala:466:20]
        uops_13_debug_pc = {_RANDOM_166[31:15], _RANDOM_167[22:0]};	// @[util.scala:466:20]
        uops_13_iq_type = _RANDOM_167[25:23];	// @[util.scala:466:20]
        uops_13_fu_code = {_RANDOM_167[31:26], _RANDOM_168[3:0]};	// @[util.scala:466:20]
        uops_13_ctrl_br_type = _RANDOM_168[7:4];	// @[util.scala:466:20]
        uops_13_ctrl_op1_sel = _RANDOM_168[9:8];	// @[util.scala:466:20]
        uops_13_ctrl_op2_sel = _RANDOM_168[12:10];	// @[util.scala:466:20]
        uops_13_ctrl_imm_sel = _RANDOM_168[15:13];	// @[util.scala:466:20]
        uops_13_ctrl_op_fcn = _RANDOM_168[19:16];	// @[util.scala:466:20]
        uops_13_ctrl_fcn_dw = _RANDOM_168[20];	// @[util.scala:466:20]
        uops_13_ctrl_csr_cmd = _RANDOM_168[23:21];	// @[util.scala:466:20]
        uops_13_ctrl_is_load = _RANDOM_168[24];	// @[util.scala:466:20]
        uops_13_ctrl_is_sta = _RANDOM_168[25];	// @[util.scala:466:20]
        uops_13_ctrl_is_std = _RANDOM_168[26];	// @[util.scala:466:20]
        uops_13_iw_state = _RANDOM_168[28:27];	// @[util.scala:466:20]
        uops_13_iw_p1_poisoned = _RANDOM_168[29];	// @[util.scala:466:20]
        uops_13_iw_p2_poisoned = _RANDOM_168[30];	// @[util.scala:466:20]
        uops_13_is_br = _RANDOM_168[31];	// @[util.scala:466:20]
        uops_13_is_jalr = _RANDOM_169[0];	// @[util.scala:466:20]
        uops_13_is_jal = _RANDOM_169[1];	// @[util.scala:466:20]
        uops_13_is_sfb = _RANDOM_169[2];	// @[util.scala:466:20]
        uops_13_br_mask = _RANDOM_169[14:3];	// @[util.scala:466:20]
        uops_13_br_tag = _RANDOM_169[18:15];	// @[util.scala:466:20]
        uops_13_ftq_idx = _RANDOM_169[23:19];	// @[util.scala:466:20]
        uops_13_edge_inst = _RANDOM_169[24];	// @[util.scala:466:20]
        uops_13_pc_lob = _RANDOM_169[30:25];	// @[util.scala:466:20]
        uops_13_taken = _RANDOM_169[31];	// @[util.scala:466:20]
        uops_13_imm_packed = _RANDOM_170[19:0];	// @[util.scala:466:20]
        uops_13_csr_addr = _RANDOM_170[31:20];	// @[util.scala:466:20]
        uops_13_rob_idx = _RANDOM_171[5:0];	// @[util.scala:466:20]
        uops_13_ldq_idx = _RANDOM_171[9:6];	// @[util.scala:466:20]
        uops_13_stq_idx = _RANDOM_171[13:10];	// @[util.scala:466:20]
        uops_13_rxq_idx = _RANDOM_171[15:14];	// @[util.scala:466:20]
        uops_13_pdst = _RANDOM_171[22:16];	// @[util.scala:466:20]
        uops_13_prs1 = _RANDOM_171[29:23];	// @[util.scala:466:20]
        uops_13_prs2 = {_RANDOM_171[31:30], _RANDOM_172[4:0]};	// @[util.scala:466:20]
        uops_13_prs3 = _RANDOM_172[11:5];	// @[util.scala:466:20]
        uops_13_ppred = _RANDOM_172[16:12];	// @[util.scala:466:20]
        uops_13_prs1_busy = _RANDOM_172[17];	// @[util.scala:466:20]
        uops_13_prs2_busy = _RANDOM_172[18];	// @[util.scala:466:20]
        uops_13_prs3_busy = _RANDOM_172[19];	// @[util.scala:466:20]
        uops_13_ppred_busy = _RANDOM_172[20];	// @[util.scala:466:20]
        uops_13_stale_pdst = _RANDOM_172[27:21];	// @[util.scala:466:20]
        uops_13_exception = _RANDOM_172[28];	// @[util.scala:466:20]
        uops_13_exc_cause = {_RANDOM_172[31:29], _RANDOM_173, _RANDOM_174[28:0]};	// @[util.scala:466:20]
        uops_13_bypassable = _RANDOM_174[29];	// @[util.scala:466:20]
        uops_13_mem_cmd = {_RANDOM_174[31:30], _RANDOM_175[2:0]};	// @[util.scala:466:20]
        uops_13_mem_size = _RANDOM_175[4:3];	// @[util.scala:466:20]
        uops_13_mem_signed = _RANDOM_175[5];	// @[util.scala:466:20]
        uops_13_is_fence = _RANDOM_175[6];	// @[util.scala:466:20]
        uops_13_is_fencei = _RANDOM_175[7];	// @[util.scala:466:20]
        uops_13_is_amo = _RANDOM_175[8];	// @[util.scala:466:20]
        uops_13_uses_ldq = _RANDOM_175[9];	// @[util.scala:466:20]
        uops_13_uses_stq = _RANDOM_175[10];	// @[util.scala:466:20]
        uops_13_is_sys_pc2epc = _RANDOM_175[11];	// @[util.scala:466:20]
        uops_13_is_unique = _RANDOM_175[12];	// @[util.scala:466:20]
        uops_13_flush_on_commit = _RANDOM_175[13];	// @[util.scala:466:20]
        uops_13_ldst_is_rs1 = _RANDOM_175[14];	// @[util.scala:466:20]
        uops_13_ldst = _RANDOM_175[20:15];	// @[util.scala:466:20]
        uops_13_lrs1 = _RANDOM_175[26:21];	// @[util.scala:466:20]
        uops_13_lrs2 = {_RANDOM_175[31:27], _RANDOM_176[0]};	// @[util.scala:466:20]
        uops_13_lrs3 = _RANDOM_176[6:1];	// @[util.scala:466:20]
        uops_13_ldst_val = _RANDOM_176[7];	// @[util.scala:466:20]
        uops_13_dst_rtype = _RANDOM_176[9:8];	// @[util.scala:466:20]
        uops_13_lrs1_rtype = _RANDOM_176[11:10];	// @[util.scala:466:20]
        uops_13_lrs2_rtype = _RANDOM_176[13:12];	// @[util.scala:466:20]
        uops_13_frs3_en = _RANDOM_176[14];	// @[util.scala:466:20]
        uops_13_fp_val = _RANDOM_176[15];	// @[util.scala:466:20]
        uops_13_fp_single = _RANDOM_176[16];	// @[util.scala:466:20]
        uops_13_xcpt_pf_if = _RANDOM_176[17];	// @[util.scala:466:20]
        uops_13_xcpt_ae_if = _RANDOM_176[18];	// @[util.scala:466:20]
        uops_13_xcpt_ma_if = _RANDOM_176[19];	// @[util.scala:466:20]
        uops_13_bp_debug_if = _RANDOM_176[20];	// @[util.scala:466:20]
        uops_13_bp_xcpt_if = _RANDOM_176[21];	// @[util.scala:466:20]
        uops_13_debug_fsrc = _RANDOM_176[23:22];	// @[util.scala:466:20]
        uops_13_debug_tsrc = _RANDOM_176[25:24];	// @[util.scala:466:20]
        uops_14_uopc = {_RANDOM_176[31:26], _RANDOM_177[0]};	// @[util.scala:466:20]
        uops_14_inst = {_RANDOM_177[31:1], _RANDOM_178[0]};	// @[util.scala:466:20]
        uops_14_debug_inst = {_RANDOM_178[31:1], _RANDOM_179[0]};	// @[util.scala:466:20]
        uops_14_is_rvc = _RANDOM_179[1];	// @[util.scala:466:20]
        uops_14_debug_pc = {_RANDOM_179[31:2], _RANDOM_180[9:0]};	// @[util.scala:466:20]
        uops_14_iq_type = _RANDOM_180[12:10];	// @[util.scala:466:20]
        uops_14_fu_code = _RANDOM_180[22:13];	// @[util.scala:466:20]
        uops_14_ctrl_br_type = _RANDOM_180[26:23];	// @[util.scala:466:20]
        uops_14_ctrl_op1_sel = _RANDOM_180[28:27];	// @[util.scala:466:20]
        uops_14_ctrl_op2_sel = _RANDOM_180[31:29];	// @[util.scala:466:20]
        uops_14_ctrl_imm_sel = _RANDOM_181[2:0];	// @[util.scala:466:20]
        uops_14_ctrl_op_fcn = _RANDOM_181[6:3];	// @[util.scala:466:20]
        uops_14_ctrl_fcn_dw = _RANDOM_181[7];	// @[util.scala:466:20]
        uops_14_ctrl_csr_cmd = _RANDOM_181[10:8];	// @[util.scala:466:20]
        uops_14_ctrl_is_load = _RANDOM_181[11];	// @[util.scala:466:20]
        uops_14_ctrl_is_sta = _RANDOM_181[12];	// @[util.scala:466:20]
        uops_14_ctrl_is_std = _RANDOM_181[13];	// @[util.scala:466:20]
        uops_14_iw_state = _RANDOM_181[15:14];	// @[util.scala:466:20]
        uops_14_iw_p1_poisoned = _RANDOM_181[16];	// @[util.scala:466:20]
        uops_14_iw_p2_poisoned = _RANDOM_181[17];	// @[util.scala:466:20]
        uops_14_is_br = _RANDOM_181[18];	// @[util.scala:466:20]
        uops_14_is_jalr = _RANDOM_181[19];	// @[util.scala:466:20]
        uops_14_is_jal = _RANDOM_181[20];	// @[util.scala:466:20]
        uops_14_is_sfb = _RANDOM_181[21];	// @[util.scala:466:20]
        uops_14_br_mask = {_RANDOM_181[31:22], _RANDOM_182[1:0]};	// @[util.scala:466:20]
        uops_14_br_tag = _RANDOM_182[5:2];	// @[util.scala:466:20]
        uops_14_ftq_idx = _RANDOM_182[10:6];	// @[util.scala:466:20]
        uops_14_edge_inst = _RANDOM_182[11];	// @[util.scala:466:20]
        uops_14_pc_lob = _RANDOM_182[17:12];	// @[util.scala:466:20]
        uops_14_taken = _RANDOM_182[18];	// @[util.scala:466:20]
        uops_14_imm_packed = {_RANDOM_182[31:19], _RANDOM_183[6:0]};	// @[util.scala:466:20]
        uops_14_csr_addr = _RANDOM_183[18:7];	// @[util.scala:466:20]
        uops_14_rob_idx = _RANDOM_183[24:19];	// @[util.scala:466:20]
        uops_14_ldq_idx = _RANDOM_183[28:25];	// @[util.scala:466:20]
        uops_14_stq_idx = {_RANDOM_183[31:29], _RANDOM_184[0]};	// @[util.scala:466:20]
        uops_14_rxq_idx = _RANDOM_184[2:1];	// @[util.scala:466:20]
        uops_14_pdst = _RANDOM_184[9:3];	// @[util.scala:466:20]
        uops_14_prs1 = _RANDOM_184[16:10];	// @[util.scala:466:20]
        uops_14_prs2 = _RANDOM_184[23:17];	// @[util.scala:466:20]
        uops_14_prs3 = _RANDOM_184[30:24];	// @[util.scala:466:20]
        uops_14_ppred = {_RANDOM_184[31], _RANDOM_185[3:0]};	// @[util.scala:466:20]
        uops_14_prs1_busy = _RANDOM_185[4];	// @[util.scala:466:20]
        uops_14_prs2_busy = _RANDOM_185[5];	// @[util.scala:466:20]
        uops_14_prs3_busy = _RANDOM_185[6];	// @[util.scala:466:20]
        uops_14_ppred_busy = _RANDOM_185[7];	// @[util.scala:466:20]
        uops_14_stale_pdst = _RANDOM_185[14:8];	// @[util.scala:466:20]
        uops_14_exception = _RANDOM_185[15];	// @[util.scala:466:20]
        uops_14_exc_cause = {_RANDOM_185[31:16], _RANDOM_186, _RANDOM_187[15:0]};	// @[util.scala:466:20]
        uops_14_bypassable = _RANDOM_187[16];	// @[util.scala:466:20]
        uops_14_mem_cmd = _RANDOM_187[21:17];	// @[util.scala:466:20]
        uops_14_mem_size = _RANDOM_187[23:22];	// @[util.scala:466:20]
        uops_14_mem_signed = _RANDOM_187[24];	// @[util.scala:466:20]
        uops_14_is_fence = _RANDOM_187[25];	// @[util.scala:466:20]
        uops_14_is_fencei = _RANDOM_187[26];	// @[util.scala:466:20]
        uops_14_is_amo = _RANDOM_187[27];	// @[util.scala:466:20]
        uops_14_uses_ldq = _RANDOM_187[28];	// @[util.scala:466:20]
        uops_14_uses_stq = _RANDOM_187[29];	// @[util.scala:466:20]
        uops_14_is_sys_pc2epc = _RANDOM_187[30];	// @[util.scala:466:20]
        uops_14_is_unique = _RANDOM_187[31];	// @[util.scala:466:20]
        uops_14_flush_on_commit = _RANDOM_188[0];	// @[util.scala:466:20]
        uops_14_ldst_is_rs1 = _RANDOM_188[1];	// @[util.scala:466:20]
        uops_14_ldst = _RANDOM_188[7:2];	// @[util.scala:466:20]
        uops_14_lrs1 = _RANDOM_188[13:8];	// @[util.scala:466:20]
        uops_14_lrs2 = _RANDOM_188[19:14];	// @[util.scala:466:20]
        uops_14_lrs3 = _RANDOM_188[25:20];	// @[util.scala:466:20]
        uops_14_ldst_val = _RANDOM_188[26];	// @[util.scala:466:20]
        uops_14_dst_rtype = _RANDOM_188[28:27];	// @[util.scala:466:20]
        uops_14_lrs1_rtype = _RANDOM_188[30:29];	// @[util.scala:466:20]
        uops_14_lrs2_rtype = {_RANDOM_188[31], _RANDOM_189[0]};	// @[util.scala:466:20]
        uops_14_frs3_en = _RANDOM_189[1];	// @[util.scala:466:20]
        uops_14_fp_val = _RANDOM_189[2];	// @[util.scala:466:20]
        uops_14_fp_single = _RANDOM_189[3];	// @[util.scala:466:20]
        uops_14_xcpt_pf_if = _RANDOM_189[4];	// @[util.scala:466:20]
        uops_14_xcpt_ae_if = _RANDOM_189[5];	// @[util.scala:466:20]
        uops_14_xcpt_ma_if = _RANDOM_189[6];	// @[util.scala:466:20]
        uops_14_bp_debug_if = _RANDOM_189[7];	// @[util.scala:466:20]
        uops_14_bp_xcpt_if = _RANDOM_189[8];	// @[util.scala:466:20]
        uops_14_debug_fsrc = _RANDOM_189[10:9];	// @[util.scala:466:20]
        uops_14_debug_tsrc = _RANDOM_189[12:11];	// @[util.scala:466:20]
        uops_15_uopc = _RANDOM_189[19:13];	// @[util.scala:466:20]
        uops_15_inst = {_RANDOM_189[31:20], _RANDOM_190[19:0]};	// @[util.scala:466:20]
        uops_15_debug_inst = {_RANDOM_190[31:20], _RANDOM_191[19:0]};	// @[util.scala:466:20]
        uops_15_is_rvc = _RANDOM_191[20];	// @[util.scala:466:20]
        uops_15_debug_pc = {_RANDOM_191[31:21], _RANDOM_192[28:0]};	// @[util.scala:466:20]
        uops_15_iq_type = _RANDOM_192[31:29];	// @[util.scala:466:20]
        uops_15_fu_code = _RANDOM_193[9:0];	// @[util.scala:466:20]
        uops_15_ctrl_br_type = _RANDOM_193[13:10];	// @[util.scala:466:20]
        uops_15_ctrl_op1_sel = _RANDOM_193[15:14];	// @[util.scala:466:20]
        uops_15_ctrl_op2_sel = _RANDOM_193[18:16];	// @[util.scala:466:20]
        uops_15_ctrl_imm_sel = _RANDOM_193[21:19];	// @[util.scala:466:20]
        uops_15_ctrl_op_fcn = _RANDOM_193[25:22];	// @[util.scala:466:20]
        uops_15_ctrl_fcn_dw = _RANDOM_193[26];	// @[util.scala:466:20]
        uops_15_ctrl_csr_cmd = _RANDOM_193[29:27];	// @[util.scala:466:20]
        uops_15_ctrl_is_load = _RANDOM_193[30];	// @[util.scala:466:20]
        uops_15_ctrl_is_sta = _RANDOM_193[31];	// @[util.scala:466:20]
        uops_15_ctrl_is_std = _RANDOM_194[0];	// @[util.scala:466:20]
        uops_15_iw_state = _RANDOM_194[2:1];	// @[util.scala:466:20]
        uops_15_iw_p1_poisoned = _RANDOM_194[3];	// @[util.scala:466:20]
        uops_15_iw_p2_poisoned = _RANDOM_194[4];	// @[util.scala:466:20]
        uops_15_is_br = _RANDOM_194[5];	// @[util.scala:466:20]
        uops_15_is_jalr = _RANDOM_194[6];	// @[util.scala:466:20]
        uops_15_is_jal = _RANDOM_194[7];	// @[util.scala:466:20]
        uops_15_is_sfb = _RANDOM_194[8];	// @[util.scala:466:20]
        uops_15_br_mask = _RANDOM_194[20:9];	// @[util.scala:466:20]
        uops_15_br_tag = _RANDOM_194[24:21];	// @[util.scala:466:20]
        uops_15_ftq_idx = _RANDOM_194[29:25];	// @[util.scala:466:20]
        uops_15_edge_inst = _RANDOM_194[30];	// @[util.scala:466:20]
        uops_15_pc_lob = {_RANDOM_194[31], _RANDOM_195[4:0]};	// @[util.scala:466:20]
        uops_15_taken = _RANDOM_195[5];	// @[util.scala:466:20]
        uops_15_imm_packed = _RANDOM_195[25:6];	// @[util.scala:466:20]
        uops_15_csr_addr = {_RANDOM_195[31:26], _RANDOM_196[5:0]};	// @[util.scala:466:20]
        uops_15_rob_idx = _RANDOM_196[11:6];	// @[util.scala:466:20]
        uops_15_ldq_idx = _RANDOM_196[15:12];	// @[util.scala:466:20]
        uops_15_stq_idx = _RANDOM_196[19:16];	// @[util.scala:466:20]
        uops_15_rxq_idx = _RANDOM_196[21:20];	// @[util.scala:466:20]
        uops_15_pdst = _RANDOM_196[28:22];	// @[util.scala:466:20]
        uops_15_prs1 = {_RANDOM_196[31:29], _RANDOM_197[3:0]};	// @[util.scala:466:20]
        uops_15_prs2 = _RANDOM_197[10:4];	// @[util.scala:466:20]
        uops_15_prs3 = _RANDOM_197[17:11];	// @[util.scala:466:20]
        uops_15_ppred = _RANDOM_197[22:18];	// @[util.scala:466:20]
        uops_15_prs1_busy = _RANDOM_197[23];	// @[util.scala:466:20]
        uops_15_prs2_busy = _RANDOM_197[24];	// @[util.scala:466:20]
        uops_15_prs3_busy = _RANDOM_197[25];	// @[util.scala:466:20]
        uops_15_ppred_busy = _RANDOM_197[26];	// @[util.scala:466:20]
        uops_15_stale_pdst = {_RANDOM_197[31:27], _RANDOM_198[1:0]};	// @[util.scala:466:20]
        uops_15_exception = _RANDOM_198[2];	// @[util.scala:466:20]
        uops_15_exc_cause = {_RANDOM_198[31:3], _RANDOM_199, _RANDOM_200[2:0]};	// @[util.scala:466:20]
        uops_15_bypassable = _RANDOM_200[3];	// @[util.scala:466:20]
        uops_15_mem_cmd = _RANDOM_200[8:4];	// @[util.scala:466:20]
        uops_15_mem_size = _RANDOM_200[10:9];	// @[util.scala:466:20]
        uops_15_mem_signed = _RANDOM_200[11];	// @[util.scala:466:20]
        uops_15_is_fence = _RANDOM_200[12];	// @[util.scala:466:20]
        uops_15_is_fencei = _RANDOM_200[13];	// @[util.scala:466:20]
        uops_15_is_amo = _RANDOM_200[14];	// @[util.scala:466:20]
        uops_15_uses_ldq = _RANDOM_200[15];	// @[util.scala:466:20]
        uops_15_uses_stq = _RANDOM_200[16];	// @[util.scala:466:20]
        uops_15_is_sys_pc2epc = _RANDOM_200[17];	// @[util.scala:466:20]
        uops_15_is_unique = _RANDOM_200[18];	// @[util.scala:466:20]
        uops_15_flush_on_commit = _RANDOM_200[19];	// @[util.scala:466:20]
        uops_15_ldst_is_rs1 = _RANDOM_200[20];	// @[util.scala:466:20]
        uops_15_ldst = _RANDOM_200[26:21];	// @[util.scala:466:20]
        uops_15_lrs1 = {_RANDOM_200[31:27], _RANDOM_201[0]};	// @[util.scala:466:20]
        uops_15_lrs2 = _RANDOM_201[6:1];	// @[util.scala:466:20]
        uops_15_lrs3 = _RANDOM_201[12:7];	// @[util.scala:466:20]
        uops_15_ldst_val = _RANDOM_201[13];	// @[util.scala:466:20]
        uops_15_dst_rtype = _RANDOM_201[15:14];	// @[util.scala:466:20]
        uops_15_lrs1_rtype = _RANDOM_201[17:16];	// @[util.scala:466:20]
        uops_15_lrs2_rtype = _RANDOM_201[19:18];	// @[util.scala:466:20]
        uops_15_frs3_en = _RANDOM_201[20];	// @[util.scala:466:20]
        uops_15_fp_val = _RANDOM_201[21];	// @[util.scala:466:20]
        uops_15_fp_single = _RANDOM_201[22];	// @[util.scala:466:20]
        uops_15_xcpt_pf_if = _RANDOM_201[23];	// @[util.scala:466:20]
        uops_15_xcpt_ae_if = _RANDOM_201[24];	// @[util.scala:466:20]
        uops_15_xcpt_ma_if = _RANDOM_201[25];	// @[util.scala:466:20]
        uops_15_bp_debug_if = _RANDOM_201[26];	// @[util.scala:466:20]
        uops_15_bp_xcpt_if = _RANDOM_201[27];	// @[util.scala:466:20]
        uops_15_debug_fsrc = _RANDOM_201[29:28];	// @[util.scala:466:20]
        uops_15_debug_tsrc = _RANDOM_201[31:30];	// @[util.scala:466:20]
        enq_ptr_value = _RANDOM_202[3:0];	// @[Counter.scala:61:40]
        deq_ptr_value = _RANDOM_202[7:4];	// @[Counter.scala:61:40]
        maybe_full = _RANDOM_202[8];	// @[Counter.scala:61:40, util.scala:470:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  ram_combMem_52_boom ram_ext (	// @[util.scala:464:20]
    .R0_addr (deq_ptr_value),	// @[Counter.scala:61:40]
    .R0_en   (1'h1),
    .R0_clk  (clock),
    .W0_addr (enq_ptr_value),	// @[Counter.scala:61:40]
    .W0_en   (do_enq),	// @[Decoupled.scala:51:35]
    .W0_clk  (clock),
    .W0_data
      ({io_enq_bits_sdq_id,
        io_enq_bits_way_en,
        io_enq_bits_old_meta_tag,
        io_enq_bits_old_meta_coh_state,
        io_enq_bits_tag_match,
        io_enq_bits_is_hella,
        io_enq_bits_data,
        io_enq_bits_addr,
        io_enq_bits_uop_debug_tsrc,
        io_enq_bits_uop_debug_fsrc,
        io_enq_bits_uop_bp_xcpt_if,
        io_enq_bits_uop_bp_debug_if,
        io_enq_bits_uop_xcpt_ma_if,
        io_enq_bits_uop_xcpt_ae_if,
        io_enq_bits_uop_xcpt_pf_if,
        io_enq_bits_uop_fp_single,
        io_enq_bits_uop_fp_val,
        io_enq_bits_uop_frs3_en,
        io_enq_bits_uop_lrs2_rtype,
        io_enq_bits_uop_lrs1_rtype,
        io_enq_bits_uop_dst_rtype,
        io_enq_bits_uop_ldst_val,
        io_enq_bits_uop_lrs3,
        io_enq_bits_uop_lrs2,
        io_enq_bits_uop_lrs1,
        io_enq_bits_uop_ldst,
        io_enq_bits_uop_ldst_is_rs1,
        io_enq_bits_uop_flush_on_commit,
        io_enq_bits_uop_is_unique,
        io_enq_bits_uop_is_sys_pc2epc,
        io_enq_bits_uop_uses_stq,
        io_enq_bits_uop_uses_ldq,
        io_enq_bits_uop_is_amo,
        io_enq_bits_uop_is_fencei,
        io_enq_bits_uop_is_fence,
        io_enq_bits_uop_mem_signed,
        io_enq_bits_uop_mem_size,
        io_enq_bits_uop_mem_cmd,
        io_enq_bits_uop_bypassable,
        io_enq_bits_uop_exc_cause,
        io_enq_bits_uop_exception,
        io_enq_bits_uop_stale_pdst,
        io_enq_bits_uop_ppred_busy,
        io_enq_bits_uop_prs3_busy,
        io_enq_bits_uop_prs2_busy,
        io_enq_bits_uop_prs1_busy,
        io_enq_bits_uop_ppred,
        io_enq_bits_uop_prs3,
        io_enq_bits_uop_prs2,
        io_enq_bits_uop_prs1,
        io_enq_bits_uop_pdst,
        io_enq_bits_uop_rxq_idx,
        io_enq_bits_uop_stq_idx,
        io_enq_bits_uop_ldq_idx,
        io_enq_bits_uop_rob_idx,
        io_enq_bits_uop_csr_addr,
        io_enq_bits_uop_imm_packed,
        io_enq_bits_uop_taken,
        io_enq_bits_uop_pc_lob,
        io_enq_bits_uop_edge_inst,
        io_enq_bits_uop_ftq_idx,
        io_enq_bits_uop_br_tag,
        io_enq_bits_uop_br_mask,
        io_enq_bits_uop_is_sfb,
        io_enq_bits_uop_is_jal,
        io_enq_bits_uop_is_jalr,
        io_enq_bits_uop_is_br,
        io_enq_bits_uop_iw_p2_poisoned,
        io_enq_bits_uop_iw_p1_poisoned,
        io_enq_bits_uop_iw_state,
        io_enq_bits_uop_ctrl_is_std,
        io_enq_bits_uop_ctrl_is_sta,
        io_enq_bits_uop_ctrl_is_load,
        io_enq_bits_uop_ctrl_csr_cmd,
        io_enq_bits_uop_ctrl_fcn_dw,
        io_enq_bits_uop_ctrl_op_fcn,
        io_enq_bits_uop_ctrl_imm_sel,
        io_enq_bits_uop_ctrl_op2_sel,
        io_enq_bits_uop_ctrl_op1_sel,
        io_enq_bits_uop_ctrl_br_type,
        io_enq_bits_uop_fu_code,
        io_enq_bits_uop_iq_type,
        io_enq_bits_uop_debug_pc,
        io_enq_bits_uop_is_rvc,
        io_enq_bits_uop_debug_inst,
        io_enq_bits_uop_inst,
        io_enq_bits_uop_uopc}),	// @[util.scala:464:20]
    .R0_data (_ram_ext_R0_data)
  );
  assign io_enq_ready = ~full;	// @[util.scala:474:24, :504:19]
  assign io_deq_valid = ~_io_empty_output & _GEN_0 & (io_brupdate_b1_mispredict_mask & out_uop_br_mask) == 12'h0 & ~(io_flush & out_uop_uses_ldq);	// @[util.scala:118:{51,59}, :473:25, :476:{42,69}, :508:19, :509:{108,111,122}]
  assign io_deq_bits_uop_uopc = _GEN_1[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_inst = _GEN_2[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_debug_inst = _GEN_3[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_rvc = _GEN_4[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_debug_pc = _GEN_5[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_iq_type = _GEN_6[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_fu_code = _GEN_7[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_br_type = _GEN_8[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_op1_sel = _GEN_9[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_op2_sel = _GEN_10[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_imm_sel = _GEN_11[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_op_fcn = _GEN_12[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_fcn_dw = _GEN_13[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_csr_cmd = _GEN_14[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_is_load = _GEN_15[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_is_sta = _GEN_16[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ctrl_is_std = _GEN_17[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_iw_state = _GEN_18[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_iw_p1_poisoned = _GEN_19[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_iw_p2_poisoned = _GEN_20[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_br = _GEN_21[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_jalr = _GEN_22[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_jal = _GEN_23[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_sfb = _GEN_24[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_br_mask = out_uop_br_mask & ~io_brupdate_b1_resolve_mask;	// @[util.scala:85:{25,27}, :508:19]
  assign io_deq_bits_uop_br_tag = _GEN_26[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ftq_idx = _GEN_27[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_edge_inst = _GEN_28[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_pc_lob = _GEN_29[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_taken = _GEN_30[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_imm_packed = _GEN_31[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_csr_addr = _GEN_32[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_rob_idx = _GEN_33[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ldq_idx = _GEN_34[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_stq_idx = _GEN_35[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_rxq_idx = _GEN_36[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_pdst = _GEN_37[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_prs1 = _GEN_38[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_prs2 = _GEN_39[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_prs3 = _GEN_40[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ppred = _GEN_41[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_prs1_busy = _GEN_42[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_prs2_busy = _GEN_43[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_prs3_busy = _GEN_44[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ppred_busy = _GEN_45[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_stale_pdst = _GEN_46[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_exception = _GEN_47[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_exc_cause = _GEN_48[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_bypassable = _GEN_49[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_mem_cmd = _GEN_50[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_mem_size = _GEN_51[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_mem_signed = _GEN_52[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_fence = _GEN_53[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_fencei = _GEN_54[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_amo = _GEN_55[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_uses_ldq = out_uop_uses_ldq;	// @[util.scala:508:19]
  assign io_deq_bits_uop_uses_stq = _GEN_57[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_sys_pc2epc = _GEN_58[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_is_unique = _GEN_59[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_flush_on_commit = _GEN_60[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ldst_is_rs1 = _GEN_61[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ldst = _GEN_62[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_lrs1 = _GEN_63[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_lrs2 = _GEN_64[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_lrs3 = _GEN_65[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_ldst_val = _GEN_66[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_dst_rtype = _GEN_67[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_lrs1_rtype = _GEN_68[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_lrs2_rtype = _GEN_69[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_frs3_en = _GEN_70[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_fp_val = _GEN_71[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_fp_single = _GEN_72[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_xcpt_pf_if = _GEN_73[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_xcpt_ae_if = _GEN_74[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_xcpt_ma_if = _GEN_75[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_bp_debug_if = _GEN_76[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_bp_xcpt_if = _GEN_77[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_debug_fsrc = _GEN_78[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_uop_debug_tsrc = _GEN_79[deq_ptr_value];	// @[Counter.scala:61:40, util.scala:508:19]
  assign io_deq_bits_addr = _ram_ext_R0_data[442:403];	// @[util.scala:464:20]
  assign io_deq_bits_is_hella = _ram_ext_R0_data[507];	// @[util.scala:464:20]
  assign io_deq_bits_sdq_id = _ram_ext_R0_data[539:535];	// @[util.scala:464:20]
  assign io_empty = _io_empty_output;	// @[util.scala:473:25]
endmodule

