
MCU_Assignment.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004d34  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000009c  08004e40  08004e40  00014e40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004edc  08004edc  000200fc  2**0
                  CONTENTS
  4 .ARM          00000000  08004edc  08004edc  000200fc  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004edc  08004edc  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004edc  08004edc  00014edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004ee0  08004ee0  00014ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  08004ee4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000230  200000fc  08004fe0  000200fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000032c  08004fe0  0002032c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010c78  00000000  00000000  00020125  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000270b  00000000  00000000  00030d9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  000334a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000cc8  00000000  00000000  000342b0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018e38  00000000  00000000  00034f78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011576  00000000  00000000  0004ddb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008b4a6  00000000  00000000  0005f326  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ea7cc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b18  00000000  00000000  000ea820  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000fc 	.word	0x200000fc
 8000128:	00000000 	.word	0x00000000
 800012c:	08004e28 	.word	0x08004e28

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000100 	.word	0x20000100
 8000148:	08004e28 	.word	0x08004e28

0800014c <isButtonPressed>:

int keyReg3[MAX_BUTTON] = {NORMAL_STATE};
int timerForKeyPress[MAX_BUTTON] = {200};
int button_flag[MAX_BUTTON] = {0};

int isButtonPressed(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if(button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	; (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	; (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	20000118 	.word	0x20000118

08000180 <subKeyProcess>:

void subKeyProcess(int index) {
 8000180:	b480      	push	{r7}
 8000182:	b083      	sub	sp, #12
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000188:	4a04      	ldr	r2, [pc, #16]	; (800019c <subKeyProcess+0x1c>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000192:	bf00      	nop
 8000194:	370c      	adds	r7, #12
 8000196:	46bd      	mov	sp, r7
 8000198:	bc80      	pop	{r7}
 800019a:	4770      	bx	lr
 800019c:	20000118 	.word	0x20000118

080001a0 <getKeyInput>:


void getKeyInput(int index) {
 80001a0:	b580      	push	{r7, lr}
 80001a2:	b082      	sub	sp, #8
 80001a4:	af00      	add	r7, sp, #0
 80001a6:	6078      	str	r0, [r7, #4]
	keyReg0[index] = keyReg1[index];
 80001a8:	4a37      	ldr	r2, [pc, #220]	; (8000288 <getKeyInput+0xe8>)
 80001aa:	687b      	ldr	r3, [r7, #4]
 80001ac:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001b0:	4936      	ldr	r1, [pc, #216]	; (800028c <getKeyInput+0xec>)
 80001b2:	687b      	ldr	r3, [r7, #4]
 80001b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	keyReg1[index] = keyReg2[index];
 80001b8:	4a35      	ldr	r2, [pc, #212]	; (8000290 <getKeyInput+0xf0>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001c0:	4931      	ldr	r1, [pc, #196]	; (8000288 <getKeyInput+0xe8>)
 80001c2:	687b      	ldr	r3, [r7, #4]
 80001c4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	keyReg2[index] = HAL_GPIO_ReadPin(button_pin[index].GPIOtype, button_pin[index].buttonPin);
 80001c8:	4a32      	ldr	r2, [pc, #200]	; (8000294 <getKeyInput+0xf4>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80001d0:	4930      	ldr	r1, [pc, #192]	; (8000294 <getKeyInput+0xf4>)
 80001d2:	687b      	ldr	r3, [r7, #4]
 80001d4:	00db      	lsls	r3, r3, #3
 80001d6:	440b      	add	r3, r1
 80001d8:	889b      	ldrh	r3, [r3, #4]
 80001da:	4619      	mov	r1, r3
 80001dc:	4610      	mov	r0, r2
 80001de:	f001 ff83 	bl	80020e8 <HAL_GPIO_ReadPin>
 80001e2:	4603      	mov	r3, r0
 80001e4:	4619      	mov	r1, r3
 80001e6:	4a2a      	ldr	r2, [pc, #168]	; (8000290 <getKeyInput+0xf0>)
 80001e8:	687b      	ldr	r3, [r7, #4]
 80001ea:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	//keyReg2[index] = HAL_GPIO_ReadPin(A2_GPIO_Port,A2_Pin);
	if ((keyReg0[index] == keyReg1[index]) && (keyReg1[index] == keyReg2[index])) {
 80001ee:	4a27      	ldr	r2, [pc, #156]	; (800028c <getKeyInput+0xec>)
 80001f0:	687b      	ldr	r3, [r7, #4]
 80001f2:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80001f6:	4924      	ldr	r1, [pc, #144]	; (8000288 <getKeyInput+0xe8>)
 80001f8:	687b      	ldr	r3, [r7, #4]
 80001fa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80001fe:	429a      	cmp	r2, r3
 8000200:	d13e      	bne.n	8000280 <getKeyInput+0xe0>
 8000202:	4a21      	ldr	r2, [pc, #132]	; (8000288 <getKeyInput+0xe8>)
 8000204:	687b      	ldr	r3, [r7, #4]
 8000206:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800020a:	4921      	ldr	r1, [pc, #132]	; (8000290 <getKeyInput+0xf0>)
 800020c:	687b      	ldr	r3, [r7, #4]
 800020e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000212:	429a      	cmp	r2, r3
 8000214:	d134      	bne.n	8000280 <getKeyInput+0xe0>
		if (keyReg3[index] != keyReg2[index]) {
 8000216:	4a20      	ldr	r2, [pc, #128]	; (8000298 <getKeyInput+0xf8>)
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800021e:	491c      	ldr	r1, [pc, #112]	; (8000290 <getKeyInput+0xf0>)
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000226:	429a      	cmp	r2, r3
 8000228:	d016      	beq.n	8000258 <getKeyInput+0xb8>
			keyReg3[index] = keyReg2[index];
 800022a:	4a19      	ldr	r2, [pc, #100]	; (8000290 <getKeyInput+0xf0>)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000232:	4919      	ldr	r1, [pc, #100]	; (8000298 <getKeyInput+0xf8>)
 8000234:	687b      	ldr	r3, [r7, #4]
 8000236:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (keyReg2[index] == PRESSED_STATE) {
 800023a:	4a15      	ldr	r2, [pc, #84]	; (8000290 <getKeyInput+0xf0>)
 800023c:	687b      	ldr	r3, [r7, #4]
 800023e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d11c      	bne.n	8000280 <getKeyInput+0xe0>
				subKeyProcess(index);
 8000246:	6878      	ldr	r0, [r7, #4]
 8000248:	f7ff ff9a 	bl	8000180 <subKeyProcess>
				timerForKeyPress[index] = 200;
 800024c:	4a13      	ldr	r2, [pc, #76]	; (800029c <getKeyInput+0xfc>)
 800024e:	687b      	ldr	r3, [r7, #4]
 8000250:	21c8      	movs	r1, #200	; 0xc8
 8000252:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
			if (timerForKeyPress[index] == 0) {
				keyReg3[index] = NORMAL_STATE;
			}
		}
	}
}
 8000256:	e013      	b.n	8000280 <getKeyInput+0xe0>
			timerForKeyPress[index]--;
 8000258:	4a10      	ldr	r2, [pc, #64]	; (800029c <getKeyInput+0xfc>)
 800025a:	687b      	ldr	r3, [r7, #4]
 800025c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000260:	1e5a      	subs	r2, r3, #1
 8000262:	490e      	ldr	r1, [pc, #56]	; (800029c <getKeyInput+0xfc>)
 8000264:	687b      	ldr	r3, [r7, #4]
 8000266:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timerForKeyPress[index] == 0) {
 800026a:	4a0c      	ldr	r2, [pc, #48]	; (800029c <getKeyInput+0xfc>)
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000272:	2b00      	cmp	r3, #0
 8000274:	d104      	bne.n	8000280 <getKeyInput+0xe0>
				keyReg3[index] = NORMAL_STATE;
 8000276:	4a08      	ldr	r2, [pc, #32]	; (8000298 <getKeyInput+0xf8>)
 8000278:	687b      	ldr	r3, [r7, #4]
 800027a:	2101      	movs	r1, #1
 800027c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000280:	bf00      	nop
 8000282:	3708      	adds	r7, #8
 8000284:	46bd      	mov	sp, r7
 8000286:	bd80      	pop	{r7, pc}
 8000288:	20000030 	.word	0x20000030
 800028c:	20000020 	.word	0x20000020
 8000290:	20000040 	.word	0x20000040
 8000294:	20000000 	.word	0x20000000
 8000298:	20000050 	.word	0x20000050
 800029c:	20000060 	.word	0x20000060

080002a0 <redGreenLed>:
int	greenTime = 0;

int led13 = 0; //initial time for that state
int led24 = 0;

void redGreenLed() {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	af00      	add	r7, sp, #0
	onRed1();
 80002a4:	f000 fece 	bl	8001044 <onRed1>
	onGreen2();
 80002a8:	f000 ff14 	bl	80010d4 <onGreen2>
}
 80002ac:	bf00      	nop
 80002ae:	bd80      	pop	{r7, pc}

080002b0 <redAmberLed>:

void redAmberLed() {
 80002b0:	b580      	push	{r7, lr}
 80002b2:	af00      	add	r7, sp, #0
	onRed1();
 80002b4:	f000 fec6 	bl	8001044 <onRed1>
	onAmber2();
 80002b8:	f000 feec 	bl	8001094 <onAmber2>
}
 80002bc:	bf00      	nop
 80002be:	bd80      	pop	{r7, pc}

080002c0 <greenRedLed>:

void greenRedLed() {
 80002c0:	b580      	push	{r7, lr}
 80002c2:	af00      	add	r7, sp, #0
	onGreen1();
 80002c4:	f000 fed2 	bl	800106c <onGreen1>
	onRed2();
 80002c8:	f000 fef4 	bl	80010b4 <onRed2>
}
 80002cc:	bf00      	nop
 80002ce:	bd80      	pop	{r7, pc}

080002d0 <amberRedLed>:

void amberRedLed() {
 80002d0:	b580      	push	{r7, lr}
 80002d2:	af00      	add	r7, sp, #0
	onAmber1();
 80002d4:	f000 fea2 	bl	800101c <onAmber1>
	onRed2();
 80002d8:	f000 feec 	bl	80010b4 <onRed2>
}
 80002dc:	bf00      	nop
 80002de:	bd80      	pop	{r7, pc}

080002e0 <countDown>:

void countDown() {
 80002e0:	b580      	push	{r7, lr}
 80002e2:	af00      	add	r7, sp, #0
	if (timerFlag[1] == 1) { //for 7 seg leds buffer
 80002e4:	4b12      	ldr	r3, [pc, #72]	; (8000330 <countDown+0x50>)
 80002e6:	785b      	ldrb	r3, [r3, #1]
 80002e8:	2b01      	cmp	r3, #1
 80002ea:	d11f      	bne.n	800032c <countDown+0x4c>
		currentLed13--;
 80002ec:	4b11      	ldr	r3, [pc, #68]	; (8000334 <countDown+0x54>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	3b01      	subs	r3, #1
 80002f2:	4a10      	ldr	r2, [pc, #64]	; (8000334 <countDown+0x54>)
 80002f4:	6013      	str	r3, [r2, #0]
		currentLed24--;
 80002f6:	4b10      	ldr	r3, [pc, #64]	; (8000338 <countDown+0x58>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	3b01      	subs	r3, #1
 80002fc:	4a0e      	ldr	r2, [pc, #56]	; (8000338 <countDown+0x58>)
 80002fe:	6013      	str	r3, [r2, #0]
		if (currentLed13 <= 0)
 8000300:	4b0c      	ldr	r3, [pc, #48]	; (8000334 <countDown+0x54>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	2b00      	cmp	r3, #0
 8000306:	dc03      	bgt.n	8000310 <countDown+0x30>
			currentLed13 = led13;
 8000308:	4b0c      	ldr	r3, [pc, #48]	; (800033c <countDown+0x5c>)
 800030a:	681b      	ldr	r3, [r3, #0]
 800030c:	4a09      	ldr	r2, [pc, #36]	; (8000334 <countDown+0x54>)
 800030e:	6013      	str	r3, [r2, #0]
		if (currentLed24 <= 0)
 8000310:	4b09      	ldr	r3, [pc, #36]	; (8000338 <countDown+0x58>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	2b00      	cmp	r3, #0
 8000316:	dc03      	bgt.n	8000320 <countDown+0x40>
			currentLed24 = led24;
 8000318:	4b09      	ldr	r3, [pc, #36]	; (8000340 <countDown+0x60>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a06      	ldr	r2, [pc, #24]	; (8000338 <countDown+0x58>)
 800031e:	6013      	str	r3, [r2, #0]
		updateLedBuffer();
 8000320:	f000 fe1e 	bl	8000f60 <updateLedBuffer>
		setTimer(1, 100);
 8000324:	2164      	movs	r1, #100	; 0x64
 8000326:	2001      	movs	r0, #1
 8000328:	f000 ffce 	bl	80012c8 <setTimer>
	}
}
 800032c:	bf00      	nop
 800032e:	bd80      	pop	{r7, pc}
 8000330:	20000170 	.word	0x20000170
 8000334:	20000150 	.word	0x20000150
 8000338:	20000154 	.word	0x20000154
 800033c:	20000130 	.word	0x20000130
 8000340:	20000134 	.word	0x20000134

08000344 <fsm_automatic_run>:
void fsm_automatic_run() {
 8000344:	b580      	push	{r7, lr}
 8000346:	af00      	add	r7, sp, #0
	amberTime = realAmberTime * 100;
 8000348:	4b8c      	ldr	r3, [pc, #560]	; (800057c <fsm_automatic_run+0x238>)
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	2264      	movs	r2, #100	; 0x64
 800034e:	fb02 f303 	mul.w	r3, r2, r3
 8000352:	4a8b      	ldr	r2, [pc, #556]	; (8000580 <fsm_automatic_run+0x23c>)
 8000354:	6013      	str	r3, [r2, #0]
	greenTime = realGreenTime * 100;
 8000356:	4b8b      	ldr	r3, [pc, #556]	; (8000584 <fsm_automatic_run+0x240>)
 8000358:	681b      	ldr	r3, [r3, #0]
 800035a:	2264      	movs	r2, #100	; 0x64
 800035c:	fb02 f303 	mul.w	r3, r2, r3
 8000360:	4a89      	ldr	r2, [pc, #548]	; (8000588 <fsm_automatic_run+0x244>)
 8000362:	6013      	str	r3, [r2, #0]
	switch (status) {
 8000364:	4b89      	ldr	r3, [pc, #548]	; (800058c <fsm_automatic_run+0x248>)
 8000366:	681b      	ldr	r3, [r3, #0]
 8000368:	3b01      	subs	r3, #1
 800036a:	2b04      	cmp	r3, #4
 800036c:	f200 8103 	bhi.w	8000576 <fsm_automatic_run+0x232>
 8000370:	a201      	add	r2, pc, #4	; (adr r2, 8000378 <fsm_automatic_run+0x34>)
 8000372:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000376:	bf00      	nop
 8000378:	0800038d 	.word	0x0800038d
 800037c:	080003bd 	.word	0x080003bd
 8000380:	08000439 	.word	0x08000439
 8000384:	080004a3 	.word	0x080004a3
 8000388:	0800050d 	.word	0x0800050d
	case INIT:
		clearTrafficLight();
 800038c:	f000 fe28 	bl	8000fe0 <clearTrafficLight>
		status = AUTO_RED_GREEN;
 8000390:	4b7e      	ldr	r3, [pc, #504]	; (800058c <fsm_automatic_run+0x248>)
 8000392:	2202      	movs	r2, #2
 8000394:	601a      	str	r2, [r3, #0]
		setTimer(0, greenTime);
 8000396:	4b7c      	ldr	r3, [pc, #496]	; (8000588 <fsm_automatic_run+0x244>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	b29b      	uxth	r3, r3
 800039c:	4619      	mov	r1, r3
 800039e:	2000      	movs	r0, #0
 80003a0:	f000 ff92 	bl	80012c8 <setTimer>

		led13 = realAmberTime + realGreenTime;
 80003a4:	4b75      	ldr	r3, [pc, #468]	; (800057c <fsm_automatic_run+0x238>)
 80003a6:	681a      	ldr	r2, [r3, #0]
 80003a8:	4b76      	ldr	r3, [pc, #472]	; (8000584 <fsm_automatic_run+0x240>)
 80003aa:	681b      	ldr	r3, [r3, #0]
 80003ac:	4413      	add	r3, r2
 80003ae:	4a78      	ldr	r2, [pc, #480]	; (8000590 <fsm_automatic_run+0x24c>)
 80003b0:	6013      	str	r3, [r2, #0]
		led24 = realGreenTime;
 80003b2:	4b74      	ldr	r3, [pc, #464]	; (8000584 <fsm_automatic_run+0x240>)
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4a77      	ldr	r2, [pc, #476]	; (8000594 <fsm_automatic_run+0x250>)
 80003b8:	6013      	str	r3, [r2, #0]
		break;
 80003ba:	e0dd      	b.n	8000578 <fsm_automatic_run+0x234>
	case AUTO_RED_GREEN:
		redGreenLed();
 80003bc:	f7ff ff70 	bl	80002a0 <redGreenLed>
		if (isButtonPressed(0) == 1) {
 80003c0:	2000      	movs	r0, #0
 80003c2:	f7ff fec3 	bl	800014c <isButtonPressed>
 80003c6:	4603      	mov	r3, r0
 80003c8:	2b01      	cmp	r3, #1
 80003ca:	d10d      	bne.n	80003e8 <fsm_automatic_run+0xa4>
			status = MANUAL_RED_GREEN;
 80003cc:	4b6f      	ldr	r3, [pc, #444]	; (800058c <fsm_automatic_run+0x248>)
 80003ce:	221a      	movs	r2, #26
 80003d0:	601a      	str	r2, [r3, #0]
			clearTrafficLight();
 80003d2:	f000 fe05 	bl	8000fe0 <clearTrafficLight>
			currentLed24 = 2; //mode
 80003d6:	4b70      	ldr	r3, [pc, #448]	; (8000598 <fsm_automatic_run+0x254>)
 80003d8:	2202      	movs	r2, #2
 80003da:	601a      	str	r2, [r3, #0]
			updateLedBuffer();
 80003dc:	f000 fdc0 	bl	8000f60 <updateLedBuffer>
			setTimer(2, 10); //update leds
 80003e0:	210a      	movs	r1, #10
 80003e2:	2002      	movs	r0, #2
 80003e4:	f000 ff70 	bl	80012c8 <setTimer>
		}
		if (isButtonPressed(3)) { // pedestrian nho' check cac state khac khi bam nut
 80003e8:	2003      	movs	r0, #3
 80003ea:	f7ff feaf 	bl	800014c <isButtonPressed>
 80003ee:	4603      	mov	r3, r0
 80003f0:	2b00      	cmp	r3, #0
 80003f2:	d005      	beq.n	8000400 <fsm_automatic_run+0xbc>
			buzzer_flag=1;
 80003f4:	4b69      	ldr	r3, [pc, #420]	; (800059c <fsm_automatic_run+0x258>)
 80003f6:	2201      	movs	r2, #1
 80003f8:	601a      	str	r2, [r3, #0]
			status_pedestrian=PEDESTRIAN;
 80003fa:	4b69      	ldr	r3, [pc, #420]	; (80005a0 <fsm_automatic_run+0x25c>)
 80003fc:	220a      	movs	r2, #10
 80003fe:	601a      	str	r2, [r3, #0]
		}
		if (timerFlag[0] == 1){
 8000400:	4b68      	ldr	r3, [pc, #416]	; (80005a4 <fsm_automatic_run+0x260>)
 8000402:	781b      	ldrb	r3, [r3, #0]
 8000404:	2b01      	cmp	r3, #1
 8000406:	d114      	bne.n	8000432 <fsm_automatic_run+0xee>
			status = AUTO_RED_AMBER;
 8000408:	4b60      	ldr	r3, [pc, #384]	; (800058c <fsm_automatic_run+0x248>)
 800040a:	2203      	movs	r2, #3
 800040c:	601a      	str	r2, [r3, #0]

			led13 = realAmberTime + realGreenTime;
 800040e:	4b5b      	ldr	r3, [pc, #364]	; (800057c <fsm_automatic_run+0x238>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	4b5c      	ldr	r3, [pc, #368]	; (8000584 <fsm_automatic_run+0x240>)
 8000414:	681b      	ldr	r3, [r3, #0]
 8000416:	4413      	add	r3, r2
 8000418:	4a5d      	ldr	r2, [pc, #372]	; (8000590 <fsm_automatic_run+0x24c>)
 800041a:	6013      	str	r3, [r2, #0]
			led24 = realAmberTime;
 800041c:	4b57      	ldr	r3, [pc, #348]	; (800057c <fsm_automatic_run+0x238>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4a5c      	ldr	r2, [pc, #368]	; (8000594 <fsm_automatic_run+0x250>)
 8000422:	6013      	str	r3, [r2, #0]

			setTimer(0, amberTime);
 8000424:	4b56      	ldr	r3, [pc, #344]	; (8000580 <fsm_automatic_run+0x23c>)
 8000426:	681b      	ldr	r3, [r3, #0]
 8000428:	b29b      	uxth	r3, r3
 800042a:	4619      	mov	r1, r3
 800042c:	2000      	movs	r0, #0
 800042e:	f000 ff4b 	bl	80012c8 <setTimer>
		}
		countDown();
 8000432:	f7ff ff55 	bl	80002e0 <countDown>
		break;
 8000436:	e09f      	b.n	8000578 <fsm_automatic_run+0x234>
	case AUTO_RED_AMBER:
		redAmberLed();
 8000438:	f7ff ff3a 	bl	80002b0 <redAmberLed>

		if (isButtonPressed(0) == 1) {
 800043c:	2000      	movs	r0, #0
 800043e:	f7ff fe85 	bl	800014c <isButtonPressed>
 8000442:	4603      	mov	r3, r0
 8000444:	2b01      	cmp	r3, #1
 8000446:	d10d      	bne.n	8000464 <fsm_automatic_run+0x120>
			status = MANUAL_RED_AMBER;
 8000448:	4b50      	ldr	r3, [pc, #320]	; (800058c <fsm_automatic_run+0x248>)
 800044a:	221b      	movs	r2, #27
 800044c:	601a      	str	r2, [r3, #0]
			clearTrafficLight();
 800044e:	f000 fdc7 	bl	8000fe0 <clearTrafficLight>
			currentLed24 = 2; //mode
 8000452:	4b51      	ldr	r3, [pc, #324]	; (8000598 <fsm_automatic_run+0x254>)
 8000454:	2202      	movs	r2, #2
 8000456:	601a      	str	r2, [r3, #0]
			updateLedBuffer();
 8000458:	f000 fd82 	bl	8000f60 <updateLedBuffer>
			setTimer(2, 10); //update leds
 800045c:	210a      	movs	r1, #10
 800045e:	2002      	movs	r0, #2
 8000460:	f000 ff32 	bl	80012c8 <setTimer>
		}

		if (timerFlag[0] == 1) {
 8000464:	4b4f      	ldr	r3, [pc, #316]	; (80005a4 <fsm_automatic_run+0x260>)
 8000466:	781b      	ldrb	r3, [r3, #0]
 8000468:	2b01      	cmp	r3, #1
 800046a:	d114      	bne.n	8000496 <fsm_automatic_run+0x152>
			status = AUTO_GREEN_RED;
 800046c:	4b47      	ldr	r3, [pc, #284]	; (800058c <fsm_automatic_run+0x248>)
 800046e:	2204      	movs	r2, #4
 8000470:	601a      	str	r2, [r3, #0]

			led13 = realGreenTime;
 8000472:	4b44      	ldr	r3, [pc, #272]	; (8000584 <fsm_automatic_run+0x240>)
 8000474:	681b      	ldr	r3, [r3, #0]
 8000476:	4a46      	ldr	r2, [pc, #280]	; (8000590 <fsm_automatic_run+0x24c>)
 8000478:	6013      	str	r3, [r2, #0]
			led24 = realAmberTime + realGreenTime;
 800047a:	4b40      	ldr	r3, [pc, #256]	; (800057c <fsm_automatic_run+0x238>)
 800047c:	681a      	ldr	r2, [r3, #0]
 800047e:	4b41      	ldr	r3, [pc, #260]	; (8000584 <fsm_automatic_run+0x240>)
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	4413      	add	r3, r2
 8000484:	4a43      	ldr	r2, [pc, #268]	; (8000594 <fsm_automatic_run+0x250>)
 8000486:	6013      	str	r3, [r2, #0]

			setTimer(0, greenTime);
 8000488:	4b3f      	ldr	r3, [pc, #252]	; (8000588 <fsm_automatic_run+0x244>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	b29b      	uxth	r3, r3
 800048e:	4619      	mov	r1, r3
 8000490:	2000      	movs	r0, #0
 8000492:	f000 ff19 	bl	80012c8 <setTimer>
		}
		countDown();
 8000496:	f7ff ff23 	bl	80002e0 <countDown>
		isButtonPressed(0);
 800049a:	2000      	movs	r0, #0
 800049c:	f7ff fe56 	bl	800014c <isButtonPressed>
		break;
 80004a0:	e06a      	b.n	8000578 <fsm_automatic_run+0x234>
	case AUTO_GREEN_RED:
		greenRedLed();
 80004a2:	f7ff ff0d 	bl	80002c0 <greenRedLed>

		if (isButtonPressed(0) == 1) {
 80004a6:	2000      	movs	r0, #0
 80004a8:	f7ff fe50 	bl	800014c <isButtonPressed>
 80004ac:	4603      	mov	r3, r0
 80004ae:	2b01      	cmp	r3, #1
 80004b0:	d10d      	bne.n	80004ce <fsm_automatic_run+0x18a>
			status = MANUAL_GREEN_RED;
 80004b2:	4b36      	ldr	r3, [pc, #216]	; (800058c <fsm_automatic_run+0x248>)
 80004b4:	221c      	movs	r2, #28
 80004b6:	601a      	str	r2, [r3, #0]
			clearTrafficLight();
 80004b8:	f000 fd92 	bl	8000fe0 <clearTrafficLight>
			currentLed24 = 2; //mode
 80004bc:	4b36      	ldr	r3, [pc, #216]	; (8000598 <fsm_automatic_run+0x254>)
 80004be:	2202      	movs	r2, #2
 80004c0:	601a      	str	r2, [r3, #0]
			updateLedBuffer();
 80004c2:	f000 fd4d 	bl	8000f60 <updateLedBuffer>
			setTimer(2, 10); //update leds
 80004c6:	210a      	movs	r1, #10
 80004c8:	2002      	movs	r0, #2
 80004ca:	f000 fefd 	bl	80012c8 <setTimer>
		}

		if (timerFlag[0] == 1) {
 80004ce:	4b35      	ldr	r3, [pc, #212]	; (80005a4 <fsm_automatic_run+0x260>)
 80004d0:	781b      	ldrb	r3, [r3, #0]
 80004d2:	2b01      	cmp	r3, #1
 80004d4:	d114      	bne.n	8000500 <fsm_automatic_run+0x1bc>
			status = AUTO_AMBER_RED;
 80004d6:	4b2d      	ldr	r3, [pc, #180]	; (800058c <fsm_automatic_run+0x248>)
 80004d8:	2205      	movs	r2, #5
 80004da:	601a      	str	r2, [r3, #0]

			led13 = realAmberTime;
 80004dc:	4b27      	ldr	r3, [pc, #156]	; (800057c <fsm_automatic_run+0x238>)
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	4a2b      	ldr	r2, [pc, #172]	; (8000590 <fsm_automatic_run+0x24c>)
 80004e2:	6013      	str	r3, [r2, #0]
			led24 = realAmberTime + realGreenTime;
 80004e4:	4b25      	ldr	r3, [pc, #148]	; (800057c <fsm_automatic_run+0x238>)
 80004e6:	681a      	ldr	r2, [r3, #0]
 80004e8:	4b26      	ldr	r3, [pc, #152]	; (8000584 <fsm_automatic_run+0x240>)
 80004ea:	681b      	ldr	r3, [r3, #0]
 80004ec:	4413      	add	r3, r2
 80004ee:	4a29      	ldr	r2, [pc, #164]	; (8000594 <fsm_automatic_run+0x250>)
 80004f0:	6013      	str	r3, [r2, #0]

			setTimer(0, amberTime);
 80004f2:	4b23      	ldr	r3, [pc, #140]	; (8000580 <fsm_automatic_run+0x23c>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	b29b      	uxth	r3, r3
 80004f8:	4619      	mov	r1, r3
 80004fa:	2000      	movs	r0, #0
 80004fc:	f000 fee4 	bl	80012c8 <setTimer>
		}
		countDown();
 8000500:	f7ff feee 	bl	80002e0 <countDown>
		isButtonPressed(0);
 8000504:	2000      	movs	r0, #0
 8000506:	f7ff fe21 	bl	800014c <isButtonPressed>
		break;
 800050a:	e035      	b.n	8000578 <fsm_automatic_run+0x234>
	case AUTO_AMBER_RED:
		amberRedLed();
 800050c:	f7ff fee0 	bl	80002d0 <amberRedLed>

		if (isButtonPressed(0) == 1) {
 8000510:	2000      	movs	r0, #0
 8000512:	f7ff fe1b 	bl	800014c <isButtonPressed>
 8000516:	4603      	mov	r3, r0
 8000518:	2b01      	cmp	r3, #1
 800051a:	d10d      	bne.n	8000538 <fsm_automatic_run+0x1f4>
			status = MANUAL_AMBER_RED;
 800051c:	4b1b      	ldr	r3, [pc, #108]	; (800058c <fsm_automatic_run+0x248>)
 800051e:	221d      	movs	r2, #29
 8000520:	601a      	str	r2, [r3, #0]
			clearTrafficLight();
 8000522:	f000 fd5d 	bl	8000fe0 <clearTrafficLight>
			currentLed24 = 2; //mode
 8000526:	4b1c      	ldr	r3, [pc, #112]	; (8000598 <fsm_automatic_run+0x254>)
 8000528:	2202      	movs	r2, #2
 800052a:	601a      	str	r2, [r3, #0]
			updateLedBuffer();
 800052c:	f000 fd18 	bl	8000f60 <updateLedBuffer>
			setTimer(2, 10); //update leds
 8000530:	210a      	movs	r1, #10
 8000532:	2002      	movs	r0, #2
 8000534:	f000 fec8 	bl	80012c8 <setTimer>
		}

		if (timerFlag[0] == 1) {
 8000538:	4b1a      	ldr	r3, [pc, #104]	; (80005a4 <fsm_automatic_run+0x260>)
 800053a:	781b      	ldrb	r3, [r3, #0]
 800053c:	2b01      	cmp	r3, #1
 800053e:	d114      	bne.n	800056a <fsm_automatic_run+0x226>
			status = AUTO_RED_GREEN;
 8000540:	4b12      	ldr	r3, [pc, #72]	; (800058c <fsm_automatic_run+0x248>)
 8000542:	2202      	movs	r2, #2
 8000544:	601a      	str	r2, [r3, #0]

			led13 = realAmberTime + realGreenTime;
 8000546:	4b0d      	ldr	r3, [pc, #52]	; (800057c <fsm_automatic_run+0x238>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	4b0e      	ldr	r3, [pc, #56]	; (8000584 <fsm_automatic_run+0x240>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	4413      	add	r3, r2
 8000550:	4a0f      	ldr	r2, [pc, #60]	; (8000590 <fsm_automatic_run+0x24c>)
 8000552:	6013      	str	r3, [r2, #0]
			led24 = realGreenTime;
 8000554:	4b0b      	ldr	r3, [pc, #44]	; (8000584 <fsm_automatic_run+0x240>)
 8000556:	681b      	ldr	r3, [r3, #0]
 8000558:	4a0e      	ldr	r2, [pc, #56]	; (8000594 <fsm_automatic_run+0x250>)
 800055a:	6013      	str	r3, [r2, #0]

			setTimer(0, greenTime);
 800055c:	4b0a      	ldr	r3, [pc, #40]	; (8000588 <fsm_automatic_run+0x244>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	b29b      	uxth	r3, r3
 8000562:	4619      	mov	r1, r3
 8000564:	2000      	movs	r0, #0
 8000566:	f000 feaf 	bl	80012c8 <setTimer>
		}
		countDown();
 800056a:	f7ff feb9 	bl	80002e0 <countDown>
		isButtonPressed(0);
 800056e:	2000      	movs	r0, #0
 8000570:	f7ff fdec 	bl	800014c <isButtonPressed>
		break;
 8000574:	e000      	b.n	8000578 <fsm_automatic_run+0x234>
	default:
		break;
 8000576:	bf00      	nop
	}
}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	20000078 	.word	0x20000078
 8000580:	20000128 	.word	0x20000128
 8000584:	2000007c 	.word	0x2000007c
 8000588:	2000012c 	.word	0x2000012c
 800058c:	20000070 	.word	0x20000070
 8000590:	20000130 	.word	0x20000130
 8000594:	20000134 	.word	0x20000134
 8000598:	20000154 	.word	0x20000154
 800059c:	2000013c 	.word	0x2000013c
 80005a0:	20000074 	.word	0x20000074
 80005a4:	20000170 	.word	0x20000170

080005a8 <manual_fsm_run>:
 *      Author: PC
 */

#include "fsm_manual.h"

void manual_fsm_run(){
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0
	switch(status){
 80005ac:	4b4c      	ldr	r3, [pc, #304]	; (80006e0 <manual_fsm_run+0x138>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	3b1a      	subs	r3, #26
 80005b2:	2b03      	cmp	r3, #3
 80005b4:	f200 8088 	bhi.w	80006c8 <manual_fsm_run+0x120>
 80005b8:	a201      	add	r2, pc, #4	; (adr r2, 80005c0 <manual_fsm_run+0x18>)
 80005ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005be:	bf00      	nop
 80005c0:	0800064d 	.word	0x0800064d
 80005c4:	0800068b 	.word	0x0800068b
 80005c8:	080005d1 	.word	0x080005d1
 80005cc:	0800060f 	.word	0x0800060f
	case MANUAL_GREEN_RED:
		onGreen1();
 80005d0:	f000 fd4c 	bl	800106c <onGreen1>
		onRed2();
 80005d4:	f000 fd6e 	bl	80010b4 <onRed2>
		if(isButtonPressed(0)){
 80005d8:	2000      	movs	r0, #0
 80005da:	f7ff fdb7 	bl	800014c <isButtonPressed>
 80005de:	4603      	mov	r3, r0
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d008      	beq.n	80005f6 <manual_fsm_run+0x4e>
			status = TUNING_RED;
 80005e4:	4b3e      	ldr	r3, [pc, #248]	; (80006e0 <manual_fsm_run+0x138>)
 80005e6:	2215      	movs	r2, #21
 80005e8:	601a      	str	r2, [r3, #0]
			clearled();
 80005ea:	f000 fdd3 	bl	8001194 <clearled>
			setTimer(3, 50);
 80005ee:	2132      	movs	r1, #50	; 0x32
 80005f0:	2003      	movs	r0, #3
 80005f2:	f000 fe69 	bl	80012c8 <setTimer>
		}
		if(isButtonPressed(1)){
 80005f6:	2001      	movs	r0, #1
 80005f8:	f7ff fda8 	bl	800014c <isButtonPressed>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b00      	cmp	r3, #0
 8000600:	d064      	beq.n	80006cc <manual_fsm_run+0x124>
			status = MANUAL_AMBER_RED;
 8000602:	4b37      	ldr	r3, [pc, #220]	; (80006e0 <manual_fsm_run+0x138>)
 8000604:	221d      	movs	r2, #29
 8000606:	601a      	str	r2, [r3, #0]
			clearled();
 8000608:	f000 fdc4 	bl	8001194 <clearled>
		}

		break;
 800060c:	e05e      	b.n	80006cc <manual_fsm_run+0x124>
	case MANUAL_AMBER_RED:
		onAmber1();
 800060e:	f000 fd05 	bl	800101c <onAmber1>
		onRed2();
 8000612:	f000 fd4f 	bl	80010b4 <onRed2>
		if(isButtonPressed(0)){
 8000616:	2000      	movs	r0, #0
 8000618:	f7ff fd98 	bl	800014c <isButtonPressed>
 800061c:	4603      	mov	r3, r0
 800061e:	2b00      	cmp	r3, #0
 8000620:	d008      	beq.n	8000634 <manual_fsm_run+0x8c>
			status = TUNING_RED;
 8000622:	4b2f      	ldr	r3, [pc, #188]	; (80006e0 <manual_fsm_run+0x138>)
 8000624:	2215      	movs	r2, #21
 8000626:	601a      	str	r2, [r3, #0]
			clearled();
 8000628:	f000 fdb4 	bl	8001194 <clearled>
			setTimer(3, 50);
 800062c:	2132      	movs	r1, #50	; 0x32
 800062e:	2003      	movs	r0, #3
 8000630:	f000 fe4a 	bl	80012c8 <setTimer>
		}
		if(isButtonPressed(1)){
 8000634:	2001      	movs	r0, #1
 8000636:	f7ff fd89 	bl	800014c <isButtonPressed>
 800063a:	4603      	mov	r3, r0
 800063c:	2b00      	cmp	r3, #0
 800063e:	d047      	beq.n	80006d0 <manual_fsm_run+0x128>
			status = MANUAL_RED_GREEN;
 8000640:	4b27      	ldr	r3, [pc, #156]	; (80006e0 <manual_fsm_run+0x138>)
 8000642:	221a      	movs	r2, #26
 8000644:	601a      	str	r2, [r3, #0]
			clearled();
 8000646:	f000 fda5 	bl	8001194 <clearled>
		}
		break;
 800064a:	e041      	b.n	80006d0 <manual_fsm_run+0x128>
	case MANUAL_RED_GREEN:
		onRed1();
 800064c:	f000 fcfa 	bl	8001044 <onRed1>
		onGreen2();
 8000650:	f000 fd40 	bl	80010d4 <onGreen2>
		if(isButtonPressed(0)){
 8000654:	2000      	movs	r0, #0
 8000656:	f7ff fd79 	bl	800014c <isButtonPressed>
 800065a:	4603      	mov	r3, r0
 800065c:	2b00      	cmp	r3, #0
 800065e:	d008      	beq.n	8000672 <manual_fsm_run+0xca>
			status = TUNING_RED;
 8000660:	4b1f      	ldr	r3, [pc, #124]	; (80006e0 <manual_fsm_run+0x138>)
 8000662:	2215      	movs	r2, #21
 8000664:	601a      	str	r2, [r3, #0]
			clearled();
 8000666:	f000 fd95 	bl	8001194 <clearled>
			setTimer(3, 50);
 800066a:	2132      	movs	r1, #50	; 0x32
 800066c:	2003      	movs	r0, #3
 800066e:	f000 fe2b 	bl	80012c8 <setTimer>
		}
		if(isButtonPressed(1)){
 8000672:	2001      	movs	r0, #1
 8000674:	f7ff fd6a 	bl	800014c <isButtonPressed>
 8000678:	4603      	mov	r3, r0
 800067a:	2b00      	cmp	r3, #0
 800067c:	d02a      	beq.n	80006d4 <manual_fsm_run+0x12c>
			status = MANUAL_RED_AMBER;
 800067e:	4b18      	ldr	r3, [pc, #96]	; (80006e0 <manual_fsm_run+0x138>)
 8000680:	221b      	movs	r2, #27
 8000682:	601a      	str	r2, [r3, #0]
			clearled();
 8000684:	f000 fd86 	bl	8001194 <clearled>
		}
		break;
 8000688:	e024      	b.n	80006d4 <manual_fsm_run+0x12c>
	case MANUAL_RED_AMBER:
		onRed1();
 800068a:	f000 fcdb 	bl	8001044 <onRed1>
		onAmber2();
 800068e:	f000 fd01 	bl	8001094 <onAmber2>
		if(isButtonPressed(0)){
 8000692:	2000      	movs	r0, #0
 8000694:	f7ff fd5a 	bl	800014c <isButtonPressed>
 8000698:	4603      	mov	r3, r0
 800069a:	2b00      	cmp	r3, #0
 800069c:	d008      	beq.n	80006b0 <manual_fsm_run+0x108>
			status = TUNING_RED;
 800069e:	4b10      	ldr	r3, [pc, #64]	; (80006e0 <manual_fsm_run+0x138>)
 80006a0:	2215      	movs	r2, #21
 80006a2:	601a      	str	r2, [r3, #0]
			clearled();
 80006a4:	f000 fd76 	bl	8001194 <clearled>
			setTimer(3, 50);
 80006a8:	2132      	movs	r1, #50	; 0x32
 80006aa:	2003      	movs	r0, #3
 80006ac:	f000 fe0c 	bl	80012c8 <setTimer>
		}
		if(isButtonPressed(1)){
 80006b0:	2001      	movs	r0, #1
 80006b2:	f7ff fd4b 	bl	800014c <isButtonPressed>
 80006b6:	4603      	mov	r3, r0
 80006b8:	2b00      	cmp	r3, #0
 80006ba:	d00d      	beq.n	80006d8 <manual_fsm_run+0x130>
			status = MANUAL_GREEN_RED;
 80006bc:	4b08      	ldr	r3, [pc, #32]	; (80006e0 <manual_fsm_run+0x138>)
 80006be:	221c      	movs	r2, #28
 80006c0:	601a      	str	r2, [r3, #0]
			clearled();
 80006c2:	f000 fd67 	bl	8001194 <clearled>
		}
		break;
 80006c6:	e007      	b.n	80006d8 <manual_fsm_run+0x130>
	default:
		break;
 80006c8:	bf00      	nop
 80006ca:	e006      	b.n	80006da <manual_fsm_run+0x132>
		break;
 80006cc:	bf00      	nop
 80006ce:	e004      	b.n	80006da <manual_fsm_run+0x132>
		break;
 80006d0:	bf00      	nop
 80006d2:	e002      	b.n	80006da <manual_fsm_run+0x132>
		break;
 80006d4:	bf00      	nop
 80006d6:	e000      	b.n	80006da <manual_fsm_run+0x132>
		break;
 80006d8:	bf00      	nop
	}
}
 80006da:	bf00      	nop
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	20000070 	.word	0x20000070

080006e4 <fsm_pedestrian>:
 *      Author: Vostro
 */

#include "global.h"
#include "software_timer.h"
void fsm_pedestrian() {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	if (timerFlag[4]==1) {
 80006e8:	4b5a      	ldr	r3, [pc, #360]	; (8000854 <fsm_pedestrian+0x170>)
 80006ea:	791b      	ldrb	r3, [r3, #4]
 80006ec:	2b01      	cmp	r3, #1
 80006ee:	d144      	bne.n	800077a <fsm_pedestrian+0x96>
		buzzer_off();
 80006f0:	f000 fdde 	bl	80012b0 <buzzer_off>
		status_pedestrian=PEDESTRIAN_GREEN;
 80006f4:	4b58      	ldr	r3, [pc, #352]	; (8000858 <fsm_pedestrian+0x174>)
 80006f6:	220d      	movs	r2, #13
 80006f8:	601a      	str	r2, [r3, #0]


		// change to green red
		status=AUTO_GREEN_RED;
 80006fa:	4b58      	ldr	r3, [pc, #352]	; (800085c <fsm_pedestrian+0x178>)
 80006fc:	2204      	movs	r2, #4
 80006fe:	601a      	str	r2, [r3, #0]

		led13=realGreenTime;
 8000700:	4b57      	ldr	r3, [pc, #348]	; (8000860 <fsm_pedestrian+0x17c>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	4a57      	ldr	r2, [pc, #348]	; (8000864 <fsm_pedestrian+0x180>)
 8000706:	6013      	str	r3, [r2, #0]
		led24=realAmberTime+realGreenTime;
 8000708:	4b57      	ldr	r3, [pc, #348]	; (8000868 <fsm_pedestrian+0x184>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b54      	ldr	r3, [pc, #336]	; (8000860 <fsm_pedestrian+0x17c>)
 800070e:	681b      	ldr	r3, [r3, #0]
 8000710:	4413      	add	r3, r2
 8000712:	4a56      	ldr	r2, [pc, #344]	; (800086c <fsm_pedestrian+0x188>)
 8000714:	6013      	str	r3, [r2, #0]

		currentLed13 = led13;
 8000716:	4b53      	ldr	r3, [pc, #332]	; (8000864 <fsm_pedestrian+0x180>)
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	4a55      	ldr	r2, [pc, #340]	; (8000870 <fsm_pedestrian+0x18c>)
 800071c:	6013      	str	r3, [r2, #0]
		currentLed24 = led24;
 800071e:	4b53      	ldr	r3, [pc, #332]	; (800086c <fsm_pedestrian+0x188>)
 8000720:	681b      	ldr	r3, [r3, #0]
 8000722:	4a54      	ldr	r2, [pc, #336]	; (8000874 <fsm_pedestrian+0x190>)
 8000724:	6013      	str	r3, [r2, #0]

		updateLedBuffer();
 8000726:	f000 fc1b 	bl	8000f60 <updateLedBuffer>
		timerFlag[9]=1;
 800072a:	4b4a      	ldr	r3, [pc, #296]	; (8000854 <fsm_pedestrian+0x170>)
 800072c:	2201      	movs	r2, #1
 800072e:	725a      	strb	r2, [r3, #9]
		setTimer(0,realGreenTime*100);
 8000730:	4b4b      	ldr	r3, [pc, #300]	; (8000860 <fsm_pedestrian+0x17c>)
 8000732:	681b      	ldr	r3, [r3, #0]
 8000734:	b29b      	uxth	r3, r3
 8000736:	461a      	mov	r2, r3
 8000738:	0092      	lsls	r2, r2, #2
 800073a:	4413      	add	r3, r2
 800073c:	461a      	mov	r2, r3
 800073e:	0091      	lsls	r1, r2, #2
 8000740:	461a      	mov	r2, r3
 8000742:	460b      	mov	r3, r1
 8000744:	4413      	add	r3, r2
 8000746:	009b      	lsls	r3, r3, #2
 8000748:	b29b      	uxth	r3, r3
 800074a:	4619      	mov	r1, r3
 800074c:	2000      	movs	r0, #0
 800074e:	f000 fdbb 	bl	80012c8 <setTimer>
		///////////////////////

		setTimer(5, realGreenTime*100);
 8000752:	4b43      	ldr	r3, [pc, #268]	; (8000860 <fsm_pedestrian+0x17c>)
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	b29b      	uxth	r3, r3
 8000758:	461a      	mov	r2, r3
 800075a:	0092      	lsls	r2, r2, #2
 800075c:	4413      	add	r3, r2
 800075e:	461a      	mov	r2, r3
 8000760:	0091      	lsls	r1, r2, #2
 8000762:	461a      	mov	r2, r3
 8000764:	460b      	mov	r3, r1
 8000766:	4413      	add	r3, r2
 8000768:	009b      	lsls	r3, r3, #2
 800076a:	b29b      	uxth	r3, r3
 800076c:	4619      	mov	r1, r3
 800076e:	2005      	movs	r0, #5
 8000770:	f000 fdaa 	bl	80012c8 <setTimer>
		timerFlag[4]=0;
 8000774:	4b37      	ldr	r3, [pc, #220]	; (8000854 <fsm_pedestrian+0x170>)
 8000776:	2200      	movs	r2, #0
 8000778:	711a      	strb	r2, [r3, #4]
	}
	switch(status_pedestrian) {
 800077a:	4b37      	ldr	r3, [pc, #220]	; (8000858 <fsm_pedestrian+0x174>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	3b0a      	subs	r3, #10
 8000780:	2b03      	cmp	r3, #3
 8000782:	d85b      	bhi.n	800083c <fsm_pedestrian+0x158>
 8000784:	a201      	add	r2, pc, #4	; (adr r2, 800078c <fsm_pedestrian+0xa8>)
 8000786:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800078a:	bf00      	nop
 800078c:	0800079d 	.word	0x0800079d
 8000790:	0800081d 	.word	0x0800081d
 8000794:	080007e7 	.word	0x080007e7
 8000798:	080007b1 	.word	0x080007b1
	case PEDESTRIAN:
		buzzer_on();
 800079c:	f000 fd18 	bl	80011d0 <buzzer_on>
		if (status!=AUTO_RED_GREEN) {
 80007a0:	4b2e      	ldr	r3, [pc, #184]	; (800085c <fsm_pedestrian+0x178>)
 80007a2:	681b      	ldr	r3, [r3, #0]
 80007a4:	2b02      	cmp	r3, #2
 80007a6:	d04b      	beq.n	8000840 <fsm_pedestrian+0x15c>
			timerFlag[4]=1;
 80007a8:	4b2a      	ldr	r3, [pc, #168]	; (8000854 <fsm_pedestrian+0x170>)
 80007aa:	2201      	movs	r2, #1
 80007ac:	711a      	strb	r2, [r3, #4]
		}
		break;
 80007ae:	e047      	b.n	8000840 <fsm_pedestrian+0x15c>
	case PEDESTRIAN_GREEN:
		onGreenPedes();
 80007b0:	f000 fcb4 	bl	800111c <onGreenPedes>
		if (timerFlag[5]==1) {
 80007b4:	4b27      	ldr	r3, [pc, #156]	; (8000854 <fsm_pedestrian+0x170>)
 80007b6:	795b      	ldrb	r3, [r3, #5]
 80007b8:	2b01      	cmp	r3, #1
 80007ba:	d143      	bne.n	8000844 <fsm_pedestrian+0x160>
			status_pedestrian=PEDESTRIAN_AMBER;
 80007bc:	4b26      	ldr	r3, [pc, #152]	; (8000858 <fsm_pedestrian+0x174>)
 80007be:	220c      	movs	r2, #12
 80007c0:	601a      	str	r2, [r3, #0]
			setTimer(5, realAmberTime*100);
 80007c2:	4b29      	ldr	r3, [pc, #164]	; (8000868 <fsm_pedestrian+0x184>)
 80007c4:	681b      	ldr	r3, [r3, #0]
 80007c6:	b29b      	uxth	r3, r3
 80007c8:	461a      	mov	r2, r3
 80007ca:	0092      	lsls	r2, r2, #2
 80007cc:	4413      	add	r3, r2
 80007ce:	461a      	mov	r2, r3
 80007d0:	0091      	lsls	r1, r2, #2
 80007d2:	461a      	mov	r2, r3
 80007d4:	460b      	mov	r3, r1
 80007d6:	4413      	add	r3, r2
 80007d8:	009b      	lsls	r3, r3, #2
 80007da:	b29b      	uxth	r3, r3
 80007dc:	4619      	mov	r1, r3
 80007de:	2005      	movs	r0, #5
 80007e0:	f000 fd72 	bl	80012c8 <setTimer>
		}
		break;
 80007e4:	e02e      	b.n	8000844 <fsm_pedestrian+0x160>
	case PEDESTRIAN_AMBER:
		onAmberPedes();
 80007e6:	f000 fc85 	bl	80010f4 <onAmberPedes>
		if (timerFlag[5]==1) {
 80007ea:	4b1a      	ldr	r3, [pc, #104]	; (8000854 <fsm_pedestrian+0x170>)
 80007ec:	795b      	ldrb	r3, [r3, #5]
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	d12a      	bne.n	8000848 <fsm_pedestrian+0x164>
			status_pedestrian=PEDESTRIAN_RED;
 80007f2:	4b19      	ldr	r3, [pc, #100]	; (8000858 <fsm_pedestrian+0x174>)
 80007f4:	220b      	movs	r2, #11
 80007f6:	601a      	str	r2, [r3, #0]
			setTimer(5, realRedTime*100);
 80007f8:	4b1f      	ldr	r3, [pc, #124]	; (8000878 <fsm_pedestrian+0x194>)
 80007fa:	681b      	ldr	r3, [r3, #0]
 80007fc:	b29b      	uxth	r3, r3
 80007fe:	461a      	mov	r2, r3
 8000800:	0092      	lsls	r2, r2, #2
 8000802:	4413      	add	r3, r2
 8000804:	461a      	mov	r2, r3
 8000806:	0091      	lsls	r1, r2, #2
 8000808:	461a      	mov	r2, r3
 800080a:	460b      	mov	r3, r1
 800080c:	4413      	add	r3, r2
 800080e:	009b      	lsls	r3, r3, #2
 8000810:	b29b      	uxth	r3, r3
 8000812:	4619      	mov	r1, r3
 8000814:	2005      	movs	r0, #5
 8000816:	f000 fd57 	bl	80012c8 <setTimer>
		}
		break;
 800081a:	e015      	b.n	8000848 <fsm_pedestrian+0x164>
	case PEDESTRIAN_RED:
		onRedPedes();
 800081c:	f000 fc92 	bl	8001144 <onRedPedes>
		if (timerFlag[5]==1) {
 8000820:	4b0c      	ldr	r3, [pc, #48]	; (8000854 <fsm_pedestrian+0x170>)
 8000822:	795b      	ldrb	r3, [r3, #5]
 8000824:	2b01      	cmp	r3, #1
 8000826:	d111      	bne.n	800084c <fsm_pedestrian+0x168>
			clearPedesLed();
 8000828:	f000 fca0 	bl	800116c <clearPedesLed>
			status_pedestrian=1000;
 800082c:	4b0a      	ldr	r3, [pc, #40]	; (8000858 <fsm_pedestrian+0x174>)
 800082e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000832:	601a      	str	r2, [r3, #0]
			timerFlag[5]=0;
 8000834:	4b07      	ldr	r3, [pc, #28]	; (8000854 <fsm_pedestrian+0x170>)
 8000836:	2200      	movs	r2, #0
 8000838:	715a      	strb	r2, [r3, #5]
		}
		break;
 800083a:	e007      	b.n	800084c <fsm_pedestrian+0x168>
	default:
		break;
 800083c:	bf00      	nop
 800083e:	e006      	b.n	800084e <fsm_pedestrian+0x16a>
		break;
 8000840:	bf00      	nop
 8000842:	e004      	b.n	800084e <fsm_pedestrian+0x16a>
		break;
 8000844:	bf00      	nop
 8000846:	e002      	b.n	800084e <fsm_pedestrian+0x16a>
		break;
 8000848:	bf00      	nop
 800084a:	e000      	b.n	800084e <fsm_pedestrian+0x16a>
		break;
 800084c:	bf00      	nop
	}
}
 800084e:	bf00      	nop
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	20000170 	.word	0x20000170
 8000858:	20000074 	.word	0x20000074
 800085c:	20000070 	.word	0x20000070
 8000860:	2000007c 	.word	0x2000007c
 8000864:	20000130 	.word	0x20000130
 8000868:	20000078 	.word	0x20000078
 800086c:	20000134 	.word	0x20000134
 8000870:	20000150 	.word	0x20000150
 8000874:	20000154 	.word	0x20000154
 8000878:	20000080 	.word	0x20000080

0800087c <fsm_tuning_run>:
 */
#include "fsm_tuning.h"

int amber_on = 0;

void fsm_tuning_run() {
 800087c:	b580      	push	{r7, lr}
 800087e:	af00      	add	r7, sp, #0
	switch (status) {
 8000880:	4b94      	ldr	r3, [pc, #592]	; (8000ad4 <fsm_tuning_run+0x258>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	2b17      	cmp	r3, #23
 8000886:	f000 80c7 	beq.w	8000a18 <fsm_tuning_run+0x19c>
 800088a:	2b17      	cmp	r3, #23
 800088c:	f300 8119 	bgt.w	8000ac2 <fsm_tuning_run+0x246>
 8000890:	2b15      	cmp	r3, #21
 8000892:	d002      	beq.n	800089a <fsm_tuning_run+0x1e>
 8000894:	2b16      	cmp	r3, #22
 8000896:	d048      	beq.n	800092a <fsm_tuning_run+0xae>
				realGreenTime = currentLed13;
				currentLed13 = 0;
			}
			break;
		default:
			break;
 8000898:	e113      	b.n	8000ac2 <fsm_tuning_run+0x246>
			if (timerFlag[3] == 1) {
 800089a:	4b8f      	ldr	r3, [pc, #572]	; (8000ad8 <fsm_tuning_run+0x25c>)
 800089c:	78db      	ldrb	r3, [r3, #3]
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d10c      	bne.n	80008bc <fsm_tuning_run+0x40>
				setTimer(3, 50); //blinky 2 Hz
 80008a2:	2132      	movs	r1, #50	; 0x32
 80008a4:	2003      	movs	r0, #3
 80008a6:	f000 fd0f 	bl	80012c8 <setTimer>
				HAL_GPIO_TogglePin(D2_GPIO_Port, D2_Pin); //toggle red 1
 80008aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008ae:	488b      	ldr	r0, [pc, #556]	; (8000adc <fsm_tuning_run+0x260>)
 80008b0:	f001 fc49 	bl	8002146 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(D4_GPIO_Port, D4_Pin); //toggle red 2
 80008b4:	2120      	movs	r1, #32
 80008b6:	488a      	ldr	r0, [pc, #552]	; (8000ae0 <fsm_tuning_run+0x264>)
 80008b8:	f001 fc45 	bl	8002146 <HAL_GPIO_TogglePin>
			if (isButtonPressed(1) == 1) {
 80008bc:	2001      	movs	r0, #1
 80008be:	f7ff fc45 	bl	800014c <isButtonPressed>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d10d      	bne.n	80008e4 <fsm_tuning_run+0x68>
				currentLed13++;
 80008c8:	4b86      	ldr	r3, [pc, #536]	; (8000ae4 <fsm_tuning_run+0x268>)
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	3301      	adds	r3, #1
 80008ce:	4a85      	ldr	r2, [pc, #532]	; (8000ae4 <fsm_tuning_run+0x268>)
 80008d0:	6013      	str	r3, [r2, #0]
				if (currentLed13 > 99)
 80008d2:	4b84      	ldr	r3, [pc, #528]	; (8000ae4 <fsm_tuning_run+0x268>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	2b63      	cmp	r3, #99	; 0x63
 80008d8:	dd02      	ble.n	80008e0 <fsm_tuning_run+0x64>
					currentLed13 = 0;
 80008da:	4b82      	ldr	r3, [pc, #520]	; (8000ae4 <fsm_tuning_run+0x268>)
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
				updateLedBuffer();
 80008e0:	f000 fb3e 	bl	8000f60 <updateLedBuffer>
			if(isButtonPressed(0) == 1) {
 80008e4:	2000      	movs	r0, #0
 80008e6:	f7ff fc31 	bl	800014c <isButtonPressed>
 80008ea:	4603      	mov	r3, r0
 80008ec:	2b01      	cmp	r3, #1
 80008ee:	d10d      	bne.n	800090c <fsm_tuning_run+0x90>
				clearled();
 80008f0:	f000 fc50 	bl	8001194 <clearled>
				status = TUNING_AMBER;
 80008f4:	4b77      	ldr	r3, [pc, #476]	; (8000ad4 <fsm_tuning_run+0x258>)
 80008f6:	2216      	movs	r2, #22
 80008f8:	601a      	str	r2, [r3, #0]
				currentLed24 = 3; //mode
 80008fa:	4b7b      	ldr	r3, [pc, #492]	; (8000ae8 <fsm_tuning_run+0x26c>)
 80008fc:	2203      	movs	r2, #3
 80008fe:	601a      	str	r2, [r3, #0]
				updateLedBuffer();
 8000900:	f000 fb2e 	bl	8000f60 <updateLedBuffer>
				setTimer(3, 50);
 8000904:	2132      	movs	r1, #50	; 0x32
 8000906:	2003      	movs	r0, #3
 8000908:	f000 fcde 	bl	80012c8 <setTimer>
			if (isButtonPressed(2) == 1) {
 800090c:	2002      	movs	r0, #2
 800090e:	f7ff fc1d 	bl	800014c <isButtonPressed>
 8000912:	4603      	mov	r3, r0
 8000914:	2b01      	cmp	r3, #1
 8000916:	f040 80d6 	bne.w	8000ac6 <fsm_tuning_run+0x24a>
				realRedTime = currentLed13;
 800091a:	4b72      	ldr	r3, [pc, #456]	; (8000ae4 <fsm_tuning_run+0x268>)
 800091c:	681b      	ldr	r3, [r3, #0]
 800091e:	4a73      	ldr	r2, [pc, #460]	; (8000aec <fsm_tuning_run+0x270>)
 8000920:	6013      	str	r3, [r2, #0]
				currentLed13 = 0;
 8000922:	4b70      	ldr	r3, [pc, #448]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000924:	2200      	movs	r2, #0
 8000926:	601a      	str	r2, [r3, #0]
			break;
 8000928:	e0cd      	b.n	8000ac6 <fsm_tuning_run+0x24a>
			if (timerFlag[3] == 1) {
 800092a:	4b6b      	ldr	r3, [pc, #428]	; (8000ad8 <fsm_tuning_run+0x25c>)
 800092c:	78db      	ldrb	r3, [r3, #3]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d13a      	bne.n	80009a8 <fsm_tuning_run+0x12c>
				setTimer(3, 50);
 8000932:	2132      	movs	r1, #50	; 0x32
 8000934:	2003      	movs	r0, #3
 8000936:	f000 fcc7 	bl	80012c8 <setTimer>
				clearled();
 800093a:	f000 fc2b 	bl	8001194 <clearled>
				if (amber_on == 0) {
 800093e:	4b6c      	ldr	r3, [pc, #432]	; (8000af0 <fsm_tuning_run+0x274>)
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d118      	bne.n	8000978 <fsm_tuning_run+0xfc>
					HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET); //toggle amber 1
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800094c:	4863      	ldr	r0, [pc, #396]	; (8000adc <fsm_tuning_run+0x260>)
 800094e:	f001 fbe2 	bl	8002116 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 8000952:	2201      	movs	r2, #1
 8000954:	2108      	movs	r1, #8
 8000956:	4862      	ldr	r0, [pc, #392]	; (8000ae0 <fsm_tuning_run+0x264>)
 8000958:	f001 fbdd 	bl	8002116 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET); //toggle amber 2
 800095c:	2201      	movs	r2, #1
 800095e:	2120      	movs	r1, #32
 8000960:	485f      	ldr	r0, [pc, #380]	; (8000ae0 <fsm_tuning_run+0x264>)
 8000962:	f001 fbd8 	bl	8002116 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 8000966:	2201      	movs	r2, #1
 8000968:	2110      	movs	r1, #16
 800096a:	485d      	ldr	r0, [pc, #372]	; (8000ae0 <fsm_tuning_run+0x264>)
 800096c:	f001 fbd3 	bl	8002116 <HAL_GPIO_WritePin>
					amber_on = 1;
 8000970:	4b5f      	ldr	r3, [pc, #380]	; (8000af0 <fsm_tuning_run+0x274>)
 8000972:	2201      	movs	r2, #1
 8000974:	601a      	str	r2, [r3, #0]
 8000976:	e017      	b.n	80009a8 <fsm_tuning_run+0x12c>
					HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET); //toggle amber 1
 8000978:	2200      	movs	r2, #0
 800097a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800097e:	4857      	ldr	r0, [pc, #348]	; (8000adc <fsm_tuning_run+0x260>)
 8000980:	f001 fbc9 	bl	8002116 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8000984:	2200      	movs	r2, #0
 8000986:	2108      	movs	r1, #8
 8000988:	4855      	ldr	r0, [pc, #340]	; (8000ae0 <fsm_tuning_run+0x264>)
 800098a:	f001 fbc4 	bl	8002116 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET); //toggle amber 2
 800098e:	2200      	movs	r2, #0
 8000990:	2120      	movs	r1, #32
 8000992:	4853      	ldr	r0, [pc, #332]	; (8000ae0 <fsm_tuning_run+0x264>)
 8000994:	f001 fbbf 	bl	8002116 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 8000998:	2200      	movs	r2, #0
 800099a:	2110      	movs	r1, #16
 800099c:	4850      	ldr	r0, [pc, #320]	; (8000ae0 <fsm_tuning_run+0x264>)
 800099e:	f001 fbba 	bl	8002116 <HAL_GPIO_WritePin>
					amber_on = 0;
 80009a2:	4b53      	ldr	r3, [pc, #332]	; (8000af0 <fsm_tuning_run+0x274>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(1) == 1) {
 80009a8:	2001      	movs	r0, #1
 80009aa:	f7ff fbcf 	bl	800014c <isButtonPressed>
 80009ae:	4603      	mov	r3, r0
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d10d      	bne.n	80009d0 <fsm_tuning_run+0x154>
				currentLed13++;
 80009b4:	4b4b      	ldr	r3, [pc, #300]	; (8000ae4 <fsm_tuning_run+0x268>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	3301      	adds	r3, #1
 80009ba:	4a4a      	ldr	r2, [pc, #296]	; (8000ae4 <fsm_tuning_run+0x268>)
 80009bc:	6013      	str	r3, [r2, #0]
				if (currentLed13 > 99)
 80009be:	4b49      	ldr	r3, [pc, #292]	; (8000ae4 <fsm_tuning_run+0x268>)
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	2b63      	cmp	r3, #99	; 0x63
 80009c4:	dd02      	ble.n	80009cc <fsm_tuning_run+0x150>
					currentLed13 = 0;
 80009c6:	4b47      	ldr	r3, [pc, #284]	; (8000ae4 <fsm_tuning_run+0x268>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	601a      	str	r2, [r3, #0]
				updateLedBuffer();
 80009cc:	f000 fac8 	bl	8000f60 <updateLedBuffer>
			if(isButtonPressed(0) == 1) {
 80009d0:	2000      	movs	r0, #0
 80009d2:	f7ff fbbb 	bl	800014c <isButtonPressed>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b01      	cmp	r3, #1
 80009da:	d10f      	bne.n	80009fc <fsm_tuning_run+0x180>
				clearled();
 80009dc:	f000 fbda 	bl	8001194 <clearled>
				status = TUNING_GREEN;
 80009e0:	4b3c      	ldr	r3, [pc, #240]	; (8000ad4 <fsm_tuning_run+0x258>)
 80009e2:	2217      	movs	r2, #23
 80009e4:	601a      	str	r2, [r3, #0]
				clearTrafficLight();
 80009e6:	f000 fafb 	bl	8000fe0 <clearTrafficLight>
				currentLed24 = 4; //mode
 80009ea:	4b3f      	ldr	r3, [pc, #252]	; (8000ae8 <fsm_tuning_run+0x26c>)
 80009ec:	2204      	movs	r2, #4
 80009ee:	601a      	str	r2, [r3, #0]
				updateLedBuffer();
 80009f0:	f000 fab6 	bl	8000f60 <updateLedBuffer>
				setTimer(3, 50);
 80009f4:	2132      	movs	r1, #50	; 0x32
 80009f6:	2003      	movs	r0, #3
 80009f8:	f000 fc66 	bl	80012c8 <setTimer>
			if (isButtonPressed(2) == 1) {
 80009fc:	2002      	movs	r0, #2
 80009fe:	f7ff fba5 	bl	800014c <isButtonPressed>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b01      	cmp	r3, #1
 8000a06:	d160      	bne.n	8000aca <fsm_tuning_run+0x24e>
				realAmberTime = currentLed13;
 8000a08:	4b36      	ldr	r3, [pc, #216]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000a0a:	681b      	ldr	r3, [r3, #0]
 8000a0c:	4a39      	ldr	r2, [pc, #228]	; (8000af4 <fsm_tuning_run+0x278>)
 8000a0e:	6013      	str	r3, [r2, #0]
				currentLed13 = 0;
 8000a10:	4b34      	ldr	r3, [pc, #208]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	601a      	str	r2, [r3, #0]
			break;
 8000a16:	e058      	b.n	8000aca <fsm_tuning_run+0x24e>
			if (timerFlag[3] == 1) {
 8000a18:	4b2f      	ldr	r3, [pc, #188]	; (8000ad8 <fsm_tuning_run+0x25c>)
 8000a1a:	78db      	ldrb	r3, [r3, #3]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d10b      	bne.n	8000a38 <fsm_tuning_run+0x1bc>
				setTimer(3, 50);
 8000a20:	2132      	movs	r1, #50	; 0x32
 8000a22:	2003      	movs	r0, #3
 8000a24:	f000 fc50 	bl	80012c8 <setTimer>
				HAL_GPIO_TogglePin(D3_GPIO_Port, D3_Pin); //toggle green led 1
 8000a28:	2108      	movs	r1, #8
 8000a2a:	482d      	ldr	r0, [pc, #180]	; (8000ae0 <fsm_tuning_run+0x264>)
 8000a2c:	f001 fb8b 	bl	8002146 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(D5_GPIO_Port, D5_Pin); //toggle green led 2
 8000a30:	2110      	movs	r1, #16
 8000a32:	482b      	ldr	r0, [pc, #172]	; (8000ae0 <fsm_tuning_run+0x264>)
 8000a34:	f001 fb87 	bl	8002146 <HAL_GPIO_TogglePin>
			if (isButtonPressed(1) == 1) {
 8000a38:	2001      	movs	r0, #1
 8000a3a:	f7ff fb87 	bl	800014c <isButtonPressed>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b01      	cmp	r3, #1
 8000a42:	d10d      	bne.n	8000a60 <fsm_tuning_run+0x1e4>
				currentLed13++;
 8000a44:	4b27      	ldr	r3, [pc, #156]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	3301      	adds	r3, #1
 8000a4a:	4a26      	ldr	r2, [pc, #152]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000a4c:	6013      	str	r3, [r2, #0]
				if (currentLed13 > 99)
 8000a4e:	4b25      	ldr	r3, [pc, #148]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	2b63      	cmp	r3, #99	; 0x63
 8000a54:	dd02      	ble.n	8000a5c <fsm_tuning_run+0x1e0>
					currentLed13 = 0;
 8000a56:	4b23      	ldr	r3, [pc, #140]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
				updateLedBuffer();
 8000a5c:	f000 fa80 	bl	8000f60 <updateLedBuffer>
			if(isButtonPressed(0) == 1) {
 8000a60:	2000      	movs	r0, #0
 8000a62:	f7ff fb73 	bl	800014c <isButtonPressed>
 8000a66:	4603      	mov	r3, r0
 8000a68:	2b01      	cmp	r3, #1
 8000a6a:	d11c      	bne.n	8000aa6 <fsm_tuning_run+0x22a>
				clearled();
 8000a6c:	f000 fb92 	bl	8001194 <clearled>
				status = INIT;
 8000a70:	4b18      	ldr	r3, [pc, #96]	; (8000ad4 <fsm_tuning_run+0x258>)
 8000a72:	2201      	movs	r2, #1
 8000a74:	601a      	str	r2, [r3, #0]
				clearTrafficLight();
 8000a76:	f000 fab3 	bl	8000fe0 <clearTrafficLight>
				currentLed24 = 1; //mode
 8000a7a:	4b1b      	ldr	r3, [pc, #108]	; (8000ae8 <fsm_tuning_run+0x26c>)
 8000a7c:	2201      	movs	r2, #1
 8000a7e:	601a      	str	r2, [r3, #0]
				updateLedBuffer();
 8000a80:	f000 fa6e 	bl	8000f60 <updateLedBuffer>
				setTimer(0, realAmberTime * 100);
 8000a84:	4b1b      	ldr	r3, [pc, #108]	; (8000af4 <fsm_tuning_run+0x278>)
 8000a86:	681b      	ldr	r3, [r3, #0]
 8000a88:	b29b      	uxth	r3, r3
 8000a8a:	461a      	mov	r2, r3
 8000a8c:	0092      	lsls	r2, r2, #2
 8000a8e:	4413      	add	r3, r2
 8000a90:	461a      	mov	r2, r3
 8000a92:	0091      	lsls	r1, r2, #2
 8000a94:	461a      	mov	r2, r3
 8000a96:	460b      	mov	r3, r1
 8000a98:	4413      	add	r3, r2
 8000a9a:	009b      	lsls	r3, r3, #2
 8000a9c:	b29b      	uxth	r3, r3
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	2000      	movs	r0, #0
 8000aa2:	f000 fc11 	bl	80012c8 <setTimer>
			if (isButtonPressed(2) == 1) {
 8000aa6:	2002      	movs	r0, #2
 8000aa8:	f7ff fb50 	bl	800014c <isButtonPressed>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b01      	cmp	r3, #1
 8000ab0:	d10d      	bne.n	8000ace <fsm_tuning_run+0x252>
				realGreenTime = currentLed13;
 8000ab2:	4b0c      	ldr	r3, [pc, #48]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	4a10      	ldr	r2, [pc, #64]	; (8000af8 <fsm_tuning_run+0x27c>)
 8000ab8:	6013      	str	r3, [r2, #0]
				currentLed13 = 0;
 8000aba:	4b0a      	ldr	r3, [pc, #40]	; (8000ae4 <fsm_tuning_run+0x268>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	601a      	str	r2, [r3, #0]
			break;
 8000ac0:	e005      	b.n	8000ace <fsm_tuning_run+0x252>
			break;
 8000ac2:	bf00      	nop
 8000ac4:	e004      	b.n	8000ad0 <fsm_tuning_run+0x254>
			break;
 8000ac6:	bf00      	nop
 8000ac8:	e002      	b.n	8000ad0 <fsm_tuning_run+0x254>
			break;
 8000aca:	bf00      	nop
 8000acc:	e000      	b.n	8000ad0 <fsm_tuning_run+0x254>
			break;
 8000ace:	bf00      	nop
	}
}
 8000ad0:	bf00      	nop
 8000ad2:	bd80      	pop	{r7, pc}
 8000ad4:	20000070 	.word	0x20000070
 8000ad8:	20000170 	.word	0x20000170
 8000adc:	40010800 	.word	0x40010800
 8000ae0:	40010c00 	.word	0x40010c00
 8000ae4:	20000150 	.word	0x20000150
 8000ae8:	20000154 	.word	0x20000154
 8000aec:	20000080 	.word	0x20000080
 8000af0:	20000138 	.word	0x20000138
 8000af4:	20000078 	.word	0x20000078
 8000af8:	2000007c 	.word	0x2000007c

08000afc <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b082      	sub	sp, #8
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  if (huart->Instance==USART2) {
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	4a13      	ldr	r2, [pc, #76]	; (8000b58 <HAL_UART_RxCpltCallback+0x5c>)
 8000b0a:	4293      	cmp	r3, r2
 8000b0c:	d11f      	bne.n	8000b4e <HAL_UART_RxCpltCallback+0x52>
	  HAL_UART_Transmit (&huart2 , &temp , 1 , 50) ;
 8000b0e:	2332      	movs	r3, #50	; 0x32
 8000b10:	2201      	movs	r2, #1
 8000b12:	4912      	ldr	r1, [pc, #72]	; (8000b5c <HAL_UART_RxCpltCallback+0x60>)
 8000b14:	4812      	ldr	r0, [pc, #72]	; (8000b60 <HAL_UART_RxCpltCallback+0x64>)
 8000b16:	f002 fef3 	bl	8003900 <HAL_UART_Transmit>
	  uart_buffer[index_buffer++]=temp;
 8000b1a:	4b12      	ldr	r3, [pc, #72]	; (8000b64 <HAL_UART_RxCpltCallback+0x68>)
 8000b1c:	781b      	ldrb	r3, [r3, #0]
 8000b1e:	1c5a      	adds	r2, r3, #1
 8000b20:	b2d1      	uxtb	r1, r2
 8000b22:	4a10      	ldr	r2, [pc, #64]	; (8000b64 <HAL_UART_RxCpltCallback+0x68>)
 8000b24:	7011      	strb	r1, [r2, #0]
 8000b26:	461a      	mov	r2, r3
 8000b28:	4b0c      	ldr	r3, [pc, #48]	; (8000b5c <HAL_UART_RxCpltCallback+0x60>)
 8000b2a:	7819      	ldrb	r1, [r3, #0]
 8000b2c:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <HAL_UART_RxCpltCallback+0x6c>)
 8000b2e:	5499      	strb	r1, [r3, r2]
	  if (index_buffer >= MAX_BUFFER_SIZE)
 8000b30:	4b0c      	ldr	r3, [pc, #48]	; (8000b64 <HAL_UART_RxCpltCallback+0x68>)
 8000b32:	781b      	ldrb	r3, [r3, #0]
 8000b34:	2b1d      	cmp	r3, #29
 8000b36:	d902      	bls.n	8000b3e <HAL_UART_RxCpltCallback+0x42>
		  index_buffer=0;
 8000b38:	4b0a      	ldr	r3, [pc, #40]	; (8000b64 <HAL_UART_RxCpltCallback+0x68>)
 8000b3a:	2200      	movs	r2, #0
 8000b3c:	701a      	strb	r2, [r3, #0]
	  buffer_flag=1;
 8000b3e:	4b0b      	ldr	r3, [pc, #44]	; (8000b6c <HAL_UART_RxCpltCallback+0x70>)
 8000b40:	2201      	movs	r2, #1
 8000b42:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Receive_IT(&huart2, &temp, 1);
 8000b44:	2201      	movs	r2, #1
 8000b46:	4905      	ldr	r1, [pc, #20]	; (8000b5c <HAL_UART_RxCpltCallback+0x60>)
 8000b48:	4805      	ldr	r0, [pc, #20]	; (8000b60 <HAL_UART_RxCpltCallback+0x64>)
 8000b4a:	f002 ff5c 	bl	8003a06 <HAL_UART_Receive_IT>
  }
}
 8000b4e:	bf00      	nop
 8000b50:	3708      	adds	r7, #8
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40004400 	.word	0x40004400
 8000b5c:	20000188 	.word	0x20000188
 8000b60:	20000228 	.word	0x20000228
 8000b64:	20000189 	.word	0x20000189
 8000b68:	20000294 	.word	0x20000294
 8000b6c:	2000018a 	.word	0x2000018a

08000b70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b74:	f000 ff12 	bl	800199c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b78:	f000 f83c 	bl	8000bf4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b7c:	f000 f966 	bl	8000e4c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000b80:	f000 f874 	bl	8000c6c <MX_TIM2_Init>
  MX_TIM3_Init();
 8000b84:	f000 f8c2 	bl	8000d0c <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000b88:	f000 f936 	bl	8000df8 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  MX_GPIO_Init();
 8000b8c:	f000 f95e 	bl	8000e4c <MX_GPIO_Init>
  HAL_TIM_Base_Start_IT (&htim2) ;
 8000b90:	4813      	ldr	r0, [pc, #76]	; (8000be0 <main+0x70>)
 8000b92:	f001 ff4f 	bl	8002a34 <HAL_TIM_Base_Start_IT>
  HAL_UART_Receive_IT(&huart2, &temp, 1);
 8000b96:	2201      	movs	r2, #1
 8000b98:	4912      	ldr	r1, [pc, #72]	; (8000be4 <main+0x74>)
 8000b9a:	4813      	ldr	r0, [pc, #76]	; (8000be8 <main+0x78>)
 8000b9c:	f002 ff33 	bl	8003a06 <HAL_UART_Receive_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8000ba0:	2100      	movs	r1, #0
 8000ba2:	4812      	ldr	r0, [pc, #72]	; (8000bec <main+0x7c>)
 8000ba4:	f001 fff0 	bl	8002b88 <HAL_TIM_PWM_Start>
  setTimer(1, 1);
 8000ba8:	2101      	movs	r1, #1
 8000baa:	2001      	movs	r0, #1
 8000bac:	f000 fb8c 	bl	80012c8 <setTimer>
  setTimer(9, 1);
 8000bb0:	2101      	movs	r1, #1
 8000bb2:	2009      	movs	r0, #9
 8000bb4:	f000 fb88 	bl	80012c8 <setTimer>
  while (1)
  {
  	fsm_automatic_run();
 8000bb8:	f7ff fbc4 	bl	8000344 <fsm_automatic_run>
  	fsm_tuning_run();
 8000bbc:	f7ff fe5e 	bl	800087c <fsm_tuning_run>
  	manual_fsm_run();
 8000bc0:	f7ff fcf2 	bl	80005a8 <manual_fsm_run>
  	fsm_pedestrian();
 8000bc4:	f7ff fd8e 	bl	80006e4 <fsm_pedestrian>
	  if(buffer_flag == 1){
 8000bc8:	4b09      	ldr	r3, [pc, #36]	; (8000bf0 <main+0x80>)
 8000bca:	781b      	ldrb	r3, [r3, #0]
 8000bcc:	2b01      	cmp	r3, #1
 8000bce:	d104      	bne.n	8000bda <main+0x6a>
		  command_parser_fsm();
 8000bd0:	f000 fd60 	bl	8001694 <command_parser_fsm>
		  buffer_flag = 0;
 8000bd4:	4b06      	ldr	r3, [pc, #24]	; (8000bf0 <main+0x80>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	701a      	strb	r2, [r3, #0]
	  }
//	  HAL_UART_Transmit(&huart2, "1", 1, 50);
	  uart_communication_fsm();
 8000bda:	f000 fddf 	bl	800179c <uart_communication_fsm>
  	fsm_automatic_run();
 8000bde:	e7eb      	b.n	8000bb8 <main+0x48>
 8000be0:	200001e0 	.word	0x200001e0
 8000be4:	20000188 	.word	0x20000188
 8000be8:	20000228 	.word	0x20000228
 8000bec:	20000198 	.word	0x20000198
 8000bf0:	2000018a 	.word	0x2000018a

08000bf4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	b090      	sub	sp, #64	; 0x40
 8000bf8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bfa:	f107 0318 	add.w	r3, r7, #24
 8000bfe:	2228      	movs	r2, #40	; 0x28
 8000c00:	2100      	movs	r1, #0
 8000c02:	4618      	mov	r0, r3
 8000c04:	f003 fcce 	bl	80045a4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	2200      	movs	r2, #0
 8000c0c:	601a      	str	r2, [r3, #0]
 8000c0e:	605a      	str	r2, [r3, #4]
 8000c10:	609a      	str	r2, [r3, #8]
 8000c12:	60da      	str	r2, [r3, #12]
 8000c14:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c16:	2302      	movs	r3, #2
 8000c18:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c1e:	2310      	movs	r3, #16
 8000c20:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c22:	2300      	movs	r3, #0
 8000c24:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c26:	f107 0318 	add.w	r3, r7, #24
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f001 faa4 	bl	8002178 <HAL_RCC_OscConfig>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d001      	beq.n	8000c3a <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c36:	f000 f98d 	bl	8000f54 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c3a:	230f      	movs	r3, #15
 8000c3c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c42:	2300      	movs	r3, #0
 8000c44:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000c46:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000c4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2100      	movs	r1, #0
 8000c54:	4618      	mov	r0, r3
 8000c56:	f001 fd0f 	bl	8002678 <HAL_RCC_ClockConfig>
 8000c5a:	4603      	mov	r3, r0
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d001      	beq.n	8000c64 <SystemClock_Config+0x70>
  {
    Error_Handler();
 8000c60:	f000 f978 	bl	8000f54 <Error_Handler>
  }
}
 8000c64:	bf00      	nop
 8000c66:	3740      	adds	r7, #64	; 0x40
 8000c68:	46bd      	mov	sp, r7
 8000c6a:	bd80      	pop	{r7, pc}

08000c6c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b086      	sub	sp, #24
 8000c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c72:	f107 0308 	add.w	r3, r7, #8
 8000c76:	2200      	movs	r2, #0
 8000c78:	601a      	str	r2, [r3, #0]
 8000c7a:	605a      	str	r2, [r3, #4]
 8000c7c:	609a      	str	r2, [r3, #8]
 8000c7e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c80:	463b      	mov	r3, r7
 8000c82:	2200      	movs	r2, #0
 8000c84:	601a      	str	r2, [r3, #0]
 8000c86:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c88:	4b1f      	ldr	r3, [pc, #124]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000c8a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000c8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000c90:	4b1d      	ldr	r3, [pc, #116]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000c92:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000c96:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c98:	4b1b      	ldr	r3, [pc, #108]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000c9a:	2200      	movs	r2, #0
 8000c9c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000c9e:	4b1a      	ldr	r3, [pc, #104]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000ca0:	2209      	movs	r2, #9
 8000ca2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ca4:	4b18      	ldr	r3, [pc, #96]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000ca6:	2200      	movs	r2, #0
 8000ca8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000caa:	4b17      	ldr	r3, [pc, #92]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cb0:	4815      	ldr	r0, [pc, #84]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000cb2:	f001 fe6f 	bl	8002994 <HAL_TIM_Base_Init>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d001      	beq.n	8000cc0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cbc:	f000 f94a 	bl	8000f54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cc0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000cc4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cc6:	f107 0308 	add.w	r3, r7, #8
 8000cca:	4619      	mov	r1, r3
 8000ccc:	480e      	ldr	r0, [pc, #56]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000cce:	f002 f9c7 	bl	8003060 <HAL_TIM_ConfigClockSource>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d001      	beq.n	8000cdc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000cd8:	f000 f93c 	bl	8000f54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000ce4:	463b      	mov	r3, r7
 8000ce6:	4619      	mov	r1, r3
 8000ce8:	4807      	ldr	r0, [pc, #28]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000cea:	f002 fd49 	bl	8003780 <HAL_TIMEx_MasterConfigSynchronization>
 8000cee:	4603      	mov	r3, r0
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d001      	beq.n	8000cf8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000cf4:	f000 f92e 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000cf8:	4803      	ldr	r0, [pc, #12]	; (8000d08 <MX_TIM2_Init+0x9c>)
 8000cfa:	f001 fe9b 	bl	8002a34 <HAL_TIM_Base_Start_IT>
  /* USER CODE END TIM2_Init 2 */

}
 8000cfe:	bf00      	nop
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
 8000d06:	bf00      	nop
 8000d08:	200001e0 	.word	0x200001e0

08000d0c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b08e      	sub	sp, #56	; 0x38
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000d12:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d16:	2200      	movs	r2, #0
 8000d18:	601a      	str	r2, [r3, #0]
 8000d1a:	605a      	str	r2, [r3, #4]
 8000d1c:	609a      	str	r2, [r3, #8]
 8000d1e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d20:	f107 0320 	add.w	r3, r7, #32
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d2a:	1d3b      	adds	r3, r7, #4
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	601a      	str	r2, [r3, #0]
 8000d30:	605a      	str	r2, [r3, #4]
 8000d32:	609a      	str	r2, [r3, #8]
 8000d34:	60da      	str	r2, [r3, #12]
 8000d36:	611a      	str	r2, [r3, #16]
 8000d38:	615a      	str	r2, [r3, #20]
 8000d3a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d3c:	4b2c      	ldr	r3, [pc, #176]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d3e:	4a2d      	ldr	r2, [pc, #180]	; (8000df4 <MX_TIM3_Init+0xe8>)
 8000d40:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 8000d42:	4b2b      	ldr	r3, [pc, #172]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d44:	223f      	movs	r2, #63	; 0x3f
 8000d46:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d48:	4b29      	ldr	r3, [pc, #164]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 8000d4e:	4b28      	ldr	r3, [pc, #160]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d50:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000d54:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d56:	4b26      	ldr	r3, [pc, #152]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d5c:	4b24      	ldr	r3, [pc, #144]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d5e:	2200      	movs	r2, #0
 8000d60:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d62:	4823      	ldr	r0, [pc, #140]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d64:	f001 fe16 	bl	8002994 <HAL_TIM_Base_Init>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000d6e:	f000 f8f1 	bl	8000f54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d76:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000d78:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8000d7c:	4619      	mov	r1, r3
 8000d7e:	481c      	ldr	r0, [pc, #112]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d80:	f002 f96e 	bl	8003060 <HAL_TIM_ConfigClockSource>
 8000d84:	4603      	mov	r3, r0
 8000d86:	2b00      	cmp	r3, #0
 8000d88:	d001      	beq.n	8000d8e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000d8a:	f000 f8e3 	bl	8000f54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d8e:	4818      	ldr	r0, [pc, #96]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000d90:	f001 fea2 	bl	8002ad8 <HAL_TIM_PWM_Init>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000d9a:	f000 f8db 	bl	8000f54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d9e:	2300      	movs	r3, #0
 8000da0:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000da2:	2300      	movs	r3, #0
 8000da4:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000da6:	f107 0320 	add.w	r3, r7, #32
 8000daa:	4619      	mov	r1, r3
 8000dac:	4810      	ldr	r0, [pc, #64]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000dae:	f002 fce7 	bl	8003780 <HAL_TIMEx_MasterConfigSynchronization>
 8000db2:	4603      	mov	r3, r0
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d001      	beq.n	8000dbc <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000db8:	f000 f8cc 	bl	8000f54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000dbc:	2360      	movs	r3, #96	; 0x60
 8000dbe:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000dc4:	2300      	movs	r3, #0
 8000dc6:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000dc8:	2300      	movs	r3, #0
 8000dca:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2200      	movs	r2, #0
 8000dd0:	4619      	mov	r1, r3
 8000dd2:	4807      	ldr	r0, [pc, #28]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000dd4:	f002 f882 	bl	8002edc <HAL_TIM_PWM_ConfigChannel>
 8000dd8:	4603      	mov	r3, r0
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000dde:	f000 f8b9 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000de2:	4803      	ldr	r0, [pc, #12]	; (8000df0 <MX_TIM3_Init+0xe4>)
 8000de4:	f000 fb40 	bl	8001468 <HAL_TIM_MspPostInit>

}
 8000de8:	bf00      	nop
 8000dea:	3738      	adds	r7, #56	; 0x38
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}
 8000df0:	20000198 	.word	0x20000198
 8000df4:	40000400 	.word	0x40000400

08000df8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000df8:	b580      	push	{r7, lr}
 8000dfa:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dfc:	4b11      	ldr	r3, [pc, #68]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000dfe:	4a12      	ldr	r2, [pc, #72]	; (8000e48 <MX_USART2_UART_Init+0x50>)
 8000e00:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000e02:	4b10      	ldr	r3, [pc, #64]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e04:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000e08:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000e0a:	4b0e      	ldr	r3, [pc, #56]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e10:	4b0c      	ldr	r3, [pc, #48]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e16:	4b0b      	ldr	r3, [pc, #44]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e18:	2200      	movs	r2, #0
 8000e1a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e1c:	4b09      	ldr	r3, [pc, #36]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e1e:	220c      	movs	r2, #12
 8000e20:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e22:	4b08      	ldr	r3, [pc, #32]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e28:	4b06      	ldr	r3, [pc, #24]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e2a:	2200      	movs	r2, #0
 8000e2c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e2e:	4805      	ldr	r0, [pc, #20]	; (8000e44 <MX_USART2_UART_Init+0x4c>)
 8000e30:	f002 fd16 	bl	8003860 <HAL_UART_Init>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e3a:	f000 f88b 	bl	8000f54 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	20000228 	.word	0x20000228
 8000e48:	40004400 	.word	0x40004400

08000e4c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b086      	sub	sp, #24
 8000e50:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e52:	f107 0308 	add.w	r3, r7, #8
 8000e56:	2200      	movs	r2, #0
 8000e58:	601a      	str	r2, [r3, #0]
 8000e5a:	605a      	str	r2, [r3, #4]
 8000e5c:	609a      	str	r2, [r3, #8]
 8000e5e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e60:	4b2e      	ldr	r3, [pc, #184]	; (8000f1c <MX_GPIO_Init+0xd0>)
 8000e62:	699b      	ldr	r3, [r3, #24]
 8000e64:	4a2d      	ldr	r2, [pc, #180]	; (8000f1c <MX_GPIO_Init+0xd0>)
 8000e66:	f043 0304 	orr.w	r3, r3, #4
 8000e6a:	6193      	str	r3, [r2, #24]
 8000e6c:	4b2b      	ldr	r3, [pc, #172]	; (8000f1c <MX_GPIO_Init+0xd0>)
 8000e6e:	699b      	ldr	r3, [r3, #24]
 8000e70:	f003 0304 	and.w	r3, r3, #4
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e78:	4b28      	ldr	r3, [pc, #160]	; (8000f1c <MX_GPIO_Init+0xd0>)
 8000e7a:	699b      	ldr	r3, [r3, #24]
 8000e7c:	4a27      	ldr	r2, [pc, #156]	; (8000f1c <MX_GPIO_Init+0xd0>)
 8000e7e:	f043 0308 	orr.w	r3, r3, #8
 8000e82:	6193      	str	r3, [r2, #24]
 8000e84:	4b25      	ldr	r3, [pc, #148]	; (8000f1c <MX_GPIO_Init+0xd0>)
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	f003 0308 	and.w	r3, r3, #8
 8000e8c:	603b      	str	r3, [r7, #0]
 8000e8e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, D6_Pin|D3_Pin|D5_Pin|D4_Pin, GPIO_PIN_RESET);
 8000e90:	2200      	movs	r2, #0
 8000e92:	f44f 6187 	mov.w	r1, #1080	; 0x438
 8000e96:	4822      	ldr	r0, [pc, #136]	; (8000f20 <MX_GPIO_Init+0xd4>)
 8000e98:	f001 f93d 	bl	8002116 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D7_Pin|D2_Pin, GPIO_PIN_RESET);
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000ea2:	4820      	ldr	r0, [pc, #128]	; (8000f24 <MX_GPIO_Init+0xd8>)
 8000ea4:	f001 f937 	bl	8002116 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin;
 8000ea8:	2313      	movs	r3, #19
 8000eaa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eb0:	2301      	movs	r3, #1
 8000eb2:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb4:	f107 0308 	add.w	r3, r7, #8
 8000eb8:	4619      	mov	r1, r3
 8000eba:	481a      	ldr	r0, [pc, #104]	; (8000f24 <MX_GPIO_Init+0xd8>)
 8000ebc:	f000 ff90 	bl	8001de0 <HAL_GPIO_Init>

  /*Configure GPIO pin : A3_Pin */
  GPIO_InitStruct.Pin = A3_Pin;
 8000ec0:	2301      	movs	r3, #1
 8000ec2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ec8:	2301      	movs	r3, #1
 8000eca:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(A3_GPIO_Port, &GPIO_InitStruct);
 8000ecc:	f107 0308 	add.w	r3, r7, #8
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	4813      	ldr	r0, [pc, #76]	; (8000f20 <MX_GPIO_Init+0xd4>)
 8000ed4:	f000 ff84 	bl	8001de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : D6_Pin D3_Pin D5_Pin D4_Pin */
  GPIO_InitStruct.Pin = D6_Pin|D3_Pin|D5_Pin|D4_Pin;
 8000ed8:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8000edc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2302      	movs	r3, #2
 8000ee8:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	4619      	mov	r1, r3
 8000ef0:	480b      	ldr	r0, [pc, #44]	; (8000f20 <MX_GPIO_Init+0xd4>)
 8000ef2:	f000 ff75 	bl	8001de0 <HAL_GPIO_Init>

  /*Configure GPIO pins : D7_Pin D2_Pin */
  GPIO_InitStruct.Pin = D7_Pin|D2_Pin;
 8000ef6:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8000efa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2302      	movs	r3, #2
 8000f06:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f08:	f107 0308 	add.w	r3, r7, #8
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <MX_GPIO_Init+0xd8>)
 8000f10:	f000 ff66 	bl	8001de0 <HAL_GPIO_Init>

}
 8000f14:	bf00      	nop
 8000f16:	3718      	adds	r7, #24
 8000f18:	46bd      	mov	sp, r7
 8000f1a:	bd80      	pop	{r7, pc}
 8000f1c:	40021000 	.word	0x40021000
 8000f20:	40010c00 	.word	0x40010c00
 8000f24:	40010800 	.word	0x40010800

08000f28 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b082      	sub	sp, #8
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
	timer_run();
 8000f30:	f000 fa0c 	bl	800134c <timer_run>
	getKeyInput(0);
 8000f34:	2000      	movs	r0, #0
 8000f36:	f7ff f933 	bl	80001a0 <getKeyInput>
	getKeyInput(1);
 8000f3a:	2001      	movs	r0, #1
 8000f3c:	f7ff f930 	bl	80001a0 <getKeyInput>
	getKeyInput(2);
 8000f40:	2002      	movs	r0, #2
 8000f42:	f7ff f92d 	bl	80001a0 <getKeyInput>
	getKeyInput(3);
 8000f46:	2003      	movs	r0, #3
 8000f48:	f7ff f92a 	bl	80001a0 <getKeyInput>
}
 8000f4c:	bf00      	nop
 8000f4e:	3708      	adds	r7, #8
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}

08000f54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f58:	b672      	cpsid	i
}
 8000f5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f5c:	e7fe      	b.n	8000f5c <Error_Handler+0x8>
	...

08000f60 <updateLedBuffer>:
//void update7SEGLed(int index) {
//	enState(index);
//	display7SEG(led_buffer[index]);
//}
//
void updateLedBuffer() {
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
	led_buffer[0] = currentLed13 / 10;
 8000f64:	4b1a      	ldr	r3, [pc, #104]	; (8000fd0 <updateLedBuffer+0x70>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	4a1a      	ldr	r2, [pc, #104]	; (8000fd4 <updateLedBuffer+0x74>)
 8000f6a:	fb82 1203 	smull	r1, r2, r2, r3
 8000f6e:	1092      	asrs	r2, r2, #2
 8000f70:	17db      	asrs	r3, r3, #31
 8000f72:	1ad3      	subs	r3, r2, r3
 8000f74:	4a18      	ldr	r2, [pc, #96]	; (8000fd8 <updateLedBuffer+0x78>)
 8000f76:	6013      	str	r3, [r2, #0]
	led_buffer[2] = currentLed13 % 10;
 8000f78:	4b15      	ldr	r3, [pc, #84]	; (8000fd0 <updateLedBuffer+0x70>)
 8000f7a:	6819      	ldr	r1, [r3, #0]
 8000f7c:	4b15      	ldr	r3, [pc, #84]	; (8000fd4 <updateLedBuffer+0x74>)
 8000f7e:	fb83 2301 	smull	r2, r3, r3, r1
 8000f82:	109a      	asrs	r2, r3, #2
 8000f84:	17cb      	asrs	r3, r1, #31
 8000f86:	1ad2      	subs	r2, r2, r3
 8000f88:	4613      	mov	r3, r2
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	4413      	add	r3, r2
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	1aca      	subs	r2, r1, r3
 8000f92:	4b11      	ldr	r3, [pc, #68]	; (8000fd8 <updateLedBuffer+0x78>)
 8000f94:	609a      	str	r2, [r3, #8]

	led_buffer[1] = currentLed24 / 10;
 8000f96:	4b11      	ldr	r3, [pc, #68]	; (8000fdc <updateLedBuffer+0x7c>)
 8000f98:	681b      	ldr	r3, [r3, #0]
 8000f9a:	4a0e      	ldr	r2, [pc, #56]	; (8000fd4 <updateLedBuffer+0x74>)
 8000f9c:	fb82 1203 	smull	r1, r2, r2, r3
 8000fa0:	1092      	asrs	r2, r2, #2
 8000fa2:	17db      	asrs	r3, r3, #31
 8000fa4:	1ad3      	subs	r3, r2, r3
 8000fa6:	4a0c      	ldr	r2, [pc, #48]	; (8000fd8 <updateLedBuffer+0x78>)
 8000fa8:	6053      	str	r3, [r2, #4]
	led_buffer[3] = currentLed24 % 10;
 8000faa:	4b0c      	ldr	r3, [pc, #48]	; (8000fdc <updateLedBuffer+0x7c>)
 8000fac:	6819      	ldr	r1, [r3, #0]
 8000fae:	4b09      	ldr	r3, [pc, #36]	; (8000fd4 <updateLedBuffer+0x74>)
 8000fb0:	fb83 2301 	smull	r2, r3, r3, r1
 8000fb4:	109a      	asrs	r2, r3, #2
 8000fb6:	17cb      	asrs	r3, r1, #31
 8000fb8:	1ad2      	subs	r2, r2, r3
 8000fba:	4613      	mov	r3, r2
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	1aca      	subs	r2, r1, r3
 8000fc4:	4b04      	ldr	r3, [pc, #16]	; (8000fd8 <updateLedBuffer+0x78>)
 8000fc6:	60da      	str	r2, [r3, #12]
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	20000150 	.word	0x20000150
 8000fd4:	66666667 	.word	0x66666667
 8000fd8:	20000140 	.word	0x20000140
 8000fdc:	20000154 	.word	0x20000154

08000fe0 <clearTrafficLight>:
//  		  	HAL_GPIO_WritePin(SegF_GPIO_Port, SegF_Pin, RESET);
//  		  	HAL_GPIO_WritePin(SegG_GPIO_Port, SegG_Pin, RESET);
//  	  }
//    }
//
  void clearTrafficLight() {
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0
//  	HAL_GPIO_WritePin(GPIOA, Yellow1_Pin, SET);
//  	HAL_GPIO_WritePin(GPIOA, Green2_Pin, SET);
//  	HAL_GPIO_WritePin(GPIOA, Red2_Pin, SET);
//  	HAL_GPIO_WritePin(GPIOA, Yellow2_Pin, SET);

  	led_buffer[0] = 0;
 8000fe4:	4b0a      	ldr	r3, [pc, #40]	; (8001010 <clearTrafficLight+0x30>)
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	601a      	str	r2, [r3, #0]
  	led_buffer[1] = 0;
 8000fea:	4b09      	ldr	r3, [pc, #36]	; (8001010 <clearTrafficLight+0x30>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	605a      	str	r2, [r3, #4]
  	led_buffer[2] = 0;
 8000ff0:	4b07      	ldr	r3, [pc, #28]	; (8001010 <clearTrafficLight+0x30>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  	led_buffer[3] = 0;
 8000ff6:	4b06      	ldr	r3, [pc, #24]	; (8001010 <clearTrafficLight+0x30>)
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	60da      	str	r2, [r3, #12]

  	currentLed13 = 0;
 8000ffc:	4b05      	ldr	r3, [pc, #20]	; (8001014 <clearTrafficLight+0x34>)
 8000ffe:	2200      	movs	r2, #0
 8001000:	601a      	str	r2, [r3, #0]
  	currentLed24 = 0;
 8001002:	4b05      	ldr	r3, [pc, #20]	; (8001018 <clearTrafficLight+0x38>)
 8001004:	2200      	movs	r2, #0
 8001006:	601a      	str	r2, [r3, #0]
//  	clear7SEG();
  }
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr
 8001010:	20000140 	.word	0x20000140
 8001014:	20000150 	.word	0x20000150
 8001018:	20000154 	.word	0x20000154

0800101c <onAmber1>:

  void onAmber1() {
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8001020:	2201      	movs	r2, #1
 8001022:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001026:	4805      	ldr	r0, [pc, #20]	; (800103c <onAmber1+0x20>)
 8001028:	f001 f875 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800102c:	2201      	movs	r2, #1
 800102e:	2108      	movs	r1, #8
 8001030:	4803      	ldr	r0, [pc, #12]	; (8001040 <onAmber1+0x24>)
 8001032:	f001 f870 	bl	8002116 <HAL_GPIO_WritePin>
  }
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	40010800 	.word	0x40010800
 8001040:	40010c00 	.word	0x40010c00

08001044 <onRed1>:

  void onRed1() {
 8001044:	b580      	push	{r7, lr}
 8001046:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, SET);
 8001048:	2201      	movs	r2, #1
 800104a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800104e:	4805      	ldr	r0, [pc, #20]	; (8001064 <onRed1+0x20>)
 8001050:	f001 f861 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 8001054:	2200      	movs	r2, #0
 8001056:	2108      	movs	r1, #8
 8001058:	4803      	ldr	r0, [pc, #12]	; (8001068 <onRed1+0x24>)
 800105a:	f001 f85c 	bl	8002116 <HAL_GPIO_WritePin>
  }
 800105e:	bf00      	nop
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40010800 	.word	0x40010800
 8001068:	40010c00 	.word	0x40010c00

0800106c <onGreen1>:

  void onGreen1() {
 800106c:	b580      	push	{r7, lr}
 800106e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8001070:	2200      	movs	r2, #0
 8001072:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001076:	4805      	ldr	r0, [pc, #20]	; (800108c <onGreen1+0x20>)
 8001078:	f001 f84d 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, SET);
 800107c:	2201      	movs	r2, #1
 800107e:	2108      	movs	r1, #8
 8001080:	4803      	ldr	r0, [pc, #12]	; (8001090 <onGreen1+0x24>)
 8001082:	f001 f848 	bl	8002116 <HAL_GPIO_WritePin>
  }
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40010800 	.word	0x40010800
 8001090:	40010c00 	.word	0x40010c00

08001094 <onAmber2>:

  void onAmber2() {
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 8001098:	2201      	movs	r2, #1
 800109a:	2120      	movs	r1, #32
 800109c:	4804      	ldr	r0, [pc, #16]	; (80010b0 <onAmber2+0x1c>)
 800109e:	f001 f83a 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2110      	movs	r1, #16
 80010a6:	4802      	ldr	r0, [pc, #8]	; (80010b0 <onAmber2+0x1c>)
 80010a8:	f001 f835 	bl	8002116 <HAL_GPIO_WritePin>
  }
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40010c00 	.word	0x40010c00

080010b4 <onRed2>:

  void onRed2() {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	2120      	movs	r1, #32
 80010bc:	4804      	ldr	r0, [pc, #16]	; (80010d0 <onRed2+0x1c>)
 80010be:	f001 f82a 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2110      	movs	r1, #16
 80010c6:	4802      	ldr	r0, [pc, #8]	; (80010d0 <onRed2+0x1c>)
 80010c8:	f001 f825 	bl	8002116 <HAL_GPIO_WritePin>
  }
 80010cc:	bf00      	nop
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40010c00 	.word	0x40010c00

080010d4 <onGreen2>:

  void onGreen2() {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80010d8:	2200      	movs	r2, #0
 80010da:	2120      	movs	r1, #32
 80010dc:	4804      	ldr	r0, [pc, #16]	; (80010f0 <onGreen2+0x1c>)
 80010de:	f001 f81a 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, SET);
 80010e2:	2201      	movs	r2, #1
 80010e4:	2110      	movs	r1, #16
 80010e6:	4802      	ldr	r0, [pc, #8]	; (80010f0 <onGreen2+0x1c>)
 80010e8:	f001 f815 	bl	8002116 <HAL_GPIO_WritePin>
  }
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40010c00 	.word	0x40010c00

080010f4 <onAmberPedes>:

  void onAmberPedes() {
 80010f4:	b580      	push	{r7, lr}
 80010f6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 80010f8:	2201      	movs	r2, #1
 80010fa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80010fe:	4805      	ldr	r0, [pc, #20]	; (8001114 <onAmberPedes+0x20>)
 8001100:	f001 f809 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 8001104:	2201      	movs	r2, #1
 8001106:	f44f 7180 	mov.w	r1, #256	; 0x100
 800110a:	4803      	ldr	r0, [pc, #12]	; (8001118 <onAmberPedes+0x24>)
 800110c:	f001 f803 	bl	8002116 <HAL_GPIO_WritePin>
  }
 8001110:	bf00      	nop
 8001112:	bd80      	pop	{r7, pc}
 8001114:	40010c00 	.word	0x40010c00
 8001118:	40010800 	.word	0x40010800

0800111c <onGreenPedes>:
  void onGreenPedes() {
 800111c:	b580      	push	{r7, lr}
 800111e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8001120:	2200      	movs	r2, #0
 8001122:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001126:	4805      	ldr	r0, [pc, #20]	; (800113c <onGreenPedes+0x20>)
 8001128:	f000 fff5 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, SET);
 800112c:	2201      	movs	r2, #1
 800112e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001132:	4803      	ldr	r0, [pc, #12]	; (8001140 <onGreenPedes+0x24>)
 8001134:	f000 ffef 	bl	8002116 <HAL_GPIO_WritePin>
  }
 8001138:	bf00      	nop
 800113a:	bd80      	pop	{r7, pc}
 800113c:	40010c00 	.word	0x40010c00
 8001140:	40010800 	.word	0x40010800

08001144 <onRedPedes>:
  void onRedPedes() {
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, SET);
 8001148:	2201      	movs	r2, #1
 800114a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800114e:	4805      	ldr	r0, [pc, #20]	; (8001164 <onRedPedes+0x20>)
 8001150:	f000 ffe1 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 8001154:	2200      	movs	r2, #0
 8001156:	f44f 7180 	mov.w	r1, #256	; 0x100
 800115a:	4803      	ldr	r0, [pc, #12]	; (8001168 <onRedPedes+0x24>)
 800115c:	f000 ffdb 	bl	8002116 <HAL_GPIO_WritePin>
  }
 8001160:	bf00      	nop
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40010c00 	.word	0x40010c00
 8001168:	40010800 	.word	0x40010800

0800116c <clearPedesLed>:
  void clearPedesLed() {
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <clearPedesLed+0x20>)
 8001178:	f000 ffcd 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, RESET);
 800117c:	2200      	movs	r2, #0
 800117e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001182:	4803      	ldr	r0, [pc, #12]	; (8001190 <clearPedesLed+0x24>)
 8001184:	f000 ffc7 	bl	8002116 <HAL_GPIO_WritePin>
  }
 8001188:	bf00      	nop
 800118a:	bd80      	pop	{r7, pc}
 800118c:	40010c00 	.word	0x40010c00
 8001190:	40010800 	.word	0x40010800

08001194 <clearled>:


  void clearled() {
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(D2_GPIO_Port, D2_Pin, RESET);
 8001198:	2200      	movs	r2, #0
 800119a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800119e:	480a      	ldr	r0, [pc, #40]	; (80011c8 <clearled+0x34>)
 80011a0:	f000 ffb9 	bl	8002116 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D3_GPIO_Port, D3_Pin, RESET);
 80011a4:	2200      	movs	r2, #0
 80011a6:	2108      	movs	r1, #8
 80011a8:	4808      	ldr	r0, [pc, #32]	; (80011cc <clearled+0x38>)
 80011aa:	f000 ffb4 	bl	8002116 <HAL_GPIO_WritePin>

    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, RESET);
 80011ae:	2200      	movs	r2, #0
 80011b0:	2120      	movs	r1, #32
 80011b2:	4806      	ldr	r0, [pc, #24]	; (80011cc <clearled+0x38>)
 80011b4:	f000 ffaf 	bl	8002116 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, RESET);
 80011b8:	2200      	movs	r2, #0
 80011ba:	2110      	movs	r1, #16
 80011bc:	4803      	ldr	r0, [pc, #12]	; (80011cc <clearled+0x38>)
 80011be:	f000 ffaa 	bl	8002116 <HAL_GPIO_WritePin>
  }
 80011c2:	bf00      	nop
 80011c4:	bd80      	pop	{r7, pc}
 80011c6:	bf00      	nop
 80011c8:	40010800 	.word	0x40010800
 80011cc:	40010c00 	.word	0x40010c00

080011d0 <buzzer_on>:

  int time_buzzer;
  TIM_HandleTypeDef htim3;
  int duty=0;

  void buzzer_on() {
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
	  if (status==AUTO_RED_GREEN) {
 80011d4:	4b2e      	ldr	r3, [pc, #184]	; (8001290 <buzzer_on+0xc0>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	2b02      	cmp	r3, #2
 80011da:	d157      	bne.n	800128c <buzzer_on+0xbc>
		  if (buzzer_flag==1) {
 80011dc:	4b2d      	ldr	r3, [pc, #180]	; (8001294 <buzzer_on+0xc4>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d131      	bne.n	8001248 <buzzer_on+0x78>
			  if (currentLed24>2) {
 80011e4:	4b2c      	ldr	r3, [pc, #176]	; (8001298 <buzzer_on+0xc8>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	2b02      	cmp	r3, #2
 80011ea:	dd0a      	ble.n	8001202 <buzzer_on+0x32>
				  currentLed24=2;
 80011ec:	4b2a      	ldr	r3, [pc, #168]	; (8001298 <buzzer_on+0xc8>)
 80011ee:	2202      	movs	r2, #2
 80011f0:	601a      	str	r2, [r3, #0]
				  setTimer(4, 200);
 80011f2:	21c8      	movs	r1, #200	; 0xc8
 80011f4:	2004      	movs	r0, #4
 80011f6:	f000 f867 	bl	80012c8 <setTimer>
				  time_buzzer=200;
 80011fa:	4b28      	ldr	r3, [pc, #160]	; (800129c <buzzer_on+0xcc>)
 80011fc:	22c8      	movs	r2, #200	; 0xc8
 80011fe:	601a      	str	r2, [r3, #0]
 8001200:	e019      	b.n	8001236 <buzzer_on+0x66>
//				  onRedPedes();
			  } else {
				  setTimer(4, (currentLed24+1)*100);
 8001202:	4b25      	ldr	r3, [pc, #148]	; (8001298 <buzzer_on+0xc8>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	3301      	adds	r3, #1
 8001208:	b29b      	uxth	r3, r3
 800120a:	461a      	mov	r2, r3
 800120c:	0092      	lsls	r2, r2, #2
 800120e:	4413      	add	r3, r2
 8001210:	461a      	mov	r2, r3
 8001212:	0091      	lsls	r1, r2, #2
 8001214:	461a      	mov	r2, r3
 8001216:	460b      	mov	r3, r1
 8001218:	4413      	add	r3, r2
 800121a:	009b      	lsls	r3, r3, #2
 800121c:	b29b      	uxth	r3, r3
 800121e:	4619      	mov	r1, r3
 8001220:	2004      	movs	r0, #4
 8001222:	f000 f851 	bl	80012c8 <setTimer>
				  time_buzzer=(currentLed24+1)*100;
 8001226:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <buzzer_on+0xc8>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	3301      	adds	r3, #1
 800122c:	2264      	movs	r2, #100	; 0x64
 800122e:	fb02 f303 	mul.w	r3, r2, r3
 8001232:	4a1a      	ldr	r2, [pc, #104]	; (800129c <buzzer_on+0xcc>)
 8001234:	6013      	str	r3, [r2, #0]
//				  onAmberPedes();
			  }
			  buzzer_flag=0;
 8001236:	4b17      	ldr	r3, [pc, #92]	; (8001294 <buzzer_on+0xc4>)
 8001238:	2200      	movs	r2, #0
 800123a:	601a      	str	r2, [r3, #0]
			  duty=0;
 800123c:	4b18      	ldr	r3, [pc, #96]	; (80012a0 <buzzer_on+0xd0>)
 800123e:	2200      	movs	r2, #0
 8001240:	601a      	str	r2, [r3, #0]
			  timerFlag[6]=1;
 8001242:	4b18      	ldr	r3, [pc, #96]	; (80012a4 <buzzer_on+0xd4>)
 8001244:	2201      	movs	r2, #1
 8001246:	719a      	strb	r2, [r3, #6]
		  }
		  if (duty>=100) {
 8001248:	4b15      	ldr	r3, [pc, #84]	; (80012a0 <buzzer_on+0xd0>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	2b63      	cmp	r3, #99	; 0x63
 800124e:	dd02      	ble.n	8001256 <buzzer_on+0x86>
			  duty=0;
 8001250:	4b13      	ldr	r3, [pc, #76]	; (80012a0 <buzzer_on+0xd0>)
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
		  }
		  __HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,duty);
 8001256:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <buzzer_on+0xd0>)
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	4b13      	ldr	r3, [pc, #76]	; (80012a8 <buzzer_on+0xd8>)
 800125c:	681b      	ldr	r3, [r3, #0]
 800125e:	635a      	str	r2, [r3, #52]	; 0x34
		  if (timerFlag[6]==1) {
 8001260:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <buzzer_on+0xd4>)
 8001262:	799b      	ldrb	r3, [r3, #6]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d111      	bne.n	800128c <buzzer_on+0xbc>
			  duty+=1;
 8001268:	4b0d      	ldr	r3, [pc, #52]	; (80012a0 <buzzer_on+0xd0>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	3301      	adds	r3, #1
 800126e:	4a0c      	ldr	r2, [pc, #48]	; (80012a0 <buzzer_on+0xd0>)
 8001270:	6013      	str	r3, [r2, #0]
			  setTimer(6, time_buzzer/100);
 8001272:	4b0a      	ldr	r3, [pc, #40]	; (800129c <buzzer_on+0xcc>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a0d      	ldr	r2, [pc, #52]	; (80012ac <buzzer_on+0xdc>)
 8001278:	fb82 1203 	smull	r1, r2, r2, r3
 800127c:	1152      	asrs	r2, r2, #5
 800127e:	17db      	asrs	r3, r3, #31
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	b29b      	uxth	r3, r3
 8001284:	4619      	mov	r1, r3
 8001286:	2006      	movs	r0, #6
 8001288:	f000 f81e 	bl	80012c8 <setTimer>
		  }
	  }
  }
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	20000070 	.word	0x20000070
 8001294:	2000013c 	.word	0x2000013c
 8001298:	20000154 	.word	0x20000154
 800129c:	20000270 	.word	0x20000270
 80012a0:	20000158 	.word	0x20000158
 80012a4:	20000170 	.word	0x20000170
 80012a8:	20000198 	.word	0x20000198
 80012ac:	51eb851f 	.word	0x51eb851f

080012b0 <buzzer_off>:

  void buzzer_off() {
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
	  __HAL_TIM_SetCompare (&htim3,TIM_CHANNEL_1,0);
 80012b4:	4b03      	ldr	r3, [pc, #12]	; (80012c4 <buzzer_off+0x14>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2200      	movs	r2, #0
 80012ba:	635a      	str	r2, [r3, #52]	; 0x34
    }
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	bc80      	pop	{r7}
 80012c2:	4770      	bx	lr
 80012c4:	20000198 	.word	0x20000198

080012c8 <setTimer>:
#include "software_timer.h"

uint16_t timerCounter[MAX_TIMER] = {0};
uint8_t timerFlag[MAX_TIMER] = {0};

void setTimer(uint8_t index, uint16_t duration) {
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	4603      	mov	r3, r0
 80012d0:	460a      	mov	r2, r1
 80012d2:	71fb      	strb	r3, [r7, #7]
 80012d4:	4613      	mov	r3, r2
 80012d6:	80bb      	strh	r3, [r7, #4]
	timerCounter[index] = duration;
 80012d8:	79fb      	ldrb	r3, [r7, #7]
 80012da:	4906      	ldr	r1, [pc, #24]	; (80012f4 <setTimer+0x2c>)
 80012dc:	88ba      	ldrh	r2, [r7, #4]
 80012de:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	timerFlag[index] = 0;
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <setTimer+0x30>)
 80012e6:	2100      	movs	r1, #0
 80012e8:	54d1      	strb	r1, [r2, r3]
}
 80012ea:	bf00      	nop
 80012ec:	370c      	adds	r7, #12
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bc80      	pop	{r7}
 80012f2:	4770      	bx	lr
 80012f4:	2000015c 	.word	0x2000015c
 80012f8:	20000170 	.word	0x20000170

080012fc <timerRun>:

void timerRun(uint8_t index){
 80012fc:	b480      	push	{r7}
 80012fe:	b083      	sub	sp, #12
 8001300:	af00      	add	r7, sp, #0
 8001302:	4603      	mov	r3, r0
 8001304:	71fb      	strb	r3, [r7, #7]
	if(timerCounter[index] > 0){
 8001306:	79fb      	ldrb	r3, [r7, #7]
 8001308:	4a0e      	ldr	r2, [pc, #56]	; (8001344 <timerRun+0x48>)
 800130a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d012      	beq.n	8001338 <timerRun+0x3c>
		timerCounter[index]--;
 8001312:	79fb      	ldrb	r3, [r7, #7]
 8001314:	4a0b      	ldr	r2, [pc, #44]	; (8001344 <timerRun+0x48>)
 8001316:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 800131a:	3a01      	subs	r2, #1
 800131c:	b291      	uxth	r1, r2
 800131e:	4a09      	ldr	r2, [pc, #36]	; (8001344 <timerRun+0x48>)
 8001320:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if (timerCounter[index] <= 0){
 8001324:	79fb      	ldrb	r3, [r7, #7]
 8001326:	4a07      	ldr	r2, [pc, #28]	; (8001344 <timerRun+0x48>)
 8001328:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800132c:	2b00      	cmp	r3, #0
 800132e:	d103      	bne.n	8001338 <timerRun+0x3c>
			timerFlag[index] = 1;
 8001330:	79fb      	ldrb	r3, [r7, #7]
 8001332:	4a05      	ldr	r2, [pc, #20]	; (8001348 <timerRun+0x4c>)
 8001334:	2101      	movs	r1, #1
 8001336:	54d1      	strb	r1, [r2, r3]
		}
	}
}
 8001338:	bf00      	nop
 800133a:	370c      	adds	r7, #12
 800133c:	46bd      	mov	sp, r7
 800133e:	bc80      	pop	{r7}
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	2000015c 	.word	0x2000015c
 8001348:	20000170 	.word	0x20000170

0800134c <timer_run>:

void timer_run() {
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	timerRun(0);
 8001350:	2000      	movs	r0, #0
 8001352:	f7ff ffd3 	bl	80012fc <timerRun>
	timerRun(1);
 8001356:	2001      	movs	r0, #1
 8001358:	f7ff ffd0 	bl	80012fc <timerRun>
	timerRun(2);
 800135c:	2002      	movs	r0, #2
 800135e:	f7ff ffcd 	bl	80012fc <timerRun>
	timerRun(3);
 8001362:	2003      	movs	r0, #3
 8001364:	f7ff ffca 	bl	80012fc <timerRun>
	timerRun(4);
 8001368:	2004      	movs	r0, #4
 800136a:	f7ff ffc7 	bl	80012fc <timerRun>
	timerRun(5);
 800136e:	2005      	movs	r0, #5
 8001370:	f7ff ffc4 	bl	80012fc <timerRun>
	timerRun(6);
 8001374:	2006      	movs	r0, #6
 8001376:	f7ff ffc1 	bl	80012fc <timerRun>
	timerRun(9);
 800137a:	2009      	movs	r0, #9
 800137c:	f7ff ffbe 	bl	80012fc <timerRun>
}
 8001380:	bf00      	nop
 8001382:	bd80      	pop	{r7, pc}

08001384 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800138a:	4b15      	ldr	r3, [pc, #84]	; (80013e0 <HAL_MspInit+0x5c>)
 800138c:	699b      	ldr	r3, [r3, #24]
 800138e:	4a14      	ldr	r2, [pc, #80]	; (80013e0 <HAL_MspInit+0x5c>)
 8001390:	f043 0301 	orr.w	r3, r3, #1
 8001394:	6193      	str	r3, [r2, #24]
 8001396:	4b12      	ldr	r3, [pc, #72]	; (80013e0 <HAL_MspInit+0x5c>)
 8001398:	699b      	ldr	r3, [r3, #24]
 800139a:	f003 0301 	and.w	r3, r3, #1
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <HAL_MspInit+0x5c>)
 80013a4:	69db      	ldr	r3, [r3, #28]
 80013a6:	4a0e      	ldr	r2, [pc, #56]	; (80013e0 <HAL_MspInit+0x5c>)
 80013a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013ac:	61d3      	str	r3, [r2, #28]
 80013ae:	4b0c      	ldr	r3, [pc, #48]	; (80013e0 <HAL_MspInit+0x5c>)
 80013b0:	69db      	ldr	r3, [r3, #28]
 80013b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013b6:	607b      	str	r3, [r7, #4]
 80013b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013ba:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <HAL_MspInit+0x60>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	68fb      	ldr	r3, [r7, #12]
 80013ca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013ce:	60fb      	str	r3, [r7, #12]
 80013d0:	4a04      	ldr	r2, [pc, #16]	; (80013e4 <HAL_MspInit+0x60>)
 80013d2:	68fb      	ldr	r3, [r7, #12]
 80013d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013d6:	bf00      	nop
 80013d8:	3714      	adds	r7, #20
 80013da:	46bd      	mov	sp, r7
 80013dc:	bc80      	pop	{r7}
 80013de:	4770      	bx	lr
 80013e0:	40021000 	.word	0x40021000
 80013e4:	40010000 	.word	0x40010000

080013e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b084      	sub	sp, #16
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013f8:	d114      	bne.n	8001424 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013fa:	4b19      	ldr	r3, [pc, #100]	; (8001460 <HAL_TIM_Base_MspInit+0x78>)
 80013fc:	69db      	ldr	r3, [r3, #28]
 80013fe:	4a18      	ldr	r2, [pc, #96]	; (8001460 <HAL_TIM_Base_MspInit+0x78>)
 8001400:	f043 0301 	orr.w	r3, r3, #1
 8001404:	61d3      	str	r3, [r2, #28]
 8001406:	4b16      	ldr	r3, [pc, #88]	; (8001460 <HAL_TIM_Base_MspInit+0x78>)
 8001408:	69db      	ldr	r3, [r3, #28]
 800140a:	f003 0301 	and.w	r3, r3, #1
 800140e:	60fb      	str	r3, [r7, #12]
 8001410:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001412:	2200      	movs	r2, #0
 8001414:	2100      	movs	r1, #0
 8001416:	201c      	movs	r0, #28
 8001418:	f000 fbf9 	bl	8001c0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800141c:	201c      	movs	r0, #28
 800141e:	f000 fc12 	bl	8001c46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001422:	e018      	b.n	8001456 <HAL_TIM_Base_MspInit+0x6e>
  else if(htim_base->Instance==TIM3)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	4a0e      	ldr	r2, [pc, #56]	; (8001464 <HAL_TIM_Base_MspInit+0x7c>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d113      	bne.n	8001456 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <HAL_TIM_Base_MspInit+0x78>)
 8001430:	69db      	ldr	r3, [r3, #28]
 8001432:	4a0b      	ldr	r2, [pc, #44]	; (8001460 <HAL_TIM_Base_MspInit+0x78>)
 8001434:	f043 0302 	orr.w	r3, r3, #2
 8001438:	61d3      	str	r3, [r2, #28]
 800143a:	4b09      	ldr	r3, [pc, #36]	; (8001460 <HAL_TIM_Base_MspInit+0x78>)
 800143c:	69db      	ldr	r3, [r3, #28]
 800143e:	f003 0302 	and.w	r3, r3, #2
 8001442:	60bb      	str	r3, [r7, #8]
 8001444:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001446:	2200      	movs	r2, #0
 8001448:	2100      	movs	r1, #0
 800144a:	201d      	movs	r0, #29
 800144c:	f000 fbdf 	bl	8001c0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001450:	201d      	movs	r0, #29
 8001452:	f000 fbf8 	bl	8001c46 <HAL_NVIC_EnableIRQ>
}
 8001456:	bf00      	nop
 8001458:	3710      	adds	r7, #16
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000
 8001464:	40000400 	.word	0x40000400

08001468 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b088      	sub	sp, #32
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001470:	f107 0310 	add.w	r3, r7, #16
 8001474:	2200      	movs	r2, #0
 8001476:	601a      	str	r2, [r3, #0]
 8001478:	605a      	str	r2, [r3, #4]
 800147a:	609a      	str	r2, [r3, #8]
 800147c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4a0f      	ldr	r2, [pc, #60]	; (80014c0 <HAL_TIM_MspPostInit+0x58>)
 8001484:	4293      	cmp	r3, r2
 8001486:	d117      	bne.n	80014b8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001488:	4b0e      	ldr	r3, [pc, #56]	; (80014c4 <HAL_TIM_MspPostInit+0x5c>)
 800148a:	699b      	ldr	r3, [r3, #24]
 800148c:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <HAL_TIM_MspPostInit+0x5c>)
 800148e:	f043 0304 	orr.w	r3, r3, #4
 8001492:	6193      	str	r3, [r2, #24]
 8001494:	4b0b      	ldr	r3, [pc, #44]	; (80014c4 <HAL_TIM_MspPostInit+0x5c>)
 8001496:	699b      	ldr	r3, [r3, #24]
 8001498:	f003 0304 	and.w	r3, r3, #4
 800149c:	60fb      	str	r3, [r7, #12]
 800149e:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = D12_Pin;
 80014a0:	2340      	movs	r3, #64	; 0x40
 80014a2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014a4:	2302      	movs	r3, #2
 80014a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014a8:	2302      	movs	r3, #2
 80014aa:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(D12_GPIO_Port, &GPIO_InitStruct);
 80014ac:	f107 0310 	add.w	r3, r7, #16
 80014b0:	4619      	mov	r1, r3
 80014b2:	4805      	ldr	r0, [pc, #20]	; (80014c8 <HAL_TIM_MspPostInit+0x60>)
 80014b4:	f000 fc94 	bl	8001de0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80014b8:	bf00      	nop
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	40000400 	.word	0x40000400
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40010800 	.word	0x40010800

080014cc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80014cc:	b580      	push	{r7, lr}
 80014ce:	b088      	sub	sp, #32
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	4a1f      	ldr	r2, [pc, #124]	; (8001564 <HAL_UART_MspInit+0x98>)
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d137      	bne.n	800155c <HAL_UART_MspInit+0x90>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014ec:	4b1e      	ldr	r3, [pc, #120]	; (8001568 <HAL_UART_MspInit+0x9c>)
 80014ee:	69db      	ldr	r3, [r3, #28]
 80014f0:	4a1d      	ldr	r2, [pc, #116]	; (8001568 <HAL_UART_MspInit+0x9c>)
 80014f2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80014f6:	61d3      	str	r3, [r2, #28]
 80014f8:	4b1b      	ldr	r3, [pc, #108]	; (8001568 <HAL_UART_MspInit+0x9c>)
 80014fa:	69db      	ldr	r3, [r3, #28]
 80014fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001500:	60fb      	str	r3, [r7, #12]
 8001502:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <HAL_UART_MspInit+0x9c>)
 8001506:	699b      	ldr	r3, [r3, #24]
 8001508:	4a17      	ldr	r2, [pc, #92]	; (8001568 <HAL_UART_MspInit+0x9c>)
 800150a:	f043 0304 	orr.w	r3, r3, #4
 800150e:	6193      	str	r3, [r2, #24]
 8001510:	4b15      	ldr	r3, [pc, #84]	; (8001568 <HAL_UART_MspInit+0x9c>)
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	f003 0304 	and.w	r3, r3, #4
 8001518:	60bb      	str	r3, [r7, #8]
 800151a:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800151c:	2304      	movs	r3, #4
 800151e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001520:	2302      	movs	r3, #2
 8001522:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001524:	2303      	movs	r3, #3
 8001526:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001528:	f107 0310 	add.w	r3, r7, #16
 800152c:	4619      	mov	r1, r3
 800152e:	480f      	ldr	r0, [pc, #60]	; (800156c <HAL_UART_MspInit+0xa0>)
 8001530:	f000 fc56 	bl	8001de0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001534:	2308      	movs	r3, #8
 8001536:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001538:	2300      	movs	r3, #0
 800153a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800153c:	2300      	movs	r3, #0
 800153e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001540:	f107 0310 	add.w	r3, r7, #16
 8001544:	4619      	mov	r1, r3
 8001546:	4809      	ldr	r0, [pc, #36]	; (800156c <HAL_UART_MspInit+0xa0>)
 8001548:	f000 fc4a 	bl	8001de0 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800154c:	2200      	movs	r2, #0
 800154e:	2100      	movs	r1, #0
 8001550:	2026      	movs	r0, #38	; 0x26
 8001552:	f000 fb5c 	bl	8001c0e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001556:	2026      	movs	r0, #38	; 0x26
 8001558:	f000 fb75 	bl	8001c46 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800155c:	bf00      	nop
 800155e:	3720      	adds	r7, #32
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40004400 	.word	0x40004400
 8001568:	40021000 	.word	0x40021000
 800156c:	40010800 	.word	0x40010800

08001570 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001570:	b480      	push	{r7}
 8001572:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001574:	e7fe      	b.n	8001574 <NMI_Handler+0x4>

08001576 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001576:	b480      	push	{r7}
 8001578:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800157a:	e7fe      	b.n	800157a <HardFault_Handler+0x4>

0800157c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800157c:	b480      	push	{r7}
 800157e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001580:	e7fe      	b.n	8001580 <MemManage_Handler+0x4>

08001582 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001582:	b480      	push	{r7}
 8001584:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001586:	e7fe      	b.n	8001586 <BusFault_Handler+0x4>

08001588 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001588:	b480      	push	{r7}
 800158a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800158c:	e7fe      	b.n	800158c <UsageFault_Handler+0x4>

0800158e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800158e:	b480      	push	{r7}
 8001590:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001592:	bf00      	nop
 8001594:	46bd      	mov	sp, r7
 8001596:	bc80      	pop	{r7}
 8001598:	4770      	bx	lr

0800159a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800159a:	b480      	push	{r7}
 800159c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800159e:	bf00      	nop
 80015a0:	46bd      	mov	sp, r7
 80015a2:	bc80      	pop	{r7}
 80015a4:	4770      	bx	lr

080015a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015a6:	b480      	push	{r7}
 80015a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bc80      	pop	{r7}
 80015b0:	4770      	bx	lr

080015b2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80015b2:	b580      	push	{r7, lr}
 80015b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80015b6:	f000 fa37 	bl	8001a28 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
	...

080015c0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80015c4:	4802      	ldr	r0, [pc, #8]	; (80015d0 <TIM2_IRQHandler+0x10>)
 80015c6:	f001 fb81 	bl	8002ccc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80015ca:	bf00      	nop
 80015cc:	bd80      	pop	{r7, pc}
 80015ce:	bf00      	nop
 80015d0:	200001e0 	.word	0x200001e0

080015d4 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80015d8:	4802      	ldr	r0, [pc, #8]	; (80015e4 <TIM3_IRQHandler+0x10>)
 80015da:	f001 fb77 	bl	8002ccc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80015de:	bf00      	nop
 80015e0:	bd80      	pop	{r7, pc}
 80015e2:	bf00      	nop
 80015e4:	20000198 	.word	0x20000198

080015e8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80015ec:	4802      	ldr	r0, [pc, #8]	; (80015f8 <USART2_IRQHandler+0x10>)
 80015ee:	f002 fa2f 	bl	8003a50 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80015f2:	bf00      	nop
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	20000228 	.word	0x20000228

080015fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001604:	4a14      	ldr	r2, [pc, #80]	; (8001658 <_sbrk+0x5c>)
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <_sbrk+0x60>)
 8001608:	1ad3      	subs	r3, r2, r3
 800160a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800160c:	697b      	ldr	r3, [r7, #20]
 800160e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001610:	4b13      	ldr	r3, [pc, #76]	; (8001660 <_sbrk+0x64>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d102      	bne.n	800161e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001618:	4b11      	ldr	r3, [pc, #68]	; (8001660 <_sbrk+0x64>)
 800161a:	4a12      	ldr	r2, [pc, #72]	; (8001664 <_sbrk+0x68>)
 800161c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800161e:	4b10      	ldr	r3, [pc, #64]	; (8001660 <_sbrk+0x64>)
 8001620:	681a      	ldr	r2, [r3, #0]
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	4413      	add	r3, r2
 8001626:	693a      	ldr	r2, [r7, #16]
 8001628:	429a      	cmp	r2, r3
 800162a:	d207      	bcs.n	800163c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800162c:	f002 ff90 	bl	8004550 <__errno>
 8001630:	4603      	mov	r3, r0
 8001632:	220c      	movs	r2, #12
 8001634:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
 800163a:	e009      	b.n	8001650 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800163c:	4b08      	ldr	r3, [pc, #32]	; (8001660 <_sbrk+0x64>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001642:	4b07      	ldr	r3, [pc, #28]	; (8001660 <_sbrk+0x64>)
 8001644:	681a      	ldr	r2, [r3, #0]
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	4413      	add	r3, r2
 800164a:	4a05      	ldr	r2, [pc, #20]	; (8001660 <_sbrk+0x64>)
 800164c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800164e:	68fb      	ldr	r3, [r7, #12]
}
 8001650:	4618      	mov	r0, r3
 8001652:	3718      	adds	r7, #24
 8001654:	46bd      	mov	sp, r7
 8001656:	bd80      	pop	{r7, pc}
 8001658:	20005000 	.word	0x20005000
 800165c:	00000400 	.word	0x00000400
 8001660:	2000017c 	.word	0x2000017c
 8001664:	20000330 	.word	0x20000330

08001668 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800166c:	bf00      	nop
 800166e:	46bd      	mov	sp, r7
 8001670:	bc80      	pop	{r7}
 8001672:	4770      	bx	lr

08001674 <clear_buffer>:
char str[100];


UART_HandleTypeDef huart2;

void clear_buffer() {
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
	memset(uart_buffer,0,sizeof(uart_buffer));
 8001678:	221e      	movs	r2, #30
 800167a:	2100      	movs	r1, #0
 800167c:	4803      	ldr	r0, [pc, #12]	; (800168c <clear_buffer+0x18>)
 800167e:	f002 ff91 	bl	80045a4 <memset>
	index_buffer=0;
 8001682:	4b03      	ldr	r3, [pc, #12]	; (8001690 <clear_buffer+0x1c>)
 8001684:	2200      	movs	r2, #0
 8001686:	701a      	strb	r2, [r3, #0]
}
 8001688:	bf00      	nop
 800168a:	bd80      	pop	{r7, pc}
 800168c:	20000294 	.word	0x20000294
 8001690:	20000189 	.word	0x20000189

08001694 <command_parser_fsm>:

void command_parser_fsm() {
 8001694:	b5b0      	push	{r4, r5, r7, lr}
 8001696:	af00      	add	r7, sp, #0
	switch(cp_state){
 8001698:	4b20      	ldr	r3, [pc, #128]	; (800171c <command_parser_fsm+0x88>)
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	2b01      	cmp	r3, #1
 800169e:	d002      	beq.n	80016a6 <command_parser_fsm+0x12>
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d00a      	beq.n	80016ba <command_parser_fsm+0x26>
		else if(index_buffer == 0){
			cp_state = WAIT;
		}
		break;
	default:
		break;
 80016a4:	e037      	b.n	8001716 <command_parser_fsm+0x82>
		if(temp == '!'){
 80016a6:	4b1e      	ldr	r3, [pc, #120]	; (8001720 <command_parser_fsm+0x8c>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	2b21      	cmp	r3, #33	; 0x21
 80016ac:	d130      	bne.n	8001710 <command_parser_fsm+0x7c>
			clear_buffer();
 80016ae:	f7ff ffe1 	bl	8001674 <clear_buffer>
			cp_state = RECEIVE;
 80016b2:	4b1a      	ldr	r3, [pc, #104]	; (800171c <command_parser_fsm+0x88>)
 80016b4:	2202      	movs	r2, #2
 80016b6:	601a      	str	r2, [r3, #0]
		break;
 80016b8:	e02a      	b.n	8001710 <command_parser_fsm+0x7c>
		if(temp == '!'){
 80016ba:	4b19      	ldr	r3, [pc, #100]	; (8001720 <command_parser_fsm+0x8c>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	2b21      	cmp	r3, #33	; 0x21
 80016c0:	d102      	bne.n	80016c8 <command_parser_fsm+0x34>
			clear_buffer();
 80016c2:	f7ff ffd7 	bl	8001674 <clear_buffer>
		break;
 80016c6:	e025      	b.n	8001714 <command_parser_fsm+0x80>
		else if(temp == '#'){
 80016c8:	4b15      	ldr	r3, [pc, #84]	; (8001720 <command_parser_fsm+0x8c>)
 80016ca:	781b      	ldrb	r3, [r3, #0]
 80016cc:	2b23      	cmp	r3, #35	; 0x23
 80016ce:	d117      	bne.n	8001700 <command_parser_fsm+0x6c>
			command_flag = 1;
 80016d0:	4b14      	ldr	r3, [pc, #80]	; (8001724 <command_parser_fsm+0x90>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	601a      	str	r2, [r3, #0]
			memcpy(command_data, uart_buffer, sizeof(command_data));
 80016d6:	4b14      	ldr	r3, [pc, #80]	; (8001728 <command_parser_fsm+0x94>)
 80016d8:	4a14      	ldr	r2, [pc, #80]	; (800172c <command_parser_fsm+0x98>)
 80016da:	6814      	ldr	r4, [r2, #0]
 80016dc:	6850      	ldr	r0, [r2, #4]
 80016de:	6891      	ldr	r1, [r2, #8]
 80016e0:	68d5      	ldr	r5, [r2, #12]
 80016e2:	601c      	str	r4, [r3, #0]
 80016e4:	6058      	str	r0, [r3, #4]
 80016e6:	6099      	str	r1, [r3, #8]
 80016e8:	60dd      	str	r5, [r3, #12]
 80016ea:	6914      	ldr	r4, [r2, #16]
 80016ec:	6950      	ldr	r0, [r2, #20]
 80016ee:	6991      	ldr	r1, [r2, #24]
 80016f0:	611c      	str	r4, [r3, #16]
 80016f2:	6158      	str	r0, [r3, #20]
 80016f4:	6199      	str	r1, [r3, #24]
 80016f6:	8b92      	ldrh	r2, [r2, #28]
 80016f8:	839a      	strh	r2, [r3, #28]
			clear_buffer();
 80016fa:	f7ff ffbb 	bl	8001674 <clear_buffer>
		break;
 80016fe:	e009      	b.n	8001714 <command_parser_fsm+0x80>
		else if(index_buffer == 0){
 8001700:	4b0b      	ldr	r3, [pc, #44]	; (8001730 <command_parser_fsm+0x9c>)
 8001702:	781b      	ldrb	r3, [r3, #0]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d105      	bne.n	8001714 <command_parser_fsm+0x80>
			cp_state = WAIT;
 8001708:	4b04      	ldr	r3, [pc, #16]	; (800171c <command_parser_fsm+0x88>)
 800170a:	2201      	movs	r2, #1
 800170c:	601a      	str	r2, [r3, #0]
		break;
 800170e:	e001      	b.n	8001714 <command_parser_fsm+0x80>
		break;
 8001710:	bf00      	nop
 8001712:	e000      	b.n	8001716 <command_parser_fsm+0x82>
		break;
 8001714:	bf00      	nop
	}
}
 8001716:	bf00      	nop
 8001718:	bdb0      	pop	{r4, r5, r7, pc}
 800171a:	bf00      	nop
 800171c:	20000088 	.word	0x20000088
 8001720:	20000188 	.word	0x20000188
 8001724:	2000018c 	.word	0x2000018c
 8001728:	20000274 	.word	0x20000274
 800172c:	20000294 	.word	0x20000294
 8001730:	20000189 	.word	0x20000189

08001734 <isRSTreceived>:

int isRSTreceived(){
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
	if(command_data[0] == 'R' && command_data[1] == 'S' && command_data[2] == 'T' && command_data[3] == '#')
 8001738:	4b0b      	ldr	r3, [pc, #44]	; (8001768 <isRSTreceived+0x34>)
 800173a:	781b      	ldrb	r3, [r3, #0]
 800173c:	2b52      	cmp	r3, #82	; 0x52
 800173e:	d10d      	bne.n	800175c <isRSTreceived+0x28>
 8001740:	4b09      	ldr	r3, [pc, #36]	; (8001768 <isRSTreceived+0x34>)
 8001742:	785b      	ldrb	r3, [r3, #1]
 8001744:	2b53      	cmp	r3, #83	; 0x53
 8001746:	d109      	bne.n	800175c <isRSTreceived+0x28>
 8001748:	4b07      	ldr	r3, [pc, #28]	; (8001768 <isRSTreceived+0x34>)
 800174a:	789b      	ldrb	r3, [r3, #2]
 800174c:	2b54      	cmp	r3, #84	; 0x54
 800174e:	d105      	bne.n	800175c <isRSTreceived+0x28>
 8001750:	4b05      	ldr	r3, [pc, #20]	; (8001768 <isRSTreceived+0x34>)
 8001752:	78db      	ldrb	r3, [r3, #3]
 8001754:	2b23      	cmp	r3, #35	; 0x23
 8001756:	d101      	bne.n	800175c <isRSTreceived+0x28>
		return 1;
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <isRSTreceived+0x2a>
	return 0;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	46bd      	mov	sp, r7
 8001762:	bc80      	pop	{r7}
 8001764:	4770      	bx	lr
 8001766:	bf00      	nop
 8001768:	20000274 	.word	0x20000274

0800176c <isOKreceived>:

int isOKreceived(){
 800176c:	b480      	push	{r7}
 800176e:	af00      	add	r7, sp, #0
	if(command_data[0] == 'O' && command_data[1] == 'K' && command_data[2] == '#')
 8001770:	4b09      	ldr	r3, [pc, #36]	; (8001798 <isOKreceived+0x2c>)
 8001772:	781b      	ldrb	r3, [r3, #0]
 8001774:	2b4f      	cmp	r3, #79	; 0x4f
 8001776:	d109      	bne.n	800178c <isOKreceived+0x20>
 8001778:	4b07      	ldr	r3, [pc, #28]	; (8001798 <isOKreceived+0x2c>)
 800177a:	785b      	ldrb	r3, [r3, #1]
 800177c:	2b4b      	cmp	r3, #75	; 0x4b
 800177e:	d105      	bne.n	800178c <isOKreceived+0x20>
 8001780:	4b05      	ldr	r3, [pc, #20]	; (8001798 <isOKreceived+0x2c>)
 8001782:	789b      	ldrb	r3, [r3, #2]
 8001784:	2b23      	cmp	r3, #35	; 0x23
 8001786:	d101      	bne.n	800178c <isOKreceived+0x20>
		return 1;
 8001788:	2301      	movs	r3, #1
 800178a:	e000      	b.n	800178e <isOKreceived+0x22>
	return 0;
 800178c:	2300      	movs	r3, #0
}
 800178e:	4618      	mov	r0, r3
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	20000274 	.word	0x20000274

0800179c <uart_communication_fsm>:

void uart_communication_fsm() {
 800179c:	b580      	push	{r7, lr}
 800179e:	af00      	add	r7, sp, #0
	switch(cm_state){
 80017a0:	4b5d      	ldr	r3, [pc, #372]	; (8001918 <uart_communication_fsm+0x17c>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d002      	beq.n	80017ae <uart_communication_fsm+0x12>
 80017a8:	2b02      	cmp	r3, #2
 80017aa:	d017      	beq.n	80017dc <uart_communication_fsm+0x40>
			setTimer(9, 100);
		}

		break;
	default:
		break;
 80017ac:	e0b2      	b.n	8001914 <uart_communication_fsm+0x178>
		if(isRSTreceived()){
 80017ae:	f7ff ffc1 	bl	8001734 <isRSTreceived>
 80017b2:	4603      	mov	r3, r0
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	f000 80aa 	beq.w	800190e <uart_communication_fsm+0x172>
			ADC_value = led_buffer[0] * 10 + led_buffer[1];
 80017ba:	4b58      	ldr	r3, [pc, #352]	; (800191c <uart_communication_fsm+0x180>)
 80017bc:	681a      	ldr	r2, [r3, #0]
 80017be:	4613      	mov	r3, r2
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	005b      	lsls	r3, r3, #1
 80017c6:	461a      	mov	r2, r3
 80017c8:	4b54      	ldr	r3, [pc, #336]	; (800191c <uart_communication_fsm+0x180>)
 80017ca:	685b      	ldr	r3, [r3, #4]
 80017cc:	4413      	add	r3, r2
 80017ce:	461a      	mov	r2, r3
 80017d0:	4b53      	ldr	r3, [pc, #332]	; (8001920 <uart_communication_fsm+0x184>)
 80017d2:	601a      	str	r2, [r3, #0]
			cm_state = SENDING;
 80017d4:	4b50      	ldr	r3, [pc, #320]	; (8001918 <uart_communication_fsm+0x17c>)
 80017d6:	2202      	movs	r2, #2
 80017d8:	601a      	str	r2, [r3, #0]
		break;
 80017da:	e098      	b.n	800190e <uart_communication_fsm+0x172>
		if(timerFlag[9] == 1){
 80017dc:	4b51      	ldr	r3, [pc, #324]	; (8001924 <uart_communication_fsm+0x188>)
 80017de:	7a5b      	ldrb	r3, [r3, #9]
 80017e0:	2b01      	cmp	r3, #1
 80017e2:	f040 8096 	bne.w	8001912 <uart_communication_fsm+0x176>
			if(isOKreceived()){
 80017e6:	f7ff ffc1 	bl	800176c <isOKreceived>
 80017ea:	4603      	mov	r3, r0
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d00b      	beq.n	8001808 <uart_communication_fsm+0x6c>
					clear_buffer();
 80017f0:	f7ff ff40 	bl	8001674 <clear_buffer>
					command_flag = 0;
 80017f4:	4b4c      	ldr	r3, [pc, #304]	; (8001928 <uart_communication_fsm+0x18c>)
 80017f6:	2200      	movs	r2, #0
 80017f8:	601a      	str	r2, [r3, #0]
					cp_state = WAIT;
 80017fa:	4b4c      	ldr	r3, [pc, #304]	; (800192c <uart_communication_fsm+0x190>)
 80017fc:	2201      	movs	r2, #1
 80017fe:	601a      	str	r2, [r3, #0]
					cm_state = RST_WAITING;
 8001800:	4b45      	ldr	r3, [pc, #276]	; (8001918 <uart_communication_fsm+0x17c>)
 8001802:	2201      	movs	r2, #1
 8001804:	601a      	str	r2, [r3, #0]
 8001806:	e07d      	b.n	8001904 <uart_communication_fsm+0x168>
					clear_buffer();
 8001808:	f7ff ff34 	bl	8001674 <clear_buffer>
					memset(command_data, 0, sizeof(command_data));
 800180c:	221e      	movs	r2, #30
 800180e:	2100      	movs	r1, #0
 8001810:	4847      	ldr	r0, [pc, #284]	; (8001930 <uart_communication_fsm+0x194>)
 8001812:	f002 fec7 	bl	80045a4 <memset>
					ADC_value = led_buffer[0] * 10 + led_buffer[2];
 8001816:	4b41      	ldr	r3, [pc, #260]	; (800191c <uart_communication_fsm+0x180>)
 8001818:	681a      	ldr	r2, [r3, #0]
 800181a:	4613      	mov	r3, r2
 800181c:	009b      	lsls	r3, r3, #2
 800181e:	4413      	add	r3, r2
 8001820:	005b      	lsls	r3, r3, #1
 8001822:	461a      	mov	r2, r3
 8001824:	4b3d      	ldr	r3, [pc, #244]	; (800191c <uart_communication_fsm+0x180>)
 8001826:	689b      	ldr	r3, [r3, #8]
 8001828:	4413      	add	r3, r2
 800182a:	461a      	mov	r2, r3
 800182c:	4b3c      	ldr	r3, [pc, #240]	; (8001920 <uart_communication_fsm+0x184>)
 800182e:	601a      	str	r2, [r3, #0]
					ADC_value2 = led_buffer[1] * 10 + led_buffer[3];
 8001830:	4b3a      	ldr	r3, [pc, #232]	; (800191c <uart_communication_fsm+0x180>)
 8001832:	685a      	ldr	r2, [r3, #4]
 8001834:	4613      	mov	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	4413      	add	r3, r2
 800183a:	005b      	lsls	r3, r3, #1
 800183c:	461a      	mov	r2, r3
 800183e:	4b37      	ldr	r3, [pc, #220]	; (800191c <uart_communication_fsm+0x180>)
 8001840:	68db      	ldr	r3, [r3, #12]
 8001842:	4413      	add	r3, r2
 8001844:	461a      	mov	r2, r3
 8001846:	4b3b      	ldr	r3, [pc, #236]	; (8001934 <uart_communication_fsm+0x198>)
 8001848:	601a      	str	r2, [r3, #0]
					if(status == AUTO_AMBER_RED || status == AUTO_GREEN_RED || status == AUTO_RED_AMBER || status == AUTO_RED_GREEN)
 800184a:	4b3b      	ldr	r3, [pc, #236]	; (8001938 <uart_communication_fsm+0x19c>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2b05      	cmp	r3, #5
 8001850:	d00b      	beq.n	800186a <uart_communication_fsm+0xce>
 8001852:	4b39      	ldr	r3, [pc, #228]	; (8001938 <uart_communication_fsm+0x19c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	2b04      	cmp	r3, #4
 8001858:	d007      	beq.n	800186a <uart_communication_fsm+0xce>
 800185a:	4b37      	ldr	r3, [pc, #220]	; (8001938 <uart_communication_fsm+0x19c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	2b03      	cmp	r3, #3
 8001860:	d003      	beq.n	800186a <uart_communication_fsm+0xce>
 8001862:	4b35      	ldr	r3, [pc, #212]	; (8001938 <uart_communication_fsm+0x19c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2b02      	cmp	r3, #2
 8001868:	d110      	bne.n	800188c <uart_communication_fsm+0xf0>
						HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "!AUTOMATIC: %d, %d# \r\n", ADC_value, ADC_value2), 1000);
 800186a:	4b2d      	ldr	r3, [pc, #180]	; (8001920 <uart_communication_fsm+0x184>)
 800186c:	681a      	ldr	r2, [r3, #0]
 800186e:	4b31      	ldr	r3, [pc, #196]	; (8001934 <uart_communication_fsm+0x198>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4932      	ldr	r1, [pc, #200]	; (800193c <uart_communication_fsm+0x1a0>)
 8001874:	4832      	ldr	r0, [pc, #200]	; (8001940 <uart_communication_fsm+0x1a4>)
 8001876:	f002 fe9d 	bl	80045b4 <siprintf>
 800187a:	4603      	mov	r3, r0
 800187c:	b29a      	uxth	r2, r3
 800187e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001882:	492f      	ldr	r1, [pc, #188]	; (8001940 <uart_communication_fsm+0x1a4>)
 8001884:	482f      	ldr	r0, [pc, #188]	; (8001944 <uart_communication_fsm+0x1a8>)
 8001886:	f002 f83b 	bl	8003900 <HAL_UART_Transmit>
 800188a:	e03b      	b.n	8001904 <uart_communication_fsm+0x168>
					else if(status == MANUAL_AMBER_RED || status == MANUAL_GREEN_RED || status == MANUAL_RED_AMBER || status == MANUAL_RED_GREEN)
 800188c:	4b2a      	ldr	r3, [pc, #168]	; (8001938 <uart_communication_fsm+0x19c>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	2b1d      	cmp	r3, #29
 8001892:	d00b      	beq.n	80018ac <uart_communication_fsm+0x110>
 8001894:	4b28      	ldr	r3, [pc, #160]	; (8001938 <uart_communication_fsm+0x19c>)
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	2b1c      	cmp	r3, #28
 800189a:	d007      	beq.n	80018ac <uart_communication_fsm+0x110>
 800189c:	4b26      	ldr	r3, [pc, #152]	; (8001938 <uart_communication_fsm+0x19c>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	2b1b      	cmp	r3, #27
 80018a2:	d003      	beq.n	80018ac <uart_communication_fsm+0x110>
 80018a4:	4b24      	ldr	r3, [pc, #144]	; (8001938 <uart_communication_fsm+0x19c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2b1a      	cmp	r3, #26
 80018aa:	d110      	bne.n	80018ce <uart_communication_fsm+0x132>
						HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "!MANUAL: %d, %d# \r\n", ADC_value, ADC_value2), 1000);
 80018ac:	4b1c      	ldr	r3, [pc, #112]	; (8001920 <uart_communication_fsm+0x184>)
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4b20      	ldr	r3, [pc, #128]	; (8001934 <uart_communication_fsm+0x198>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4924      	ldr	r1, [pc, #144]	; (8001948 <uart_communication_fsm+0x1ac>)
 80018b6:	4822      	ldr	r0, [pc, #136]	; (8001940 <uart_communication_fsm+0x1a4>)
 80018b8:	f002 fe7c 	bl	80045b4 <siprintf>
 80018bc:	4603      	mov	r3, r0
 80018be:	b29a      	uxth	r2, r3
 80018c0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018c4:	491e      	ldr	r1, [pc, #120]	; (8001940 <uart_communication_fsm+0x1a4>)
 80018c6:	481f      	ldr	r0, [pc, #124]	; (8001944 <uart_communication_fsm+0x1a8>)
 80018c8:	f002 f81a 	bl	8003900 <HAL_UART_Transmit>
 80018cc:	e01a      	b.n	8001904 <uart_communication_fsm+0x168>
					else if(status == TUNING_AMBER || status == TUNING_GREEN || status == TUNING_RED)
 80018ce:	4b1a      	ldr	r3, [pc, #104]	; (8001938 <uart_communication_fsm+0x19c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	2b16      	cmp	r3, #22
 80018d4:	d007      	beq.n	80018e6 <uart_communication_fsm+0x14a>
 80018d6:	4b18      	ldr	r3, [pc, #96]	; (8001938 <uart_communication_fsm+0x19c>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2b17      	cmp	r3, #23
 80018dc:	d003      	beq.n	80018e6 <uart_communication_fsm+0x14a>
 80018de:	4b16      	ldr	r3, [pc, #88]	; (8001938 <uart_communication_fsm+0x19c>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	2b15      	cmp	r3, #21
 80018e4:	d10e      	bne.n	8001904 <uart_communication_fsm+0x168>
						HAL_UART_Transmit(&huart2, (void*)str, sprintf(str, "!TUNING: %d# \r\n", ADC_value), 1000);
 80018e6:	4b0e      	ldr	r3, [pc, #56]	; (8001920 <uart_communication_fsm+0x184>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	461a      	mov	r2, r3
 80018ec:	4917      	ldr	r1, [pc, #92]	; (800194c <uart_communication_fsm+0x1b0>)
 80018ee:	4814      	ldr	r0, [pc, #80]	; (8001940 <uart_communication_fsm+0x1a4>)
 80018f0:	f002 fe60 	bl	80045b4 <siprintf>
 80018f4:	4603      	mov	r3, r0
 80018f6:	b29a      	uxth	r2, r3
 80018f8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018fc:	4910      	ldr	r1, [pc, #64]	; (8001940 <uart_communication_fsm+0x1a4>)
 80018fe:	4811      	ldr	r0, [pc, #68]	; (8001944 <uart_communication_fsm+0x1a8>)
 8001900:	f001 fffe 	bl	8003900 <HAL_UART_Transmit>
			setTimer(9, 100);
 8001904:	2164      	movs	r1, #100	; 0x64
 8001906:	2009      	movs	r0, #9
 8001908:	f7ff fcde 	bl	80012c8 <setTimer>
		break;
 800190c:	e001      	b.n	8001912 <uart_communication_fsm+0x176>
		break;
 800190e:	bf00      	nop
 8001910:	e000      	b.n	8001914 <uart_communication_fsm+0x178>
		break;
 8001912:	bf00      	nop
	}
}
 8001914:	bf00      	nop
 8001916:	bd80      	pop	{r7, pc}
 8001918:	2000008c 	.word	0x2000008c
 800191c:	20000140 	.word	0x20000140
 8001920:	20000180 	.word	0x20000180
 8001924:	20000170 	.word	0x20000170
 8001928:	2000018c 	.word	0x2000018c
 800192c:	20000088 	.word	0x20000088
 8001930:	20000274 	.word	0x20000274
 8001934:	20000184 	.word	0x20000184
 8001938:	20000070 	.word	0x20000070
 800193c:	08004e40 	.word	0x08004e40
 8001940:	200002b4 	.word	0x200002b4
 8001944:	20000228 	.word	0x20000228
 8001948:	08004e58 	.word	0x08004e58
 800194c:	08004e6c 	.word	0x08004e6c

08001950 <Reset_Handler>:
 8001950:	f7ff fe8a 	bl	8001668 <SystemInit>
 8001954:	480b      	ldr	r0, [pc, #44]	; (8001984 <LoopFillZerobss+0xe>)
 8001956:	490c      	ldr	r1, [pc, #48]	; (8001988 <LoopFillZerobss+0x12>)
 8001958:	4a0c      	ldr	r2, [pc, #48]	; (800198c <LoopFillZerobss+0x16>)
 800195a:	2300      	movs	r3, #0
 800195c:	e002      	b.n	8001964 <LoopCopyDataInit>

0800195e <CopyDataInit>:
 800195e:	58d4      	ldr	r4, [r2, r3]
 8001960:	50c4      	str	r4, [r0, r3]
 8001962:	3304      	adds	r3, #4

08001964 <LoopCopyDataInit>:
 8001964:	18c4      	adds	r4, r0, r3
 8001966:	428c      	cmp	r4, r1
 8001968:	d3f9      	bcc.n	800195e <CopyDataInit>
 800196a:	4a09      	ldr	r2, [pc, #36]	; (8001990 <LoopFillZerobss+0x1a>)
 800196c:	4c09      	ldr	r4, [pc, #36]	; (8001994 <LoopFillZerobss+0x1e>)
 800196e:	2300      	movs	r3, #0
 8001970:	e001      	b.n	8001976 <LoopFillZerobss>

08001972 <FillZerobss>:
 8001972:	6013      	str	r3, [r2, #0]
 8001974:	3204      	adds	r2, #4

08001976 <LoopFillZerobss>:
 8001976:	42a2      	cmp	r2, r4
 8001978:	d3fb      	bcc.n	8001972 <FillZerobss>
 800197a:	f002 fdef 	bl	800455c <__libc_init_array>
 800197e:	f7ff f8f7 	bl	8000b70 <main>
 8001982:	4770      	bx	lr
 8001984:	20000000 	.word	0x20000000
 8001988:	200000fc 	.word	0x200000fc
 800198c:	08004ee4 	.word	0x08004ee4
 8001990:	200000fc 	.word	0x200000fc
 8001994:	2000032c 	.word	0x2000032c

08001998 <ADC1_2_IRQHandler>:
 8001998:	e7fe      	b.n	8001998 <ADC1_2_IRQHandler>
	...

0800199c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80019a0:	4b08      	ldr	r3, [pc, #32]	; (80019c4 <HAL_Init+0x28>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4a07      	ldr	r2, [pc, #28]	; (80019c4 <HAL_Init+0x28>)
 80019a6:	f043 0310 	orr.w	r3, r3, #16
 80019aa:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80019ac:	2003      	movs	r0, #3
 80019ae:	f000 f923 	bl	8001bf8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80019b2:	200f      	movs	r0, #15
 80019b4:	f000 f808 	bl	80019c8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80019b8:	f7ff fce4 	bl	8001384 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80019bc:	2300      	movs	r3, #0
}
 80019be:	4618      	mov	r0, r3
 80019c0:	bd80      	pop	{r7, pc}
 80019c2:	bf00      	nop
 80019c4:	40022000 	.word	0x40022000

080019c8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80019d0:	4b12      	ldr	r3, [pc, #72]	; (8001a1c <HAL_InitTick+0x54>)
 80019d2:	681a      	ldr	r2, [r3, #0]
 80019d4:	4b12      	ldr	r3, [pc, #72]	; (8001a20 <HAL_InitTick+0x58>)
 80019d6:	781b      	ldrb	r3, [r3, #0]
 80019d8:	4619      	mov	r1, r3
 80019da:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80019de:	fbb3 f3f1 	udiv	r3, r3, r1
 80019e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80019e6:	4618      	mov	r0, r3
 80019e8:	f000 f93b 	bl	8001c62 <HAL_SYSTICK_Config>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80019f2:	2301      	movs	r3, #1
 80019f4:	e00e      	b.n	8001a14 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	2b0f      	cmp	r3, #15
 80019fa:	d80a      	bhi.n	8001a12 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80019fc:	2200      	movs	r2, #0
 80019fe:	6879      	ldr	r1, [r7, #4]
 8001a00:	f04f 30ff 	mov.w	r0, #4294967295
 8001a04:	f000 f903 	bl	8001c0e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001a08:	4a06      	ldr	r2, [pc, #24]	; (8001a24 <HAL_InitTick+0x5c>)
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001a0e:	2300      	movs	r3, #0
 8001a10:	e000      	b.n	8001a14 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
}
 8001a14:	4618      	mov	r0, r3
 8001a16:	3708      	adds	r7, #8
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bd80      	pop	{r7, pc}
 8001a1c:	20000084 	.word	0x20000084
 8001a20:	20000094 	.word	0x20000094
 8001a24:	20000090 	.word	0x20000090

08001a28 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001a28:	b480      	push	{r7}
 8001a2a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001a2c:	4b05      	ldr	r3, [pc, #20]	; (8001a44 <HAL_IncTick+0x1c>)
 8001a2e:	781b      	ldrb	r3, [r3, #0]
 8001a30:	461a      	mov	r2, r3
 8001a32:	4b05      	ldr	r3, [pc, #20]	; (8001a48 <HAL_IncTick+0x20>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	4413      	add	r3, r2
 8001a38:	4a03      	ldr	r2, [pc, #12]	; (8001a48 <HAL_IncTick+0x20>)
 8001a3a:	6013      	str	r3, [r2, #0]
}
 8001a3c:	bf00      	nop
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bc80      	pop	{r7}
 8001a42:	4770      	bx	lr
 8001a44:	20000094 	.word	0x20000094
 8001a48:	20000318 	.word	0x20000318

08001a4c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8001a50:	4b02      	ldr	r3, [pc, #8]	; (8001a5c <HAL_GetTick+0x10>)
 8001a52:	681b      	ldr	r3, [r3, #0]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bc80      	pop	{r7}
 8001a5a:	4770      	bx	lr
 8001a5c:	20000318 	.word	0x20000318

08001a60 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a60:	b480      	push	{r7}
 8001a62:	b085      	sub	sp, #20
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	f003 0307 	and.w	r3, r3, #7
 8001a6e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a72:	68db      	ldr	r3, [r3, #12]
 8001a74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a76:	68ba      	ldr	r2, [r7, #8]
 8001a78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a84:	68bb      	ldr	r3, [r7, #8]
 8001a86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001a8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001a90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a92:	4a04      	ldr	r2, [pc, #16]	; (8001aa4 <__NVIC_SetPriorityGrouping+0x44>)
 8001a94:	68bb      	ldr	r3, [r7, #8]
 8001a96:	60d3      	str	r3, [r2, #12]
}
 8001a98:	bf00      	nop
 8001a9a:	3714      	adds	r7, #20
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bc80      	pop	{r7}
 8001aa0:	4770      	bx	lr
 8001aa2:	bf00      	nop
 8001aa4:	e000ed00 	.word	0xe000ed00

08001aa8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001aac:	4b04      	ldr	r3, [pc, #16]	; (8001ac0 <__NVIC_GetPriorityGrouping+0x18>)
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	0a1b      	lsrs	r3, r3, #8
 8001ab2:	f003 0307 	and.w	r3, r3, #7
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bc80      	pop	{r7}
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	e000ed00 	.word	0xe000ed00

08001ac4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	4603      	mov	r3, r0
 8001acc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ace:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	db0b      	blt.n	8001aee <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ad6:	79fb      	ldrb	r3, [r7, #7]
 8001ad8:	f003 021f 	and.w	r2, r3, #31
 8001adc:	4906      	ldr	r1, [pc, #24]	; (8001af8 <__NVIC_EnableIRQ+0x34>)
 8001ade:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae2:	095b      	lsrs	r3, r3, #5
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	fa00 f202 	lsl.w	r2, r0, r2
 8001aea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001aee:	bf00      	nop
 8001af0:	370c      	adds	r7, #12
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bc80      	pop	{r7}
 8001af6:	4770      	bx	lr
 8001af8:	e000e100 	.word	0xe000e100

08001afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001afc:	b480      	push	{r7}
 8001afe:	b083      	sub	sp, #12
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	4603      	mov	r3, r0
 8001b04:	6039      	str	r1, [r7, #0]
 8001b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	db0a      	blt.n	8001b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	b2da      	uxtb	r2, r3
 8001b14:	490c      	ldr	r1, [pc, #48]	; (8001b48 <__NVIC_SetPriority+0x4c>)
 8001b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1a:	0112      	lsls	r2, r2, #4
 8001b1c:	b2d2      	uxtb	r2, r2
 8001b1e:	440b      	add	r3, r1
 8001b20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b24:	e00a      	b.n	8001b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	b2da      	uxtb	r2, r3
 8001b2a:	4908      	ldr	r1, [pc, #32]	; (8001b4c <__NVIC_SetPriority+0x50>)
 8001b2c:	79fb      	ldrb	r3, [r7, #7]
 8001b2e:	f003 030f 	and.w	r3, r3, #15
 8001b32:	3b04      	subs	r3, #4
 8001b34:	0112      	lsls	r2, r2, #4
 8001b36:	b2d2      	uxtb	r2, r2
 8001b38:	440b      	add	r3, r1
 8001b3a:	761a      	strb	r2, [r3, #24]
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	bc80      	pop	{r7}
 8001b44:	4770      	bx	lr
 8001b46:	bf00      	nop
 8001b48:	e000e100 	.word	0xe000e100
 8001b4c:	e000ed00 	.word	0xe000ed00

08001b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b50:	b480      	push	{r7}
 8001b52:	b089      	sub	sp, #36	; 0x24
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b64:	69fb      	ldr	r3, [r7, #28]
 8001b66:	f1c3 0307 	rsb	r3, r3, #7
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	bf28      	it	cs
 8001b6e:	2304      	movcs	r3, #4
 8001b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b72:	69fb      	ldr	r3, [r7, #28]
 8001b74:	3304      	adds	r3, #4
 8001b76:	2b06      	cmp	r3, #6
 8001b78:	d902      	bls.n	8001b80 <NVIC_EncodePriority+0x30>
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	3b03      	subs	r3, #3
 8001b7e:	e000      	b.n	8001b82 <NVIC_EncodePriority+0x32>
 8001b80:	2300      	movs	r3, #0
 8001b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b84:	f04f 32ff 	mov.w	r2, #4294967295
 8001b88:	69bb      	ldr	r3, [r7, #24]
 8001b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b8e:	43da      	mvns	r2, r3
 8001b90:	68bb      	ldr	r3, [r7, #8]
 8001b92:	401a      	ands	r2, r3
 8001b94:	697b      	ldr	r3, [r7, #20]
 8001b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b98:	f04f 31ff 	mov.w	r1, #4294967295
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8001ba2:	43d9      	mvns	r1, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ba8:	4313      	orrs	r3, r2
         );
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3724      	adds	r7, #36	; 0x24
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	3b01      	subs	r3, #1
 8001bc0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001bc4:	d301      	bcc.n	8001bca <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	e00f      	b.n	8001bea <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bca:	4a0a      	ldr	r2, [pc, #40]	; (8001bf4 <SysTick_Config+0x40>)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	3b01      	subs	r3, #1
 8001bd0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001bd2:	210f      	movs	r1, #15
 8001bd4:	f04f 30ff 	mov.w	r0, #4294967295
 8001bd8:	f7ff ff90 	bl	8001afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <SysTick_Config+0x40>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001be2:	4b04      	ldr	r3, [pc, #16]	; (8001bf4 <SysTick_Config+0x40>)
 8001be4:	2207      	movs	r2, #7
 8001be6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001be8:	2300      	movs	r3, #0
}
 8001bea:	4618      	mov	r0, r3
 8001bec:	3708      	adds	r7, #8
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	e000e010 	.word	0xe000e010

08001bf8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b082      	sub	sp, #8
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c00:	6878      	ldr	r0, [r7, #4]
 8001c02:	f7ff ff2d 	bl	8001a60 <__NVIC_SetPriorityGrouping>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}

08001c0e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c0e:	b580      	push	{r7, lr}
 8001c10:	b086      	sub	sp, #24
 8001c12:	af00      	add	r7, sp, #0
 8001c14:	4603      	mov	r3, r0
 8001c16:	60b9      	str	r1, [r7, #8]
 8001c18:	607a      	str	r2, [r7, #4]
 8001c1a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c20:	f7ff ff42 	bl	8001aa8 <__NVIC_GetPriorityGrouping>
 8001c24:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c26:	687a      	ldr	r2, [r7, #4]
 8001c28:	68b9      	ldr	r1, [r7, #8]
 8001c2a:	6978      	ldr	r0, [r7, #20]
 8001c2c:	f7ff ff90 	bl	8001b50 <NVIC_EncodePriority>
 8001c30:	4602      	mov	r2, r0
 8001c32:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c36:	4611      	mov	r1, r2
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff ff5f 	bl	8001afc <__NVIC_SetPriority>
}
 8001c3e:	bf00      	nop
 8001c40:	3718      	adds	r7, #24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	bd80      	pop	{r7, pc}

08001c46 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c46:	b580      	push	{r7, lr}
 8001c48:	b082      	sub	sp, #8
 8001c4a:	af00      	add	r7, sp, #0
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff ff35 	bl	8001ac4 <__NVIC_EnableIRQ>
}
 8001c5a:	bf00      	nop
 8001c5c:	3708      	adds	r7, #8
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}

08001c62 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
 8001c68:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c6a:	6878      	ldr	r0, [r7, #4]
 8001c6c:	f7ff ffa2 	bl	8001bb4 <SysTick_Config>
 8001c70:	4603      	mov	r3, r0
}
 8001c72:	4618      	mov	r0, r3
 8001c74:	3708      	adds	r7, #8
 8001c76:	46bd      	mov	sp, r7
 8001c78:	bd80      	pop	{r7, pc}

08001c7a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	b085      	sub	sp, #20
 8001c7e:	af00      	add	r7, sp, #0
 8001c80:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001c82:	2300      	movs	r3, #0
 8001c84:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001c8c:	b2db      	uxtb	r3, r3
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d008      	beq.n	8001ca4 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	2204      	movs	r2, #4
 8001c96:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8001ca0:	2301      	movs	r3, #1
 8001ca2:	e020      	b.n	8001ce6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 020e 	bic.w	r2, r2, #14
 8001cb2:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681a      	ldr	r2, [r3, #0]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f022 0201 	bic.w	r2, r2, #1
 8001cc2:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001ccc:	2101      	movs	r1, #1
 8001cce:	fa01 f202 	lsl.w	r2, r1, r2
 8001cd2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	2200      	movs	r2, #0
 8001ce0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8001ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	3714      	adds	r7, #20
 8001cea:	46bd      	mov	sp, r7
 8001cec:	bc80      	pop	{r7}
 8001cee:	4770      	bx	lr

08001cf0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d02:	b2db      	uxtb	r3, r3
 8001d04:	2b02      	cmp	r3, #2
 8001d06:	d005      	beq.n	8001d14 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2204      	movs	r2, #4
 8001d0c:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	73fb      	strb	r3, [r7, #15]
 8001d12:	e051      	b.n	8001db8 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	f022 020e 	bic.w	r2, r2, #14
 8001d22:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	681a      	ldr	r2, [r3, #0]
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	f022 0201 	bic.w	r2, r2, #1
 8001d32:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	4a22      	ldr	r2, [pc, #136]	; (8001dc4 <HAL_DMA_Abort_IT+0xd4>)
 8001d3a:	4293      	cmp	r3, r2
 8001d3c:	d029      	beq.n	8001d92 <HAL_DMA_Abort_IT+0xa2>
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	4a21      	ldr	r2, [pc, #132]	; (8001dc8 <HAL_DMA_Abort_IT+0xd8>)
 8001d44:	4293      	cmp	r3, r2
 8001d46:	d022      	beq.n	8001d8e <HAL_DMA_Abort_IT+0x9e>
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	4a1f      	ldr	r2, [pc, #124]	; (8001dcc <HAL_DMA_Abort_IT+0xdc>)
 8001d4e:	4293      	cmp	r3, r2
 8001d50:	d01a      	beq.n	8001d88 <HAL_DMA_Abort_IT+0x98>
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	4a1e      	ldr	r2, [pc, #120]	; (8001dd0 <HAL_DMA_Abort_IT+0xe0>)
 8001d58:	4293      	cmp	r3, r2
 8001d5a:	d012      	beq.n	8001d82 <HAL_DMA_Abort_IT+0x92>
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a1c      	ldr	r2, [pc, #112]	; (8001dd4 <HAL_DMA_Abort_IT+0xe4>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d00a      	beq.n	8001d7c <HAL_DMA_Abort_IT+0x8c>
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	4a1b      	ldr	r2, [pc, #108]	; (8001dd8 <HAL_DMA_Abort_IT+0xe8>)
 8001d6c:	4293      	cmp	r3, r2
 8001d6e:	d102      	bne.n	8001d76 <HAL_DMA_Abort_IT+0x86>
 8001d70:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8001d74:	e00e      	b.n	8001d94 <HAL_DMA_Abort_IT+0xa4>
 8001d76:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001d7a:	e00b      	b.n	8001d94 <HAL_DMA_Abort_IT+0xa4>
 8001d7c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d80:	e008      	b.n	8001d94 <HAL_DMA_Abort_IT+0xa4>
 8001d82:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d86:	e005      	b.n	8001d94 <HAL_DMA_Abort_IT+0xa4>
 8001d88:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d8c:	e002      	b.n	8001d94 <HAL_DMA_Abort_IT+0xa4>
 8001d8e:	2310      	movs	r3, #16
 8001d90:	e000      	b.n	8001d94 <HAL_DMA_Abort_IT+0xa4>
 8001d92:	2301      	movs	r3, #1
 8001d94:	4a11      	ldr	r2, [pc, #68]	; (8001ddc <HAL_DMA_Abort_IT+0xec>)
 8001d96:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2201      	movs	r2, #1
 8001d9c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	2200      	movs	r2, #0
 8001da4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d003      	beq.n	8001db8 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001db4:	6878      	ldr	r0, [r7, #4]
 8001db6:	4798      	blx	r3
    } 
  }
  return status;
 8001db8:	7bfb      	ldrb	r3, [r7, #15]
}
 8001dba:	4618      	mov	r0, r3
 8001dbc:	3710      	adds	r7, #16
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	40020008 	.word	0x40020008
 8001dc8:	4002001c 	.word	0x4002001c
 8001dcc:	40020030 	.word	0x40020030
 8001dd0:	40020044 	.word	0x40020044
 8001dd4:	40020058 	.word	0x40020058
 8001dd8:	4002006c 	.word	0x4002006c
 8001ddc:	40020000 	.word	0x40020000

08001de0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b08b      	sub	sp, #44	; 0x2c
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
 8001de8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001dee:	2300      	movs	r3, #0
 8001df0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001df2:	e169      	b.n	80020c8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001df4:	2201      	movs	r2, #1
 8001df6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001dfe:	683b      	ldr	r3, [r7, #0]
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	69fa      	ldr	r2, [r7, #28]
 8001e04:	4013      	ands	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001e08:	69ba      	ldr	r2, [r7, #24]
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	f040 8158 	bne.w	80020c2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	4a9a      	ldr	r2, [pc, #616]	; (8002080 <HAL_GPIO_Init+0x2a0>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d05e      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e1c:	4a98      	ldr	r2, [pc, #608]	; (8002080 <HAL_GPIO_Init+0x2a0>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d875      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e22:	4a98      	ldr	r2, [pc, #608]	; (8002084 <HAL_GPIO_Init+0x2a4>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d058      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e28:	4a96      	ldr	r2, [pc, #600]	; (8002084 <HAL_GPIO_Init+0x2a4>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d86f      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e2e:	4a96      	ldr	r2, [pc, #600]	; (8002088 <HAL_GPIO_Init+0x2a8>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d052      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e34:	4a94      	ldr	r2, [pc, #592]	; (8002088 <HAL_GPIO_Init+0x2a8>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d869      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e3a:	4a94      	ldr	r2, [pc, #592]	; (800208c <HAL_GPIO_Init+0x2ac>)
 8001e3c:	4293      	cmp	r3, r2
 8001e3e:	d04c      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e40:	4a92      	ldr	r2, [pc, #584]	; (800208c <HAL_GPIO_Init+0x2ac>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d863      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e46:	4a92      	ldr	r2, [pc, #584]	; (8002090 <HAL_GPIO_Init+0x2b0>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d046      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
 8001e4c:	4a90      	ldr	r2, [pc, #576]	; (8002090 <HAL_GPIO_Init+0x2b0>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d85d      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e52:	2b12      	cmp	r3, #18
 8001e54:	d82a      	bhi.n	8001eac <HAL_GPIO_Init+0xcc>
 8001e56:	2b12      	cmp	r3, #18
 8001e58:	d859      	bhi.n	8001f0e <HAL_GPIO_Init+0x12e>
 8001e5a:	a201      	add	r2, pc, #4	; (adr r2, 8001e60 <HAL_GPIO_Init+0x80>)
 8001e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001e60:	08001edb 	.word	0x08001edb
 8001e64:	08001eb5 	.word	0x08001eb5
 8001e68:	08001ec7 	.word	0x08001ec7
 8001e6c:	08001f09 	.word	0x08001f09
 8001e70:	08001f0f 	.word	0x08001f0f
 8001e74:	08001f0f 	.word	0x08001f0f
 8001e78:	08001f0f 	.word	0x08001f0f
 8001e7c:	08001f0f 	.word	0x08001f0f
 8001e80:	08001f0f 	.word	0x08001f0f
 8001e84:	08001f0f 	.word	0x08001f0f
 8001e88:	08001f0f 	.word	0x08001f0f
 8001e8c:	08001f0f 	.word	0x08001f0f
 8001e90:	08001f0f 	.word	0x08001f0f
 8001e94:	08001f0f 	.word	0x08001f0f
 8001e98:	08001f0f 	.word	0x08001f0f
 8001e9c:	08001f0f 	.word	0x08001f0f
 8001ea0:	08001f0f 	.word	0x08001f0f
 8001ea4:	08001ebd 	.word	0x08001ebd
 8001ea8:	08001ed1 	.word	0x08001ed1
 8001eac:	4a79      	ldr	r2, [pc, #484]	; (8002094 <HAL_GPIO_Init+0x2b4>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d013      	beq.n	8001eda <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001eb2:	e02c      	b.n	8001f0e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	623b      	str	r3, [r7, #32]
          break;
 8001eba:	e029      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	3304      	adds	r3, #4
 8001ec2:	623b      	str	r3, [r7, #32]
          break;
 8001ec4:	e024      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	68db      	ldr	r3, [r3, #12]
 8001eca:	3308      	adds	r3, #8
 8001ecc:	623b      	str	r3, [r7, #32]
          break;
 8001ece:	e01f      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001ed0:	683b      	ldr	r3, [r7, #0]
 8001ed2:	68db      	ldr	r3, [r3, #12]
 8001ed4:	330c      	adds	r3, #12
 8001ed6:	623b      	str	r3, [r7, #32]
          break;
 8001ed8:	e01a      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d102      	bne.n	8001ee8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001ee2:	2304      	movs	r3, #4
 8001ee4:	623b      	str	r3, [r7, #32]
          break;
 8001ee6:	e013      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001ee8:	683b      	ldr	r3, [r7, #0]
 8001eea:	689b      	ldr	r3, [r3, #8]
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d105      	bne.n	8001efc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001ef0:	2308      	movs	r3, #8
 8001ef2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	69fa      	ldr	r2, [r7, #28]
 8001ef8:	611a      	str	r2, [r3, #16]
          break;
 8001efa:	e009      	b.n	8001f10 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001efc:	2308      	movs	r3, #8
 8001efe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	69fa      	ldr	r2, [r7, #28]
 8001f04:	615a      	str	r2, [r3, #20]
          break;
 8001f06:	e003      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	623b      	str	r3, [r7, #32]
          break;
 8001f0c:	e000      	b.n	8001f10 <HAL_GPIO_Init+0x130>
          break;
 8001f0e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001f10:	69bb      	ldr	r3, [r7, #24]
 8001f12:	2bff      	cmp	r3, #255	; 0xff
 8001f14:	d801      	bhi.n	8001f1a <HAL_GPIO_Init+0x13a>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	e001      	b.n	8001f1e <HAL_GPIO_Init+0x13e>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	3304      	adds	r3, #4
 8001f1e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001f20:	69bb      	ldr	r3, [r7, #24]
 8001f22:	2bff      	cmp	r3, #255	; 0xff
 8001f24:	d802      	bhi.n	8001f2c <HAL_GPIO_Init+0x14c>
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	009b      	lsls	r3, r3, #2
 8001f2a:	e002      	b.n	8001f32 <HAL_GPIO_Init+0x152>
 8001f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f2e:	3b08      	subs	r3, #8
 8001f30:	009b      	lsls	r3, r3, #2
 8001f32:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	681a      	ldr	r2, [r3, #0]
 8001f38:	210f      	movs	r1, #15
 8001f3a:	693b      	ldr	r3, [r7, #16]
 8001f3c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f40:	43db      	mvns	r3, r3
 8001f42:	401a      	ands	r2, r3
 8001f44:	6a39      	ldr	r1, [r7, #32]
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	fa01 f303 	lsl.w	r3, r1, r3
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	697b      	ldr	r3, [r7, #20]
 8001f50:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001f52:	683b      	ldr	r3, [r7, #0]
 8001f54:	685b      	ldr	r3, [r3, #4]
 8001f56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	f000 80b1 	beq.w	80020c2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001f60:	4b4d      	ldr	r3, [pc, #308]	; (8002098 <HAL_GPIO_Init+0x2b8>)
 8001f62:	699b      	ldr	r3, [r3, #24]
 8001f64:	4a4c      	ldr	r2, [pc, #304]	; (8002098 <HAL_GPIO_Init+0x2b8>)
 8001f66:	f043 0301 	orr.w	r3, r3, #1
 8001f6a:	6193      	str	r3, [r2, #24]
 8001f6c:	4b4a      	ldr	r3, [pc, #296]	; (8002098 <HAL_GPIO_Init+0x2b8>)
 8001f6e:	699b      	ldr	r3, [r3, #24]
 8001f70:	f003 0301 	and.w	r3, r3, #1
 8001f74:	60bb      	str	r3, [r7, #8]
 8001f76:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001f78:	4a48      	ldr	r2, [pc, #288]	; (800209c <HAL_GPIO_Init+0x2bc>)
 8001f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f7c:	089b      	lsrs	r3, r3, #2
 8001f7e:	3302      	adds	r3, #2
 8001f80:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f84:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001f86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f88:	f003 0303 	and.w	r3, r3, #3
 8001f8c:	009b      	lsls	r3, r3, #2
 8001f8e:	220f      	movs	r2, #15
 8001f90:	fa02 f303 	lsl.w	r3, r2, r3
 8001f94:	43db      	mvns	r3, r3
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a40      	ldr	r2, [pc, #256]	; (80020a0 <HAL_GPIO_Init+0x2c0>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d013      	beq.n	8001fcc <HAL_GPIO_Init+0x1ec>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a3f      	ldr	r2, [pc, #252]	; (80020a4 <HAL_GPIO_Init+0x2c4>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d00d      	beq.n	8001fc8 <HAL_GPIO_Init+0x1e8>
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	4a3e      	ldr	r2, [pc, #248]	; (80020a8 <HAL_GPIO_Init+0x2c8>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d007      	beq.n	8001fc4 <HAL_GPIO_Init+0x1e4>
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	4a3d      	ldr	r2, [pc, #244]	; (80020ac <HAL_GPIO_Init+0x2cc>)
 8001fb8:	4293      	cmp	r3, r2
 8001fba:	d101      	bne.n	8001fc0 <HAL_GPIO_Init+0x1e0>
 8001fbc:	2303      	movs	r3, #3
 8001fbe:	e006      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fc0:	2304      	movs	r3, #4
 8001fc2:	e004      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fc4:	2302      	movs	r3, #2
 8001fc6:	e002      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fc8:	2301      	movs	r3, #1
 8001fca:	e000      	b.n	8001fce <HAL_GPIO_Init+0x1ee>
 8001fcc:	2300      	movs	r3, #0
 8001fce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001fd0:	f002 0203 	and.w	r2, r2, #3
 8001fd4:	0092      	lsls	r2, r2, #2
 8001fd6:	4093      	lsls	r3, r2
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001fde:	492f      	ldr	r1, [pc, #188]	; (800209c <HAL_GPIO_Init+0x2bc>)
 8001fe0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fe2:	089b      	lsrs	r3, r3, #2
 8001fe4:	3302      	adds	r3, #2
 8001fe6:	68fa      	ldr	r2, [r7, #12]
 8001fe8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001fec:	683b      	ldr	r3, [r7, #0]
 8001fee:	685b      	ldr	r3, [r3, #4]
 8001ff0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d006      	beq.n	8002006 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8001ffa:	689a      	ldr	r2, [r3, #8]
 8001ffc:	492c      	ldr	r1, [pc, #176]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8001ffe:	69bb      	ldr	r3, [r7, #24]
 8002000:	4313      	orrs	r3, r2
 8002002:	608b      	str	r3, [r1, #8]
 8002004:	e006      	b.n	8002014 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002006:	4b2a      	ldr	r3, [pc, #168]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002008:	689a      	ldr	r2, [r3, #8]
 800200a:	69bb      	ldr	r3, [r7, #24]
 800200c:	43db      	mvns	r3, r3
 800200e:	4928      	ldr	r1, [pc, #160]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002010:	4013      	ands	r3, r2
 8002012:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800201c:	2b00      	cmp	r3, #0
 800201e:	d006      	beq.n	800202e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002020:	4b23      	ldr	r3, [pc, #140]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002022:	68da      	ldr	r2, [r3, #12]
 8002024:	4922      	ldr	r1, [pc, #136]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002026:	69bb      	ldr	r3, [r7, #24]
 8002028:	4313      	orrs	r3, r2
 800202a:	60cb      	str	r3, [r1, #12]
 800202c:	e006      	b.n	800203c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800202e:	4b20      	ldr	r3, [pc, #128]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002030:	68da      	ldr	r2, [r3, #12]
 8002032:	69bb      	ldr	r3, [r7, #24]
 8002034:	43db      	mvns	r3, r3
 8002036:	491e      	ldr	r1, [pc, #120]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002038:	4013      	ands	r3, r2
 800203a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800203c:	683b      	ldr	r3, [r7, #0]
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002044:	2b00      	cmp	r3, #0
 8002046:	d006      	beq.n	8002056 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002048:	4b19      	ldr	r3, [pc, #100]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 800204a:	685a      	ldr	r2, [r3, #4]
 800204c:	4918      	ldr	r1, [pc, #96]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 800204e:	69bb      	ldr	r3, [r7, #24]
 8002050:	4313      	orrs	r3, r2
 8002052:	604b      	str	r3, [r1, #4]
 8002054:	e006      	b.n	8002064 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002056:	4b16      	ldr	r3, [pc, #88]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002058:	685a      	ldr	r2, [r3, #4]
 800205a:	69bb      	ldr	r3, [r7, #24]
 800205c:	43db      	mvns	r3, r3
 800205e:	4914      	ldr	r1, [pc, #80]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002060:	4013      	ands	r3, r2
 8002062:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002064:	683b      	ldr	r3, [r7, #0]
 8002066:	685b      	ldr	r3, [r3, #4]
 8002068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800206c:	2b00      	cmp	r3, #0
 800206e:	d021      	beq.n	80020b4 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002070:	4b0f      	ldr	r3, [pc, #60]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	490e      	ldr	r1, [pc, #56]	; (80020b0 <HAL_GPIO_Init+0x2d0>)
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	600b      	str	r3, [r1, #0]
 800207c:	e021      	b.n	80020c2 <HAL_GPIO_Init+0x2e2>
 800207e:	bf00      	nop
 8002080:	10320000 	.word	0x10320000
 8002084:	10310000 	.word	0x10310000
 8002088:	10220000 	.word	0x10220000
 800208c:	10210000 	.word	0x10210000
 8002090:	10120000 	.word	0x10120000
 8002094:	10110000 	.word	0x10110000
 8002098:	40021000 	.word	0x40021000
 800209c:	40010000 	.word	0x40010000
 80020a0:	40010800 	.word	0x40010800
 80020a4:	40010c00 	.word	0x40010c00
 80020a8:	40011000 	.word	0x40011000
 80020ac:	40011400 	.word	0x40011400
 80020b0:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80020b4:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <HAL_GPIO_Init+0x304>)
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	69bb      	ldr	r3, [r7, #24]
 80020ba:	43db      	mvns	r3, r3
 80020bc:	4909      	ldr	r1, [pc, #36]	; (80020e4 <HAL_GPIO_Init+0x304>)
 80020be:	4013      	ands	r3, r2
 80020c0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80020c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020c4:	3301      	adds	r3, #1
 80020c6:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681a      	ldr	r2, [r3, #0]
 80020cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80020ce:	fa22 f303 	lsr.w	r3, r2, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f47f ae8e 	bne.w	8001df4 <HAL_GPIO_Init+0x14>
  }
}
 80020d8:	bf00      	nop
 80020da:	bf00      	nop
 80020dc:	372c      	adds	r7, #44	; 0x2c
 80020de:	46bd      	mov	sp, r7
 80020e0:	bc80      	pop	{r7}
 80020e2:	4770      	bx	lr
 80020e4:	40010400 	.word	0x40010400

080020e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80020e8:	b480      	push	{r7}
 80020ea:	b085      	sub	sp, #20
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
 80020f0:	460b      	mov	r3, r1
 80020f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689a      	ldr	r2, [r3, #8]
 80020f8:	887b      	ldrh	r3, [r7, #2]
 80020fa:	4013      	ands	r3, r2
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d002      	beq.n	8002106 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002100:	2301      	movs	r3, #1
 8002102:	73fb      	strb	r3, [r7, #15]
 8002104:	e001      	b.n	800210a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002106:	2300      	movs	r3, #0
 8002108:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800210a:	7bfb      	ldrb	r3, [r7, #15]
}
 800210c:	4618      	mov	r0, r3
 800210e:	3714      	adds	r7, #20
 8002110:	46bd      	mov	sp, r7
 8002112:	bc80      	pop	{r7}
 8002114:	4770      	bx	lr

08002116 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002116:	b480      	push	{r7}
 8002118:	b083      	sub	sp, #12
 800211a:	af00      	add	r7, sp, #0
 800211c:	6078      	str	r0, [r7, #4]
 800211e:	460b      	mov	r3, r1
 8002120:	807b      	strh	r3, [r7, #2]
 8002122:	4613      	mov	r3, r2
 8002124:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002126:	787b      	ldrb	r3, [r7, #1]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d003      	beq.n	8002134 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800212c:	887a      	ldrh	r2, [r7, #2]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002132:	e003      	b.n	800213c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002134:	887b      	ldrh	r3, [r7, #2]
 8002136:	041a      	lsls	r2, r3, #16
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	611a      	str	r2, [r3, #16]
}
 800213c:	bf00      	nop
 800213e:	370c      	adds	r7, #12
 8002140:	46bd      	mov	sp, r7
 8002142:	bc80      	pop	{r7}
 8002144:	4770      	bx	lr

08002146 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002146:	b480      	push	{r7}
 8002148:	b085      	sub	sp, #20
 800214a:	af00      	add	r7, sp, #0
 800214c:	6078      	str	r0, [r7, #4]
 800214e:	460b      	mov	r3, r1
 8002150:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002158:	887a      	ldrh	r2, [r7, #2]
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	4013      	ands	r3, r2
 800215e:	041a      	lsls	r2, r3, #16
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	43d9      	mvns	r1, r3
 8002164:	887b      	ldrh	r3, [r7, #2]
 8002166:	400b      	ands	r3, r1
 8002168:	431a      	orrs	r2, r3
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	611a      	str	r2, [r3, #16]
}
 800216e:	bf00      	nop
 8002170:	3714      	adds	r7, #20
 8002172:	46bd      	mov	sp, r7
 8002174:	bc80      	pop	{r7}
 8002176:	4770      	bx	lr

08002178 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	b086      	sub	sp, #24
 800217c:	af00      	add	r7, sp, #0
 800217e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d101      	bne.n	800218a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002186:	2301      	movs	r3, #1
 8002188:	e26c      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f003 0301 	and.w	r3, r3, #1
 8002192:	2b00      	cmp	r3, #0
 8002194:	f000 8087 	beq.w	80022a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002198:	4b92      	ldr	r3, [pc, #584]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	f003 030c 	and.w	r3, r3, #12
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d00c      	beq.n	80021be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021a4:	4b8f      	ldr	r3, [pc, #572]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021a6:	685b      	ldr	r3, [r3, #4]
 80021a8:	f003 030c 	and.w	r3, r3, #12
 80021ac:	2b08      	cmp	r3, #8
 80021ae:	d112      	bne.n	80021d6 <HAL_RCC_OscConfig+0x5e>
 80021b0:	4b8c      	ldr	r3, [pc, #560]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80021b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021bc:	d10b      	bne.n	80021d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021be:	4b89      	ldr	r3, [pc, #548]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d06c      	beq.n	80022a4 <HAL_RCC_OscConfig+0x12c>
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	685b      	ldr	r3, [r3, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d168      	bne.n	80022a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e246      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	685b      	ldr	r3, [r3, #4]
 80021da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021de:	d106      	bne.n	80021ee <HAL_RCC_OscConfig+0x76>
 80021e0:	4b80      	ldr	r3, [pc, #512]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a7f      	ldr	r2, [pc, #508]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80021ea:	6013      	str	r3, [r2, #0]
 80021ec:	e02e      	b.n	800224c <HAL_RCC_OscConfig+0xd4>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10c      	bne.n	8002210 <HAL_RCC_OscConfig+0x98>
 80021f6:	4b7b      	ldr	r3, [pc, #492]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	4a7a      	ldr	r2, [pc, #488]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80021fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002200:	6013      	str	r3, [r2, #0]
 8002202:	4b78      	ldr	r3, [pc, #480]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a77      	ldr	r2, [pc, #476]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002208:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	e01d      	b.n	800224c <HAL_RCC_OscConfig+0xd4>
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	685b      	ldr	r3, [r3, #4]
 8002214:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002218:	d10c      	bne.n	8002234 <HAL_RCC_OscConfig+0xbc>
 800221a:	4b72      	ldr	r3, [pc, #456]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	4a71      	ldr	r2, [pc, #452]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002220:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002224:	6013      	str	r3, [r2, #0]
 8002226:	4b6f      	ldr	r3, [pc, #444]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	4a6e      	ldr	r2, [pc, #440]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 800222c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002230:	6013      	str	r3, [r2, #0]
 8002232:	e00b      	b.n	800224c <HAL_RCC_OscConfig+0xd4>
 8002234:	4b6b      	ldr	r3, [pc, #428]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	4a6a      	ldr	r2, [pc, #424]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 800223a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800223e:	6013      	str	r3, [r2, #0]
 8002240:	4b68      	ldr	r3, [pc, #416]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a67      	ldr	r2, [pc, #412]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002246:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800224a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	2b00      	cmp	r3, #0
 8002252:	d013      	beq.n	800227c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002254:	f7ff fbfa 	bl	8001a4c <HAL_GetTick>
 8002258:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800225a:	e008      	b.n	800226e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800225c:	f7ff fbf6 	bl	8001a4c <HAL_GetTick>
 8002260:	4602      	mov	r2, r0
 8002262:	693b      	ldr	r3, [r7, #16]
 8002264:	1ad3      	subs	r3, r2, r3
 8002266:	2b64      	cmp	r3, #100	; 0x64
 8002268:	d901      	bls.n	800226e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800226a:	2303      	movs	r3, #3
 800226c:	e1fa      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800226e:	4b5d      	ldr	r3, [pc, #372]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002276:	2b00      	cmp	r3, #0
 8002278:	d0f0      	beq.n	800225c <HAL_RCC_OscConfig+0xe4>
 800227a:	e014      	b.n	80022a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800227c:	f7ff fbe6 	bl	8001a4c <HAL_GetTick>
 8002280:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002282:	e008      	b.n	8002296 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002284:	f7ff fbe2 	bl	8001a4c <HAL_GetTick>
 8002288:	4602      	mov	r2, r0
 800228a:	693b      	ldr	r3, [r7, #16]
 800228c:	1ad3      	subs	r3, r2, r3
 800228e:	2b64      	cmp	r3, #100	; 0x64
 8002290:	d901      	bls.n	8002296 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002292:	2303      	movs	r3, #3
 8002294:	e1e6      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002296:	4b53      	ldr	r3, [pc, #332]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d1f0      	bne.n	8002284 <HAL_RCC_OscConfig+0x10c>
 80022a2:	e000      	b.n	80022a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d063      	beq.n	800237a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80022b2:	4b4c      	ldr	r3, [pc, #304]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 030c 	and.w	r3, r3, #12
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d00b      	beq.n	80022d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80022be:	4b49      	ldr	r3, [pc, #292]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	f003 030c 	and.w	r3, r3, #12
 80022c6:	2b08      	cmp	r3, #8
 80022c8:	d11c      	bne.n	8002304 <HAL_RCC_OscConfig+0x18c>
 80022ca:	4b46      	ldr	r3, [pc, #280]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d116      	bne.n	8002304 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80022d6:	4b43      	ldr	r3, [pc, #268]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f003 0302 	and.w	r3, r3, #2
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d005      	beq.n	80022ee <HAL_RCC_OscConfig+0x176>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	691b      	ldr	r3, [r3, #16]
 80022e6:	2b01      	cmp	r3, #1
 80022e8:	d001      	beq.n	80022ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	e1ba      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022ee:	4b3d      	ldr	r3, [pc, #244]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	00db      	lsls	r3, r3, #3
 80022fc:	4939      	ldr	r1, [pc, #228]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80022fe:	4313      	orrs	r3, r2
 8002300:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002302:	e03a      	b.n	800237a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	2b00      	cmp	r3, #0
 800230a:	d020      	beq.n	800234e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800230c:	4b36      	ldr	r3, [pc, #216]	; (80023e8 <HAL_RCC_OscConfig+0x270>)
 800230e:	2201      	movs	r2, #1
 8002310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002312:	f7ff fb9b 	bl	8001a4c <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800231a:	f7ff fb97 	bl	8001a4c <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e19b      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800232c:	4b2d      	ldr	r3, [pc, #180]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0302 	and.w	r3, r3, #2
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f0      	beq.n	800231a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002338:	4b2a      	ldr	r3, [pc, #168]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	695b      	ldr	r3, [r3, #20]
 8002344:	00db      	lsls	r3, r3, #3
 8002346:	4927      	ldr	r1, [pc, #156]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002348:	4313      	orrs	r3, r2
 800234a:	600b      	str	r3, [r1, #0]
 800234c:	e015      	b.n	800237a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800234e:	4b26      	ldr	r3, [pc, #152]	; (80023e8 <HAL_RCC_OscConfig+0x270>)
 8002350:	2200      	movs	r2, #0
 8002352:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002354:	f7ff fb7a 	bl	8001a4c <HAL_GetTick>
 8002358:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800235a:	e008      	b.n	800236e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800235c:	f7ff fb76 	bl	8001a4c <HAL_GetTick>
 8002360:	4602      	mov	r2, r0
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	2b02      	cmp	r3, #2
 8002368:	d901      	bls.n	800236e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e17a      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800236e:	4b1d      	ldr	r3, [pc, #116]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d1f0      	bne.n	800235c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f003 0308 	and.w	r3, r3, #8
 8002382:	2b00      	cmp	r3, #0
 8002384:	d03a      	beq.n	80023fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	699b      	ldr	r3, [r3, #24]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d019      	beq.n	80023c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800238e:	4b17      	ldr	r3, [pc, #92]	; (80023ec <HAL_RCC_OscConfig+0x274>)
 8002390:	2201      	movs	r2, #1
 8002392:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002394:	f7ff fb5a 	bl	8001a4c <HAL_GetTick>
 8002398:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800239a:	e008      	b.n	80023ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800239c:	f7ff fb56 	bl	8001a4c <HAL_GetTick>
 80023a0:	4602      	mov	r2, r0
 80023a2:	693b      	ldr	r3, [r7, #16]
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	2b02      	cmp	r3, #2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e15a      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023ae:	4b0d      	ldr	r3, [pc, #52]	; (80023e4 <HAL_RCC_OscConfig+0x26c>)
 80023b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b2:	f003 0302 	and.w	r3, r3, #2
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d0f0      	beq.n	800239c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80023ba:	2001      	movs	r0, #1
 80023bc:	f000 facc 	bl	8002958 <RCC_Delay>
 80023c0:	e01c      	b.n	80023fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80023c2:	4b0a      	ldr	r3, [pc, #40]	; (80023ec <HAL_RCC_OscConfig+0x274>)
 80023c4:	2200      	movs	r2, #0
 80023c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023c8:	f7ff fb40 	bl	8001a4c <HAL_GetTick>
 80023cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023ce:	e00f      	b.n	80023f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80023d0:	f7ff fb3c 	bl	8001a4c <HAL_GetTick>
 80023d4:	4602      	mov	r2, r0
 80023d6:	693b      	ldr	r3, [r7, #16]
 80023d8:	1ad3      	subs	r3, r2, r3
 80023da:	2b02      	cmp	r3, #2
 80023dc:	d908      	bls.n	80023f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80023de:	2303      	movs	r3, #3
 80023e0:	e140      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
 80023e2:	bf00      	nop
 80023e4:	40021000 	.word	0x40021000
 80023e8:	42420000 	.word	0x42420000
 80023ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80023f0:	4b9e      	ldr	r3, [pc, #632]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80023f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023f4:	f003 0302 	and.w	r3, r3, #2
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d1e9      	bne.n	80023d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	f003 0304 	and.w	r3, r3, #4
 8002404:	2b00      	cmp	r3, #0
 8002406:	f000 80a6 	beq.w	8002556 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800240a:	2300      	movs	r3, #0
 800240c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800240e:	4b97      	ldr	r3, [pc, #604]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002416:	2b00      	cmp	r3, #0
 8002418:	d10d      	bne.n	8002436 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800241a:	4b94      	ldr	r3, [pc, #592]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 800241c:	69db      	ldr	r3, [r3, #28]
 800241e:	4a93      	ldr	r2, [pc, #588]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002420:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002424:	61d3      	str	r3, [r2, #28]
 8002426:	4b91      	ldr	r3, [pc, #580]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002428:	69db      	ldr	r3, [r3, #28]
 800242a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800242e:	60bb      	str	r3, [r7, #8]
 8002430:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002432:	2301      	movs	r3, #1
 8002434:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002436:	4b8e      	ldr	r3, [pc, #568]	; (8002670 <HAL_RCC_OscConfig+0x4f8>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800243e:	2b00      	cmp	r3, #0
 8002440:	d118      	bne.n	8002474 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002442:	4b8b      	ldr	r3, [pc, #556]	; (8002670 <HAL_RCC_OscConfig+0x4f8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a8a      	ldr	r2, [pc, #552]	; (8002670 <HAL_RCC_OscConfig+0x4f8>)
 8002448:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800244c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800244e:	f7ff fafd 	bl	8001a4c <HAL_GetTick>
 8002452:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002454:	e008      	b.n	8002468 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002456:	f7ff faf9 	bl	8001a4c <HAL_GetTick>
 800245a:	4602      	mov	r2, r0
 800245c:	693b      	ldr	r3, [r7, #16]
 800245e:	1ad3      	subs	r3, r2, r3
 8002460:	2b64      	cmp	r3, #100	; 0x64
 8002462:	d901      	bls.n	8002468 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002464:	2303      	movs	r3, #3
 8002466:	e0fd      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002468:	4b81      	ldr	r3, [pc, #516]	; (8002670 <HAL_RCC_OscConfig+0x4f8>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002470:	2b00      	cmp	r3, #0
 8002472:	d0f0      	beq.n	8002456 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	68db      	ldr	r3, [r3, #12]
 8002478:	2b01      	cmp	r3, #1
 800247a:	d106      	bne.n	800248a <HAL_RCC_OscConfig+0x312>
 800247c:	4b7b      	ldr	r3, [pc, #492]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 800247e:	6a1b      	ldr	r3, [r3, #32]
 8002480:	4a7a      	ldr	r2, [pc, #488]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002482:	f043 0301 	orr.w	r3, r3, #1
 8002486:	6213      	str	r3, [r2, #32]
 8002488:	e02d      	b.n	80024e6 <HAL_RCC_OscConfig+0x36e>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d10c      	bne.n	80024ac <HAL_RCC_OscConfig+0x334>
 8002492:	4b76      	ldr	r3, [pc, #472]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002494:	6a1b      	ldr	r3, [r3, #32]
 8002496:	4a75      	ldr	r2, [pc, #468]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002498:	f023 0301 	bic.w	r3, r3, #1
 800249c:	6213      	str	r3, [r2, #32]
 800249e:	4b73      	ldr	r3, [pc, #460]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024a0:	6a1b      	ldr	r3, [r3, #32]
 80024a2:	4a72      	ldr	r2, [pc, #456]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024a4:	f023 0304 	bic.w	r3, r3, #4
 80024a8:	6213      	str	r3, [r2, #32]
 80024aa:	e01c      	b.n	80024e6 <HAL_RCC_OscConfig+0x36e>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	68db      	ldr	r3, [r3, #12]
 80024b0:	2b05      	cmp	r3, #5
 80024b2:	d10c      	bne.n	80024ce <HAL_RCC_OscConfig+0x356>
 80024b4:	4b6d      	ldr	r3, [pc, #436]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024b6:	6a1b      	ldr	r3, [r3, #32]
 80024b8:	4a6c      	ldr	r2, [pc, #432]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024ba:	f043 0304 	orr.w	r3, r3, #4
 80024be:	6213      	str	r3, [r2, #32]
 80024c0:	4b6a      	ldr	r3, [pc, #424]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024c2:	6a1b      	ldr	r3, [r3, #32]
 80024c4:	4a69      	ldr	r2, [pc, #420]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024c6:	f043 0301 	orr.w	r3, r3, #1
 80024ca:	6213      	str	r3, [r2, #32]
 80024cc:	e00b      	b.n	80024e6 <HAL_RCC_OscConfig+0x36e>
 80024ce:	4b67      	ldr	r3, [pc, #412]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	4a66      	ldr	r2, [pc, #408]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024d4:	f023 0301 	bic.w	r3, r3, #1
 80024d8:	6213      	str	r3, [r2, #32]
 80024da:	4b64      	ldr	r3, [pc, #400]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024dc:	6a1b      	ldr	r3, [r3, #32]
 80024de:	4a63      	ldr	r2, [pc, #396]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80024e0:	f023 0304 	bic.w	r3, r3, #4
 80024e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	68db      	ldr	r3, [r3, #12]
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d015      	beq.n	800251a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80024ee:	f7ff faad 	bl	8001a4c <HAL_GetTick>
 80024f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80024f4:	e00a      	b.n	800250c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80024f6:	f7ff faa9 	bl	8001a4c <HAL_GetTick>
 80024fa:	4602      	mov	r2, r0
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	1ad3      	subs	r3, r2, r3
 8002500:	f241 3288 	movw	r2, #5000	; 0x1388
 8002504:	4293      	cmp	r3, r2
 8002506:	d901      	bls.n	800250c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e0ab      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800250c:	4b57      	ldr	r3, [pc, #348]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 800250e:	6a1b      	ldr	r3, [r3, #32]
 8002510:	f003 0302 	and.w	r3, r3, #2
 8002514:	2b00      	cmp	r3, #0
 8002516:	d0ee      	beq.n	80024f6 <HAL_RCC_OscConfig+0x37e>
 8002518:	e014      	b.n	8002544 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800251a:	f7ff fa97 	bl	8001a4c <HAL_GetTick>
 800251e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002520:	e00a      	b.n	8002538 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002522:	f7ff fa93 	bl	8001a4c <HAL_GetTick>
 8002526:	4602      	mov	r2, r0
 8002528:	693b      	ldr	r3, [r7, #16]
 800252a:	1ad3      	subs	r3, r2, r3
 800252c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002530:	4293      	cmp	r3, r2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e095      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002538:	4b4c      	ldr	r3, [pc, #304]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 800253a:	6a1b      	ldr	r3, [r3, #32]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d1ee      	bne.n	8002522 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002544:	7dfb      	ldrb	r3, [r7, #23]
 8002546:	2b01      	cmp	r3, #1
 8002548:	d105      	bne.n	8002556 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800254a:	4b48      	ldr	r3, [pc, #288]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 800254c:	69db      	ldr	r3, [r3, #28]
 800254e:	4a47      	ldr	r2, [pc, #284]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002550:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002554:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	69db      	ldr	r3, [r3, #28]
 800255a:	2b00      	cmp	r3, #0
 800255c:	f000 8081 	beq.w	8002662 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002560:	4b42      	ldr	r3, [pc, #264]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002562:	685b      	ldr	r3, [r3, #4]
 8002564:	f003 030c 	and.w	r3, r3, #12
 8002568:	2b08      	cmp	r3, #8
 800256a:	d061      	beq.n	8002630 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	69db      	ldr	r3, [r3, #28]
 8002570:	2b02      	cmp	r3, #2
 8002572:	d146      	bne.n	8002602 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002574:	4b3f      	ldr	r3, [pc, #252]	; (8002674 <HAL_RCC_OscConfig+0x4fc>)
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257a:	f7ff fa67 	bl	8001a4c <HAL_GetTick>
 800257e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002580:	e008      	b.n	8002594 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002582:	f7ff fa63 	bl	8001a4c <HAL_GetTick>
 8002586:	4602      	mov	r2, r0
 8002588:	693b      	ldr	r3, [r7, #16]
 800258a:	1ad3      	subs	r3, r2, r3
 800258c:	2b02      	cmp	r3, #2
 800258e:	d901      	bls.n	8002594 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002590:	2303      	movs	r3, #3
 8002592:	e067      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002594:	4b35      	ldr	r3, [pc, #212]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800259c:	2b00      	cmp	r3, #0
 800259e:	d1f0      	bne.n	8002582 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025a8:	d108      	bne.n	80025bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80025aa:	4b30      	ldr	r3, [pc, #192]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80025ac:	685b      	ldr	r3, [r3, #4]
 80025ae:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	492d      	ldr	r1, [pc, #180]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80025b8:	4313      	orrs	r3, r2
 80025ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80025bc:	4b2b      	ldr	r3, [pc, #172]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80025be:	685b      	ldr	r3, [r3, #4]
 80025c0:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a19      	ldr	r1, [r3, #32]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025cc:	430b      	orrs	r3, r1
 80025ce:	4927      	ldr	r1, [pc, #156]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80025d0:	4313      	orrs	r3, r2
 80025d2:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80025d4:	4b27      	ldr	r3, [pc, #156]	; (8002674 <HAL_RCC_OscConfig+0x4fc>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025da:	f7ff fa37 	bl	8001a4c <HAL_GetTick>
 80025de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025e0:	e008      	b.n	80025f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80025e2:	f7ff fa33 	bl	8001a4c <HAL_GetTick>
 80025e6:	4602      	mov	r2, r0
 80025e8:	693b      	ldr	r3, [r7, #16]
 80025ea:	1ad3      	subs	r3, r2, r3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d901      	bls.n	80025f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80025f0:	2303      	movs	r3, #3
 80025f2:	e037      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80025f4:	4b1d      	ldr	r3, [pc, #116]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	d0f0      	beq.n	80025e2 <HAL_RCC_OscConfig+0x46a>
 8002600:	e02f      	b.n	8002662 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002602:	4b1c      	ldr	r3, [pc, #112]	; (8002674 <HAL_RCC_OscConfig+0x4fc>)
 8002604:	2200      	movs	r2, #0
 8002606:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002608:	f7ff fa20 	bl	8001a4c <HAL_GetTick>
 800260c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800260e:	e008      	b.n	8002622 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002610:	f7ff fa1c 	bl	8001a4c <HAL_GetTick>
 8002614:	4602      	mov	r2, r0
 8002616:	693b      	ldr	r3, [r7, #16]
 8002618:	1ad3      	subs	r3, r2, r3
 800261a:	2b02      	cmp	r3, #2
 800261c:	d901      	bls.n	8002622 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800261e:	2303      	movs	r3, #3
 8002620:	e020      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002622:	4b12      	ldr	r3, [pc, #72]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800262a:	2b00      	cmp	r3, #0
 800262c:	d1f0      	bne.n	8002610 <HAL_RCC_OscConfig+0x498>
 800262e:	e018      	b.n	8002662 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	69db      	ldr	r3, [r3, #28]
 8002634:	2b01      	cmp	r3, #1
 8002636:	d101      	bne.n	800263c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002638:	2301      	movs	r3, #1
 800263a:	e013      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800263c:	4b0b      	ldr	r3, [pc, #44]	; (800266c <HAL_RCC_OscConfig+0x4f4>)
 800263e:	685b      	ldr	r3, [r3, #4]
 8002640:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6a1b      	ldr	r3, [r3, #32]
 800264c:	429a      	cmp	r2, r3
 800264e:	d106      	bne.n	800265e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002650:	68fb      	ldr	r3, [r7, #12]
 8002652:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800265a:	429a      	cmp	r2, r3
 800265c:	d001      	beq.n	8002662 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800265e:	2301      	movs	r3, #1
 8002660:	e000      	b.n	8002664 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8002662:	2300      	movs	r3, #0
}
 8002664:	4618      	mov	r0, r3
 8002666:	3718      	adds	r7, #24
 8002668:	46bd      	mov	sp, r7
 800266a:	bd80      	pop	{r7, pc}
 800266c:	40021000 	.word	0x40021000
 8002670:	40007000 	.word	0x40007000
 8002674:	42420060 	.word	0x42420060

08002678 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002678:	b580      	push	{r7, lr}
 800267a:	b084      	sub	sp, #16
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
 8002680:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2b00      	cmp	r3, #0
 8002686:	d101      	bne.n	800268c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002688:	2301      	movs	r3, #1
 800268a:	e0d0      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800268c:	4b6a      	ldr	r3, [pc, #424]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	f003 0307 	and.w	r3, r3, #7
 8002694:	683a      	ldr	r2, [r7, #0]
 8002696:	429a      	cmp	r2, r3
 8002698:	d910      	bls.n	80026bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800269a:	4b67      	ldr	r3, [pc, #412]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f023 0207 	bic.w	r2, r3, #7
 80026a2:	4965      	ldr	r1, [pc, #404]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	4313      	orrs	r3, r2
 80026a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026aa:	4b63      	ldr	r3, [pc, #396]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f003 0307 	and.w	r3, r3, #7
 80026b2:	683a      	ldr	r2, [r7, #0]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d001      	beq.n	80026bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80026b8:	2301      	movs	r3, #1
 80026ba:	e0b8      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f003 0302 	and.w	r3, r3, #2
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d020      	beq.n	800270a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0304 	and.w	r3, r3, #4
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d005      	beq.n	80026e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80026d4:	4b59      	ldr	r3, [pc, #356]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	4a58      	ldr	r2, [pc, #352]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80026da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80026de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f003 0308 	and.w	r3, r3, #8
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d005      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80026ec:	4b53      	ldr	r3, [pc, #332]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80026ee:	685b      	ldr	r3, [r3, #4]
 80026f0:	4a52      	ldr	r2, [pc, #328]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80026f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80026f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80026f8:	4b50      	ldr	r3, [pc, #320]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80026fa:	685b      	ldr	r3, [r3, #4]
 80026fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	689b      	ldr	r3, [r3, #8]
 8002704:	494d      	ldr	r1, [pc, #308]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002706:	4313      	orrs	r3, r2
 8002708:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d040      	beq.n	8002798 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	2b01      	cmp	r3, #1
 800271c:	d107      	bne.n	800272e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800271e:	4b47      	ldr	r3, [pc, #284]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002726:	2b00      	cmp	r3, #0
 8002728:	d115      	bne.n	8002756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800272a:	2301      	movs	r3, #1
 800272c:	e07f      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	2b02      	cmp	r3, #2
 8002734:	d107      	bne.n	8002746 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002736:	4b41      	ldr	r3, [pc, #260]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800273e:	2b00      	cmp	r3, #0
 8002740:	d109      	bne.n	8002756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002742:	2301      	movs	r3, #1
 8002744:	e073      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002746:	4b3d      	ldr	r3, [pc, #244]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	2b00      	cmp	r3, #0
 8002750:	d101      	bne.n	8002756 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002752:	2301      	movs	r3, #1
 8002754:	e06b      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002756:	4b39      	ldr	r3, [pc, #228]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	f023 0203 	bic.w	r2, r3, #3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	4936      	ldr	r1, [pc, #216]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002764:	4313      	orrs	r3, r2
 8002766:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002768:	f7ff f970 	bl	8001a4c <HAL_GetTick>
 800276c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800276e:	e00a      	b.n	8002786 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002770:	f7ff f96c 	bl	8001a4c <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	f241 3288 	movw	r2, #5000	; 0x1388
 800277e:	4293      	cmp	r3, r2
 8002780:	d901      	bls.n	8002786 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002782:	2303      	movs	r3, #3
 8002784:	e053      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002786:	4b2d      	ldr	r3, [pc, #180]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f003 020c 	and.w	r2, r3, #12
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	685b      	ldr	r3, [r3, #4]
 8002792:	009b      	lsls	r3, r3, #2
 8002794:	429a      	cmp	r2, r3
 8002796:	d1eb      	bne.n	8002770 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002798:	4b27      	ldr	r3, [pc, #156]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0307 	and.w	r3, r3, #7
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	429a      	cmp	r2, r3
 80027a4:	d210      	bcs.n	80027c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80027a6:	4b24      	ldr	r3, [pc, #144]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f023 0207 	bic.w	r2, r3, #7
 80027ae:	4922      	ldr	r1, [pc, #136]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	4313      	orrs	r3, r2
 80027b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80027b6:	4b20      	ldr	r3, [pc, #128]	; (8002838 <HAL_RCC_ClockConfig+0x1c0>)
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f003 0307 	and.w	r3, r3, #7
 80027be:	683a      	ldr	r2, [r7, #0]
 80027c0:	429a      	cmp	r2, r3
 80027c2:	d001      	beq.n	80027c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e032      	b.n	800282e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f003 0304 	and.w	r3, r3, #4
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d008      	beq.n	80027e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80027d4:	4b19      	ldr	r3, [pc, #100]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80027d6:	685b      	ldr	r3, [r3, #4]
 80027d8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	68db      	ldr	r3, [r3, #12]
 80027e0:	4916      	ldr	r1, [pc, #88]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80027e2:	4313      	orrs	r3, r2
 80027e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	f003 0308 	and.w	r3, r3, #8
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d009      	beq.n	8002806 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80027f2:	4b12      	ldr	r3, [pc, #72]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	691b      	ldr	r3, [r3, #16]
 80027fe:	00db      	lsls	r3, r3, #3
 8002800:	490e      	ldr	r1, [pc, #56]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 8002802:	4313      	orrs	r3, r2
 8002804:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002806:	f000 f821 	bl	800284c <HAL_RCC_GetSysClockFreq>
 800280a:	4602      	mov	r2, r0
 800280c:	4b0b      	ldr	r3, [pc, #44]	; (800283c <HAL_RCC_ClockConfig+0x1c4>)
 800280e:	685b      	ldr	r3, [r3, #4]
 8002810:	091b      	lsrs	r3, r3, #4
 8002812:	f003 030f 	and.w	r3, r3, #15
 8002816:	490a      	ldr	r1, [pc, #40]	; (8002840 <HAL_RCC_ClockConfig+0x1c8>)
 8002818:	5ccb      	ldrb	r3, [r1, r3]
 800281a:	fa22 f303 	lsr.w	r3, r2, r3
 800281e:	4a09      	ldr	r2, [pc, #36]	; (8002844 <HAL_RCC_ClockConfig+0x1cc>)
 8002820:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002822:	4b09      	ldr	r3, [pc, #36]	; (8002848 <HAL_RCC_ClockConfig+0x1d0>)
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4618      	mov	r0, r3
 8002828:	f7ff f8ce 	bl	80019c8 <HAL_InitTick>

  return HAL_OK;
 800282c:	2300      	movs	r3, #0
}
 800282e:	4618      	mov	r0, r3
 8002830:	3710      	adds	r7, #16
 8002832:	46bd      	mov	sp, r7
 8002834:	bd80      	pop	{r7, pc}
 8002836:	bf00      	nop
 8002838:	40022000 	.word	0x40022000
 800283c:	40021000 	.word	0x40021000
 8002840:	08004e7c 	.word	0x08004e7c
 8002844:	20000084 	.word	0x20000084
 8002848:	20000090 	.word	0x20000090

0800284c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800284c:	b480      	push	{r7}
 800284e:	b087      	sub	sp, #28
 8002850:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002852:	2300      	movs	r3, #0
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	2300      	movs	r3, #0
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	2300      	movs	r3, #0
 800285c:	617b      	str	r3, [r7, #20]
 800285e:	2300      	movs	r3, #0
 8002860:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002862:	2300      	movs	r3, #0
 8002864:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002866:	4b1e      	ldr	r3, [pc, #120]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002868:	685b      	ldr	r3, [r3, #4]
 800286a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	f003 030c 	and.w	r3, r3, #12
 8002872:	2b04      	cmp	r3, #4
 8002874:	d002      	beq.n	800287c <HAL_RCC_GetSysClockFreq+0x30>
 8002876:	2b08      	cmp	r3, #8
 8002878:	d003      	beq.n	8002882 <HAL_RCC_GetSysClockFreq+0x36>
 800287a:	e027      	b.n	80028cc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800287c:	4b19      	ldr	r3, [pc, #100]	; (80028e4 <HAL_RCC_GetSysClockFreq+0x98>)
 800287e:	613b      	str	r3, [r7, #16]
      break;
 8002880:	e027      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	0c9b      	lsrs	r3, r3, #18
 8002886:	f003 030f 	and.w	r3, r3, #15
 800288a:	4a17      	ldr	r2, [pc, #92]	; (80028e8 <HAL_RCC_GetSysClockFreq+0x9c>)
 800288c:	5cd3      	ldrb	r3, [r2, r3]
 800288e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002896:	2b00      	cmp	r3, #0
 8002898:	d010      	beq.n	80028bc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800289a:	4b11      	ldr	r3, [pc, #68]	; (80028e0 <HAL_RCC_GetSysClockFreq+0x94>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	0c5b      	lsrs	r3, r3, #17
 80028a0:	f003 0301 	and.w	r3, r3, #1
 80028a4:	4a11      	ldr	r2, [pc, #68]	; (80028ec <HAL_RCC_GetSysClockFreq+0xa0>)
 80028a6:	5cd3      	ldrb	r3, [r2, r3]
 80028a8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a0d      	ldr	r2, [pc, #52]	; (80028e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ae:	fb02 f203 	mul.w	r2, r2, r3
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b8:	617b      	str	r3, [r7, #20]
 80028ba:	e004      	b.n	80028c6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	4a0c      	ldr	r2, [pc, #48]	; (80028f0 <HAL_RCC_GetSysClockFreq+0xa4>)
 80028c0:	fb02 f303 	mul.w	r3, r2, r3
 80028c4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80028c6:	697b      	ldr	r3, [r7, #20]
 80028c8:	613b      	str	r3, [r7, #16]
      break;
 80028ca:	e002      	b.n	80028d2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80028cc:	4b05      	ldr	r3, [pc, #20]	; (80028e4 <HAL_RCC_GetSysClockFreq+0x98>)
 80028ce:	613b      	str	r3, [r7, #16]
      break;
 80028d0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80028d2:	693b      	ldr	r3, [r7, #16]
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	371c      	adds	r7, #28
 80028d8:	46bd      	mov	sp, r7
 80028da:	bc80      	pop	{r7}
 80028dc:	4770      	bx	lr
 80028de:	bf00      	nop
 80028e0:	40021000 	.word	0x40021000
 80028e4:	007a1200 	.word	0x007a1200
 80028e8:	08004e94 	.word	0x08004e94
 80028ec:	08004ea4 	.word	0x08004ea4
 80028f0:	003d0900 	.word	0x003d0900

080028f4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80028f4:	b480      	push	{r7}
 80028f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80028f8:	4b02      	ldr	r3, [pc, #8]	; (8002904 <HAL_RCC_GetHCLKFreq+0x10>)
 80028fa:	681b      	ldr	r3, [r3, #0]
}
 80028fc:	4618      	mov	r0, r3
 80028fe:	46bd      	mov	sp, r7
 8002900:	bc80      	pop	{r7}
 8002902:	4770      	bx	lr
 8002904:	20000084 	.word	0x20000084

08002908 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800290c:	f7ff fff2 	bl	80028f4 <HAL_RCC_GetHCLKFreq>
 8002910:	4602      	mov	r2, r0
 8002912:	4b05      	ldr	r3, [pc, #20]	; (8002928 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002914:	685b      	ldr	r3, [r3, #4]
 8002916:	0a1b      	lsrs	r3, r3, #8
 8002918:	f003 0307 	and.w	r3, r3, #7
 800291c:	4903      	ldr	r1, [pc, #12]	; (800292c <HAL_RCC_GetPCLK1Freq+0x24>)
 800291e:	5ccb      	ldrb	r3, [r1, r3]
 8002920:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002924:	4618      	mov	r0, r3
 8002926:	bd80      	pop	{r7, pc}
 8002928:	40021000 	.word	0x40021000
 800292c:	08004e8c 	.word	0x08004e8c

08002930 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002934:	f7ff ffde 	bl	80028f4 <HAL_RCC_GetHCLKFreq>
 8002938:	4602      	mov	r2, r0
 800293a:	4b05      	ldr	r3, [pc, #20]	; (8002950 <HAL_RCC_GetPCLK2Freq+0x20>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	0adb      	lsrs	r3, r3, #11
 8002940:	f003 0307 	and.w	r3, r3, #7
 8002944:	4903      	ldr	r1, [pc, #12]	; (8002954 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002946:	5ccb      	ldrb	r3, [r1, r3]
 8002948:	fa22 f303 	lsr.w	r3, r2, r3
}
 800294c:	4618      	mov	r0, r3
 800294e:	bd80      	pop	{r7, pc}
 8002950:	40021000 	.word	0x40021000
 8002954:	08004e8c 	.word	0x08004e8c

08002958 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002958:	b480      	push	{r7}
 800295a:	b085      	sub	sp, #20
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002960:	4b0a      	ldr	r3, [pc, #40]	; (800298c <RCC_Delay+0x34>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a0a      	ldr	r2, [pc, #40]	; (8002990 <RCC_Delay+0x38>)
 8002966:	fba2 2303 	umull	r2, r3, r2, r3
 800296a:	0a5b      	lsrs	r3, r3, #9
 800296c:	687a      	ldr	r2, [r7, #4]
 800296e:	fb02 f303 	mul.w	r3, r2, r3
 8002972:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002974:	bf00      	nop
  }
  while (Delay --);
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	1e5a      	subs	r2, r3, #1
 800297a:	60fa      	str	r2, [r7, #12]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d1f9      	bne.n	8002974 <RCC_Delay+0x1c>
}
 8002980:	bf00      	nop
 8002982:	bf00      	nop
 8002984:	3714      	adds	r7, #20
 8002986:	46bd      	mov	sp, r7
 8002988:	bc80      	pop	{r7}
 800298a:	4770      	bx	lr
 800298c:	20000084 	.word	0x20000084
 8002990:	10624dd3 	.word	0x10624dd3

08002994 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b082      	sub	sp, #8
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e041      	b.n	8002a2a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d106      	bne.n	80029c0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2200      	movs	r2, #0
 80029b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7fe fd14 	bl	80013e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	3304      	adds	r3, #4
 80029d0:	4619      	mov	r1, r3
 80029d2:	4610      	mov	r0, r2
 80029d4:	f000 fc30 	bl	8003238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	2201      	movs	r2, #1
 80029dc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2201      	movs	r2, #1
 80029ec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	2201      	movs	r2, #1
 80029f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2201      	movs	r2, #1
 80029fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2201      	movs	r2, #1
 8002a0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2201      	movs	r2, #1
 8002a14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	2201      	movs	r2, #1
 8002a24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002a28:	2300      	movs	r3, #0
}
 8002a2a:	4618      	mov	r0, r3
 8002a2c:	3708      	adds	r7, #8
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
	...

08002a34 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002a34:	b480      	push	{r7}
 8002a36:	b085      	sub	sp, #20
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a42:	b2db      	uxtb	r3, r3
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d001      	beq.n	8002a4c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	e03a      	b.n	8002ac2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2202      	movs	r2, #2
 8002a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	68da      	ldr	r2, [r3, #12]
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f042 0201 	orr.w	r2, r2, #1
 8002a62:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	4a18      	ldr	r2, [pc, #96]	; (8002acc <HAL_TIM_Base_Start_IT+0x98>)
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	d00e      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x58>
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a76:	d009      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x58>
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4a14      	ldr	r2, [pc, #80]	; (8002ad0 <HAL_TIM_Base_Start_IT+0x9c>)
 8002a7e:	4293      	cmp	r3, r2
 8002a80:	d004      	beq.n	8002a8c <HAL_TIM_Base_Start_IT+0x58>
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	4a13      	ldr	r2, [pc, #76]	; (8002ad4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d111      	bne.n	8002ab0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	689b      	ldr	r3, [r3, #8]
 8002a92:	f003 0307 	and.w	r3, r3, #7
 8002a96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	2b06      	cmp	r3, #6
 8002a9c:	d010      	beq.n	8002ac0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	681a      	ldr	r2, [r3, #0]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f042 0201 	orr.w	r2, r2, #1
 8002aac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002aae:	e007      	b.n	8002ac0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f042 0201 	orr.w	r2, r2, #1
 8002abe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3714      	adds	r7, #20
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bc80      	pop	{r7}
 8002aca:	4770      	bx	lr
 8002acc:	40012c00 	.word	0x40012c00
 8002ad0:	40000400 	.word	0x40000400
 8002ad4:	40000800 	.word	0x40000800

08002ad8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b082      	sub	sp, #8
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d101      	bne.n	8002aea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	e041      	b.n	8002b6e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d106      	bne.n	8002b04 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	2200      	movs	r2, #0
 8002afa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f839 	bl	8002b76 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2202      	movs	r2, #2
 8002b08:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681a      	ldr	r2, [r3, #0]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	3304      	adds	r3, #4
 8002b14:	4619      	mov	r1, r3
 8002b16:	4610      	mov	r0, r2
 8002b18:	f000 fb8e 	bl	8003238 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	2201      	movs	r2, #1
 8002b20:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	2201      	movs	r2, #1
 8002b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	2201      	movs	r2, #1
 8002b30:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2201      	movs	r2, #1
 8002b38:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2201      	movs	r2, #1
 8002b40:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	2201      	movs	r2, #1
 8002b48:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2201      	movs	r2, #1
 8002b50:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	2201      	movs	r2, #1
 8002b58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	2201      	movs	r2, #1
 8002b60:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2201      	movs	r2, #1
 8002b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002b6c:	2300      	movs	r3, #0
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	3708      	adds	r7, #8
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bd80      	pop	{r7, pc}

08002b76 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002b76:	b480      	push	{r7}
 8002b78:	b083      	sub	sp, #12
 8002b7a:	af00      	add	r7, sp, #0
 8002b7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002b7e:	bf00      	nop
 8002b80:	370c      	adds	r7, #12
 8002b82:	46bd      	mov	sp, r7
 8002b84:	bc80      	pop	{r7}
 8002b86:	4770      	bx	lr

08002b88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b084      	sub	sp, #16
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
 8002b90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d109      	bne.n	8002bac <HAL_TIM_PWM_Start+0x24>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b9e:	b2db      	uxtb	r3, r3
 8002ba0:	2b01      	cmp	r3, #1
 8002ba2:	bf14      	ite	ne
 8002ba4:	2301      	movne	r3, #1
 8002ba6:	2300      	moveq	r3, #0
 8002ba8:	b2db      	uxtb	r3, r3
 8002baa:	e022      	b.n	8002bf2 <HAL_TIM_PWM_Start+0x6a>
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	2b04      	cmp	r3, #4
 8002bb0:	d109      	bne.n	8002bc6 <HAL_TIM_PWM_Start+0x3e>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002bb8:	b2db      	uxtb	r3, r3
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	bf14      	ite	ne
 8002bbe:	2301      	movne	r3, #1
 8002bc0:	2300      	moveq	r3, #0
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	e015      	b.n	8002bf2 <HAL_TIM_PWM_Start+0x6a>
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	2b08      	cmp	r3, #8
 8002bca:	d109      	bne.n	8002be0 <HAL_TIM_PWM_Start+0x58>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	2b01      	cmp	r3, #1
 8002bd6:	bf14      	ite	ne
 8002bd8:	2301      	movne	r3, #1
 8002bda:	2300      	moveq	r3, #0
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	e008      	b.n	8002bf2 <HAL_TIM_PWM_Start+0x6a>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	2b01      	cmp	r3, #1
 8002bea:	bf14      	ite	ne
 8002bec:	2301      	movne	r3, #1
 8002bee:	2300      	moveq	r3, #0
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	e05e      	b.n	8002cb8 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d104      	bne.n	8002c0a <HAL_TIM_PWM_Start+0x82>
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2202      	movs	r2, #2
 8002c04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8002c08:	e013      	b.n	8002c32 <HAL_TIM_PWM_Start+0xaa>
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	2b04      	cmp	r3, #4
 8002c0e:	d104      	bne.n	8002c1a <HAL_TIM_PWM_Start+0x92>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	2202      	movs	r2, #2
 8002c14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002c18:	e00b      	b.n	8002c32 <HAL_TIM_PWM_Start+0xaa>
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	2b08      	cmp	r3, #8
 8002c1e:	d104      	bne.n	8002c2a <HAL_TIM_PWM_Start+0xa2>
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2202      	movs	r2, #2
 8002c24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8002c28:	e003      	b.n	8002c32 <HAL_TIM_PWM_Start+0xaa>
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2202      	movs	r2, #2
 8002c2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2201      	movs	r2, #1
 8002c38:	6839      	ldr	r1, [r7, #0]
 8002c3a:	4618      	mov	r0, r3
 8002c3c:	f000 fd7c 	bl	8003738 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a1e      	ldr	r2, [pc, #120]	; (8002cc0 <HAL_TIM_PWM_Start+0x138>)
 8002c46:	4293      	cmp	r3, r2
 8002c48:	d107      	bne.n	8002c5a <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002c58:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	4a18      	ldr	r2, [pc, #96]	; (8002cc0 <HAL_TIM_PWM_Start+0x138>)
 8002c60:	4293      	cmp	r3, r2
 8002c62:	d00e      	beq.n	8002c82 <HAL_TIM_PWM_Start+0xfa>
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002c6c:	d009      	beq.n	8002c82 <HAL_TIM_PWM_Start+0xfa>
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a14      	ldr	r2, [pc, #80]	; (8002cc4 <HAL_TIM_PWM_Start+0x13c>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d004      	beq.n	8002c82 <HAL_TIM_PWM_Start+0xfa>
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	4a12      	ldr	r2, [pc, #72]	; (8002cc8 <HAL_TIM_PWM_Start+0x140>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d111      	bne.n	8002ca6 <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	689b      	ldr	r3, [r3, #8]
 8002c88:	f003 0307 	and.w	r3, r3, #7
 8002c8c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	2b06      	cmp	r3, #6
 8002c92:	d010      	beq.n	8002cb6 <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f042 0201 	orr.w	r2, r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002ca4:	e007      	b.n	8002cb6 <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	681a      	ldr	r2, [r3, #0]
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f042 0201 	orr.w	r2, r2, #1
 8002cb4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002cb6:	2300      	movs	r3, #0
}
 8002cb8:	4618      	mov	r0, r3
 8002cba:	3710      	adds	r7, #16
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	40012c00 	.word	0x40012c00
 8002cc4:	40000400 	.word	0x40000400
 8002cc8:	40000800 	.word	0x40000800

08002ccc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	691b      	ldr	r3, [r3, #16]
 8002cda:	f003 0302 	and.w	r3, r3, #2
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d122      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b02      	cmp	r3, #2
 8002cee:	d11b      	bne.n	8002d28 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0202 	mvn.w	r2, #2
 8002cf8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2201      	movs	r2, #1
 8002cfe:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	f003 0303 	and.w	r3, r3, #3
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 fa76 	bl	8003200 <HAL_TIM_IC_CaptureCallback>
 8002d14:	e005      	b.n	8002d22 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 fa69 	bl	80031ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 fa78 	bl	8003212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	691b      	ldr	r3, [r3, #16]
 8002d2e:	f003 0304 	and.w	r3, r3, #4
 8002d32:	2b04      	cmp	r3, #4
 8002d34:	d122      	bne.n	8002d7c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	68db      	ldr	r3, [r3, #12]
 8002d3c:	f003 0304 	and.w	r3, r3, #4
 8002d40:	2b04      	cmp	r3, #4
 8002d42:	d11b      	bne.n	8002d7c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f06f 0204 	mvn.w	r2, #4
 8002d4c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2202      	movs	r2, #2
 8002d52:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	699b      	ldr	r3, [r3, #24]
 8002d5a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d003      	beq.n	8002d6a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 fa4c 	bl	8003200 <HAL_TIM_IC_CaptureCallback>
 8002d68:	e005      	b.n	8002d76 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f000 fa3f 	bl	80031ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d70:	6878      	ldr	r0, [r7, #4]
 8002d72:	f000 fa4e 	bl	8003212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	691b      	ldr	r3, [r3, #16]
 8002d82:	f003 0308 	and.w	r3, r3, #8
 8002d86:	2b08      	cmp	r3, #8
 8002d88:	d122      	bne.n	8002dd0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	68db      	ldr	r3, [r3, #12]
 8002d90:	f003 0308 	and.w	r3, r3, #8
 8002d94:	2b08      	cmp	r3, #8
 8002d96:	d11b      	bne.n	8002dd0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	f06f 0208 	mvn.w	r2, #8
 8002da0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2204      	movs	r2, #4
 8002da6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	69db      	ldr	r3, [r3, #28]
 8002dae:	f003 0303 	and.w	r3, r3, #3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002db6:	6878      	ldr	r0, [r7, #4]
 8002db8:	f000 fa22 	bl	8003200 <HAL_TIM_IC_CaptureCallback>
 8002dbc:	e005      	b.n	8002dca <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f000 fa15 	bl	80031ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002dc4:	6878      	ldr	r0, [r7, #4]
 8002dc6:	f000 fa24 	bl	8003212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	f003 0310 	and.w	r3, r3, #16
 8002dda:	2b10      	cmp	r3, #16
 8002ddc:	d122      	bne.n	8002e24 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	68db      	ldr	r3, [r3, #12]
 8002de4:	f003 0310 	and.w	r3, r3, #16
 8002de8:	2b10      	cmp	r3, #16
 8002dea:	d11b      	bne.n	8002e24 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f06f 0210 	mvn.w	r2, #16
 8002df4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	2208      	movs	r2, #8
 8002dfa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	69db      	ldr	r3, [r3, #28]
 8002e02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f000 f9f8 	bl	8003200 <HAL_TIM_IC_CaptureCallback>
 8002e10:	e005      	b.n	8002e1e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 f9eb 	bl	80031ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e18:	6878      	ldr	r0, [r7, #4]
 8002e1a:	f000 f9fa 	bl	8003212 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	f003 0301 	and.w	r3, r3, #1
 8002e2e:	2b01      	cmp	r3, #1
 8002e30:	d10e      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	68db      	ldr	r3, [r3, #12]
 8002e38:	f003 0301 	and.w	r3, r3, #1
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	d107      	bne.n	8002e50 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0201 	mvn.w	r2, #1
 8002e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f7fe f86c 	bl	8000f28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	691b      	ldr	r3, [r3, #16]
 8002e56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e5a:	2b80      	cmp	r3, #128	; 0x80
 8002e5c:	d10e      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	68db      	ldr	r3, [r3, #12]
 8002e64:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e68:	2b80      	cmp	r3, #128	; 0x80
 8002e6a:	d107      	bne.n	8002e7c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002e74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e76:	6878      	ldr	r0, [r7, #4]
 8002e78:	f000 fce9 	bl	800384e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	691b      	ldr	r3, [r3, #16]
 8002e82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e86:	2b40      	cmp	r3, #64	; 0x40
 8002e88:	d10e      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e94:	2b40      	cmp	r3, #64	; 0x40
 8002e96:	d107      	bne.n	8002ea8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002ea0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ea2:	6878      	ldr	r0, [r7, #4]
 8002ea4:	f000 f9be 	bl	8003224 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	691b      	ldr	r3, [r3, #16]
 8002eae:	f003 0320 	and.w	r3, r3, #32
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d10e      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b20      	cmp	r3, #32
 8002ec2:	d107      	bne.n	8002ed4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f06f 0220 	mvn.w	r2, #32
 8002ecc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 fcb4 	bl	800383c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ed4:	bf00      	nop
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}

08002edc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	60f8      	str	r0, [r7, #12]
 8002ee4:	60b9      	str	r1, [r7, #8]
 8002ee6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef2:	2b01      	cmp	r3, #1
 8002ef4:	d101      	bne.n	8002efa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002ef6:	2302      	movs	r3, #2
 8002ef8:	e0ae      	b.n	8003058 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	2201      	movs	r2, #1
 8002efe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	2b0c      	cmp	r3, #12
 8002f06:	f200 809f 	bhi.w	8003048 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002f0a:	a201      	add	r2, pc, #4	; (adr r2, 8002f10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002f0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f10:	08002f45 	.word	0x08002f45
 8002f14:	08003049 	.word	0x08003049
 8002f18:	08003049 	.word	0x08003049
 8002f1c:	08003049 	.word	0x08003049
 8002f20:	08002f85 	.word	0x08002f85
 8002f24:	08003049 	.word	0x08003049
 8002f28:	08003049 	.word	0x08003049
 8002f2c:	08003049 	.word	0x08003049
 8002f30:	08002fc7 	.word	0x08002fc7
 8002f34:	08003049 	.word	0x08003049
 8002f38:	08003049 	.word	0x08003049
 8002f3c:	08003049 	.word	0x08003049
 8002f40:	08003007 	.word	0x08003007
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	68b9      	ldr	r1, [r7, #8]
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	f000 f9d6 	bl	80032fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	699a      	ldr	r2, [r3, #24]
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f042 0208 	orr.w	r2, r2, #8
 8002f5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	699a      	ldr	r2, [r3, #24]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f022 0204 	bic.w	r2, r2, #4
 8002f6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	6999      	ldr	r1, [r3, #24]
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	691a      	ldr	r2, [r3, #16]
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	430a      	orrs	r2, r1
 8002f80:	619a      	str	r2, [r3, #24]
      break;
 8002f82:	e064      	b.n	800304e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	68b9      	ldr	r1, [r7, #8]
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 fa1c 	bl	80033c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	699a      	ldr	r2, [r3, #24]
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	699a      	ldr	r2, [r3, #24]
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002fae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	6999      	ldr	r1, [r3, #24]
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	691b      	ldr	r3, [r3, #16]
 8002fba:	021a      	lsls	r2, r3, #8
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	430a      	orrs	r2, r1
 8002fc2:	619a      	str	r2, [r3, #24]
      break;
 8002fc4:	e043      	b.n	800304e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68b9      	ldr	r1, [r7, #8]
 8002fcc:	4618      	mov	r0, r3
 8002fce:	f000 fa65 	bl	800349c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	69da      	ldr	r2, [r3, #28]
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f042 0208 	orr.w	r2, r2, #8
 8002fe0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	69da      	ldr	r2, [r3, #28]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f022 0204 	bic.w	r2, r2, #4
 8002ff0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	69d9      	ldr	r1, [r3, #28]
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	691a      	ldr	r2, [r3, #16]
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	430a      	orrs	r2, r1
 8003002:	61da      	str	r2, [r3, #28]
      break;
 8003004:	e023      	b.n	800304e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	68b9      	ldr	r1, [r7, #8]
 800300c:	4618      	mov	r0, r3
 800300e:	f000 faaf 	bl	8003570 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	69da      	ldr	r2, [r3, #28]
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003020:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	69da      	ldr	r2, [r3, #28]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003030:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	69d9      	ldr	r1, [r3, #28]
 8003038:	68bb      	ldr	r3, [r7, #8]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	021a      	lsls	r2, r3, #8
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	430a      	orrs	r2, r1
 8003044:	61da      	str	r2, [r3, #28]
      break;
 8003046:	e002      	b.n	800304e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	75fb      	strb	r3, [r7, #23]
      break;
 800304c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	2200      	movs	r2, #0
 8003052:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003056:	7dfb      	ldrb	r3, [r7, #23]
}
 8003058:	4618      	mov	r0, r3
 800305a:	3718      	adds	r7, #24
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	6078      	str	r0, [r7, #4]
 8003068:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800306a:	2300      	movs	r3, #0
 800306c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003074:	2b01      	cmp	r3, #1
 8003076:	d101      	bne.n	800307c <HAL_TIM_ConfigClockSource+0x1c>
 8003078:	2302      	movs	r3, #2
 800307a:	e0b4      	b.n	80031e6 <HAL_TIM_ConfigClockSource+0x186>
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2202      	movs	r2, #2
 8003088:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	689b      	ldr	r3, [r3, #8]
 8003092:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800309a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80030a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	68ba      	ldr	r2, [r7, #8]
 80030aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80030ac:	683b      	ldr	r3, [r7, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030b4:	d03e      	beq.n	8003134 <HAL_TIM_ConfigClockSource+0xd4>
 80030b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80030ba:	f200 8087 	bhi.w	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030c2:	f000 8086 	beq.w	80031d2 <HAL_TIM_ConfigClockSource+0x172>
 80030c6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80030ca:	d87f      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030cc:	2b70      	cmp	r3, #112	; 0x70
 80030ce:	d01a      	beq.n	8003106 <HAL_TIM_ConfigClockSource+0xa6>
 80030d0:	2b70      	cmp	r3, #112	; 0x70
 80030d2:	d87b      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030d4:	2b60      	cmp	r3, #96	; 0x60
 80030d6:	d050      	beq.n	800317a <HAL_TIM_ConfigClockSource+0x11a>
 80030d8:	2b60      	cmp	r3, #96	; 0x60
 80030da:	d877      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030dc:	2b50      	cmp	r3, #80	; 0x50
 80030de:	d03c      	beq.n	800315a <HAL_TIM_ConfigClockSource+0xfa>
 80030e0:	2b50      	cmp	r3, #80	; 0x50
 80030e2:	d873      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030e4:	2b40      	cmp	r3, #64	; 0x40
 80030e6:	d058      	beq.n	800319a <HAL_TIM_ConfigClockSource+0x13a>
 80030e8:	2b40      	cmp	r3, #64	; 0x40
 80030ea:	d86f      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030ec:	2b30      	cmp	r3, #48	; 0x30
 80030ee:	d064      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0x15a>
 80030f0:	2b30      	cmp	r3, #48	; 0x30
 80030f2:	d86b      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030f4:	2b20      	cmp	r3, #32
 80030f6:	d060      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0x15a>
 80030f8:	2b20      	cmp	r3, #32
 80030fa:	d867      	bhi.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d05c      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0x15a>
 8003100:	2b10      	cmp	r3, #16
 8003102:	d05a      	beq.n	80031ba <HAL_TIM_ConfigClockSource+0x15a>
 8003104:	e062      	b.n	80031cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	6899      	ldr	r1, [r3, #8]
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	685a      	ldr	r2, [r3, #4]
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
 8003116:	f000 faf0 	bl	80036fa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003122:	68bb      	ldr	r3, [r7, #8]
 8003124:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003128:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	68ba      	ldr	r2, [r7, #8]
 8003130:	609a      	str	r2, [r3, #8]
      break;
 8003132:	e04f      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	6818      	ldr	r0, [r3, #0]
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	6899      	ldr	r1, [r3, #8]
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685a      	ldr	r2, [r3, #4]
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	68db      	ldr	r3, [r3, #12]
 8003144:	f000 fad9 	bl	80036fa <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	689a      	ldr	r2, [r3, #8]
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003156:	609a      	str	r2, [r3, #8]
      break;
 8003158:	e03c      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6818      	ldr	r0, [r3, #0]
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	6859      	ldr	r1, [r3, #4]
 8003162:	683b      	ldr	r3, [r7, #0]
 8003164:	68db      	ldr	r3, [r3, #12]
 8003166:	461a      	mov	r2, r3
 8003168:	f000 fa50 	bl	800360c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	2150      	movs	r1, #80	; 0x50
 8003172:	4618      	mov	r0, r3
 8003174:	f000 faa7 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 8003178:	e02c      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6818      	ldr	r0, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6859      	ldr	r1, [r3, #4]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	461a      	mov	r2, r3
 8003188:	f000 fa6e 	bl	8003668 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	2160      	movs	r1, #96	; 0x60
 8003192:	4618      	mov	r0, r3
 8003194:	f000 fa97 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 8003198:	e01c      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6818      	ldr	r0, [r3, #0]
 800319e:	683b      	ldr	r3, [r7, #0]
 80031a0:	6859      	ldr	r1, [r3, #4]
 80031a2:	683b      	ldr	r3, [r7, #0]
 80031a4:	68db      	ldr	r3, [r3, #12]
 80031a6:	461a      	mov	r2, r3
 80031a8:	f000 fa30 	bl	800360c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2140      	movs	r1, #64	; 0x40
 80031b2:	4618      	mov	r0, r3
 80031b4:	f000 fa87 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 80031b8:	e00c      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4619      	mov	r1, r3
 80031c4:	4610      	mov	r0, r2
 80031c6:	f000 fa7e 	bl	80036c6 <TIM_ITRx_SetConfig>
      break;
 80031ca:	e003      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80031cc:	2301      	movs	r3, #1
 80031ce:	73fb      	strb	r3, [r7, #15]
      break;
 80031d0:	e000      	b.n	80031d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80031d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80031e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3710      	adds	r7, #16
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}

080031ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80031ee:	b480      	push	{r7}
 80031f0:	b083      	sub	sp, #12
 80031f2:	af00      	add	r7, sp, #0
 80031f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031f6:	bf00      	nop
 80031f8:	370c      	adds	r7, #12
 80031fa:	46bd      	mov	sp, r7
 80031fc:	bc80      	pop	{r7}
 80031fe:	4770      	bx	lr

08003200 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003200:	b480      	push	{r7}
 8003202:	b083      	sub	sp, #12
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003208:	bf00      	nop
 800320a:	370c      	adds	r7, #12
 800320c:	46bd      	mov	sp, r7
 800320e:	bc80      	pop	{r7}
 8003210:	4770      	bx	lr

08003212 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003212:	b480      	push	{r7}
 8003214:	b083      	sub	sp, #12
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800321a:	bf00      	nop
 800321c:	370c      	adds	r7, #12
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800322c:	bf00      	nop
 800322e:	370c      	adds	r7, #12
 8003230:	46bd      	mov	sp, r7
 8003232:	bc80      	pop	{r7}
 8003234:	4770      	bx	lr
	...

08003238 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003238:	b480      	push	{r7}
 800323a:	b085      	sub	sp, #20
 800323c:	af00      	add	r7, sp, #0
 800323e:	6078      	str	r0, [r7, #4]
 8003240:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	4a29      	ldr	r2, [pc, #164]	; (80032f0 <TIM_Base_SetConfig+0xb8>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d00b      	beq.n	8003268 <TIM_Base_SetConfig+0x30>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003256:	d007      	beq.n	8003268 <TIM_Base_SetConfig+0x30>
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	4a26      	ldr	r2, [pc, #152]	; (80032f4 <TIM_Base_SetConfig+0xbc>)
 800325c:	4293      	cmp	r3, r2
 800325e:	d003      	beq.n	8003268 <TIM_Base_SetConfig+0x30>
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	4a25      	ldr	r2, [pc, #148]	; (80032f8 <TIM_Base_SetConfig+0xc0>)
 8003264:	4293      	cmp	r3, r2
 8003266:	d108      	bne.n	800327a <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800326e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	68fa      	ldr	r2, [r7, #12]
 8003276:	4313      	orrs	r3, r2
 8003278:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	4a1c      	ldr	r2, [pc, #112]	; (80032f0 <TIM_Base_SetConfig+0xb8>)
 800327e:	4293      	cmp	r3, r2
 8003280:	d00b      	beq.n	800329a <TIM_Base_SetConfig+0x62>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003288:	d007      	beq.n	800329a <TIM_Base_SetConfig+0x62>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	4a19      	ldr	r2, [pc, #100]	; (80032f4 <TIM_Base_SetConfig+0xbc>)
 800328e:	4293      	cmp	r3, r2
 8003290:	d003      	beq.n	800329a <TIM_Base_SetConfig+0x62>
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	4a18      	ldr	r2, [pc, #96]	; (80032f8 <TIM_Base_SetConfig+0xc0>)
 8003296:	4293      	cmp	r3, r2
 8003298:	d108      	bne.n	80032ac <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80032a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	68fa      	ldr	r2, [r7, #12]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80032ac:	68fb      	ldr	r3, [r7, #12]
 80032ae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	695b      	ldr	r3, [r3, #20]
 80032b6:	4313      	orrs	r3, r2
 80032b8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	68fa      	ldr	r2, [r7, #12]
 80032be:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80032c0:	683b      	ldr	r3, [r7, #0]
 80032c2:	689a      	ldr	r2, [r3, #8]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4a07      	ldr	r2, [pc, #28]	; (80032f0 <TIM_Base_SetConfig+0xb8>)
 80032d4:	4293      	cmp	r3, r2
 80032d6:	d103      	bne.n	80032e0 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	691a      	ldr	r2, [r3, #16]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	2201      	movs	r2, #1
 80032e4:	615a      	str	r2, [r3, #20]
}
 80032e6:	bf00      	nop
 80032e8:	3714      	adds	r7, #20
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bc80      	pop	{r7}
 80032ee:	4770      	bx	lr
 80032f0:	40012c00 	.word	0x40012c00
 80032f4:	40000400 	.word	0x40000400
 80032f8:	40000800 	.word	0x40000800

080032fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
 8003304:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6a1b      	ldr	r3, [r3, #32]
 800330a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6a1b      	ldr	r3, [r3, #32]
 8003310:	f023 0201 	bic.w	r2, r3, #1
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	699b      	ldr	r3, [r3, #24]
 8003322:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800332a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800332c:	68fb      	ldr	r3, [r7, #12]
 800332e:	f023 0303 	bic.w	r3, r3, #3
 8003332:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	4313      	orrs	r3, r2
 800333c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800333e:	697b      	ldr	r3, [r7, #20]
 8003340:	f023 0302 	bic.w	r3, r3, #2
 8003344:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003346:	683b      	ldr	r3, [r7, #0]
 8003348:	689b      	ldr	r3, [r3, #8]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	4a1c      	ldr	r2, [pc, #112]	; (80033c4 <TIM_OC1_SetConfig+0xc8>)
 8003354:	4293      	cmp	r3, r2
 8003356:	d10c      	bne.n	8003372 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003358:	697b      	ldr	r3, [r7, #20]
 800335a:	f023 0308 	bic.w	r3, r3, #8
 800335e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	68db      	ldr	r3, [r3, #12]
 8003364:	697a      	ldr	r2, [r7, #20]
 8003366:	4313      	orrs	r3, r2
 8003368:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	f023 0304 	bic.w	r3, r3, #4
 8003370:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	4a13      	ldr	r2, [pc, #76]	; (80033c4 <TIM_OC1_SetConfig+0xc8>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d111      	bne.n	800339e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003380:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003388:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	695b      	ldr	r3, [r3, #20]
 800338e:	693a      	ldr	r2, [r7, #16]
 8003390:	4313      	orrs	r3, r2
 8003392:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	699b      	ldr	r3, [r3, #24]
 8003398:	693a      	ldr	r2, [r7, #16]
 800339a:	4313      	orrs	r3, r2
 800339c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	68fa      	ldr	r2, [r7, #12]
 80033a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	685a      	ldr	r2, [r3, #4]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	697a      	ldr	r2, [r7, #20]
 80033b6:	621a      	str	r2, [r3, #32]
}
 80033b8:	bf00      	nop
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
 80033c2:	bf00      	nop
 80033c4:	40012c00 	.word	0x40012c00

080033c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b087      	sub	sp, #28
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
 80033d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a1b      	ldr	r3, [r3, #32]
 80033d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a1b      	ldr	r3, [r3, #32]
 80033dc:	f023 0210 	bic.w	r2, r3, #16
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	699b      	ldr	r3, [r3, #24]
 80033ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003400:	683b      	ldr	r3, [r7, #0]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	021b      	lsls	r3, r3, #8
 8003406:	68fa      	ldr	r2, [r7, #12]
 8003408:	4313      	orrs	r3, r2
 800340a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	f023 0320 	bic.w	r3, r3, #32
 8003412:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003414:	683b      	ldr	r3, [r7, #0]
 8003416:	689b      	ldr	r3, [r3, #8]
 8003418:	011b      	lsls	r3, r3, #4
 800341a:	697a      	ldr	r2, [r7, #20]
 800341c:	4313      	orrs	r3, r2
 800341e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	4a1d      	ldr	r2, [pc, #116]	; (8003498 <TIM_OC2_SetConfig+0xd0>)
 8003424:	4293      	cmp	r3, r2
 8003426:	d10d      	bne.n	8003444 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003428:	697b      	ldr	r3, [r7, #20]
 800342a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800342e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003430:	683b      	ldr	r3, [r7, #0]
 8003432:	68db      	ldr	r3, [r3, #12]
 8003434:	011b      	lsls	r3, r3, #4
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	4313      	orrs	r3, r2
 800343a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800343c:	697b      	ldr	r3, [r7, #20]
 800343e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003442:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	4a14      	ldr	r2, [pc, #80]	; (8003498 <TIM_OC2_SetConfig+0xd0>)
 8003448:	4293      	cmp	r3, r2
 800344a:	d113      	bne.n	8003474 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003452:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003454:	693b      	ldr	r3, [r7, #16]
 8003456:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800345a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	695b      	ldr	r3, [r3, #20]
 8003460:	009b      	lsls	r3, r3, #2
 8003462:	693a      	ldr	r2, [r7, #16]
 8003464:	4313      	orrs	r3, r2
 8003466:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	699b      	ldr	r3, [r3, #24]
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	693a      	ldr	r2, [r7, #16]
 8003470:	4313      	orrs	r3, r2
 8003472:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	693a      	ldr	r2, [r7, #16]
 8003478:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	68fa      	ldr	r2, [r7, #12]
 800347e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003480:	683b      	ldr	r3, [r7, #0]
 8003482:	685a      	ldr	r2, [r3, #4]
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	697a      	ldr	r2, [r7, #20]
 800348c:	621a      	str	r2, [r3, #32]
}
 800348e:	bf00      	nop
 8003490:	371c      	adds	r7, #28
 8003492:	46bd      	mov	sp, r7
 8003494:	bc80      	pop	{r7}
 8003496:	4770      	bx	lr
 8003498:	40012c00 	.word	0x40012c00

0800349c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	6a1b      	ldr	r3, [r3, #32]
 80034aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6a1b      	ldr	r3, [r3, #32]
 80034b0:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	685b      	ldr	r3, [r3, #4]
 80034bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	69db      	ldr	r3, [r3, #28]
 80034c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	f023 0303 	bic.w	r3, r3, #3
 80034d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80034d4:	683b      	ldr	r3, [r7, #0]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	68fa      	ldr	r2, [r7, #12]
 80034da:	4313      	orrs	r3, r2
 80034dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80034de:	697b      	ldr	r3, [r7, #20]
 80034e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80034e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80034e6:	683b      	ldr	r3, [r7, #0]
 80034e8:	689b      	ldr	r3, [r3, #8]
 80034ea:	021b      	lsls	r3, r3, #8
 80034ec:	697a      	ldr	r2, [r7, #20]
 80034ee:	4313      	orrs	r3, r2
 80034f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	4a1d      	ldr	r2, [pc, #116]	; (800356c <TIM_OC3_SetConfig+0xd0>)
 80034f6:	4293      	cmp	r3, r2
 80034f8:	d10d      	bne.n	8003516 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003500:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003502:	683b      	ldr	r3, [r7, #0]
 8003504:	68db      	ldr	r3, [r3, #12]
 8003506:	021b      	lsls	r3, r3, #8
 8003508:	697a      	ldr	r2, [r7, #20]
 800350a:	4313      	orrs	r3, r2
 800350c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800350e:	697b      	ldr	r3, [r7, #20]
 8003510:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003514:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	4a14      	ldr	r2, [pc, #80]	; (800356c <TIM_OC3_SetConfig+0xd0>)
 800351a:	4293      	cmp	r3, r2
 800351c:	d113      	bne.n	8003546 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003524:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800352c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	011b      	lsls	r3, r3, #4
 8003534:	693a      	ldr	r2, [r7, #16]
 8003536:	4313      	orrs	r3, r2
 8003538:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	011b      	lsls	r3, r3, #4
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	4313      	orrs	r3, r2
 8003544:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	693a      	ldr	r2, [r7, #16]
 800354a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	68fa      	ldr	r2, [r7, #12]
 8003550:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	685a      	ldr	r2, [r3, #4]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	697a      	ldr	r2, [r7, #20]
 800355e:	621a      	str	r2, [r3, #32]
}
 8003560:	bf00      	nop
 8003562:	371c      	adds	r7, #28
 8003564:	46bd      	mov	sp, r7
 8003566:	bc80      	pop	{r7}
 8003568:	4770      	bx	lr
 800356a:	bf00      	nop
 800356c:	40012c00 	.word	0x40012c00

08003570 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003570:	b480      	push	{r7}
 8003572:	b087      	sub	sp, #28
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6a1b      	ldr	r3, [r3, #32]
 800357e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a1b      	ldr	r3, [r3, #32]
 8003584:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	685b      	ldr	r3, [r3, #4]
 8003590:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	69db      	ldr	r3, [r3, #28]
 8003596:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003598:	68fb      	ldr	r3, [r7, #12]
 800359a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800359e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	021b      	lsls	r3, r3, #8
 80035ae:	68fa      	ldr	r2, [r7, #12]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80035ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	031b      	lsls	r3, r3, #12
 80035c2:	693a      	ldr	r2, [r7, #16]
 80035c4:	4313      	orrs	r3, r2
 80035c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	4a0f      	ldr	r2, [pc, #60]	; (8003608 <TIM_OC4_SetConfig+0x98>)
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d109      	bne.n	80035e4 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80035d6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80035d8:	683b      	ldr	r3, [r7, #0]
 80035da:	695b      	ldr	r3, [r3, #20]
 80035dc:	019b      	lsls	r3, r3, #6
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	4313      	orrs	r3, r2
 80035e2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	685a      	ldr	r2, [r3, #4]
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	693a      	ldr	r2, [r7, #16]
 80035fc:	621a      	str	r2, [r3, #32]
}
 80035fe:	bf00      	nop
 8003600:	371c      	adds	r7, #28
 8003602:	46bd      	mov	sp, r7
 8003604:	bc80      	pop	{r7}
 8003606:	4770      	bx	lr
 8003608:	40012c00 	.word	0x40012c00

0800360c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800360c:	b480      	push	{r7}
 800360e:	b087      	sub	sp, #28
 8003610:	af00      	add	r7, sp, #0
 8003612:	60f8      	str	r0, [r7, #12]
 8003614:	60b9      	str	r1, [r7, #8]
 8003616:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6a1b      	ldr	r3, [r3, #32]
 800361c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	f023 0201 	bic.w	r2, r3, #1
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	699b      	ldr	r3, [r3, #24]
 800362e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003630:	693b      	ldr	r3, [r7, #16]
 8003632:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003636:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	011b      	lsls	r3, r3, #4
 800363c:	693a      	ldr	r2, [r7, #16]
 800363e:	4313      	orrs	r3, r2
 8003640:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	f023 030a 	bic.w	r3, r3, #10
 8003648:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800364a:	697a      	ldr	r2, [r7, #20]
 800364c:	68bb      	ldr	r3, [r7, #8]
 800364e:	4313      	orrs	r3, r2
 8003650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	693a      	ldr	r2, [r7, #16]
 8003656:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	697a      	ldr	r2, [r7, #20]
 800365c:	621a      	str	r2, [r3, #32]
}
 800365e:	bf00      	nop
 8003660:	371c      	adds	r7, #28
 8003662:	46bd      	mov	sp, r7
 8003664:	bc80      	pop	{r7}
 8003666:	4770      	bx	lr

08003668 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	f023 0210 	bic.w	r2, r3, #16
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	031b      	lsls	r3, r3, #12
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	4313      	orrs	r3, r2
 800369c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80036a4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	011b      	lsls	r3, r3, #4
 80036aa:	697a      	ldr	r2, [r7, #20]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	693a      	ldr	r2, [r7, #16]
 80036b4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	697a      	ldr	r2, [r7, #20]
 80036ba:	621a      	str	r2, [r3, #32]
}
 80036bc:	bf00      	nop
 80036be:	371c      	adds	r7, #28
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bc80      	pop	{r7}
 80036c4:	4770      	bx	lr

080036c6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b085      	sub	sp, #20
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	6078      	str	r0, [r7, #4]
 80036ce:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036dc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036de:	683a      	ldr	r2, [r7, #0]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	f043 0307 	orr.w	r3, r3, #7
 80036e8:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	609a      	str	r2, [r3, #8]
}
 80036f0:	bf00      	nop
 80036f2:	3714      	adds	r7, #20
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bc80      	pop	{r7}
 80036f8:	4770      	bx	lr

080036fa <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036fa:	b480      	push	{r7}
 80036fc:	b087      	sub	sp, #28
 80036fe:	af00      	add	r7, sp, #0
 8003700:	60f8      	str	r0, [r7, #12]
 8003702:	60b9      	str	r1, [r7, #8]
 8003704:	607a      	str	r2, [r7, #4]
 8003706:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	689b      	ldr	r3, [r3, #8]
 800370c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003714:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	021a      	lsls	r2, r3, #8
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	431a      	orrs	r2, r3
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	4313      	orrs	r3, r2
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	697a      	ldr	r2, [r7, #20]
 800372c:	609a      	str	r2, [r3, #8]
}
 800372e:	bf00      	nop
 8003730:	371c      	adds	r7, #28
 8003732:	46bd      	mov	sp, r7
 8003734:	bc80      	pop	{r7}
 8003736:	4770      	bx	lr

08003738 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003738:	b480      	push	{r7}
 800373a:	b087      	sub	sp, #28
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003744:	68bb      	ldr	r3, [r7, #8]
 8003746:	f003 031f 	and.w	r3, r3, #31
 800374a:	2201      	movs	r2, #1
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	6a1a      	ldr	r2, [r3, #32]
 8003756:	697b      	ldr	r3, [r7, #20]
 8003758:	43db      	mvns	r3, r3
 800375a:	401a      	ands	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	6a1a      	ldr	r2, [r3, #32]
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	f003 031f 	and.w	r3, r3, #31
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	431a      	orrs	r2, r3
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	621a      	str	r2, [r3, #32]
}
 8003776:	bf00      	nop
 8003778:	371c      	adds	r7, #28
 800377a:	46bd      	mov	sp, r7
 800377c:	bc80      	pop	{r7}
 800377e:	4770      	bx	lr

08003780 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003780:	b480      	push	{r7}
 8003782:	b085      	sub	sp, #20
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003790:	2b01      	cmp	r3, #1
 8003792:	d101      	bne.n	8003798 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003794:	2302      	movs	r3, #2
 8003796:	e046      	b.n	8003826 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2201      	movs	r2, #1
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2202      	movs	r2, #2
 80037a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037be:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68fa      	ldr	r2, [r7, #12]
 80037c6:	4313      	orrs	r3, r2
 80037c8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	68fa      	ldr	r2, [r7, #12]
 80037d0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	4a16      	ldr	r2, [pc, #88]	; (8003830 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80037d8:	4293      	cmp	r3, r2
 80037da:	d00e      	beq.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e4:	d009      	beq.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	4a12      	ldr	r2, [pc, #72]	; (8003834 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d004      	beq.n	80037fa <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a10      	ldr	r2, [pc, #64]	; (8003838 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d10c      	bne.n	8003814 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003800:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003802:	683b      	ldr	r3, [r7, #0]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	4313      	orrs	r3, r2
 800380a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	68ba      	ldr	r2, [r7, #8]
 8003812:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	2201      	movs	r2, #1
 8003818:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8003824:	2300      	movs	r3, #0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	bc80      	pop	{r7}
 800382e:	4770      	bx	lr
 8003830:	40012c00 	.word	0x40012c00
 8003834:	40000400 	.word	0x40000400
 8003838:	40000800 	.word	0x40000800

0800383c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800383c:	b480      	push	{r7}
 800383e:	b083      	sub	sp, #12
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003844:	bf00      	nop
 8003846:	370c      	adds	r7, #12
 8003848:	46bd      	mov	sp, r7
 800384a:	bc80      	pop	{r7}
 800384c:	4770      	bx	lr

0800384e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800384e:	b480      	push	{r7}
 8003850:	b083      	sub	sp, #12
 8003852:	af00      	add	r7, sp, #0
 8003854:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003856:	bf00      	nop
 8003858:	370c      	adds	r7, #12
 800385a:	46bd      	mov	sp, r7
 800385c:	bc80      	pop	{r7}
 800385e:	4770      	bx	lr

08003860 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d101      	bne.n	8003872 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800386e:	2301      	movs	r3, #1
 8003870:	e042      	b.n	80038f8 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d106      	bne.n	800388c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2200      	movs	r2, #0
 8003882:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f7fd fe20 	bl	80014cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2224      	movs	r2, #36	; 0x24
 8003890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	68da      	ldr	r2, [r3, #12]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80038a2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80038a4:	6878      	ldr	r0, [r7, #4]
 80038a6:	f000 fdc5 	bl	8004434 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	691a      	ldr	r2, [r3, #16]
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80038b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	695a      	ldr	r2, [r3, #20]
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80038c8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	68da      	ldr	r2, [r3, #12]
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80038d8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	2200      	movs	r2, #0
 80038de:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	2220      	movs	r2, #32
 80038e4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2220      	movs	r2, #32
 80038ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2200      	movs	r2, #0
 80038f4:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	3708      	adds	r7, #8
 80038fc:	46bd      	mov	sp, r7
 80038fe:	bd80      	pop	{r7, pc}

08003900 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b08a      	sub	sp, #40	; 0x28
 8003904:	af02      	add	r7, sp, #8
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	603b      	str	r3, [r7, #0]
 800390c:	4613      	mov	r3, r2
 800390e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003910:	2300      	movs	r3, #0
 8003912:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800391a:	b2db      	uxtb	r3, r3
 800391c:	2b20      	cmp	r3, #32
 800391e:	d16d      	bne.n	80039fc <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003920:	68bb      	ldr	r3, [r7, #8]
 8003922:	2b00      	cmp	r3, #0
 8003924:	d002      	beq.n	800392c <HAL_UART_Transmit+0x2c>
 8003926:	88fb      	ldrh	r3, [r7, #6]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d101      	bne.n	8003930 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e066      	b.n	80039fe <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	2200      	movs	r2, #0
 8003934:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	2221      	movs	r2, #33	; 0x21
 800393a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800393e:	f7fe f885 	bl	8001a4c <HAL_GetTick>
 8003942:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	88fa      	ldrh	r2, [r7, #6]
 8003948:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	88fa      	ldrh	r2, [r7, #6]
 800394e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003958:	d108      	bne.n	800396c <HAL_UART_Transmit+0x6c>
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	691b      	ldr	r3, [r3, #16]
 800395e:	2b00      	cmp	r3, #0
 8003960:	d104      	bne.n	800396c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003962:	2300      	movs	r3, #0
 8003964:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	61bb      	str	r3, [r7, #24]
 800396a:	e003      	b.n	8003974 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800396c:	68bb      	ldr	r3, [r7, #8]
 800396e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003970:	2300      	movs	r3, #0
 8003972:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003974:	e02a      	b.n	80039cc <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	9300      	str	r3, [sp, #0]
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	2200      	movs	r2, #0
 800397e:	2180      	movs	r1, #128	; 0x80
 8003980:	68f8      	ldr	r0, [r7, #12]
 8003982:	f000 fb14 	bl	8003fae <UART_WaitOnFlagUntilTimeout>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e036      	b.n	80039fe <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003990:	69fb      	ldr	r3, [r7, #28]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10b      	bne.n	80039ae <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003996:	69bb      	ldr	r3, [r7, #24]
 8003998:	881b      	ldrh	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80039a4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80039a6:	69bb      	ldr	r3, [r7, #24]
 80039a8:	3302      	adds	r3, #2
 80039aa:	61bb      	str	r3, [r7, #24]
 80039ac:	e007      	b.n	80039be <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80039ae:	69fb      	ldr	r3, [r7, #28]
 80039b0:	781a      	ldrb	r2, [r3, #0]
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	3301      	adds	r3, #1
 80039bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039c2:	b29b      	uxth	r3, r3
 80039c4:	3b01      	subs	r3, #1
 80039c6:	b29a      	uxth	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80039d0:	b29b      	uxth	r3, r3
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d1cf      	bne.n	8003976 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	9300      	str	r3, [sp, #0]
 80039da:	697b      	ldr	r3, [r7, #20]
 80039dc:	2200      	movs	r2, #0
 80039de:	2140      	movs	r1, #64	; 0x40
 80039e0:	68f8      	ldr	r0, [r7, #12]
 80039e2:	f000 fae4 	bl	8003fae <UART_WaitOnFlagUntilTimeout>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	d001      	beq.n	80039f0 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 80039ec:	2303      	movs	r3, #3
 80039ee:	e006      	b.n	80039fe <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	2220      	movs	r2, #32
 80039f4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 80039f8:	2300      	movs	r3, #0
 80039fa:	e000      	b.n	80039fe <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 80039fc:	2302      	movs	r3, #2
  }
}
 80039fe:	4618      	mov	r0, r3
 8003a00:	3720      	adds	r7, #32
 8003a02:	46bd      	mov	sp, r7
 8003a04:	bd80      	pop	{r7, pc}

08003a06 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003a06:	b580      	push	{r7, lr}
 8003a08:	b084      	sub	sp, #16
 8003a0a:	af00      	add	r7, sp, #0
 8003a0c:	60f8      	str	r0, [r7, #12]
 8003a0e:	60b9      	str	r1, [r7, #8]
 8003a10:	4613      	mov	r3, r2
 8003a12:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a1a:	b2db      	uxtb	r3, r3
 8003a1c:	2b20      	cmp	r3, #32
 8003a1e:	d112      	bne.n	8003a46 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a20:	68bb      	ldr	r3, [r7, #8]
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d002      	beq.n	8003a2c <HAL_UART_Receive_IT+0x26>
 8003a26:	88fb      	ldrh	r3, [r7, #6]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d101      	bne.n	8003a30 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	e00b      	b.n	8003a48 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8003a36:	88fb      	ldrh	r3, [r7, #6]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	68b9      	ldr	r1, [r7, #8]
 8003a3c:	68f8      	ldr	r0, [r7, #12]
 8003a3e:	f000 fb24 	bl	800408a <UART_Start_Receive_IT>
 8003a42:	4603      	mov	r3, r0
 8003a44:	e000      	b.n	8003a48 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8003a46:	2302      	movs	r3, #2
  }
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3710      	adds	r7, #16
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}

08003a50 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003a50:	b580      	push	{r7, lr}
 8003a52:	b0ba      	sub	sp, #232	; 0xe8
 8003a54:	af00      	add	r7, sp, #0
 8003a56:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	68db      	ldr	r3, [r3, #12]
 8003a68:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	695b      	ldr	r3, [r3, #20]
 8003a72:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003a76:	2300      	movs	r3, #0
 8003a78:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003a82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a86:	f003 030f 	and.w	r3, r3, #15
 8003a8a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003a8e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d10f      	bne.n	8003ab6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003a9a:	f003 0320 	and.w	r3, r3, #32
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d009      	beq.n	8003ab6 <HAL_UART_IRQHandler+0x66>
 8003aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aa6:	f003 0320 	and.w	r3, r3, #32
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003aae:	6878      	ldr	r0, [r7, #4]
 8003ab0:	f000 fc01 	bl	80042b6 <UART_Receive_IT>
      return;
 8003ab4:	e25b      	b.n	8003f6e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003ab6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	f000 80de 	beq.w	8003c7c <HAL_UART_IRQHandler+0x22c>
 8003ac0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003ac4:	f003 0301 	and.w	r3, r3, #1
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d106      	bne.n	8003ada <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003acc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003ad0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	f000 80d1 	beq.w	8003c7c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003ada:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003ade:	f003 0301 	and.w	r3, r3, #1
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d00b      	beq.n	8003afe <HAL_UART_IRQHandler+0xae>
 8003ae6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003aea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d005      	beq.n	8003afe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003af6:	f043 0201 	orr.w	r2, r3, #1
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003afe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b02:	f003 0304 	and.w	r3, r3, #4
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00b      	beq.n	8003b22 <HAL_UART_IRQHandler+0xd2>
 8003b0a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b0e:	f003 0301 	and.w	r3, r3, #1
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d005      	beq.n	8003b22 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b1a:	f043 0202 	orr.w	r2, r3, #2
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b26:	f003 0302 	and.w	r3, r3, #2
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d00b      	beq.n	8003b46 <HAL_UART_IRQHandler+0xf6>
 8003b2e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b32:	f003 0301 	and.w	r3, r3, #1
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d005      	beq.n	8003b46 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3e:	f043 0204 	orr.w	r2, r3, #4
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b46:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b4a:	f003 0308 	and.w	r3, r3, #8
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d011      	beq.n	8003b76 <HAL_UART_IRQHandler+0x126>
 8003b52:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b56:	f003 0320 	and.w	r3, r3, #32
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d105      	bne.n	8003b6a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003b5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003b62:	f003 0301 	and.w	r3, r3, #1
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d005      	beq.n	8003b76 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b6e:	f043 0208 	orr.w	r2, r3, #8
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	f000 81f2 	beq.w	8003f64 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b80:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003b84:	f003 0320 	and.w	r3, r3, #32
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d008      	beq.n	8003b9e <HAL_UART_IRQHandler+0x14e>
 8003b8c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003b90:	f003 0320 	and.w	r3, r3, #32
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d002      	beq.n	8003b9e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003b98:	6878      	ldr	r0, [r7, #4]
 8003b9a:	f000 fb8c 	bl	80042b6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	bf14      	ite	ne
 8003bac:	2301      	movne	r3, #1
 8003bae:	2300      	moveq	r3, #0
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bba:	f003 0308 	and.w	r3, r3, #8
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d103      	bne.n	8003bca <HAL_UART_IRQHandler+0x17a>
 8003bc2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d04f      	beq.n	8003c6a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003bca:	6878      	ldr	r0, [r7, #4]
 8003bcc:	f000 fa96 	bl	80040fc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	695b      	ldr	r3, [r3, #20]
 8003bd6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d041      	beq.n	8003c62 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	3314      	adds	r3, #20
 8003be4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003bec:	e853 3f00 	ldrex	r3, [r3]
 8003bf0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003bf4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003bf8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003bfc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	3314      	adds	r3, #20
 8003c06:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003c0a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003c0e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c12:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003c16:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003c1a:	e841 2300 	strex	r3, r2, [r1]
 8003c1e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003c22:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d1d9      	bne.n	8003bde <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d013      	beq.n	8003c5a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c36:	4a7e      	ldr	r2, [pc, #504]	; (8003e30 <HAL_UART_IRQHandler+0x3e0>)
 8003c38:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c3e:	4618      	mov	r0, r3
 8003c40:	f7fe f856 	bl	8001cf0 <HAL_DMA_Abort_IT>
 8003c44:	4603      	mov	r3, r0
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d016      	beq.n	8003c78 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c4e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c54:	4610      	mov	r0, r2
 8003c56:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c58:	e00e      	b.n	8003c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003c5a:	6878      	ldr	r0, [r7, #4]
 8003c5c:	f000 f993 	bl	8003f86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c60:	e00a      	b.n	8003c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003c62:	6878      	ldr	r0, [r7, #4]
 8003c64:	f000 f98f 	bl	8003f86 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c68:	e006      	b.n	8003c78 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003c6a:	6878      	ldr	r0, [r7, #4]
 8003c6c:	f000 f98b 	bl	8003f86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	2200      	movs	r2, #0
 8003c74:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8003c76:	e175      	b.n	8003f64 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c78:	bf00      	nop
    return;
 8003c7a:	e173      	b.n	8003f64 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c80:	2b01      	cmp	r3, #1
 8003c82:	f040 814f 	bne.w	8003f24 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c86:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c8a:	f003 0310 	and.w	r3, r3, #16
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f000 8148 	beq.w	8003f24 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c98:	f003 0310 	and.w	r3, r3, #16
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	f000 8141 	beq.w	8003f24 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	60bb      	str	r3, [r7, #8]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	60bb      	str	r3, [r7, #8]
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	60bb      	str	r3, [r7, #8]
 8003cb6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003cb8:	687b      	ldr	r3, [r7, #4]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	695b      	ldr	r3, [r3, #20]
 8003cbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 80b6 	beq.w	8003e34 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	685b      	ldr	r3, [r3, #4]
 8003cd0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003cd4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	f000 8145 	beq.w	8003f68 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003ce2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003ce6:	429a      	cmp	r2, r3
 8003ce8:	f080 813e 	bcs.w	8003f68 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003cf2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003cf8:	699b      	ldr	r3, [r3, #24]
 8003cfa:	2b20      	cmp	r3, #32
 8003cfc:	f000 8088 	beq.w	8003e10 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	330c      	adds	r3, #12
 8003d06:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003d0e:	e853 3f00 	ldrex	r3, [r3]
 8003d12:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003d16:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003d1a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003d1e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	330c      	adds	r3, #12
 8003d28:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003d2c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003d30:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d34:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003d38:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003d3c:	e841 2300 	strex	r3, r2, [r1]
 8003d40:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003d44:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d1d9      	bne.n	8003d00 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	3314      	adds	r3, #20
 8003d52:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d56:	e853 3f00 	ldrex	r3, [r3]
 8003d5a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003d5c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003d5e:	f023 0301 	bic.w	r3, r3, #1
 8003d62:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	3314      	adds	r3, #20
 8003d6c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003d70:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003d74:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d76:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003d78:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003d7c:	e841 2300 	strex	r3, r2, [r1]
 8003d80:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003d82:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d1e1      	bne.n	8003d4c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	3314      	adds	r3, #20
 8003d8e:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d90:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003d92:	e853 3f00 	ldrex	r3, [r3]
 8003d96:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003d98:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003d9a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003d9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	3314      	adds	r3, #20
 8003da8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003dac:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003dae:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003db0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003db2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003db4:	e841 2300 	strex	r3, r2, [r1]
 8003db8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003dba:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d1e3      	bne.n	8003d88 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	330c      	adds	r3, #12
 8003dd4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dd6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003dd8:	e853 3f00 	ldrex	r3, [r3]
 8003ddc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003dde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003de0:	f023 0310 	bic.w	r3, r3, #16
 8003de4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	330c      	adds	r3, #12
 8003dee:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003df2:	65ba      	str	r2, [r7, #88]	; 0x58
 8003df4:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003df6:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003df8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003dfa:	e841 2300 	strex	r3, r2, [r1]
 8003dfe:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003e00:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1e3      	bne.n	8003dce <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7fd ff35 	bl	8001c7a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	1ad3      	subs	r3, r2, r3
 8003e22:	b29b      	uxth	r3, r3
 8003e24:	4619      	mov	r1, r3
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f8b6 	bl	8003f98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003e2c:	e09c      	b.n	8003f68 <HAL_UART_IRQHandler+0x518>
 8003e2e:	bf00      	nop
 8003e30:	080041c1 	.word	0x080041c1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	f000 808e 	beq.w	8003f6c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003e50:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	f000 8089 	beq.w	8003f6c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	330c      	adds	r3, #12
 8003e60:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003e64:	e853 3f00 	ldrex	r3, [r3]
 8003e68:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8003e6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003e6c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8003e70:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	330c      	adds	r3, #12
 8003e7a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8003e7e:	647a      	str	r2, [r7, #68]	; 0x44
 8003e80:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e82:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8003e84:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003e86:	e841 2300 	strex	r3, r2, [r1]
 8003e8a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8003e8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1e3      	bne.n	8003e5a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	3314      	adds	r3, #20
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e9c:	e853 3f00 	ldrex	r3, [r3]
 8003ea0:	623b      	str	r3, [r7, #32]
   return(result);
 8003ea2:	6a3b      	ldr	r3, [r7, #32]
 8003ea4:	f023 0301 	bic.w	r3, r3, #1
 8003ea8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	3314      	adds	r3, #20
 8003eb2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8003eb6:	633a      	str	r2, [r7, #48]	; 0x30
 8003eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eba:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8003ebc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ebe:	e841 2300 	strex	r3, r2, [r1]
 8003ec2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8003ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1e3      	bne.n	8003e92 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	330c      	adds	r3, #12
 8003ede:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee0:	693b      	ldr	r3, [r7, #16]
 8003ee2:	e853 3f00 	ldrex	r3, [r3]
 8003ee6:	60fb      	str	r3, [r7, #12]
   return(result);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	f023 0310 	bic.w	r3, r3, #16
 8003eee:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	330c      	adds	r3, #12
 8003ef8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8003efc:	61fa      	str	r2, [r7, #28]
 8003efe:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f00:	69b9      	ldr	r1, [r7, #24]
 8003f02:	69fa      	ldr	r2, [r7, #28]
 8003f04:	e841 2300 	strex	r3, r2, [r1]
 8003f08:	617b      	str	r3, [r7, #20]
   return(result);
 8003f0a:	697b      	ldr	r3, [r7, #20]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d1e3      	bne.n	8003ed8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003f16:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003f1a:	4619      	mov	r1, r3
 8003f1c:	6878      	ldr	r0, [r7, #4]
 8003f1e:	f000 f83b 	bl	8003f98 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003f22:	e023      	b.n	8003f6c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003f24:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d009      	beq.n	8003f44 <HAL_UART_IRQHandler+0x4f4>
 8003f30:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d003      	beq.n	8003f44 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f000 f953 	bl	80041e8 <UART_Transmit_IT>
    return;
 8003f42:	e014      	b.n	8003f6e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003f44:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003f48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d00e      	beq.n	8003f6e <HAL_UART_IRQHandler+0x51e>
 8003f50:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003f54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d008      	beq.n	8003f6e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003f5c:	6878      	ldr	r0, [r7, #4]
 8003f5e:	f000 f992 	bl	8004286 <UART_EndTransmit_IT>
    return;
 8003f62:	e004      	b.n	8003f6e <HAL_UART_IRQHandler+0x51e>
    return;
 8003f64:	bf00      	nop
 8003f66:	e002      	b.n	8003f6e <HAL_UART_IRQHandler+0x51e>
      return;
 8003f68:	bf00      	nop
 8003f6a:	e000      	b.n	8003f6e <HAL_UART_IRQHandler+0x51e>
      return;
 8003f6c:	bf00      	nop
  }
}
 8003f6e:	37e8      	adds	r7, #232	; 0xe8
 8003f70:	46bd      	mov	sp, r7
 8003f72:	bd80      	pop	{r7, pc}

08003f74 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003f74:	b480      	push	{r7}
 8003f76:	b083      	sub	sp, #12
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	bc80      	pop	{r7}
 8003f84:	4770      	bx	lr

08003f86 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003f86:	b480      	push	{r7}
 8003f88:	b083      	sub	sp, #12
 8003f8a:	af00      	add	r7, sp, #0
 8003f8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003f8e:	bf00      	nop
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr

08003f98 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
 8003fa0:	460b      	mov	r3, r1
 8003fa2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003fa4:	bf00      	nop
 8003fa6:	370c      	adds	r7, #12
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bc80      	pop	{r7}
 8003fac:	4770      	bx	lr

08003fae <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003fae:	b580      	push	{r7, lr}
 8003fb0:	b090      	sub	sp, #64	; 0x40
 8003fb2:	af00      	add	r7, sp, #0
 8003fb4:	60f8      	str	r0, [r7, #12]
 8003fb6:	60b9      	str	r1, [r7, #8]
 8003fb8:	603b      	str	r3, [r7, #0]
 8003fba:	4613      	mov	r3, r2
 8003fbc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003fbe:	e050      	b.n	8004062 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003fc0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fc2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc6:	d04c      	beq.n	8004062 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8003fc8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <UART_WaitOnFlagUntilTimeout+0x30>
 8003fce:	f7fd fd3d 	bl	8001a4c <HAL_GetTick>
 8003fd2:	4602      	mov	r2, r0
 8003fd4:	683b      	ldr	r3, [r7, #0]
 8003fd6:	1ad3      	subs	r3, r2, r3
 8003fd8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d241      	bcs.n	8004062 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	330c      	adds	r3, #12
 8003fe4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fe6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fe8:	e853 3f00 	ldrex	r3, [r3]
 8003fec:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8003fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ff0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8003ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	330c      	adds	r3, #12
 8003ffc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003ffe:	637a      	str	r2, [r7, #52]	; 0x34
 8004000:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004002:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004004:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004006:	e841 2300 	strex	r3, r2, [r1]
 800400a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800400c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1e5      	bne.n	8003fde <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	3314      	adds	r3, #20
 8004018:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800401a:	697b      	ldr	r3, [r7, #20]
 800401c:	e853 3f00 	ldrex	r3, [r3]
 8004020:	613b      	str	r3, [r7, #16]
   return(result);
 8004022:	693b      	ldr	r3, [r7, #16]
 8004024:	f023 0301 	bic.w	r3, r3, #1
 8004028:	63bb      	str	r3, [r7, #56]	; 0x38
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	3314      	adds	r3, #20
 8004030:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004032:	623a      	str	r2, [r7, #32]
 8004034:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004036:	69f9      	ldr	r1, [r7, #28]
 8004038:	6a3a      	ldr	r2, [r7, #32]
 800403a:	e841 2300 	strex	r3, r2, [r1]
 800403e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004040:	69bb      	ldr	r3, [r7, #24]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1e5      	bne.n	8004012 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2220      	movs	r2, #32
 800404a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	2220      	movs	r2, #32
 8004052:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2200      	movs	r2, #0
 800405a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e00f      	b.n	8004082 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	681a      	ldr	r2, [r3, #0]
 8004068:	68bb      	ldr	r3, [r7, #8]
 800406a:	4013      	ands	r3, r2
 800406c:	68ba      	ldr	r2, [r7, #8]
 800406e:	429a      	cmp	r2, r3
 8004070:	bf0c      	ite	eq
 8004072:	2301      	moveq	r3, #1
 8004074:	2300      	movne	r3, #0
 8004076:	b2db      	uxtb	r3, r3
 8004078:	461a      	mov	r2, r3
 800407a:	79fb      	ldrb	r3, [r7, #7]
 800407c:	429a      	cmp	r2, r3
 800407e:	d09f      	beq.n	8003fc0 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	4618      	mov	r0, r3
 8004084:	3740      	adds	r7, #64	; 0x40
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800408a:	b480      	push	{r7}
 800408c:	b085      	sub	sp, #20
 800408e:	af00      	add	r7, sp, #0
 8004090:	60f8      	str	r0, [r7, #12]
 8004092:	60b9      	str	r1, [r7, #8]
 8004094:	4613      	mov	r3, r2
 8004096:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	68ba      	ldr	r2, [r7, #8]
 800409c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	88fa      	ldrh	r2, [r7, #6]
 80040a2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	88fa      	ldrh	r2, [r7, #6]
 80040a8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	2200      	movs	r2, #0
 80040ae:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2222      	movs	r2, #34	; 0x22
 80040b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	691b      	ldr	r3, [r3, #16]
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d007      	beq.n	80040d0 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	68da      	ldr	r2, [r3, #12]
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040ce:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	695a      	ldr	r2, [r3, #20]
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	f042 0201 	orr.w	r2, r2, #1
 80040de:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	68da      	ldr	r2, [r3, #12]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0220 	orr.w	r2, r2, #32
 80040ee:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80040f0:	2300      	movs	r3, #0
}
 80040f2:	4618      	mov	r0, r3
 80040f4:	3714      	adds	r7, #20
 80040f6:	46bd      	mov	sp, r7
 80040f8:	bc80      	pop	{r7}
 80040fa:	4770      	bx	lr

080040fc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b095      	sub	sp, #84	; 0x54
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	330c      	adds	r3, #12
 800410a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800410e:	e853 3f00 	ldrex	r3, [r3]
 8004112:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004114:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004116:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800411a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	330c      	adds	r3, #12
 8004122:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004124:	643a      	str	r2, [r7, #64]	; 0x40
 8004126:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004128:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800412a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800412c:	e841 2300 	strex	r3, r2, [r1]
 8004130:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004132:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004134:	2b00      	cmp	r3, #0
 8004136:	d1e5      	bne.n	8004104 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	3314      	adds	r3, #20
 800413e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004140:	6a3b      	ldr	r3, [r7, #32]
 8004142:	e853 3f00 	ldrex	r3, [r3]
 8004146:	61fb      	str	r3, [r7, #28]
   return(result);
 8004148:	69fb      	ldr	r3, [r7, #28]
 800414a:	f023 0301 	bic.w	r3, r3, #1
 800414e:	64bb      	str	r3, [r7, #72]	; 0x48
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	3314      	adds	r3, #20
 8004156:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004158:	62fa      	str	r2, [r7, #44]	; 0x2c
 800415a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800415e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004160:	e841 2300 	strex	r3, r2, [r1]
 8004164:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004168:	2b00      	cmp	r3, #0
 800416a:	d1e5      	bne.n	8004138 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004170:	2b01      	cmp	r3, #1
 8004172:	d119      	bne.n	80041a8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	330c      	adds	r3, #12
 800417a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	e853 3f00 	ldrex	r3, [r3]
 8004182:	60bb      	str	r3, [r7, #8]
   return(result);
 8004184:	68bb      	ldr	r3, [r7, #8]
 8004186:	f023 0310 	bic.w	r3, r3, #16
 800418a:	647b      	str	r3, [r7, #68]	; 0x44
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	330c      	adds	r3, #12
 8004192:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004194:	61ba      	str	r2, [r7, #24]
 8004196:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004198:	6979      	ldr	r1, [r7, #20]
 800419a:	69ba      	ldr	r2, [r7, #24]
 800419c:	e841 2300 	strex	r3, r2, [r1]
 80041a0:	613b      	str	r3, [r7, #16]
   return(result);
 80041a2:	693b      	ldr	r3, [r7, #16]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d1e5      	bne.n	8004174 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2220      	movs	r2, #32
 80041ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80041b6:	bf00      	nop
 80041b8:	3754      	adds	r7, #84	; 0x54
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bc80      	pop	{r7}
 80041be:	4770      	bx	lr

080041c0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b084      	sub	sp, #16
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2200      	movs	r2, #0
 80041d2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	2200      	movs	r2, #0
 80041d8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80041da:	68f8      	ldr	r0, [r7, #12]
 80041dc:	f7ff fed3 	bl	8003f86 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80041e0:	bf00      	nop
 80041e2:	3710      	adds	r7, #16
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80041e8:	b480      	push	{r7}
 80041ea:	b085      	sub	sp, #20
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	2b21      	cmp	r3, #33	; 0x21
 80041fa:	d13e      	bne.n	800427a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	689b      	ldr	r3, [r3, #8]
 8004200:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004204:	d114      	bne.n	8004230 <UART_Transmit_IT+0x48>
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	691b      	ldr	r3, [r3, #16]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d110      	bne.n	8004230 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
 8004212:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	881b      	ldrh	r3, [r3, #0]
 8004218:	461a      	mov	r2, r3
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004222:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	6a1b      	ldr	r3, [r3, #32]
 8004228:	1c9a      	adds	r2, r3, #2
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	621a      	str	r2, [r3, #32]
 800422e:	e008      	b.n	8004242 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	6a1b      	ldr	r3, [r3, #32]
 8004234:	1c59      	adds	r1, r3, #1
 8004236:	687a      	ldr	r2, [r7, #4]
 8004238:	6211      	str	r1, [r2, #32]
 800423a:	781a      	ldrb	r2, [r3, #0]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004246:	b29b      	uxth	r3, r3
 8004248:	3b01      	subs	r3, #1
 800424a:	b29b      	uxth	r3, r3
 800424c:	687a      	ldr	r2, [r7, #4]
 800424e:	4619      	mov	r1, r3
 8004250:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004252:	2b00      	cmp	r3, #0
 8004254:	d10f      	bne.n	8004276 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	68da      	ldr	r2, [r3, #12]
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004264:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	68da      	ldr	r2, [r3, #12]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004274:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004276:	2300      	movs	r3, #0
 8004278:	e000      	b.n	800427c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800427a:	2302      	movs	r3, #2
  }
}
 800427c:	4618      	mov	r0, r3
 800427e:	3714      	adds	r7, #20
 8004280:	46bd      	mov	sp, r7
 8004282:	bc80      	pop	{r7}
 8004284:	4770      	bx	lr

08004286 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004286:	b580      	push	{r7, lr}
 8004288:	b082      	sub	sp, #8
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68da      	ldr	r2, [r3, #12]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800429c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2220      	movs	r2, #32
 80042a2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042a6:	6878      	ldr	r0, [r7, #4]
 80042a8:	f7ff fe64 	bl	8003f74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042ac:	2300      	movs	r3, #0
}
 80042ae:	4618      	mov	r0, r3
 80042b0:	3708      	adds	r7, #8
 80042b2:	46bd      	mov	sp, r7
 80042b4:	bd80      	pop	{r7, pc}

080042b6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042b6:	b580      	push	{r7, lr}
 80042b8:	b08c      	sub	sp, #48	; 0x30
 80042ba:	af00      	add	r7, sp, #0
 80042bc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	2b22      	cmp	r3, #34	; 0x22
 80042c8:	f040 80ae 	bne.w	8004428 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80042d4:	d117      	bne.n	8004306 <UART_Receive_IT+0x50>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	691b      	ldr	r3, [r3, #16]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d113      	bne.n	8004306 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80042de:	2300      	movs	r3, #0
 80042e0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042f4:	b29a      	uxth	r2, r3
 80042f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80042f8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042fe:	1c9a      	adds	r2, r3, #2
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	629a      	str	r2, [r3, #40]	; 0x28
 8004304:	e026      	b.n	8004354 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800430a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800430c:	2300      	movs	r3, #0
 800430e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	689b      	ldr	r3, [r3, #8]
 8004314:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004318:	d007      	beq.n	800432a <UART_Receive_IT+0x74>
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	689b      	ldr	r3, [r3, #8]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d10a      	bne.n	8004338 <UART_Receive_IT+0x82>
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	691b      	ldr	r3, [r3, #16]
 8004326:	2b00      	cmp	r3, #0
 8004328:	d106      	bne.n	8004338 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	b2da      	uxtb	r2, r3
 8004332:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004334:	701a      	strb	r2, [r3, #0]
 8004336:	e008      	b.n	800434a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	b2db      	uxtb	r3, r3
 8004340:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004344:	b2da      	uxtb	r2, r3
 8004346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004348:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800434e:	1c5a      	adds	r2, r3, #1
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004358:	b29b      	uxth	r3, r3
 800435a:	3b01      	subs	r3, #1
 800435c:	b29b      	uxth	r3, r3
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	4619      	mov	r1, r3
 8004362:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004364:	2b00      	cmp	r3, #0
 8004366:	d15d      	bne.n	8004424 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	68da      	ldr	r2, [r3, #12]
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f022 0220 	bic.w	r2, r2, #32
 8004376:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	68da      	ldr	r2, [r3, #12]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004386:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	695a      	ldr	r2, [r3, #20]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f022 0201 	bic.w	r2, r2, #1
 8004396:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	2220      	movs	r2, #32
 800439c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	2200      	movs	r2, #0
 80043a4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043aa:	2b01      	cmp	r3, #1
 80043ac:	d135      	bne.n	800441a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2200      	movs	r2, #0
 80043b2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	330c      	adds	r3, #12
 80043ba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	e853 3f00 	ldrex	r3, [r3]
 80043c2:	613b      	str	r3, [r7, #16]
   return(result);
 80043c4:	693b      	ldr	r3, [r7, #16]
 80043c6:	f023 0310 	bic.w	r3, r3, #16
 80043ca:	627b      	str	r3, [r7, #36]	; 0x24
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	330c      	adds	r3, #12
 80043d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043d4:	623a      	str	r2, [r7, #32]
 80043d6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043d8:	69f9      	ldr	r1, [r7, #28]
 80043da:	6a3a      	ldr	r2, [r7, #32]
 80043dc:	e841 2300 	strex	r3, r2, [r1]
 80043e0:	61bb      	str	r3, [r7, #24]
   return(result);
 80043e2:	69bb      	ldr	r3, [r7, #24]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d1e5      	bne.n	80043b4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f003 0310 	and.w	r3, r3, #16
 80043f2:	2b10      	cmp	r3, #16
 80043f4:	d10a      	bne.n	800440c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80043f6:	2300      	movs	r3, #0
 80043f8:	60fb      	str	r3, [r7, #12]
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	60fb      	str	r3, [r7, #12]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	685b      	ldr	r3, [r3, #4]
 8004408:	60fb      	str	r3, [r7, #12]
 800440a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004410:	4619      	mov	r1, r3
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f7ff fdc0 	bl	8003f98 <HAL_UARTEx_RxEventCallback>
 8004418:	e002      	b.n	8004420 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7fc fb6e 	bl	8000afc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004420:	2300      	movs	r3, #0
 8004422:	e002      	b.n	800442a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004424:	2300      	movs	r3, #0
 8004426:	e000      	b.n	800442a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004428:	2302      	movs	r3, #2
  }
}
 800442a:	4618      	mov	r0, r3
 800442c:	3730      	adds	r7, #48	; 0x30
 800442e:	46bd      	mov	sp, r7
 8004430:	bd80      	pop	{r7, pc}
	...

08004434 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b084      	sub	sp, #16
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	691b      	ldr	r3, [r3, #16]
 8004442:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	430a      	orrs	r2, r1
 8004450:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689a      	ldr	r2, [r3, #8]
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	691b      	ldr	r3, [r3, #16]
 800445a:	431a      	orrs	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	695b      	ldr	r3, [r3, #20]
 8004460:	4313      	orrs	r3, r2
 8004462:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	68db      	ldr	r3, [r3, #12]
 800446a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800446e:	f023 030c 	bic.w	r3, r3, #12
 8004472:	687a      	ldr	r2, [r7, #4]
 8004474:	6812      	ldr	r2, [r2, #0]
 8004476:	68b9      	ldr	r1, [r7, #8]
 8004478:	430b      	orrs	r3, r1
 800447a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	695b      	ldr	r3, [r3, #20]
 8004482:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	699a      	ldr	r2, [r3, #24]
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	430a      	orrs	r2, r1
 8004490:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	4a2c      	ldr	r2, [pc, #176]	; (8004548 <UART_SetConfig+0x114>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d103      	bne.n	80044a4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800449c:	f7fe fa48 	bl	8002930 <HAL_RCC_GetPCLK2Freq>
 80044a0:	60f8      	str	r0, [r7, #12]
 80044a2:	e002      	b.n	80044aa <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80044a4:	f7fe fa30 	bl	8002908 <HAL_RCC_GetPCLK1Freq>
 80044a8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80044aa:	68fa      	ldr	r2, [r7, #12]
 80044ac:	4613      	mov	r3, r2
 80044ae:	009b      	lsls	r3, r3, #2
 80044b0:	4413      	add	r3, r2
 80044b2:	009a      	lsls	r2, r3, #2
 80044b4:	441a      	add	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	009b      	lsls	r3, r3, #2
 80044bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c0:	4a22      	ldr	r2, [pc, #136]	; (800454c <UART_SetConfig+0x118>)
 80044c2:	fba2 2303 	umull	r2, r3, r2, r3
 80044c6:	095b      	lsrs	r3, r3, #5
 80044c8:	0119      	lsls	r1, r3, #4
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	4613      	mov	r3, r2
 80044ce:	009b      	lsls	r3, r3, #2
 80044d0:	4413      	add	r3, r2
 80044d2:	009a      	lsls	r2, r3, #2
 80044d4:	441a      	add	r2, r3
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	009b      	lsls	r3, r3, #2
 80044dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80044e0:	4b1a      	ldr	r3, [pc, #104]	; (800454c <UART_SetConfig+0x118>)
 80044e2:	fba3 0302 	umull	r0, r3, r3, r2
 80044e6:	095b      	lsrs	r3, r3, #5
 80044e8:	2064      	movs	r0, #100	; 0x64
 80044ea:	fb00 f303 	mul.w	r3, r0, r3
 80044ee:	1ad3      	subs	r3, r2, r3
 80044f0:	011b      	lsls	r3, r3, #4
 80044f2:	3332      	adds	r3, #50	; 0x32
 80044f4:	4a15      	ldr	r2, [pc, #84]	; (800454c <UART_SetConfig+0x118>)
 80044f6:	fba2 2303 	umull	r2, r3, r2, r3
 80044fa:	095b      	lsrs	r3, r3, #5
 80044fc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004500:	4419      	add	r1, r3
 8004502:	68fa      	ldr	r2, [r7, #12]
 8004504:	4613      	mov	r3, r2
 8004506:	009b      	lsls	r3, r3, #2
 8004508:	4413      	add	r3, r2
 800450a:	009a      	lsls	r2, r3, #2
 800450c:	441a      	add	r2, r3
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	009b      	lsls	r3, r3, #2
 8004514:	fbb2 f2f3 	udiv	r2, r2, r3
 8004518:	4b0c      	ldr	r3, [pc, #48]	; (800454c <UART_SetConfig+0x118>)
 800451a:	fba3 0302 	umull	r0, r3, r3, r2
 800451e:	095b      	lsrs	r3, r3, #5
 8004520:	2064      	movs	r0, #100	; 0x64
 8004522:	fb00 f303 	mul.w	r3, r0, r3
 8004526:	1ad3      	subs	r3, r2, r3
 8004528:	011b      	lsls	r3, r3, #4
 800452a:	3332      	adds	r3, #50	; 0x32
 800452c:	4a07      	ldr	r2, [pc, #28]	; (800454c <UART_SetConfig+0x118>)
 800452e:	fba2 2303 	umull	r2, r3, r2, r3
 8004532:	095b      	lsrs	r3, r3, #5
 8004534:	f003 020f 	and.w	r2, r3, #15
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	440a      	add	r2, r1
 800453e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004540:	bf00      	nop
 8004542:	3710      	adds	r7, #16
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40013800 	.word	0x40013800
 800454c:	51eb851f 	.word	0x51eb851f

08004550 <__errno>:
 8004550:	4b01      	ldr	r3, [pc, #4]	; (8004558 <__errno+0x8>)
 8004552:	6818      	ldr	r0, [r3, #0]
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	20000098 	.word	0x20000098

0800455c <__libc_init_array>:
 800455c:	b570      	push	{r4, r5, r6, lr}
 800455e:	2600      	movs	r6, #0
 8004560:	4d0c      	ldr	r5, [pc, #48]	; (8004594 <__libc_init_array+0x38>)
 8004562:	4c0d      	ldr	r4, [pc, #52]	; (8004598 <__libc_init_array+0x3c>)
 8004564:	1b64      	subs	r4, r4, r5
 8004566:	10a4      	asrs	r4, r4, #2
 8004568:	42a6      	cmp	r6, r4
 800456a:	d109      	bne.n	8004580 <__libc_init_array+0x24>
 800456c:	f000 fc5c 	bl	8004e28 <_init>
 8004570:	2600      	movs	r6, #0
 8004572:	4d0a      	ldr	r5, [pc, #40]	; (800459c <__libc_init_array+0x40>)
 8004574:	4c0a      	ldr	r4, [pc, #40]	; (80045a0 <__libc_init_array+0x44>)
 8004576:	1b64      	subs	r4, r4, r5
 8004578:	10a4      	asrs	r4, r4, #2
 800457a:	42a6      	cmp	r6, r4
 800457c:	d105      	bne.n	800458a <__libc_init_array+0x2e>
 800457e:	bd70      	pop	{r4, r5, r6, pc}
 8004580:	f855 3b04 	ldr.w	r3, [r5], #4
 8004584:	4798      	blx	r3
 8004586:	3601      	adds	r6, #1
 8004588:	e7ee      	b.n	8004568 <__libc_init_array+0xc>
 800458a:	f855 3b04 	ldr.w	r3, [r5], #4
 800458e:	4798      	blx	r3
 8004590:	3601      	adds	r6, #1
 8004592:	e7f2      	b.n	800457a <__libc_init_array+0x1e>
 8004594:	08004edc 	.word	0x08004edc
 8004598:	08004edc 	.word	0x08004edc
 800459c:	08004edc 	.word	0x08004edc
 80045a0:	08004ee0 	.word	0x08004ee0

080045a4 <memset>:
 80045a4:	4603      	mov	r3, r0
 80045a6:	4402      	add	r2, r0
 80045a8:	4293      	cmp	r3, r2
 80045aa:	d100      	bne.n	80045ae <memset+0xa>
 80045ac:	4770      	bx	lr
 80045ae:	f803 1b01 	strb.w	r1, [r3], #1
 80045b2:	e7f9      	b.n	80045a8 <memset+0x4>

080045b4 <siprintf>:
 80045b4:	b40e      	push	{r1, r2, r3}
 80045b6:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80045ba:	b500      	push	{lr}
 80045bc:	b09c      	sub	sp, #112	; 0x70
 80045be:	ab1d      	add	r3, sp, #116	; 0x74
 80045c0:	9002      	str	r0, [sp, #8]
 80045c2:	9006      	str	r0, [sp, #24]
 80045c4:	9107      	str	r1, [sp, #28]
 80045c6:	9104      	str	r1, [sp, #16]
 80045c8:	4808      	ldr	r0, [pc, #32]	; (80045ec <siprintf+0x38>)
 80045ca:	4909      	ldr	r1, [pc, #36]	; (80045f0 <siprintf+0x3c>)
 80045cc:	f853 2b04 	ldr.w	r2, [r3], #4
 80045d0:	9105      	str	r1, [sp, #20]
 80045d2:	6800      	ldr	r0, [r0, #0]
 80045d4:	a902      	add	r1, sp, #8
 80045d6:	9301      	str	r3, [sp, #4]
 80045d8:	f000 f868 	bl	80046ac <_svfiprintf_r>
 80045dc:	2200      	movs	r2, #0
 80045de:	9b02      	ldr	r3, [sp, #8]
 80045e0:	701a      	strb	r2, [r3, #0]
 80045e2:	b01c      	add	sp, #112	; 0x70
 80045e4:	f85d eb04 	ldr.w	lr, [sp], #4
 80045e8:	b003      	add	sp, #12
 80045ea:	4770      	bx	lr
 80045ec:	20000098 	.word	0x20000098
 80045f0:	ffff0208 	.word	0xffff0208

080045f4 <__ssputs_r>:
 80045f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80045f8:	688e      	ldr	r6, [r1, #8]
 80045fa:	4682      	mov	sl, r0
 80045fc:	429e      	cmp	r6, r3
 80045fe:	460c      	mov	r4, r1
 8004600:	4690      	mov	r8, r2
 8004602:	461f      	mov	r7, r3
 8004604:	d838      	bhi.n	8004678 <__ssputs_r+0x84>
 8004606:	898a      	ldrh	r2, [r1, #12]
 8004608:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800460c:	d032      	beq.n	8004674 <__ssputs_r+0x80>
 800460e:	6825      	ldr	r5, [r4, #0]
 8004610:	6909      	ldr	r1, [r1, #16]
 8004612:	3301      	adds	r3, #1
 8004614:	eba5 0901 	sub.w	r9, r5, r1
 8004618:	6965      	ldr	r5, [r4, #20]
 800461a:	444b      	add	r3, r9
 800461c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004620:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004624:	106d      	asrs	r5, r5, #1
 8004626:	429d      	cmp	r5, r3
 8004628:	bf38      	it	cc
 800462a:	461d      	movcc	r5, r3
 800462c:	0553      	lsls	r3, r2, #21
 800462e:	d531      	bpl.n	8004694 <__ssputs_r+0xa0>
 8004630:	4629      	mov	r1, r5
 8004632:	f000 fb53 	bl	8004cdc <_malloc_r>
 8004636:	4606      	mov	r6, r0
 8004638:	b950      	cbnz	r0, 8004650 <__ssputs_r+0x5c>
 800463a:	230c      	movs	r3, #12
 800463c:	f04f 30ff 	mov.w	r0, #4294967295
 8004640:	f8ca 3000 	str.w	r3, [sl]
 8004644:	89a3      	ldrh	r3, [r4, #12]
 8004646:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800464a:	81a3      	strh	r3, [r4, #12]
 800464c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004650:	464a      	mov	r2, r9
 8004652:	6921      	ldr	r1, [r4, #16]
 8004654:	f000 face 	bl	8004bf4 <memcpy>
 8004658:	89a3      	ldrh	r3, [r4, #12]
 800465a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800465e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004662:	81a3      	strh	r3, [r4, #12]
 8004664:	6126      	str	r6, [r4, #16]
 8004666:	444e      	add	r6, r9
 8004668:	6026      	str	r6, [r4, #0]
 800466a:	463e      	mov	r6, r7
 800466c:	6165      	str	r5, [r4, #20]
 800466e:	eba5 0509 	sub.w	r5, r5, r9
 8004672:	60a5      	str	r5, [r4, #8]
 8004674:	42be      	cmp	r6, r7
 8004676:	d900      	bls.n	800467a <__ssputs_r+0x86>
 8004678:	463e      	mov	r6, r7
 800467a:	4632      	mov	r2, r6
 800467c:	4641      	mov	r1, r8
 800467e:	6820      	ldr	r0, [r4, #0]
 8004680:	f000 fac6 	bl	8004c10 <memmove>
 8004684:	68a3      	ldr	r3, [r4, #8]
 8004686:	6822      	ldr	r2, [r4, #0]
 8004688:	1b9b      	subs	r3, r3, r6
 800468a:	4432      	add	r2, r6
 800468c:	2000      	movs	r0, #0
 800468e:	60a3      	str	r3, [r4, #8]
 8004690:	6022      	str	r2, [r4, #0]
 8004692:	e7db      	b.n	800464c <__ssputs_r+0x58>
 8004694:	462a      	mov	r2, r5
 8004696:	f000 fb7b 	bl	8004d90 <_realloc_r>
 800469a:	4606      	mov	r6, r0
 800469c:	2800      	cmp	r0, #0
 800469e:	d1e1      	bne.n	8004664 <__ssputs_r+0x70>
 80046a0:	4650      	mov	r0, sl
 80046a2:	6921      	ldr	r1, [r4, #16]
 80046a4:	f000 face 	bl	8004c44 <_free_r>
 80046a8:	e7c7      	b.n	800463a <__ssputs_r+0x46>
	...

080046ac <_svfiprintf_r>:
 80046ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046b0:	4698      	mov	r8, r3
 80046b2:	898b      	ldrh	r3, [r1, #12]
 80046b4:	4607      	mov	r7, r0
 80046b6:	061b      	lsls	r3, r3, #24
 80046b8:	460d      	mov	r5, r1
 80046ba:	4614      	mov	r4, r2
 80046bc:	b09d      	sub	sp, #116	; 0x74
 80046be:	d50e      	bpl.n	80046de <_svfiprintf_r+0x32>
 80046c0:	690b      	ldr	r3, [r1, #16]
 80046c2:	b963      	cbnz	r3, 80046de <_svfiprintf_r+0x32>
 80046c4:	2140      	movs	r1, #64	; 0x40
 80046c6:	f000 fb09 	bl	8004cdc <_malloc_r>
 80046ca:	6028      	str	r0, [r5, #0]
 80046cc:	6128      	str	r0, [r5, #16]
 80046ce:	b920      	cbnz	r0, 80046da <_svfiprintf_r+0x2e>
 80046d0:	230c      	movs	r3, #12
 80046d2:	603b      	str	r3, [r7, #0]
 80046d4:	f04f 30ff 	mov.w	r0, #4294967295
 80046d8:	e0d1      	b.n	800487e <_svfiprintf_r+0x1d2>
 80046da:	2340      	movs	r3, #64	; 0x40
 80046dc:	616b      	str	r3, [r5, #20]
 80046de:	2300      	movs	r3, #0
 80046e0:	9309      	str	r3, [sp, #36]	; 0x24
 80046e2:	2320      	movs	r3, #32
 80046e4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80046e8:	2330      	movs	r3, #48	; 0x30
 80046ea:	f04f 0901 	mov.w	r9, #1
 80046ee:	f8cd 800c 	str.w	r8, [sp, #12]
 80046f2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004898 <_svfiprintf_r+0x1ec>
 80046f6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80046fa:	4623      	mov	r3, r4
 80046fc:	469a      	mov	sl, r3
 80046fe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004702:	b10a      	cbz	r2, 8004708 <_svfiprintf_r+0x5c>
 8004704:	2a25      	cmp	r2, #37	; 0x25
 8004706:	d1f9      	bne.n	80046fc <_svfiprintf_r+0x50>
 8004708:	ebba 0b04 	subs.w	fp, sl, r4
 800470c:	d00b      	beq.n	8004726 <_svfiprintf_r+0x7a>
 800470e:	465b      	mov	r3, fp
 8004710:	4622      	mov	r2, r4
 8004712:	4629      	mov	r1, r5
 8004714:	4638      	mov	r0, r7
 8004716:	f7ff ff6d 	bl	80045f4 <__ssputs_r>
 800471a:	3001      	adds	r0, #1
 800471c:	f000 80aa 	beq.w	8004874 <_svfiprintf_r+0x1c8>
 8004720:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004722:	445a      	add	r2, fp
 8004724:	9209      	str	r2, [sp, #36]	; 0x24
 8004726:	f89a 3000 	ldrb.w	r3, [sl]
 800472a:	2b00      	cmp	r3, #0
 800472c:	f000 80a2 	beq.w	8004874 <_svfiprintf_r+0x1c8>
 8004730:	2300      	movs	r3, #0
 8004732:	f04f 32ff 	mov.w	r2, #4294967295
 8004736:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800473a:	f10a 0a01 	add.w	sl, sl, #1
 800473e:	9304      	str	r3, [sp, #16]
 8004740:	9307      	str	r3, [sp, #28]
 8004742:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004746:	931a      	str	r3, [sp, #104]	; 0x68
 8004748:	4654      	mov	r4, sl
 800474a:	2205      	movs	r2, #5
 800474c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004750:	4851      	ldr	r0, [pc, #324]	; (8004898 <_svfiprintf_r+0x1ec>)
 8004752:	f000 fa41 	bl	8004bd8 <memchr>
 8004756:	9a04      	ldr	r2, [sp, #16]
 8004758:	b9d8      	cbnz	r0, 8004792 <_svfiprintf_r+0xe6>
 800475a:	06d0      	lsls	r0, r2, #27
 800475c:	bf44      	itt	mi
 800475e:	2320      	movmi	r3, #32
 8004760:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004764:	0711      	lsls	r1, r2, #28
 8004766:	bf44      	itt	mi
 8004768:	232b      	movmi	r3, #43	; 0x2b
 800476a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800476e:	f89a 3000 	ldrb.w	r3, [sl]
 8004772:	2b2a      	cmp	r3, #42	; 0x2a
 8004774:	d015      	beq.n	80047a2 <_svfiprintf_r+0xf6>
 8004776:	4654      	mov	r4, sl
 8004778:	2000      	movs	r0, #0
 800477a:	f04f 0c0a 	mov.w	ip, #10
 800477e:	9a07      	ldr	r2, [sp, #28]
 8004780:	4621      	mov	r1, r4
 8004782:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004786:	3b30      	subs	r3, #48	; 0x30
 8004788:	2b09      	cmp	r3, #9
 800478a:	d94e      	bls.n	800482a <_svfiprintf_r+0x17e>
 800478c:	b1b0      	cbz	r0, 80047bc <_svfiprintf_r+0x110>
 800478e:	9207      	str	r2, [sp, #28]
 8004790:	e014      	b.n	80047bc <_svfiprintf_r+0x110>
 8004792:	eba0 0308 	sub.w	r3, r0, r8
 8004796:	fa09 f303 	lsl.w	r3, r9, r3
 800479a:	4313      	orrs	r3, r2
 800479c:	46a2      	mov	sl, r4
 800479e:	9304      	str	r3, [sp, #16]
 80047a0:	e7d2      	b.n	8004748 <_svfiprintf_r+0x9c>
 80047a2:	9b03      	ldr	r3, [sp, #12]
 80047a4:	1d19      	adds	r1, r3, #4
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	9103      	str	r1, [sp, #12]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	bfbb      	ittet	lt
 80047ae:	425b      	neglt	r3, r3
 80047b0:	f042 0202 	orrlt.w	r2, r2, #2
 80047b4:	9307      	strge	r3, [sp, #28]
 80047b6:	9307      	strlt	r3, [sp, #28]
 80047b8:	bfb8      	it	lt
 80047ba:	9204      	strlt	r2, [sp, #16]
 80047bc:	7823      	ldrb	r3, [r4, #0]
 80047be:	2b2e      	cmp	r3, #46	; 0x2e
 80047c0:	d10c      	bne.n	80047dc <_svfiprintf_r+0x130>
 80047c2:	7863      	ldrb	r3, [r4, #1]
 80047c4:	2b2a      	cmp	r3, #42	; 0x2a
 80047c6:	d135      	bne.n	8004834 <_svfiprintf_r+0x188>
 80047c8:	9b03      	ldr	r3, [sp, #12]
 80047ca:	3402      	adds	r4, #2
 80047cc:	1d1a      	adds	r2, r3, #4
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	9203      	str	r2, [sp, #12]
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	bfb8      	it	lt
 80047d6:	f04f 33ff 	movlt.w	r3, #4294967295
 80047da:	9305      	str	r3, [sp, #20]
 80047dc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80048a8 <_svfiprintf_r+0x1fc>
 80047e0:	2203      	movs	r2, #3
 80047e2:	4650      	mov	r0, sl
 80047e4:	7821      	ldrb	r1, [r4, #0]
 80047e6:	f000 f9f7 	bl	8004bd8 <memchr>
 80047ea:	b140      	cbz	r0, 80047fe <_svfiprintf_r+0x152>
 80047ec:	2340      	movs	r3, #64	; 0x40
 80047ee:	eba0 000a 	sub.w	r0, r0, sl
 80047f2:	fa03 f000 	lsl.w	r0, r3, r0
 80047f6:	9b04      	ldr	r3, [sp, #16]
 80047f8:	3401      	adds	r4, #1
 80047fa:	4303      	orrs	r3, r0
 80047fc:	9304      	str	r3, [sp, #16]
 80047fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004802:	2206      	movs	r2, #6
 8004804:	4825      	ldr	r0, [pc, #148]	; (800489c <_svfiprintf_r+0x1f0>)
 8004806:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800480a:	f000 f9e5 	bl	8004bd8 <memchr>
 800480e:	2800      	cmp	r0, #0
 8004810:	d038      	beq.n	8004884 <_svfiprintf_r+0x1d8>
 8004812:	4b23      	ldr	r3, [pc, #140]	; (80048a0 <_svfiprintf_r+0x1f4>)
 8004814:	bb1b      	cbnz	r3, 800485e <_svfiprintf_r+0x1b2>
 8004816:	9b03      	ldr	r3, [sp, #12]
 8004818:	3307      	adds	r3, #7
 800481a:	f023 0307 	bic.w	r3, r3, #7
 800481e:	3308      	adds	r3, #8
 8004820:	9303      	str	r3, [sp, #12]
 8004822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004824:	4433      	add	r3, r6
 8004826:	9309      	str	r3, [sp, #36]	; 0x24
 8004828:	e767      	b.n	80046fa <_svfiprintf_r+0x4e>
 800482a:	460c      	mov	r4, r1
 800482c:	2001      	movs	r0, #1
 800482e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004832:	e7a5      	b.n	8004780 <_svfiprintf_r+0xd4>
 8004834:	2300      	movs	r3, #0
 8004836:	f04f 0c0a 	mov.w	ip, #10
 800483a:	4619      	mov	r1, r3
 800483c:	3401      	adds	r4, #1
 800483e:	9305      	str	r3, [sp, #20]
 8004840:	4620      	mov	r0, r4
 8004842:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004846:	3a30      	subs	r2, #48	; 0x30
 8004848:	2a09      	cmp	r2, #9
 800484a:	d903      	bls.n	8004854 <_svfiprintf_r+0x1a8>
 800484c:	2b00      	cmp	r3, #0
 800484e:	d0c5      	beq.n	80047dc <_svfiprintf_r+0x130>
 8004850:	9105      	str	r1, [sp, #20]
 8004852:	e7c3      	b.n	80047dc <_svfiprintf_r+0x130>
 8004854:	4604      	mov	r4, r0
 8004856:	2301      	movs	r3, #1
 8004858:	fb0c 2101 	mla	r1, ip, r1, r2
 800485c:	e7f0      	b.n	8004840 <_svfiprintf_r+0x194>
 800485e:	ab03      	add	r3, sp, #12
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	462a      	mov	r2, r5
 8004864:	4638      	mov	r0, r7
 8004866:	4b0f      	ldr	r3, [pc, #60]	; (80048a4 <_svfiprintf_r+0x1f8>)
 8004868:	a904      	add	r1, sp, #16
 800486a:	f3af 8000 	nop.w
 800486e:	1c42      	adds	r2, r0, #1
 8004870:	4606      	mov	r6, r0
 8004872:	d1d6      	bne.n	8004822 <_svfiprintf_r+0x176>
 8004874:	89ab      	ldrh	r3, [r5, #12]
 8004876:	065b      	lsls	r3, r3, #25
 8004878:	f53f af2c 	bmi.w	80046d4 <_svfiprintf_r+0x28>
 800487c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800487e:	b01d      	add	sp, #116	; 0x74
 8004880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004884:	ab03      	add	r3, sp, #12
 8004886:	9300      	str	r3, [sp, #0]
 8004888:	462a      	mov	r2, r5
 800488a:	4638      	mov	r0, r7
 800488c:	4b05      	ldr	r3, [pc, #20]	; (80048a4 <_svfiprintf_r+0x1f8>)
 800488e:	a904      	add	r1, sp, #16
 8004890:	f000 f87c 	bl	800498c <_printf_i>
 8004894:	e7eb      	b.n	800486e <_svfiprintf_r+0x1c2>
 8004896:	bf00      	nop
 8004898:	08004ea6 	.word	0x08004ea6
 800489c:	08004eb0 	.word	0x08004eb0
 80048a0:	00000000 	.word	0x00000000
 80048a4:	080045f5 	.word	0x080045f5
 80048a8:	08004eac 	.word	0x08004eac

080048ac <_printf_common>:
 80048ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80048b0:	4616      	mov	r6, r2
 80048b2:	4699      	mov	r9, r3
 80048b4:	688a      	ldr	r2, [r1, #8]
 80048b6:	690b      	ldr	r3, [r1, #16]
 80048b8:	4607      	mov	r7, r0
 80048ba:	4293      	cmp	r3, r2
 80048bc:	bfb8      	it	lt
 80048be:	4613      	movlt	r3, r2
 80048c0:	6033      	str	r3, [r6, #0]
 80048c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80048c6:	460c      	mov	r4, r1
 80048c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80048cc:	b10a      	cbz	r2, 80048d2 <_printf_common+0x26>
 80048ce:	3301      	adds	r3, #1
 80048d0:	6033      	str	r3, [r6, #0]
 80048d2:	6823      	ldr	r3, [r4, #0]
 80048d4:	0699      	lsls	r1, r3, #26
 80048d6:	bf42      	ittt	mi
 80048d8:	6833      	ldrmi	r3, [r6, #0]
 80048da:	3302      	addmi	r3, #2
 80048dc:	6033      	strmi	r3, [r6, #0]
 80048de:	6825      	ldr	r5, [r4, #0]
 80048e0:	f015 0506 	ands.w	r5, r5, #6
 80048e4:	d106      	bne.n	80048f4 <_printf_common+0x48>
 80048e6:	f104 0a19 	add.w	sl, r4, #25
 80048ea:	68e3      	ldr	r3, [r4, #12]
 80048ec:	6832      	ldr	r2, [r6, #0]
 80048ee:	1a9b      	subs	r3, r3, r2
 80048f0:	42ab      	cmp	r3, r5
 80048f2:	dc28      	bgt.n	8004946 <_printf_common+0x9a>
 80048f4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80048f8:	1e13      	subs	r3, r2, #0
 80048fa:	6822      	ldr	r2, [r4, #0]
 80048fc:	bf18      	it	ne
 80048fe:	2301      	movne	r3, #1
 8004900:	0692      	lsls	r2, r2, #26
 8004902:	d42d      	bmi.n	8004960 <_printf_common+0xb4>
 8004904:	4649      	mov	r1, r9
 8004906:	4638      	mov	r0, r7
 8004908:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800490c:	47c0      	blx	r8
 800490e:	3001      	adds	r0, #1
 8004910:	d020      	beq.n	8004954 <_printf_common+0xa8>
 8004912:	6823      	ldr	r3, [r4, #0]
 8004914:	68e5      	ldr	r5, [r4, #12]
 8004916:	f003 0306 	and.w	r3, r3, #6
 800491a:	2b04      	cmp	r3, #4
 800491c:	bf18      	it	ne
 800491e:	2500      	movne	r5, #0
 8004920:	6832      	ldr	r2, [r6, #0]
 8004922:	f04f 0600 	mov.w	r6, #0
 8004926:	68a3      	ldr	r3, [r4, #8]
 8004928:	bf08      	it	eq
 800492a:	1aad      	subeq	r5, r5, r2
 800492c:	6922      	ldr	r2, [r4, #16]
 800492e:	bf08      	it	eq
 8004930:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004934:	4293      	cmp	r3, r2
 8004936:	bfc4      	itt	gt
 8004938:	1a9b      	subgt	r3, r3, r2
 800493a:	18ed      	addgt	r5, r5, r3
 800493c:	341a      	adds	r4, #26
 800493e:	42b5      	cmp	r5, r6
 8004940:	d11a      	bne.n	8004978 <_printf_common+0xcc>
 8004942:	2000      	movs	r0, #0
 8004944:	e008      	b.n	8004958 <_printf_common+0xac>
 8004946:	2301      	movs	r3, #1
 8004948:	4652      	mov	r2, sl
 800494a:	4649      	mov	r1, r9
 800494c:	4638      	mov	r0, r7
 800494e:	47c0      	blx	r8
 8004950:	3001      	adds	r0, #1
 8004952:	d103      	bne.n	800495c <_printf_common+0xb0>
 8004954:	f04f 30ff 	mov.w	r0, #4294967295
 8004958:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800495c:	3501      	adds	r5, #1
 800495e:	e7c4      	b.n	80048ea <_printf_common+0x3e>
 8004960:	2030      	movs	r0, #48	; 0x30
 8004962:	18e1      	adds	r1, r4, r3
 8004964:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004968:	1c5a      	adds	r2, r3, #1
 800496a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800496e:	4422      	add	r2, r4
 8004970:	3302      	adds	r3, #2
 8004972:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004976:	e7c5      	b.n	8004904 <_printf_common+0x58>
 8004978:	2301      	movs	r3, #1
 800497a:	4622      	mov	r2, r4
 800497c:	4649      	mov	r1, r9
 800497e:	4638      	mov	r0, r7
 8004980:	47c0      	blx	r8
 8004982:	3001      	adds	r0, #1
 8004984:	d0e6      	beq.n	8004954 <_printf_common+0xa8>
 8004986:	3601      	adds	r6, #1
 8004988:	e7d9      	b.n	800493e <_printf_common+0x92>
	...

0800498c <_printf_i>:
 800498c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004990:	460c      	mov	r4, r1
 8004992:	7e27      	ldrb	r7, [r4, #24]
 8004994:	4691      	mov	r9, r2
 8004996:	2f78      	cmp	r7, #120	; 0x78
 8004998:	4680      	mov	r8, r0
 800499a:	469a      	mov	sl, r3
 800499c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800499e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80049a2:	d807      	bhi.n	80049b4 <_printf_i+0x28>
 80049a4:	2f62      	cmp	r7, #98	; 0x62
 80049a6:	d80a      	bhi.n	80049be <_printf_i+0x32>
 80049a8:	2f00      	cmp	r7, #0
 80049aa:	f000 80d9 	beq.w	8004b60 <_printf_i+0x1d4>
 80049ae:	2f58      	cmp	r7, #88	; 0x58
 80049b0:	f000 80a4 	beq.w	8004afc <_printf_i+0x170>
 80049b4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80049b8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80049bc:	e03a      	b.n	8004a34 <_printf_i+0xa8>
 80049be:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80049c2:	2b15      	cmp	r3, #21
 80049c4:	d8f6      	bhi.n	80049b4 <_printf_i+0x28>
 80049c6:	a001      	add	r0, pc, #4	; (adr r0, 80049cc <_printf_i+0x40>)
 80049c8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80049cc:	08004a25 	.word	0x08004a25
 80049d0:	08004a39 	.word	0x08004a39
 80049d4:	080049b5 	.word	0x080049b5
 80049d8:	080049b5 	.word	0x080049b5
 80049dc:	080049b5 	.word	0x080049b5
 80049e0:	080049b5 	.word	0x080049b5
 80049e4:	08004a39 	.word	0x08004a39
 80049e8:	080049b5 	.word	0x080049b5
 80049ec:	080049b5 	.word	0x080049b5
 80049f0:	080049b5 	.word	0x080049b5
 80049f4:	080049b5 	.word	0x080049b5
 80049f8:	08004b47 	.word	0x08004b47
 80049fc:	08004a69 	.word	0x08004a69
 8004a00:	08004b29 	.word	0x08004b29
 8004a04:	080049b5 	.word	0x080049b5
 8004a08:	080049b5 	.word	0x080049b5
 8004a0c:	08004b69 	.word	0x08004b69
 8004a10:	080049b5 	.word	0x080049b5
 8004a14:	08004a69 	.word	0x08004a69
 8004a18:	080049b5 	.word	0x080049b5
 8004a1c:	080049b5 	.word	0x080049b5
 8004a20:	08004b31 	.word	0x08004b31
 8004a24:	680b      	ldr	r3, [r1, #0]
 8004a26:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004a2a:	1d1a      	adds	r2, r3, #4
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	600a      	str	r2, [r1, #0]
 8004a30:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004a34:	2301      	movs	r3, #1
 8004a36:	e0a4      	b.n	8004b82 <_printf_i+0x1f6>
 8004a38:	6825      	ldr	r5, [r4, #0]
 8004a3a:	6808      	ldr	r0, [r1, #0]
 8004a3c:	062e      	lsls	r6, r5, #24
 8004a3e:	f100 0304 	add.w	r3, r0, #4
 8004a42:	d50a      	bpl.n	8004a5a <_printf_i+0xce>
 8004a44:	6805      	ldr	r5, [r0, #0]
 8004a46:	600b      	str	r3, [r1, #0]
 8004a48:	2d00      	cmp	r5, #0
 8004a4a:	da03      	bge.n	8004a54 <_printf_i+0xc8>
 8004a4c:	232d      	movs	r3, #45	; 0x2d
 8004a4e:	426d      	negs	r5, r5
 8004a50:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004a54:	230a      	movs	r3, #10
 8004a56:	485e      	ldr	r0, [pc, #376]	; (8004bd0 <_printf_i+0x244>)
 8004a58:	e019      	b.n	8004a8e <_printf_i+0x102>
 8004a5a:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004a5e:	6805      	ldr	r5, [r0, #0]
 8004a60:	600b      	str	r3, [r1, #0]
 8004a62:	bf18      	it	ne
 8004a64:	b22d      	sxthne	r5, r5
 8004a66:	e7ef      	b.n	8004a48 <_printf_i+0xbc>
 8004a68:	680b      	ldr	r3, [r1, #0]
 8004a6a:	6825      	ldr	r5, [r4, #0]
 8004a6c:	1d18      	adds	r0, r3, #4
 8004a6e:	6008      	str	r0, [r1, #0]
 8004a70:	0628      	lsls	r0, r5, #24
 8004a72:	d501      	bpl.n	8004a78 <_printf_i+0xec>
 8004a74:	681d      	ldr	r5, [r3, #0]
 8004a76:	e002      	b.n	8004a7e <_printf_i+0xf2>
 8004a78:	0669      	lsls	r1, r5, #25
 8004a7a:	d5fb      	bpl.n	8004a74 <_printf_i+0xe8>
 8004a7c:	881d      	ldrh	r5, [r3, #0]
 8004a7e:	2f6f      	cmp	r7, #111	; 0x6f
 8004a80:	bf0c      	ite	eq
 8004a82:	2308      	moveq	r3, #8
 8004a84:	230a      	movne	r3, #10
 8004a86:	4852      	ldr	r0, [pc, #328]	; (8004bd0 <_printf_i+0x244>)
 8004a88:	2100      	movs	r1, #0
 8004a8a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004a8e:	6866      	ldr	r6, [r4, #4]
 8004a90:	2e00      	cmp	r6, #0
 8004a92:	bfa8      	it	ge
 8004a94:	6821      	ldrge	r1, [r4, #0]
 8004a96:	60a6      	str	r6, [r4, #8]
 8004a98:	bfa4      	itt	ge
 8004a9a:	f021 0104 	bicge.w	r1, r1, #4
 8004a9e:	6021      	strge	r1, [r4, #0]
 8004aa0:	b90d      	cbnz	r5, 8004aa6 <_printf_i+0x11a>
 8004aa2:	2e00      	cmp	r6, #0
 8004aa4:	d04d      	beq.n	8004b42 <_printf_i+0x1b6>
 8004aa6:	4616      	mov	r6, r2
 8004aa8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004aac:	fb03 5711 	mls	r7, r3, r1, r5
 8004ab0:	5dc7      	ldrb	r7, [r0, r7]
 8004ab2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004ab6:	462f      	mov	r7, r5
 8004ab8:	42bb      	cmp	r3, r7
 8004aba:	460d      	mov	r5, r1
 8004abc:	d9f4      	bls.n	8004aa8 <_printf_i+0x11c>
 8004abe:	2b08      	cmp	r3, #8
 8004ac0:	d10b      	bne.n	8004ada <_printf_i+0x14e>
 8004ac2:	6823      	ldr	r3, [r4, #0]
 8004ac4:	07df      	lsls	r7, r3, #31
 8004ac6:	d508      	bpl.n	8004ada <_printf_i+0x14e>
 8004ac8:	6923      	ldr	r3, [r4, #16]
 8004aca:	6861      	ldr	r1, [r4, #4]
 8004acc:	4299      	cmp	r1, r3
 8004ace:	bfde      	ittt	le
 8004ad0:	2330      	movle	r3, #48	; 0x30
 8004ad2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004ad6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004ada:	1b92      	subs	r2, r2, r6
 8004adc:	6122      	str	r2, [r4, #16]
 8004ade:	464b      	mov	r3, r9
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	4640      	mov	r0, r8
 8004ae4:	f8cd a000 	str.w	sl, [sp]
 8004ae8:	aa03      	add	r2, sp, #12
 8004aea:	f7ff fedf 	bl	80048ac <_printf_common>
 8004aee:	3001      	adds	r0, #1
 8004af0:	d14c      	bne.n	8004b8c <_printf_i+0x200>
 8004af2:	f04f 30ff 	mov.w	r0, #4294967295
 8004af6:	b004      	add	sp, #16
 8004af8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004afc:	4834      	ldr	r0, [pc, #208]	; (8004bd0 <_printf_i+0x244>)
 8004afe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8004b02:	680e      	ldr	r6, [r1, #0]
 8004b04:	6823      	ldr	r3, [r4, #0]
 8004b06:	f856 5b04 	ldr.w	r5, [r6], #4
 8004b0a:	061f      	lsls	r7, r3, #24
 8004b0c:	600e      	str	r6, [r1, #0]
 8004b0e:	d514      	bpl.n	8004b3a <_printf_i+0x1ae>
 8004b10:	07d9      	lsls	r1, r3, #31
 8004b12:	bf44      	itt	mi
 8004b14:	f043 0320 	orrmi.w	r3, r3, #32
 8004b18:	6023      	strmi	r3, [r4, #0]
 8004b1a:	b91d      	cbnz	r5, 8004b24 <_printf_i+0x198>
 8004b1c:	6823      	ldr	r3, [r4, #0]
 8004b1e:	f023 0320 	bic.w	r3, r3, #32
 8004b22:	6023      	str	r3, [r4, #0]
 8004b24:	2310      	movs	r3, #16
 8004b26:	e7af      	b.n	8004a88 <_printf_i+0xfc>
 8004b28:	6823      	ldr	r3, [r4, #0]
 8004b2a:	f043 0320 	orr.w	r3, r3, #32
 8004b2e:	6023      	str	r3, [r4, #0]
 8004b30:	2378      	movs	r3, #120	; 0x78
 8004b32:	4828      	ldr	r0, [pc, #160]	; (8004bd4 <_printf_i+0x248>)
 8004b34:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004b38:	e7e3      	b.n	8004b02 <_printf_i+0x176>
 8004b3a:	065e      	lsls	r6, r3, #25
 8004b3c:	bf48      	it	mi
 8004b3e:	b2ad      	uxthmi	r5, r5
 8004b40:	e7e6      	b.n	8004b10 <_printf_i+0x184>
 8004b42:	4616      	mov	r6, r2
 8004b44:	e7bb      	b.n	8004abe <_printf_i+0x132>
 8004b46:	680b      	ldr	r3, [r1, #0]
 8004b48:	6826      	ldr	r6, [r4, #0]
 8004b4a:	1d1d      	adds	r5, r3, #4
 8004b4c:	6960      	ldr	r0, [r4, #20]
 8004b4e:	600d      	str	r5, [r1, #0]
 8004b50:	0635      	lsls	r5, r6, #24
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	d501      	bpl.n	8004b5a <_printf_i+0x1ce>
 8004b56:	6018      	str	r0, [r3, #0]
 8004b58:	e002      	b.n	8004b60 <_printf_i+0x1d4>
 8004b5a:	0671      	lsls	r1, r6, #25
 8004b5c:	d5fb      	bpl.n	8004b56 <_printf_i+0x1ca>
 8004b5e:	8018      	strh	r0, [r3, #0]
 8004b60:	2300      	movs	r3, #0
 8004b62:	4616      	mov	r6, r2
 8004b64:	6123      	str	r3, [r4, #16]
 8004b66:	e7ba      	b.n	8004ade <_printf_i+0x152>
 8004b68:	680b      	ldr	r3, [r1, #0]
 8004b6a:	1d1a      	adds	r2, r3, #4
 8004b6c:	600a      	str	r2, [r1, #0]
 8004b6e:	681e      	ldr	r6, [r3, #0]
 8004b70:	2100      	movs	r1, #0
 8004b72:	4630      	mov	r0, r6
 8004b74:	6862      	ldr	r2, [r4, #4]
 8004b76:	f000 f82f 	bl	8004bd8 <memchr>
 8004b7a:	b108      	cbz	r0, 8004b80 <_printf_i+0x1f4>
 8004b7c:	1b80      	subs	r0, r0, r6
 8004b7e:	6060      	str	r0, [r4, #4]
 8004b80:	6863      	ldr	r3, [r4, #4]
 8004b82:	6123      	str	r3, [r4, #16]
 8004b84:	2300      	movs	r3, #0
 8004b86:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b8a:	e7a8      	b.n	8004ade <_printf_i+0x152>
 8004b8c:	4632      	mov	r2, r6
 8004b8e:	4649      	mov	r1, r9
 8004b90:	4640      	mov	r0, r8
 8004b92:	6923      	ldr	r3, [r4, #16]
 8004b94:	47d0      	blx	sl
 8004b96:	3001      	adds	r0, #1
 8004b98:	d0ab      	beq.n	8004af2 <_printf_i+0x166>
 8004b9a:	6823      	ldr	r3, [r4, #0]
 8004b9c:	079b      	lsls	r3, r3, #30
 8004b9e:	d413      	bmi.n	8004bc8 <_printf_i+0x23c>
 8004ba0:	68e0      	ldr	r0, [r4, #12]
 8004ba2:	9b03      	ldr	r3, [sp, #12]
 8004ba4:	4298      	cmp	r0, r3
 8004ba6:	bfb8      	it	lt
 8004ba8:	4618      	movlt	r0, r3
 8004baa:	e7a4      	b.n	8004af6 <_printf_i+0x16a>
 8004bac:	2301      	movs	r3, #1
 8004bae:	4632      	mov	r2, r6
 8004bb0:	4649      	mov	r1, r9
 8004bb2:	4640      	mov	r0, r8
 8004bb4:	47d0      	blx	sl
 8004bb6:	3001      	adds	r0, #1
 8004bb8:	d09b      	beq.n	8004af2 <_printf_i+0x166>
 8004bba:	3501      	adds	r5, #1
 8004bbc:	68e3      	ldr	r3, [r4, #12]
 8004bbe:	9903      	ldr	r1, [sp, #12]
 8004bc0:	1a5b      	subs	r3, r3, r1
 8004bc2:	42ab      	cmp	r3, r5
 8004bc4:	dcf2      	bgt.n	8004bac <_printf_i+0x220>
 8004bc6:	e7eb      	b.n	8004ba0 <_printf_i+0x214>
 8004bc8:	2500      	movs	r5, #0
 8004bca:	f104 0619 	add.w	r6, r4, #25
 8004bce:	e7f5      	b.n	8004bbc <_printf_i+0x230>
 8004bd0:	08004eb7 	.word	0x08004eb7
 8004bd4:	08004ec8 	.word	0x08004ec8

08004bd8 <memchr>:
 8004bd8:	4603      	mov	r3, r0
 8004bda:	b510      	push	{r4, lr}
 8004bdc:	b2c9      	uxtb	r1, r1
 8004bde:	4402      	add	r2, r0
 8004be0:	4293      	cmp	r3, r2
 8004be2:	4618      	mov	r0, r3
 8004be4:	d101      	bne.n	8004bea <memchr+0x12>
 8004be6:	2000      	movs	r0, #0
 8004be8:	e003      	b.n	8004bf2 <memchr+0x1a>
 8004bea:	7804      	ldrb	r4, [r0, #0]
 8004bec:	3301      	adds	r3, #1
 8004bee:	428c      	cmp	r4, r1
 8004bf0:	d1f6      	bne.n	8004be0 <memchr+0x8>
 8004bf2:	bd10      	pop	{r4, pc}

08004bf4 <memcpy>:
 8004bf4:	440a      	add	r2, r1
 8004bf6:	4291      	cmp	r1, r2
 8004bf8:	f100 33ff 	add.w	r3, r0, #4294967295
 8004bfc:	d100      	bne.n	8004c00 <memcpy+0xc>
 8004bfe:	4770      	bx	lr
 8004c00:	b510      	push	{r4, lr}
 8004c02:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c06:	4291      	cmp	r1, r2
 8004c08:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c0c:	d1f9      	bne.n	8004c02 <memcpy+0xe>
 8004c0e:	bd10      	pop	{r4, pc}

08004c10 <memmove>:
 8004c10:	4288      	cmp	r0, r1
 8004c12:	b510      	push	{r4, lr}
 8004c14:	eb01 0402 	add.w	r4, r1, r2
 8004c18:	d902      	bls.n	8004c20 <memmove+0x10>
 8004c1a:	4284      	cmp	r4, r0
 8004c1c:	4623      	mov	r3, r4
 8004c1e:	d807      	bhi.n	8004c30 <memmove+0x20>
 8004c20:	1e43      	subs	r3, r0, #1
 8004c22:	42a1      	cmp	r1, r4
 8004c24:	d008      	beq.n	8004c38 <memmove+0x28>
 8004c26:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c2a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c2e:	e7f8      	b.n	8004c22 <memmove+0x12>
 8004c30:	4601      	mov	r1, r0
 8004c32:	4402      	add	r2, r0
 8004c34:	428a      	cmp	r2, r1
 8004c36:	d100      	bne.n	8004c3a <memmove+0x2a>
 8004c38:	bd10      	pop	{r4, pc}
 8004c3a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c3e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c42:	e7f7      	b.n	8004c34 <memmove+0x24>

08004c44 <_free_r>:
 8004c44:	b538      	push	{r3, r4, r5, lr}
 8004c46:	4605      	mov	r5, r0
 8004c48:	2900      	cmp	r1, #0
 8004c4a:	d043      	beq.n	8004cd4 <_free_r+0x90>
 8004c4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004c50:	1f0c      	subs	r4, r1, #4
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	bfb8      	it	lt
 8004c56:	18e4      	addlt	r4, r4, r3
 8004c58:	f000 f8d0 	bl	8004dfc <__malloc_lock>
 8004c5c:	4a1e      	ldr	r2, [pc, #120]	; (8004cd8 <_free_r+0x94>)
 8004c5e:	6813      	ldr	r3, [r2, #0]
 8004c60:	4610      	mov	r0, r2
 8004c62:	b933      	cbnz	r3, 8004c72 <_free_r+0x2e>
 8004c64:	6063      	str	r3, [r4, #4]
 8004c66:	6014      	str	r4, [r2, #0]
 8004c68:	4628      	mov	r0, r5
 8004c6a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004c6e:	f000 b8cb 	b.w	8004e08 <__malloc_unlock>
 8004c72:	42a3      	cmp	r3, r4
 8004c74:	d90a      	bls.n	8004c8c <_free_r+0x48>
 8004c76:	6821      	ldr	r1, [r4, #0]
 8004c78:	1862      	adds	r2, r4, r1
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	bf01      	itttt	eq
 8004c7e:	681a      	ldreq	r2, [r3, #0]
 8004c80:	685b      	ldreq	r3, [r3, #4]
 8004c82:	1852      	addeq	r2, r2, r1
 8004c84:	6022      	streq	r2, [r4, #0]
 8004c86:	6063      	str	r3, [r4, #4]
 8004c88:	6004      	str	r4, [r0, #0]
 8004c8a:	e7ed      	b.n	8004c68 <_free_r+0x24>
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	685b      	ldr	r3, [r3, #4]
 8004c90:	b10b      	cbz	r3, 8004c96 <_free_r+0x52>
 8004c92:	42a3      	cmp	r3, r4
 8004c94:	d9fa      	bls.n	8004c8c <_free_r+0x48>
 8004c96:	6811      	ldr	r1, [r2, #0]
 8004c98:	1850      	adds	r0, r2, r1
 8004c9a:	42a0      	cmp	r0, r4
 8004c9c:	d10b      	bne.n	8004cb6 <_free_r+0x72>
 8004c9e:	6820      	ldr	r0, [r4, #0]
 8004ca0:	4401      	add	r1, r0
 8004ca2:	1850      	adds	r0, r2, r1
 8004ca4:	4283      	cmp	r3, r0
 8004ca6:	6011      	str	r1, [r2, #0]
 8004ca8:	d1de      	bne.n	8004c68 <_free_r+0x24>
 8004caa:	6818      	ldr	r0, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	4401      	add	r1, r0
 8004cb0:	6011      	str	r1, [r2, #0]
 8004cb2:	6053      	str	r3, [r2, #4]
 8004cb4:	e7d8      	b.n	8004c68 <_free_r+0x24>
 8004cb6:	d902      	bls.n	8004cbe <_free_r+0x7a>
 8004cb8:	230c      	movs	r3, #12
 8004cba:	602b      	str	r3, [r5, #0]
 8004cbc:	e7d4      	b.n	8004c68 <_free_r+0x24>
 8004cbe:	6820      	ldr	r0, [r4, #0]
 8004cc0:	1821      	adds	r1, r4, r0
 8004cc2:	428b      	cmp	r3, r1
 8004cc4:	bf01      	itttt	eq
 8004cc6:	6819      	ldreq	r1, [r3, #0]
 8004cc8:	685b      	ldreq	r3, [r3, #4]
 8004cca:	1809      	addeq	r1, r1, r0
 8004ccc:	6021      	streq	r1, [r4, #0]
 8004cce:	6063      	str	r3, [r4, #4]
 8004cd0:	6054      	str	r4, [r2, #4]
 8004cd2:	e7c9      	b.n	8004c68 <_free_r+0x24>
 8004cd4:	bd38      	pop	{r3, r4, r5, pc}
 8004cd6:	bf00      	nop
 8004cd8:	20000190 	.word	0x20000190

08004cdc <_malloc_r>:
 8004cdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cde:	1ccd      	adds	r5, r1, #3
 8004ce0:	f025 0503 	bic.w	r5, r5, #3
 8004ce4:	3508      	adds	r5, #8
 8004ce6:	2d0c      	cmp	r5, #12
 8004ce8:	bf38      	it	cc
 8004cea:	250c      	movcc	r5, #12
 8004cec:	2d00      	cmp	r5, #0
 8004cee:	4606      	mov	r6, r0
 8004cf0:	db01      	blt.n	8004cf6 <_malloc_r+0x1a>
 8004cf2:	42a9      	cmp	r1, r5
 8004cf4:	d903      	bls.n	8004cfe <_malloc_r+0x22>
 8004cf6:	230c      	movs	r3, #12
 8004cf8:	6033      	str	r3, [r6, #0]
 8004cfa:	2000      	movs	r0, #0
 8004cfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004cfe:	f000 f87d 	bl	8004dfc <__malloc_lock>
 8004d02:	4921      	ldr	r1, [pc, #132]	; (8004d88 <_malloc_r+0xac>)
 8004d04:	680a      	ldr	r2, [r1, #0]
 8004d06:	4614      	mov	r4, r2
 8004d08:	b99c      	cbnz	r4, 8004d32 <_malloc_r+0x56>
 8004d0a:	4f20      	ldr	r7, [pc, #128]	; (8004d8c <_malloc_r+0xb0>)
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	b923      	cbnz	r3, 8004d1a <_malloc_r+0x3e>
 8004d10:	4621      	mov	r1, r4
 8004d12:	4630      	mov	r0, r6
 8004d14:	f000 f862 	bl	8004ddc <_sbrk_r>
 8004d18:	6038      	str	r0, [r7, #0]
 8004d1a:	4629      	mov	r1, r5
 8004d1c:	4630      	mov	r0, r6
 8004d1e:	f000 f85d 	bl	8004ddc <_sbrk_r>
 8004d22:	1c43      	adds	r3, r0, #1
 8004d24:	d123      	bne.n	8004d6e <_malloc_r+0x92>
 8004d26:	230c      	movs	r3, #12
 8004d28:	4630      	mov	r0, r6
 8004d2a:	6033      	str	r3, [r6, #0]
 8004d2c:	f000 f86c 	bl	8004e08 <__malloc_unlock>
 8004d30:	e7e3      	b.n	8004cfa <_malloc_r+0x1e>
 8004d32:	6823      	ldr	r3, [r4, #0]
 8004d34:	1b5b      	subs	r3, r3, r5
 8004d36:	d417      	bmi.n	8004d68 <_malloc_r+0x8c>
 8004d38:	2b0b      	cmp	r3, #11
 8004d3a:	d903      	bls.n	8004d44 <_malloc_r+0x68>
 8004d3c:	6023      	str	r3, [r4, #0]
 8004d3e:	441c      	add	r4, r3
 8004d40:	6025      	str	r5, [r4, #0]
 8004d42:	e004      	b.n	8004d4e <_malloc_r+0x72>
 8004d44:	6863      	ldr	r3, [r4, #4]
 8004d46:	42a2      	cmp	r2, r4
 8004d48:	bf0c      	ite	eq
 8004d4a:	600b      	streq	r3, [r1, #0]
 8004d4c:	6053      	strne	r3, [r2, #4]
 8004d4e:	4630      	mov	r0, r6
 8004d50:	f000 f85a 	bl	8004e08 <__malloc_unlock>
 8004d54:	f104 000b 	add.w	r0, r4, #11
 8004d58:	1d23      	adds	r3, r4, #4
 8004d5a:	f020 0007 	bic.w	r0, r0, #7
 8004d5e:	1ac2      	subs	r2, r0, r3
 8004d60:	d0cc      	beq.n	8004cfc <_malloc_r+0x20>
 8004d62:	1a1b      	subs	r3, r3, r0
 8004d64:	50a3      	str	r3, [r4, r2]
 8004d66:	e7c9      	b.n	8004cfc <_malloc_r+0x20>
 8004d68:	4622      	mov	r2, r4
 8004d6a:	6864      	ldr	r4, [r4, #4]
 8004d6c:	e7cc      	b.n	8004d08 <_malloc_r+0x2c>
 8004d6e:	1cc4      	adds	r4, r0, #3
 8004d70:	f024 0403 	bic.w	r4, r4, #3
 8004d74:	42a0      	cmp	r0, r4
 8004d76:	d0e3      	beq.n	8004d40 <_malloc_r+0x64>
 8004d78:	1a21      	subs	r1, r4, r0
 8004d7a:	4630      	mov	r0, r6
 8004d7c:	f000 f82e 	bl	8004ddc <_sbrk_r>
 8004d80:	3001      	adds	r0, #1
 8004d82:	d1dd      	bne.n	8004d40 <_malloc_r+0x64>
 8004d84:	e7cf      	b.n	8004d26 <_malloc_r+0x4a>
 8004d86:	bf00      	nop
 8004d88:	20000190 	.word	0x20000190
 8004d8c:	20000194 	.word	0x20000194

08004d90 <_realloc_r>:
 8004d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d92:	4607      	mov	r7, r0
 8004d94:	4614      	mov	r4, r2
 8004d96:	460e      	mov	r6, r1
 8004d98:	b921      	cbnz	r1, 8004da4 <_realloc_r+0x14>
 8004d9a:	4611      	mov	r1, r2
 8004d9c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004da0:	f7ff bf9c 	b.w	8004cdc <_malloc_r>
 8004da4:	b922      	cbnz	r2, 8004db0 <_realloc_r+0x20>
 8004da6:	f7ff ff4d 	bl	8004c44 <_free_r>
 8004daa:	4625      	mov	r5, r4
 8004dac:	4628      	mov	r0, r5
 8004dae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004db0:	f000 f830 	bl	8004e14 <_malloc_usable_size_r>
 8004db4:	42a0      	cmp	r0, r4
 8004db6:	d20f      	bcs.n	8004dd8 <_realloc_r+0x48>
 8004db8:	4621      	mov	r1, r4
 8004dba:	4638      	mov	r0, r7
 8004dbc:	f7ff ff8e 	bl	8004cdc <_malloc_r>
 8004dc0:	4605      	mov	r5, r0
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	d0f2      	beq.n	8004dac <_realloc_r+0x1c>
 8004dc6:	4631      	mov	r1, r6
 8004dc8:	4622      	mov	r2, r4
 8004dca:	f7ff ff13 	bl	8004bf4 <memcpy>
 8004dce:	4631      	mov	r1, r6
 8004dd0:	4638      	mov	r0, r7
 8004dd2:	f7ff ff37 	bl	8004c44 <_free_r>
 8004dd6:	e7e9      	b.n	8004dac <_realloc_r+0x1c>
 8004dd8:	4635      	mov	r5, r6
 8004dda:	e7e7      	b.n	8004dac <_realloc_r+0x1c>

08004ddc <_sbrk_r>:
 8004ddc:	b538      	push	{r3, r4, r5, lr}
 8004dde:	2300      	movs	r3, #0
 8004de0:	4d05      	ldr	r5, [pc, #20]	; (8004df8 <_sbrk_r+0x1c>)
 8004de2:	4604      	mov	r4, r0
 8004de4:	4608      	mov	r0, r1
 8004de6:	602b      	str	r3, [r5, #0]
 8004de8:	f7fc fc08 	bl	80015fc <_sbrk>
 8004dec:	1c43      	adds	r3, r0, #1
 8004dee:	d102      	bne.n	8004df6 <_sbrk_r+0x1a>
 8004df0:	682b      	ldr	r3, [r5, #0]
 8004df2:	b103      	cbz	r3, 8004df6 <_sbrk_r+0x1a>
 8004df4:	6023      	str	r3, [r4, #0]
 8004df6:	bd38      	pop	{r3, r4, r5, pc}
 8004df8:	2000031c 	.word	0x2000031c

08004dfc <__malloc_lock>:
 8004dfc:	4801      	ldr	r0, [pc, #4]	; (8004e04 <__malloc_lock+0x8>)
 8004dfe:	f000 b811 	b.w	8004e24 <__retarget_lock_acquire_recursive>
 8004e02:	bf00      	nop
 8004e04:	20000324 	.word	0x20000324

08004e08 <__malloc_unlock>:
 8004e08:	4801      	ldr	r0, [pc, #4]	; (8004e10 <__malloc_unlock+0x8>)
 8004e0a:	f000 b80c 	b.w	8004e26 <__retarget_lock_release_recursive>
 8004e0e:	bf00      	nop
 8004e10:	20000324 	.word	0x20000324

08004e14 <_malloc_usable_size_r>:
 8004e14:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004e18:	1f18      	subs	r0, r3, #4
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	bfbc      	itt	lt
 8004e1e:	580b      	ldrlt	r3, [r1, r0]
 8004e20:	18c0      	addlt	r0, r0, r3
 8004e22:	4770      	bx	lr

08004e24 <__retarget_lock_acquire_recursive>:
 8004e24:	4770      	bx	lr

08004e26 <__retarget_lock_release_recursive>:
 8004e26:	4770      	bx	lr

08004e28 <_init>:
 8004e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e2a:	bf00      	nop
 8004e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e2e:	bc08      	pop	{r3}
 8004e30:	469e      	mov	lr, r3
 8004e32:	4770      	bx	lr

08004e34 <_fini>:
 8004e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004e36:	bf00      	nop
 8004e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004e3a:	bc08      	pop	{r3}
 8004e3c:	469e      	mov	lr, r3
 8004e3e:	4770      	bx	lr
