[INF:CM0023] Creating log file ../../build/tests/InterfaceModPort/slpp_all/surelog.log.

[NTE:CM0009] Command line argument "+vcs+flush+all" ignored.

[NTE:CM0009] Command line argument "+warn=all" ignored.

[INF:PP0122] Preprocessing source file "builtin.sv".

[INF:PP0122] Preprocessing source file "top.v".

[INF:PA0201] Parsing source file "builtin.sv".

[INF:PA0201] Parsing source file "top.v".

LIB:  work
FILE: top.v
n<> u<0> t<Null_rule> p<832> s<831> l<1>
n<mem_interface> u<1> t<StringConst> p<2> l<1>
n<> u<2> t<Interface_identifier> p<12> c<1> s<11> l<1>
n<> u<3> t<PortDir_Inp> p<8> s<7> l<1>
n<> u<4> t<IntVec_TypeBit> p<5> l<1>
n<> u<5> t<Data_type> p<6> c<4> l<1>
n<> u<6> t<Data_type_or_implicit> p<7> c<5> l<1>
n<> u<7> t<Net_port_type> p<8> c<6> l<1>
n<> u<8> t<Net_port_header> p<10> c<3> s<9> l<1>
n<clock> u<9> t<StringConst> p<10> l<1>
n<> u<10> t<Ansi_port_declaration> p<11> c<8> l<1>
n<> u<11> t<List_of_port_declarations> p<12> c<10> l<1>
n<> u<12> t<Interface_ansi_header> p<172> c<2> s<29> l<1>
n<> u<13> t<Data_type_or_implicit> p<24> s<23> l<3>
n<setup_time> u<14> t<StringConst> p<22> s<21> l<3>
n<> u<15> t<Time_unit> p<16> l<3>
n<> u<16> t<Time_literal> p<17> c<15> l<3>
n<> u<17> t<Primary_literal> p<18> c<16> l<3>
n<> u<18> t<Constant_primary> p<19> c<17> l<3>
n<> u<19> t<Constant_expression> p<20> c<18> l<3>
n<> u<20> t<Constant_mintypmax_expression> p<21> c<19> l<3>
n<> u<21> t<Constant_param_expression> p<22> c<20> l<3>
n<> u<22> t<Param_assignment> p<23> c<14> l<3>
n<> u<23> t<List_of_param_assignments> p<24> c<22> l<3>
n<> u<24> t<Parameter_declaration> p<25> c<13> l<3>
n<> u<25> t<Package_or_generate_item_declaration> p<26> c<24> l<3>
n<> u<26> t<Module_or_generate_item_declaration> p<27> c<25> l<3>
n<> u<27> t<Module_common_item> p<28> c<26> l<3>
n<> u<28> t<Interface_or_generate_item> p<29> c<27> l<3>
n<> u<29> t<Non_port_interface_item> p<172> c<28> s<46> l<3>
n<> u<30> t<Data_type_or_implicit> p<41> s<40> l<4>
n<hold_time> u<31> t<StringConst> p<39> s<38> l<4>
n<> u<32> t<Time_unit> p<33> l<4>
n<> u<33> t<Time_literal> p<34> c<32> l<4>
n<> u<34> t<Primary_literal> p<35> c<33> l<4>
n<> u<35> t<Constant_primary> p<36> c<34> l<4>
n<> u<36> t<Constant_expression> p<37> c<35> l<4>
n<> u<37> t<Constant_mintypmax_expression> p<38> c<36> l<4>
n<> u<38> t<Constant_param_expression> p<39> c<37> l<4>
n<> u<39> t<Param_assignment> p<40> c<31> l<4>
n<> u<40> t<List_of_param_assignments> p<41> c<39> l<4>
n<> u<41> t<Parameter_declaration> p<42> c<30> l<4>
n<> u<42> t<Package_or_generate_item_declaration> p<43> c<41> l<4>
n<> u<43> t<Module_or_generate_item_declaration> p<44> c<42> l<4>
n<> u<44> t<Module_common_item> p<45> c<43> l<4>
n<> u<45> t<Interface_or_generate_item> p<46> c<44> l<4>
n<> u<46> t<Non_port_interface_item> p<172> c<45> s<67> l<4>
n<> u<47> t<NetType_Wire> p<62> s<58> l<6>
n<7> u<48> t<IntConst> p<49> l<6>
n<> u<49> t<Primary_literal> p<50> c<48> l<6>
n<> u<50> t<Constant_primary> p<51> c<49> l<6>
n<> u<51> t<Constant_expression> p<56> c<50> s<55> l<6>
n<0> u<52> t<IntConst> p<53> l<6>
n<> u<53> t<Primary_literal> p<54> c<52> l<6>
n<> u<54> t<Constant_primary> p<55> c<53> l<6>
n<> u<55> t<Constant_expression> p<56> c<54> l<6>
n<> u<56> t<Constant_range> p<57> c<51> l<6>
n<> u<57> t<Packed_dimension> p<58> c<56> l<6>
n<> u<58> t<Data_type_or_implicit> p<62> c<57> s<61> l<6>
n<mem_data> u<59> t<StringConst> p<60> l<6>
n<> u<60> t<Net_decl_assignment> p<61> c<59> l<6>
n<> u<61> t<List_of_net_decl_assignments> p<62> c<60> l<6>
n<> u<62> t<Net_declaration> p<63> c<47> l<6>
n<> u<63> t<Package_or_generate_item_declaration> p<64> c<62> l<6>
n<> u<64> t<Module_or_generate_item_declaration> p<65> c<63> l<6>
n<> u<65> t<Module_common_item> p<66> c<64> l<6>
n<> u<66> t<Interface_or_generate_item> p<67> c<65> l<6>
n<> u<67> t<Non_port_interface_item> p<172> c<66> s<88> l<6>
n<> u<68> t<NetType_Wire> p<83> s<79> l<7>
n<1> u<69> t<IntConst> p<70> l<7>
n<> u<70> t<Primary_literal> p<71> c<69> l<7>
n<> u<71> t<Constant_primary> p<72> c<70> l<7>
n<> u<72> t<Constant_expression> p<77> c<71> s<76> l<7>
n<0> u<73> t<IntConst> p<74> l<7>
n<> u<74> t<Primary_literal> p<75> c<73> l<7>
n<> u<75> t<Constant_primary> p<76> c<74> l<7>
n<> u<76> t<Constant_expression> p<77> c<75> l<7>
n<> u<77> t<Constant_range> p<78> c<72> l<7>
n<> u<78> t<Packed_dimension> p<79> c<77> l<7>
n<> u<79> t<Data_type_or_implicit> p<83> c<78> s<82> l<7>
n<mem_add> u<80> t<StringConst> p<81> l<7>
n<> u<81> t<Net_decl_assignment> p<82> c<80> l<7>
n<> u<82> t<List_of_net_decl_assignments> p<83> c<81> l<7>
n<> u<83> t<Net_declaration> p<84> c<68> l<7>
n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<7>
n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<7>
n<> u<86> t<Module_common_item> p<87> c<85> l<7>
n<> u<87> t<Interface_or_generate_item> p<88> c<86> l<7>
n<> u<88> t<Non_port_interface_item> p<172> c<87> s<99> l<7>
n<> u<89> t<NetType_Wire> p<94> s<90> l<8>
n<> u<90> t<Data_type_or_implicit> p<94> s<93> l<8>
n<mem_en> u<91> t<StringConst> p<92> l<8>
n<> u<92> t<Net_decl_assignment> p<93> c<91> l<8>
n<> u<93> t<List_of_net_decl_assignments> p<94> c<92> l<8>
n<> u<94> t<Net_declaration> p<95> c<89> l<8>
n<> u<95> t<Package_or_generate_item_declaration> p<96> c<94> l<8>
n<> u<96> t<Module_or_generate_item_declaration> p<97> c<95> l<8>
n<> u<97> t<Module_common_item> p<98> c<96> l<8>
n<> u<98> t<Interface_or_generate_item> p<99> c<97> l<8>
n<> u<99> t<Non_port_interface_item> p<172> c<98> s<110> l<8>
n<> u<100> t<NetType_Wire> p<105> s<101> l<9>
n<> u<101> t<Data_type_or_implicit> p<105> s<104> l<9>
n<mem_rd_wr> u<102> t<StringConst> p<103> l<9>
n<> u<103> t<Net_decl_assignment> p<104> c<102> l<9>
n<> u<104> t<List_of_net_decl_assignments> p<105> c<103> l<9>
n<> u<105> t<Net_declaration> p<106> c<100> l<9>
n<> u<106> t<Package_or_generate_item_declaration> p<107> c<105> l<9>
n<> u<107> t<Module_or_generate_item_declaration> p<108> c<106> l<9>
n<> u<108> t<Module_common_item> p<109> c<107> l<9>
n<> u<109> t<Interface_or_generate_item> p<110> c<108> l<9>
n<> u<110> t<Non_port_interface_item> p<172> c<109> s<157> l<9>
n<cb> u<111> t<StringConst> p<153> s<118> l<11>
n<> u<112> t<Edge_Posedge> p<117> s<116> l<11>
n<clock> u<113> t<StringConst> p<114> l<11>
n<> u<114> t<Primary_literal> p<115> c<113> l<11>
n<> u<115> t<Primary> p<116> c<114> l<11>
n<> u<116> t<Expression> p<117> c<115> l<11>
n<> u<117> t<Event_expression> p<118> c<112> l<11>
n<> u<118> t<Clocking_event> p<153> c<117> s<130> l<11>
n<> u<119> t<Ps_identifier> p<120> l<12>
n<> u<120> t<Delay_value> p<121> c<119> l<12>
n<setup_time> u<121> t<IntConst> p<122> c<120> l<12>
n<> u<122> t<Delay_control> p<123> c<121> l<12>
n<> u<123> t<Clocking_skew> p<129> c<122> s<128> l<12>
n<> u<124> t<Ps_identifier> p<125> l<12>
n<> u<125> t<Delay_value> p<126> c<124> l<12>
n<hold_time> u<126> t<IntConst> p<127> c<125> l<12>
n<> u<127> t<Delay_control> p<128> c<126> l<12>
n<> u<128> t<Clocking_skew> p<129> c<127> l<12>
n<> u<129> t<DefaultSkew_IntputOutput> p<130> c<123> l<12>
n<> u<130> t<Clocking_item> p<153> c<129> s<135> l<12>
n<> u<131> t<ClockingDir_Output> p<135> s<134> l<13>
n<mem_data> u<132> t<StringConst> p<133> l<13>
n<> u<133> t<Clocking_decl_assign> p<134> c<132> l<13>
n<> u<134> t<List_of_clocking_decl_assign> p<135> c<133> l<13>
n<> u<135> t<Clocking_item> p<153> c<131> s<140> l<13>
n<> u<136> t<ClockingDir_Output> p<140> s<139> l<14>
n<mem_add> u<137> t<StringConst> p<138> l<14>
n<> u<138> t<Clocking_decl_assign> p<139> c<137> l<14>
n<> u<139> t<List_of_clocking_decl_assign> p<140> c<138> l<14>
n<> u<140> t<Clocking_item> p<153> c<136> s<145> l<14>
n<> u<141> t<ClockingDir_Output> p<145> s<144> l<15>
n<mem_en> u<142> t<StringConst> p<143> l<15>
n<> u<143> t<Clocking_decl_assign> p<144> c<142> l<15>
n<> u<144> t<List_of_clocking_decl_assign> p<145> c<143> l<15>
n<> u<145> t<Clocking_item> p<153> c<141> s<150> l<15>
n<> u<146> t<ClockingDir_Output> p<150> s<149> l<16>
n<mem_rd_wr> u<147> t<StringConst> p<148> l<16>
n<> u<148> t<Clocking_decl_assign> p<149> c<147> l<16>
n<> u<149> t<List_of_clocking_decl_assign> p<150> c<148> l<16>
n<> u<150> t<Clocking_item> p<153> c<146> s<152> l<16>
n<cb> u<151> t<StringConst> p<153> l<17>
n<> u<152> t<Endclocking> p<153> s<151> l<17>
n<> u<153> t<Clocking_declaration> p<154> c<111> l<11>
n<> u<154> t<Module_or_generate_item_declaration> p<155> c<153> l<11>
n<> u<155> t<Module_common_item> p<156> c<154> l<11>
n<> u<156> t<Interface_or_generate_item> p<157> c<155> l<11>
n<> u<157> t<Non_port_interface_item> p<172> c<156> s<168> l<11>
n<MEM> u<158> t<StringConst> p<166> s<160> l<19>
n<cb> u<159> t<StringConst> p<160> l<19>
n<> u<160> t<Modport_ports_declaration> p<166> c<159> s<165> l<19>
n<> u<161> t<PortDir_Inp> p<164> s<163> l<19>
n<clock> u<162> t<StringConst> p<163> l<19>
n<> u<163> t<Modport_simple_port> p<164> c<162> l<19>
n<> u<164> t<Modport_simple_ports_declaration> p<165> c<161> l<19>
n<> u<165> t<Modport_ports_declaration> p<166> c<164> l<19>
n<> u<166> t<Modport_item> p<167> c<158> l<19>
n<> u<167> t<Interface_or_generate_item> p<168> c<166> l<19>
n<> u<168> t<Non_port_interface_item> p<172> c<167> s<171> l<19>
n<mem_interface> u<169> t<StringConst> p<170> l<21>
n<> u<170> t<Interface_identifier> p<172> c<169> l<21>
n<> u<171> t<Endinterface> p<172> s<170> l<21>
n<> u<172> t<Interface_declaration> p<173> c<12> l<1>
n<> u<173> t<Description> p<831> c<172> s<457> l<1>
n<mem_if> u<174> t<StringConst> p<175> l<26>
n<> u<175> t<Interface_identifier> p<184> c<174> s<183> l<26>
n<> u<176> t<PortDir_Inp> p<180> s<179> l<26>
n<> u<177> t<NetType_Wire> p<179> s<178> l<26>
n<> u<178> t<Data_type_or_implicit> p<179> l<26>
n<> u<179> t<Net_port_type> p<180> c<177> l<26>
n<> u<180> t<Net_port_header> p<182> c<176> s<181> l<26>
n<clk> u<181> t<StringConst> p<182> l<26>
n<> u<182> t<Ansi_port_declaration> p<183> c<180> l<26>
n<> u<183> t<List_of_port_declarations> p<184> c<182> l<26>
n<> u<184> t<Interface_ansi_header> p<456> c<175> s<196> l<26>
n<> u<185> t<IntVec_TypeLogic> p<186> l<27>
n<> u<186> t<Data_type> p<190> c<185> s<189> l<27>
n<reset> u<187> t<StringConst> p<188> l<27>
n<> u<188> t<Variable_decl_assignment> p<189> c<187> l<27>
n<> u<189> t<List_of_variable_decl_assignments> p<190> c<188> l<27>
n<> u<190> t<Variable_declaration> p<191> c<186> l<27>
n<> u<191> t<Data_declaration> p<192> c<190> l<27>
n<> u<192> t<Package_or_generate_item_declaration> p<193> c<191> l<27>
n<> u<193> t<Module_or_generate_item_declaration> p<194> c<192> l<27>
n<> u<194> t<Module_common_item> p<195> c<193> l<27>
n<> u<195> t<Interface_or_generate_item> p<196> c<194> l<27>
n<> u<196> t<Non_port_interface_item> p<456> c<195> s<208> l<27>
n<> u<197> t<IntVec_TypeLogic> p<198> l<28>
n<> u<198> t<Data_type> p<202> c<197> s<201> l<28>
n<we_sys> u<199> t<StringConst> p<200> l<28>
n<> u<200> t<Variable_decl_assignment> p<201> c<199> l<28>
n<> u<201> t<List_of_variable_decl_assignments> p<202> c<200> l<28>
n<> u<202> t<Variable_declaration> p<203> c<198> l<28>
n<> u<203> t<Data_declaration> p<204> c<202> l<28>
n<> u<204> t<Package_or_generate_item_declaration> p<205> c<203> l<28>
n<> u<205> t<Module_or_generate_item_declaration> p<206> c<204> l<28>
n<> u<206> t<Module_common_item> p<207> c<205> l<28>
n<> u<207> t<Interface_or_generate_item> p<208> c<206> l<28>
n<> u<208> t<Non_port_interface_item> p<456> c<207> s<220> l<28>
n<> u<209> t<IntVec_TypeLogic> p<210> l<29>
n<> u<210> t<Data_type> p<214> c<209> s<213> l<29>
n<cmd_valid_sys> u<211> t<StringConst> p<212> l<29>
n<> u<212> t<Variable_decl_assignment> p<213> c<211> l<29>
n<> u<213> t<List_of_variable_decl_assignments> p<214> c<212> l<29>
n<> u<214> t<Variable_declaration> p<215> c<210> l<29>
n<> u<215> t<Data_declaration> p<216> c<214> l<29>
n<> u<216> t<Package_or_generate_item_declaration> p<217> c<215> l<29>
n<> u<217> t<Module_or_generate_item_declaration> p<218> c<216> l<29>
n<> u<218> t<Module_common_item> p<219> c<217> l<29>
n<> u<219> t<Interface_or_generate_item> p<220> c<218> l<29>
n<> u<220> t<Non_port_interface_item> p<456> c<219> s<232> l<29>
n<> u<221> t<IntVec_TypeLogic> p<222> l<30>
n<> u<222> t<Data_type> p<226> c<221> s<225> l<30>
n<ready_sys> u<223> t<StringConst> p<224> l<30>
n<> u<224> t<Variable_decl_assignment> p<225> c<223> l<30>
n<> u<225> t<List_of_variable_decl_assignments> p<226> c<224> l<30>
n<> u<226> t<Variable_declaration> p<227> c<222> l<30>
n<> u<227> t<Data_declaration> p<228> c<226> l<30>
n<> u<228> t<Package_or_generate_item_declaration> p<229> c<227> l<30>
n<> u<229> t<Module_or_generate_item_declaration> p<230> c<228> l<30>
n<> u<230> t<Module_common_item> p<231> c<229> l<30>
n<> u<231> t<Interface_or_generate_item> p<232> c<230> l<30>
n<> u<232> t<Non_port_interface_item> p<456> c<231> s<254> l<30>
n<> u<233> t<IntVec_TypeLogic> p<244> s<243> l<31>
n<7> u<234> t<IntConst> p<235> l<31>
n<> u<235> t<Primary_literal> p<236> c<234> l<31>
n<> u<236> t<Constant_primary> p<237> c<235> l<31>
n<> u<237> t<Constant_expression> p<242> c<236> s<241> l<31>
n<0> u<238> t<IntConst> p<239> l<31>
n<> u<239> t<Primary_literal> p<240> c<238> l<31>
n<> u<240> t<Constant_primary> p<241> c<239> l<31>
n<> u<241> t<Constant_expression> p<242> c<240> l<31>
n<> u<242> t<Constant_range> p<243> c<237> l<31>
n<> u<243> t<Packed_dimension> p<244> c<242> l<31>
n<> u<244> t<Data_type> p<248> c<233> s<247> l<31>
n<data_sys> u<245> t<StringConst> p<246> l<31>
n<> u<246> t<Variable_decl_assignment> p<247> c<245> l<31>
n<> u<247> t<List_of_variable_decl_assignments> p<248> c<246> l<31>
n<> u<248> t<Variable_declaration> p<249> c<244> l<31>
n<> u<249> t<Data_declaration> p<250> c<248> l<31>
n<> u<250> t<Package_or_generate_item_declaration> p<251> c<249> l<31>
n<> u<251> t<Module_or_generate_item_declaration> p<252> c<250> l<31>
n<> u<252> t<Module_common_item> p<253> c<251> l<31>
n<> u<253> t<Interface_or_generate_item> p<254> c<252> l<31>
n<> u<254> t<Non_port_interface_item> p<456> c<253> s<276> l<31>
n<> u<255> t<IntVec_TypeLogic> p<266> s<265> l<32>
n<7> u<256> t<IntConst> p<257> l<32>
n<> u<257> t<Primary_literal> p<258> c<256> l<32>
n<> u<258> t<Constant_primary> p<259> c<257> l<32>
n<> u<259> t<Constant_expression> p<264> c<258> s<263> l<32>
n<0> u<260> t<IntConst> p<261> l<32>
n<> u<261> t<Primary_literal> p<262> c<260> l<32>
n<> u<262> t<Constant_primary> p<263> c<261> l<32>
n<> u<263> t<Constant_expression> p<264> c<262> l<32>
n<> u<264> t<Constant_range> p<265> c<259> l<32>
n<> u<265> t<Packed_dimension> p<266> c<264> l<32>
n<> u<266> t<Data_type> p<270> c<255> s<269> l<32>
n<addr_sys> u<267> t<StringConst> p<268> l<32>
n<> u<268> t<Variable_decl_assignment> p<269> c<267> l<32>
n<> u<269> t<List_of_variable_decl_assignments> p<270> c<268> l<32>
n<> u<270> t<Variable_declaration> p<271> c<266> l<32>
n<> u<271> t<Data_declaration> p<272> c<270> l<32>
n<> u<272> t<Package_or_generate_item_declaration> p<273> c<271> l<32>
n<> u<273> t<Module_or_generate_item_declaration> p<274> c<272> l<32>
n<> u<274> t<Module_common_item> p<275> c<273> l<32>
n<> u<275> t<Interface_or_generate_item> p<276> c<274> l<32>
n<> u<276> t<Non_port_interface_item> p<456> c<275> s<288> l<32>
n<> u<277> t<IntVec_TypeLogic> p<278> l<33>
n<> u<278> t<Data_type> p<282> c<277> s<281> l<33>
n<we_mem> u<279> t<StringConst> p<280> l<33>
n<> u<280> t<Variable_decl_assignment> p<281> c<279> l<33>
n<> u<281> t<List_of_variable_decl_assignments> p<282> c<280> l<33>
n<> u<282> t<Variable_declaration> p<283> c<278> l<33>
n<> u<283> t<Data_declaration> p<284> c<282> l<33>
n<> u<284> t<Package_or_generate_item_declaration> p<285> c<283> l<33>
n<> u<285> t<Module_or_generate_item_declaration> p<286> c<284> l<33>
n<> u<286> t<Module_common_item> p<287> c<285> l<33>
n<> u<287> t<Interface_or_generate_item> p<288> c<286> l<33>
n<> u<288> t<Non_port_interface_item> p<456> c<287> s<300> l<33>
n<> u<289> t<IntVec_TypeLogic> p<290> l<34>
n<> u<290> t<Data_type> p<294> c<289> s<293> l<34>
n<ce_mem> u<291> t<StringConst> p<292> l<34>
n<> u<292> t<Variable_decl_assignment> p<293> c<291> l<34>
n<> u<293> t<List_of_variable_decl_assignments> p<294> c<292> l<34>
n<> u<294> t<Variable_declaration> p<295> c<290> l<34>
n<> u<295> t<Data_declaration> p<296> c<294> l<34>
n<> u<296> t<Package_or_generate_item_declaration> p<297> c<295> l<34>
n<> u<297> t<Module_or_generate_item_declaration> p<298> c<296> l<34>
n<> u<298> t<Module_common_item> p<299> c<297> l<34>
n<> u<299> t<Interface_or_generate_item> p<300> c<298> l<34>
n<> u<300> t<Non_port_interface_item> p<456> c<299> s<322> l<34>
n<> u<301> t<IntVec_TypeLogic> p<312> s<311> l<35>
n<7> u<302> t<IntConst> p<303> l<35>
n<> u<303> t<Primary_literal> p<304> c<302> l<35>
n<> u<304> t<Constant_primary> p<305> c<303> l<35>
n<> u<305> t<Constant_expression> p<310> c<304> s<309> l<35>
n<0> u<306> t<IntConst> p<307> l<35>
n<> u<307> t<Primary_literal> p<308> c<306> l<35>
n<> u<308> t<Constant_primary> p<309> c<307> l<35>
n<> u<309> t<Constant_expression> p<310> c<308> l<35>
n<> u<310> t<Constant_range> p<311> c<305> l<35>
n<> u<311> t<Packed_dimension> p<312> c<310> l<35>
n<> u<312> t<Data_type> p<316> c<301> s<315> l<35>
n<datao_mem> u<313> t<StringConst> p<314> l<35>
n<> u<314> t<Variable_decl_assignment> p<315> c<313> l<35>
n<> u<315> t<List_of_variable_decl_assignments> p<316> c<314> l<35>
n<> u<316> t<Variable_declaration> p<317> c<312> l<35>
n<> u<317> t<Data_declaration> p<318> c<316> l<35>
n<> u<318> t<Package_or_generate_item_declaration> p<319> c<317> l<35>
n<> u<319> t<Module_or_generate_item_declaration> p<320> c<318> l<35>
n<> u<320> t<Module_common_item> p<321> c<319> l<35>
n<> u<321> t<Interface_or_generate_item> p<322> c<320> l<35>
n<> u<322> t<Non_port_interface_item> p<456> c<321> s<344> l<35>
n<> u<323> t<IntVec_TypeLogic> p<334> s<333> l<36>
n<7> u<324> t<IntConst> p<325> l<36>
n<> u<325> t<Primary_literal> p<326> c<324> l<36>
n<> u<326> t<Constant_primary> p<327> c<325> l<36>
n<> u<327> t<Constant_expression> p<332> c<326> s<331> l<36>
n<0> u<328> t<IntConst> p<329> l<36>
n<> u<329> t<Primary_literal> p<330> c<328> l<36>
n<> u<330> t<Constant_primary> p<331> c<329> l<36>
n<> u<331> t<Constant_expression> p<332> c<330> l<36>
n<> u<332> t<Constant_range> p<333> c<327> l<36>
n<> u<333> t<Packed_dimension> p<334> c<332> l<36>
n<> u<334> t<Data_type> p<338> c<323> s<337> l<36>
n<datai_mem> u<335> t<StringConst> p<336> l<36>
n<> u<336> t<Variable_decl_assignment> p<337> c<335> l<36>
n<> u<337> t<List_of_variable_decl_assignments> p<338> c<336> l<36>
n<> u<338> t<Variable_declaration> p<339> c<334> l<36>
n<> u<339> t<Data_declaration> p<340> c<338> l<36>
n<> u<340> t<Package_or_generate_item_declaration> p<341> c<339> l<36>
n<> u<341> t<Module_or_generate_item_declaration> p<342> c<340> l<36>
n<> u<342> t<Module_common_item> p<343> c<341> l<36>
n<> u<343> t<Interface_or_generate_item> p<344> c<342> l<36>
n<> u<344> t<Non_port_interface_item> p<456> c<343> s<366> l<36>
n<> u<345> t<IntVec_TypeLogic> p<356> s<355> l<37>
n<7> u<346> t<IntConst> p<347> l<37>
n<> u<347> t<Primary_literal> p<348> c<346> l<37>
n<> u<348> t<Constant_primary> p<349> c<347> l<37>
n<> u<349> t<Constant_expression> p<354> c<348> s<353> l<37>
n<0> u<350> t<IntConst> p<351> l<37>
n<> u<351> t<Primary_literal> p<352> c<350> l<37>
n<> u<352> t<Constant_primary> p<353> c<351> l<37>
n<> u<353> t<Constant_expression> p<354> c<352> l<37>
n<> u<354> t<Constant_range> p<355> c<349> l<37>
n<> u<355> t<Packed_dimension> p<356> c<354> l<37>
n<> u<356> t<Data_type> p<360> c<345> s<359> l<37>
n<addr_mem> u<357> t<StringConst> p<358> l<37>
n<> u<358> t<Variable_decl_assignment> p<359> c<357> l<37>
n<> u<359> t<List_of_variable_decl_assignments> p<360> c<358> l<37>
n<> u<360> t<Variable_declaration> p<361> c<356> l<37>
n<> u<361> t<Data_declaration> p<362> c<360> l<37>
n<> u<362> t<Package_or_generate_item_declaration> p<363> c<361> l<37>
n<> u<363> t<Module_or_generate_item_declaration> p<364> c<362> l<37>
n<> u<364> t<Module_common_item> p<365> c<363> l<37>
n<> u<365> t<Interface_or_generate_item> p<366> c<364> l<37>
n<> u<366> t<Non_port_interface_item> p<456> c<365> s<403> l<37>
n<system> u<367> t<StringConst> p<401> s<382> l<41>
n<> u<368> t<PortDir_Inp> p<381> s<370> l<41>
n<clk> u<369> t<StringConst> p<370> l<41>
n<> u<370> t<Modport_simple_port> p<381> c<369> s<372> l<41>
n<reset> u<371> t<StringConst> p<372> l<41>
n<> u<372> t<Modport_simple_port> p<381> c<371> s<374> l<41>
n<we_sys> u<373> t<StringConst> p<374> l<41>
n<> u<374> t<Modport_simple_port> p<381> c<373> s<376> l<41>
n<cmd_valid_sys> u<375> t<StringConst> p<376> l<41>
n<> u<376> t<Modport_simple_port> p<381> c<375> s<378> l<41>
n<addr_sys> u<377> t<StringConst> p<378> l<42>
n<> u<378> t<Modport_simple_port> p<381> c<377> s<380> l<42>
n<datao_mem> u<379> t<StringConst> p<380> l<42>
n<> u<380> t<Modport_simple_port> p<381> c<379> l<42>
n<> u<381> t<Modport_simple_ports_declaration> p<382> c<368> l<41>
n<> u<382> t<Modport_ports_declaration> p<401> c<381> s<395> l<41>
n<> u<383> t<PortDir_Out> p<394> s<385> l<43>
n<we_mem> u<384> t<StringConst> p<385> l<43>
n<> u<385> t<Modport_simple_port> p<394> c<384> s<387> l<43>
n<ce_mem> u<386> t<StringConst> p<387> l<43>
n<> u<387> t<Modport_simple_port> p<394> c<386> s<389> l<43>
n<addr_mem> u<388> t<StringConst> p<389> l<43>
n<> u<389> t<Modport_simple_port> p<394> c<388> s<391> l<43>
n<datai_mem> u<390> t<StringConst> p<391> l<44>
n<> u<391> t<Modport_simple_port> p<394> c<390> s<393> l<44>
n<ready_sys> u<392> t<StringConst> p<393> l<44>
n<> u<393> t<Modport_simple_port> p<394> c<392> l<44>
n<> u<394> t<Modport_simple_ports_declaration> p<395> c<383> l<43>
n<> u<395> t<Modport_ports_declaration> p<401> c<394> s<400> l<43>
n<> u<396> t<PortDir_Ref> p<399> s<398> l<44>
n<data_sys> u<397> t<StringConst> p<398> l<44>
n<> u<398> t<Modport_simple_port> p<399> c<397> l<44>
n<> u<399> t<Modport_simple_ports_declaration> p<400> c<396> l<44>
n<> u<400> t<Modport_ports_declaration> p<401> c<399> l<44>
n<> u<401> t<Modport_item> p<402> c<367> l<41>
n<> u<402> t<Interface_or_generate_item> p<403> c<401> l<41>
n<> u<403> t<Non_port_interface_item> p<456> c<402> s<427> l<41>
n<memory> u<404> t<StringConst> p<425> s<419> l<48>
n<> u<405> t<PortDir_Inp> p<418> s<407> l<48>
n<clk> u<406> t<StringConst> p<407> l<48>
n<> u<407> t<Modport_simple_port> p<418> c<406> s<409> l<48>
n<reset> u<408> t<StringConst> p<409> l<48>
n<> u<409> t<Modport_simple_port> p<418> c<408> s<411> l<48>
n<we_mem> u<410> t<StringConst> p<411> l<48>
n<> u<411> t<Modport_simple_port> p<418> c<410> s<413> l<48>
n<ce_mem> u<412> t<StringConst> p<413> l<48>
n<> u<413> t<Modport_simple_port> p<418> c<412> s<415> l<48>
n<addr_mem> u<414> t<StringConst> p<415> l<49>
n<> u<415> t<Modport_simple_port> p<418> c<414> s<417> l<49>
n<datai_mem> u<416> t<StringConst> p<417> l<49>
n<> u<417> t<Modport_simple_port> p<418> c<416> l<49>
n<> u<418> t<Modport_simple_ports_declaration> p<419> c<405> l<48>
n<> u<419> t<Modport_ports_declaration> p<425> c<418> s<424> l<48>
n<> u<420> t<PortDir_Out> p<423> s<422> l<49>
n<datao_mem> u<421> t<StringConst> p<422> l<49>
n<> u<422> t<Modport_simple_port> p<423> c<421> l<49>
n<> u<423> t<Modport_simple_ports_declaration> p<424> c<420> l<49>
n<> u<424> t<Modport_ports_declaration> p<425> c<423> l<49>
n<> u<425> t<Modport_item> p<426> c<404> l<48>
n<> u<426> t<Interface_or_generate_item> p<427> c<425> l<48>
n<> u<427> t<Non_port_interface_item> p<456> c<426> s<454> l<48>
n<tb> u<428> t<StringConst> p<452> s<435> l<53>
n<> u<429> t<PortDir_Inp> p<434> s<431> l<53>
n<clk> u<430> t<StringConst> p<431> l<53>
n<> u<431> t<Modport_simple_port> p<434> c<430> s<433> l<53>
n<ready_sys> u<432> t<StringConst> p<433> l<53>
n<> u<433> t<Modport_simple_port> p<434> c<432> l<53>
n<> u<434> t<Modport_simple_ports_declaration> p<435> c<429> l<53>
n<> u<435> t<Modport_ports_declaration> p<452> c<434> s<446> l<53>
n<> u<436> t<PortDir_Out> p<445> s<438> l<54>
n<reset> u<437> t<StringConst> p<438> l<54>
n<> u<438> t<Modport_simple_port> p<445> c<437> s<440> l<54>
n<we_sys> u<439> t<StringConst> p<440> l<54>
n<> u<440> t<Modport_simple_port> p<445> c<439> s<442> l<54>
n<cmd_valid_sys> u<441> t<StringConst> p<442> l<54>
n<> u<442> t<Modport_simple_port> p<445> c<441> s<444> l<54>
n<addr_sys> u<443> t<StringConst> p<444> l<54>
n<> u<444> t<Modport_simple_port> p<445> c<443> l<54>
n<> u<445> t<Modport_simple_ports_declaration> p<446> c<436> l<54>
n<> u<446> t<Modport_ports_declaration> p<452> c<445> s<451> l<54>
n<> u<447> t<PortDir_Ref> p<450> s<449> l<55>
n<data_sys> u<448> t<StringConst> p<449> l<55>
n<> u<449> t<Modport_simple_port> p<450> c<448> l<55>
n<> u<450> t<Modport_simple_ports_declaration> p<451> c<447> l<55>
n<> u<451> t<Modport_ports_declaration> p<452> c<450> l<55>
n<> u<452> t<Modport_item> p<453> c<428> l<53>
n<> u<453> t<Interface_or_generate_item> p<454> c<452> l<53>
n<> u<454> t<Non_port_interface_item> p<456> c<453> s<455> l<53>
n<> u<455> t<Endinterface> p<456> l<57>
n<> u<456> t<Interface_declaration> p<457> c<184> l<26>
n<> u<457> t<Description> p<831> c<456> s<641> l<26>
n<> u<458> t<Module_keyword> p<467> s<459> l<62>
n<memory_model> u<459> t<StringConst> p<467> s<466> l<62>
n<mem_if> u<460> t<StringConst> p<462> s<461> l<62>
n<memory> u<461> t<StringConst> p<462> l<62>
n<> u<462> t<Interface_identifier> p<463> c<460> l<62>
n<> u<463> t<Interface_port_header> p<465> c<462> s<464> l<62>
n<mif> u<464> t<StringConst> p<465> l<62>
n<> u<465> t<Ansi_port_declaration> p<466> c<463> l<62>
n<> u<466> t<List_of_port_declarations> p<467> c<465> l<62>
n<> u<467> t<Module_ansi_header> p<640> c<458> s<500> l<62>
n<> u<468> t<IntVec_TypeLogic> p<479> s<478> l<64>
n<7> u<469> t<IntConst> p<470> l<64>
n<> u<470> t<Primary_literal> p<471> c<469> l<64>
n<> u<471> t<Constant_primary> p<472> c<470> l<64>
n<> u<472> t<Constant_expression> p<477> c<471> s<476> l<64>
n<0> u<473> t<IntConst> p<474> l<64>
n<> u<474> t<Primary_literal> p<475> c<473> l<64>
n<> u<475> t<Constant_primary> p<476> c<474> l<64>
n<> u<476> t<Constant_expression> p<477> c<475> l<64>
n<> u<477> t<Constant_range> p<478> c<472> l<64>
n<> u<478> t<Packed_dimension> p<479> c<477> l<64>
n<> u<479> t<Data_type> p<494> c<468> s<493> l<64>
n<mem> u<480> t<StringConst> p<492> s<491> l<64>
n<0> u<481> t<IntConst> p<482> l<64>
n<> u<482> t<Primary_literal> p<483> c<481> l<64>
n<> u<483> t<Constant_primary> p<484> c<482> l<64>
n<> u<484> t<Constant_expression> p<489> c<483> s<488> l<64>
n<255> u<485> t<IntConst> p<486> l<64>
n<> u<486> t<Primary_literal> p<487> c<485> l<64>
n<> u<487> t<Constant_primary> p<488> c<486> l<64>
n<> u<488> t<Constant_expression> p<489> c<487> l<64>
n<> u<489> t<Constant_range> p<490> c<484> l<64>
n<> u<490> t<Unpacked_dimension> p<491> c<489> l<64>
n<> u<491> t<Variable_dimension> p<492> c<490> l<64>
n<> u<492> t<Variable_decl_assignment> p<493> c<480> l<64>
n<> u<493> t<List_of_variable_decl_assignments> p<494> c<492> l<64>
n<> u<494> t<Variable_declaration> p<495> c<479> l<64>
n<> u<495> t<Data_declaration> p<496> c<494> l<64>
n<> u<496> t<Package_or_generate_item_declaration> p<497> c<495> l<64>
n<> u<497> t<Module_or_generate_item_declaration> p<498> c<496> l<64>
n<> u<498> t<Module_common_item> p<499> c<497> l<64>
n<> u<499> t<Module_or_generate_item> p<500> c<498> l<64>
n<> u<500> t<Non_port_module_item> p<640> c<499> s<569> l<64>
n<> u<501> t<AlwaysKeywd_Always> p<566> s<565> l<69>
n<> u<502> t<Edge_Posedge> p<510> s<509> l<69>
n<mif> u<503> t<StringConst> p<507> s<504> l<69>
n<clk> u<504> t<StringConst> p<507> s<506> l<69>
n<> u<505> t<Bit_select> p<506> l<69>
n<> u<506> t<Select> p<507> c<505> l<69>
n<> u<507> t<Complex_func_call> p<508> c<503> l<69>
n<> u<508> t<Primary> p<509> c<507> l<69>
n<> u<509> t<Expression> p<510> c<508> l<69>
n<> u<510> t<Event_expression> p<511> c<502> l<69>
n<> u<511> t<Event_control> p<512> c<510> l<69>
n<> u<512> t<Procedural_timing_control> p<563> c<511> s<562> l<69>
n<mif> u<513> t<StringConst> p<517> s<514> l<70>
n<ce_mem> u<514> t<StringConst> p<517> s<516> l<70>
n<> u<515> t<Bit_select> p<516> l<70>
n<> u<516> t<Select> p<517> c<515> l<70>
n<> u<517> t<Complex_func_call> p<518> c<513> l<70>
n<> u<518> t<Primary> p<519> c<517> l<70>
n<> u<519> t<Expression> p<528> c<518> s<527> l<70>
n<mif> u<520> t<StringConst> p<524> s<521> l<70>
n<we_mem> u<521> t<StringConst> p<524> s<523> l<70>
n<> u<522> t<Bit_select> p<523> l<70>
n<> u<523> t<Select> p<524> c<522> l<70>
n<> u<524> t<Complex_func_call> p<525> c<520> l<70>
n<> u<525> t<Primary> p<526> c<524> l<70>
n<> u<526> t<Expression> p<528> c<525> l<70>
n<> u<527> t<BinOp_LogicAnd> p<528> s<526> l<70>
n<> u<528> t<Expression> p<529> c<519> l<70>
n<> u<529> t<Expression_or_cond_pattern> p<530> c<528> l<70>
n<> u<530> t<Cond_predicate> p<559> c<529> s<558> l<70>
n<mem> u<531> t<StringConst> p<532> l<71>
n<> u<532> t<Hierarchical_identifier> p<542> c<531> s<541> l<71>
n<mif> u<533> t<StringConst> p<537> s<534> l<71>
n<addr_mem> u<534> t<StringConst> p<537> s<536> l<71>
n<> u<535> t<Bit_select> p<536> l<71>
n<> u<536> t<Select> p<537> c<535> l<71>
n<> u<537> t<Complex_func_call> p<538> c<533> l<71>
n<> u<538> t<Primary> p<539> c<537> l<71>
n<> u<539> t<Expression> p<540> c<538> l<71>
n<> u<540> t<Bit_select> p<541> c<539> l<71>
n<> u<541> t<Select> p<542> c<540> l<71>
n<> u<542> t<Variable_lvalue> p<550> c<532> s<549> l<71>
n<mif> u<543> t<StringConst> p<547> s<544> l<71>
n<datai_mem> u<544> t<StringConst> p<547> s<546> l<71>
n<> u<545> t<Bit_select> p<546> l<71>
n<> u<546> t<Select> p<547> c<545> l<71>
n<> u<547> t<Complex_func_call> p<548> c<543> l<71>
n<> u<548> t<Primary> p<549> c<547> l<71>
n<> u<549> t<Expression> p<550> c<548> l<71>
n<> u<550> t<Nonblocking_assignment> p<551> c<542> l<71>
n<> u<551> t<Statement_item> p<552> c<550> l<71>
n<> u<552> t<Statement> p<553> c<551> l<71>
n<> u<553> t<Statement_or_null> p<555> c<552> s<554> l<71>
n<> u<554> t<End> p<555> l<72>
n<> u<555> t<Seq_block> p<556> c<553> l<70>
n<> u<556> t<Statement_item> p<557> c<555> l<70>
n<> u<557> t<Statement> p<558> c<556> l<70>
n<> u<558> t<Statement_or_null> p<559> c<557> l<70>
n<> u<559> t<Conditional_statement> p<560> c<530> l<70>
n<> u<560> t<Statement_item> p<561> c<559> l<70>
n<> u<561> t<Statement> p<562> c<560> l<70>
n<> u<562> t<Statement_or_null> p<563> c<561> l<70>
n<> u<563> t<Procedural_timing_control_statement> p<564> c<512> l<69>
n<> u<564> t<Statement_item> p<565> c<563> l<69>
n<> u<565> t<Statement> p<566> c<564> l<69>
n<> u<566> t<Always_construct> p<567> c<501> l<69>
n<> u<567> t<Module_common_item> p<568> c<566> l<69>
n<> u<568> t<Module_or_generate_item> p<569> c<567> l<69>
n<> u<569> t<Non_port_module_item> p<640> c<568> s<639> l<69>
n<> u<570> t<AlwaysKeywd_Always> p<636> s<635> l<77>
n<> u<571> t<Edge_Posedge> p<579> s<578> l<77>
n<mif> u<572> t<StringConst> p<576> s<573> l<77>
n<clk> u<573> t<StringConst> p<576> s<575> l<77>
n<> u<574> t<Bit_select> p<575> l<77>
n<> u<575> t<Select> p<576> c<574> l<77>
n<> u<576> t<Complex_func_call> p<577> c<572> l<77>
n<> u<577> t<Primary> p<578> c<576> l<77>
n<> u<578> t<Expression> p<579> c<577> l<77>
n<> u<579> t<Event_expression> p<580> c<571> l<77>
n<> u<580> t<Event_control> p<581> c<579> l<77>
n<> u<581> t<Procedural_timing_control> p<633> c<580> s<632> l<77>
n<mif> u<582> t<StringConst> p<586> s<583> l<78>
n<ce_mem> u<583> t<StringConst> p<586> s<585> l<78>
n<> u<584> t<Bit_select> p<585> l<78>
n<> u<585> t<Select> p<586> c<584> l<78>
n<> u<586> t<Complex_func_call> p<587> c<582> l<78>
n<> u<587> t<Primary> p<588> c<586> l<78>
n<> u<588> t<Expression> p<599> c<587> s<598> l<78>
n<mif> u<589> t<StringConst> p<593> s<590> l<78>
n<we_mem> u<590> t<StringConst> p<593> s<592> l<78>
n<> u<591> t<Bit_select> p<592> l<78>
n<> u<592> t<Select> p<593> c<591> l<78>
n<> u<593> t<Complex_func_call> p<594> c<589> l<78>
n<> u<594> t<Primary> p<595> c<593> l<78>
n<> u<595> t<Expression> p<597> c<594> l<78>
n<> u<596> t<Unary_Tilda> p<597> s<595> l<78>
n<> u<597> t<Expression> p<599> c<596> l<78>
n<> u<598> t<BinOp_LogicAnd> p<599> s<597> l<78>
n<> u<599> t<Expression> p<600> c<588> l<78>
n<> u<600> t<Expression_or_cond_pattern> p<601> c<599> l<78>
n<> u<601> t<Cond_predicate> p<629> c<600> s<628> l<78>
n<mif.datao_mem> u<602> t<StringConst> p<603> l<79>
n<> u<603> t<Hierarchical_identifier> p<606> c<602> s<605> l<79>
n<> u<604> t<Bit_select> p<605> l<79>
n<> u<605> t<Select> p<606> c<604> l<79>
n<> u<606> t<Variable_lvalue> p<620> c<603> s<619> l<79>
n<mem> u<607> t<StringConst> p<617> s<616> l<79>
n<mif> u<608> t<StringConst> p<612> s<609> l<79>
n<addr_mem> u<609> t<StringConst> p<612> s<611> l<79>
n<> u<610> t<Bit_select> p<611> l<79>
n<> u<611> t<Select> p<612> c<610> l<79>
n<> u<612> t<Complex_func_call> p<613> c<608> l<79>
n<> u<613> t<Primary> p<614> c<612> l<79>
n<> u<614> t<Expression> p<615> c<613> l<79>
n<> u<615> t<Bit_select> p<616> c<614> l<79>
n<> u<616> t<Select> p<617> c<615> l<79>
n<> u<617> t<Complex_func_call> p<618> c<607> l<79>
n<> u<618> t<Primary> p<619> c<617> l<79>
n<> u<619> t<Expression> p<620> c<618> l<79>
n<> u<620> t<Nonblocking_assignment> p<621> c<606> l<79>
n<> u<621> t<Statement_item> p<622> c<620> l<79>
n<> u<622> t<Statement> p<623> c<621> l<79>
n<> u<623> t<Statement_or_null> p<625> c<622> s<624> l<79>
n<> u<624> t<End> p<625> l<80>
n<> u<625> t<Seq_block> p<626> c<623> l<78>
n<> u<626> t<Statement_item> p<627> c<625> l<78>
n<> u<627> t<Statement> p<628> c<626> l<78>
n<> u<628> t<Statement_or_null> p<629> c<627> l<78>
n<> u<629> t<Conditional_statement> p<630> c<601> l<78>
n<> u<630> t<Statement_item> p<631> c<629> l<78>
n<> u<631> t<Statement> p<632> c<630> l<78>
n<> u<632> t<Statement_or_null> p<633> c<631> l<78>
n<> u<633> t<Procedural_timing_control_statement> p<634> c<581> l<77>
n<> u<634> t<Statement_item> p<635> c<633> l<77>
n<> u<635> t<Statement> p<636> c<634> l<77>
n<> u<636> t<Always_construct> p<637> c<570> l<77>
n<> u<637> t<Module_common_item> p<638> c<636> l<77>
n<> u<638> t<Module_or_generate_item> p<639> c<637> l<77>
n<> u<639> t<Non_port_module_item> p<640> c<638> l<77>
n<> u<640> t<Module_declaration> p<641> c<467> l<62>
n<> u<641> t<Description> p<831> c<640> s<680> l<62>
n<> u<642> t<Module_keyword> p<651> s<643> l<87>
n<memory_ctrl> u<643> t<StringConst> p<651> s<650> l<87>
n<mem_if> u<644> t<StringConst> p<646> s<645> l<87>
n<system> u<645> t<StringConst> p<646> l<87>
n<> u<646> t<Interface_identifier> p<647> c<644> l<87>
n<> u<647> t<Interface_port_header> p<649> c<646> s<648> l<87>
n<sif> u<648> t<StringConst> p<649> l<87>
n<> u<649> t<Ansi_port_declaration> p<650> c<647> l<87>
n<> u<650> t<List_of_port_declarations> p<651> c<649> l<87>
n<> u<651> t<Module_ansi_header> p<679> c<642> s<668> l<87>
n<IDLE> u<652> t<StringConst> p<653> l<89>
n<> u<653> t<Enum_name_declaration> p<660> c<652> s<655> l<89>
n<WRITE> u<654> t<StringConst> p<655> l<89>
n<> u<655> t<Enum_name_declaration> p<660> c<654> s<657> l<89>
n<READ> u<656> t<StringConst> p<657> l<89>
n<> u<657> t<Enum_name_declaration> p<660> c<656> s<659> l<89>
n<DONE> u<658> t<StringConst> p<659> l<89>
n<> u<659> t<Enum_name_declaration> p<660> c<658> l<89>
n<> u<660> t<Data_type> p<662> c<653> s<661> l<89>
n<fsm_t> u<661> t<StringConst> p<662> l<89>
n<> u<662> t<Type_declaration> p<663> c<660> l<89>
n<> u<663> t<Data_declaration> p<664> c<662> l<89>
n<> u<664> t<Package_or_generate_item_declaration> p<665> c<663> l<89>
n<> u<665> t<Module_or_generate_item_declaration> p<666> c<664> l<89>
n<> u<666> t<Module_common_item> p<667> c<665> l<89>
n<> u<667> t<Module_or_generate_item> p<668> c<666> l<89>
n<> u<668> t<Non_port_module_item> p<679> c<667> s<678> l<89>
n<fsm_t> u<669> t<StringConst> p<673> s<672> l<91>
n<state> u<670> t<StringConst> p<671> l<91>
n<> u<671> t<Net_decl_assignment> p<672> c<670> l<91>
n<> u<672> t<List_of_net_decl_assignments> p<673> c<671> l<91>
n<> u<673> t<Net_declaration> p<674> c<669> l<91>
n<> u<674> t<Package_or_generate_item_declaration> p<675> c<673> l<91>
n<> u<675> t<Module_or_generate_item_declaration> p<676> c<674> l<91>
n<> u<676> t<Module_common_item> p<677> c<675> l<91>
n<> u<677> t<Module_or_generate_item> p<678> c<676> l<91>
n<> u<678> t<Non_port_module_item> p<679> c<677> l<91>
n<> u<679> t<Module_declaration> p<680> c<651> l<87>
n<> u<680> t<Description> p<831> c<679> s<728> l<87>
n<test> u<681> t<StringConst> p<689> s<688> l<99>
n<mem_if> u<682> t<StringConst> p<684> s<683> l<99>
n<tb> u<683> t<StringConst> p<684> l<99>
n<> u<684> t<Interface_identifier> p<685> c<682> l<99>
n<> u<685> t<Interface_port_header> p<687> c<684> s<686> l<99>
n<tif> u<686> t<StringConst> p<687> l<99>
n<> u<687> t<Ansi_port_declaration> p<688> c<685> l<99>
n<> u<688> t<List_of_port_declarations> p<689> c<687> l<99>
n<> u<689> t<Program_ansi_header> p<727> c<681> s<725> l<99>
n<tif.reset> u<690> t<StringConst> p<691> l<102>
n<> u<691> t<Hierarchical_identifier> p<694> c<690> s<693> l<102>
n<> u<692> t<Bit_select> p<693> l<102>
n<> u<693> t<Select> p<694> c<692> l<102>
n<> u<694> t<Variable_lvalue> p<699> c<691> s<698> l<102>
n<1> u<695> t<IntConst> p<696> l<102>
n<> u<696> t<Primary_literal> p<697> c<695> l<102>
n<> u<697> t<Primary> p<698> c<696> l<102>
n<> u<698> t<Expression> p<699> c<697> l<102>
n<> u<699> t<Nonblocking_assignment> p<700> c<694> l<102>
n<> u<700> t<Statement_item> p<701> c<699> l<102>
n<> u<701> t<Statement> p<702> c<700> l<102>
n<> u<702> t<Statement_or_null> p<720> c<701> s<718> l<102>
n<#10> u<703> t<IntConst> p<704> l<104>
n<> u<704> t<Delay_control> p<705> c<703> l<104>
n<> u<705> t<Procedural_timing_control> p<715> c<704> s<714> l<104>
n<> u<706> t<Dollar_keyword> p<710> s<707> l<104>
n<finish> u<707> t<StringConst> p<710> s<709> l<104>
n<> u<708> t<Bit_select> p<709> l<104>
n<> u<709> t<Select> p<710> c<708> l<104>
n<> u<710> t<Subroutine_call> p<711> c<706> l<104>
n<> u<711> t<Subroutine_call_statement> p<712> c<710> l<104>
n<> u<712> t<Statement_item> p<713> c<711> l<104>
n<> u<713> t<Statement> p<714> c<712> l<104>
n<> u<714> t<Statement_or_null> p<715> c<713> l<104>
n<> u<715> t<Procedural_timing_control_statement> p<716> c<705> l<104>
n<> u<716> t<Statement_item> p<717> c<715> l<104>
n<> u<717> t<Statement> p<718> c<716> l<104>
n<> u<718> t<Statement_or_null> p<720> c<717> s<719> l<104>
n<> u<719> t<End> p<720> l<105>
n<> u<720> t<Seq_block> p<721> c<702> l<101>
n<> u<721> t<Statement_item> p<722> c<720> l<101>
n<> u<722> t<Statement> p<723> c<721> l<101>
n<> u<723> t<Statement_or_null> p<724> c<722> l<101>
n<> u<724> t<Initial_construct> p<725> c<723> l<101>
n<> u<725> t<Non_port_program_item> p<727> c<724> s<726> l<101>
n<> u<726> t<Endprogram> p<727> l<107>
n<> u<727> t<Program_declaration> p<728> c<689> l<99>
n<> u<728> t<Description> p<831> c<727> s<830> l<99>
n<> u<729> t<Module_keyword> p<733> s<730> l<112>
n<interface_modports> u<730> t<StringConst> p<733> s<732> l<112>
n<> u<731> t<Port> p<732> l<112>
n<> u<732> t<List_of_ports> p<733> c<731> l<112>
n<> u<733> t<Module_nonansi_header> p<829> c<729> s<750> l<112>
n<> u<734> t<IntVec_TypeLogic> p<735> l<114>
n<> u<735> t<Data_type> p<743> c<734> s<742> l<114>
n<clk> u<736> t<StringConst> p<741> s<740> l<114>
n<0> u<737> t<IntConst> p<738> l<114>
n<> u<738> t<Primary_literal> p<739> c<737> l<114>
n<> u<739> t<Primary> p<740> c<738> l<114>
n<> u<740> t<Expression> p<741> c<739> l<114>
n<> u<741> t<Variable_decl_assignment> p<742> c<736> l<114>
n<> u<742> t<List_of_variable_decl_assignments> p<743> c<741> l<114>
n<> u<743> t<Variable_declaration> p<744> c<735> l<114>
n<> u<744> t<Data_declaration> p<745> c<743> l<114>
n<> u<745> t<Package_or_generate_item_declaration> p<746> c<744> l<114>
n<> u<746> t<Module_or_generate_item_declaration> p<747> c<745> l<114>
n<> u<747> t<Module_common_item> p<748> c<746> l<114>
n<> u<748> t<Module_or_generate_item> p<749> c<747> l<114>
n<> u<749> t<Non_port_module_item> p<750> c<748> l<114>
n<> u<750> t<Module_item> p<829> c<749> s<772> l<114>
n<> u<751> t<AlwaysKeywd_Always> p<768> s<767> l<115>
n<#10> u<752> t<IntConst> p<753> l<115>
n<> u<753> t<Delay_control> p<754> c<752> l<115>
n<> u<754> t<Procedural_timing_control> p<765> c<753> s<764> l<115>
n<clk> u<755> t<StringConst> p<756> l<115>
n<> u<756> t<Hierarchical_identifier> p<759> c<755> s<758> l<115>
n<> u<757> t<Bit_select> p<758> l<115>
n<> u<758> t<Select> p<759> c<757> l<115>
n<> u<759> t<Variable_lvalue> p<761> c<756> s<760> l<115>
n<> u<760> t<IncDec_PlusPlus> p<761> l<115>
n<> u<761> t<Inc_or_dec_expression> p<762> c<759> l<115>
n<> u<762> t<Statement_item> p<763> c<761> l<115>
n<> u<763> t<Statement> p<764> c<762> l<115>
n<> u<764> t<Statement_or_null> p<765> c<763> l<115>
n<> u<765> t<Procedural_timing_control_statement> p<766> c<754> l<115>
n<> u<766> t<Statement_item> p<767> c<765> l<115>
n<> u<767> t<Statement> p<768> c<766> l<115>
n<> u<768> t<Always_construct> p<769> c<751> l<115>
n<> u<769> t<Module_common_item> p<770> c<768> l<115>
n<> u<770> t<Module_or_generate_item> p<771> c<769> l<115>
n<> u<771> t<Non_port_module_item> p<772> c<770> l<115>
n<> u<772> t<Module_item> p<829> c<771> s<786> l<115>
n<mem_if> u<773> t<StringConst> p<783> s<782> l<119>
n<miff> u<774> t<StringConst> p<775> l<119>
n<> u<775> t<Name_of_instance> p<782> c<774> s<781> l<119>
n<clk> u<776> t<StringConst> p<777> l<119>
n<> u<777> t<Primary_literal> p<778> c<776> l<119>
n<> u<778> t<Primary> p<779> c<777> l<119>
n<> u<779> t<Expression> p<780> c<778> l<119>
n<> u<780> t<Ordered_port_connection> p<781> c<779> l<119>
n<> u<781> t<List_of_port_connections> p<782> c<780> l<119>
n<> u<782> t<Hierarchical_instance> p<783> c<775> l<119>
n<> u<783> t<Module_instantiation> p<784> c<773> l<119>
n<> u<784> t<Module_or_generate_item> p<785> c<783> l<119>
n<> u<785> t<Non_port_module_item> p<786> c<784> l<119>
n<> u<786> t<Module_item> p<829> c<785> s<800> l<119>
n<memory_ctrl> u<787> t<StringConst> p<797> s<796> l<120>
n<U_ctrl> u<788> t<StringConst> p<789> l<120>
n<> u<789> t<Name_of_instance> p<796> c<788> s<795> l<120>
n<miff> u<790> t<StringConst> p<791> l<120>
n<> u<791> t<Primary_literal> p<792> c<790> l<120>
n<> u<792> t<Primary> p<793> c<791> l<120>
n<> u<793> t<Expression> p<794> c<792> l<120>
n<> u<794> t<Ordered_port_connection> p<795> c<793> l<120>
n<> u<795> t<List_of_port_connections> p<796> c<794> l<120>
n<> u<796> t<Hierarchical_instance> p<797> c<789> l<120>
n<> u<797> t<Module_instantiation> p<798> c<787> l<120>
n<> u<798> t<Module_or_generate_item> p<799> c<797> l<120>
n<> u<799> t<Non_port_module_item> p<800> c<798> l<120>
n<> u<800> t<Module_item> p<829> c<799> s<814> l<120>
n<memory_model> u<801> t<StringConst> p<811> s<810> l<121>
n<U_model> u<802> t<StringConst> p<803> l<121>
n<> u<803> t<Name_of_instance> p<810> c<802> s<809> l<121>
n<miff> u<804> t<StringConst> p<805> l<121>
n<> u<805> t<Primary_literal> p<806> c<804> l<121>
n<> u<806> t<Primary> p<807> c<805> l<121>
n<> u<807> t<Expression> p<808> c<806> l<121>
n<> u<808> t<Ordered_port_connection> p<809> c<807> l<121>
n<> u<809> t<List_of_port_connections> p<810> c<808> l<121>
n<> u<810> t<Hierarchical_instance> p<811> c<803> l<121>
n<> u<811> t<Module_instantiation> p<812> c<801> l<121>
n<> u<812> t<Module_or_generate_item> p<813> c<811> l<121>
n<> u<813> t<Non_port_module_item> p<814> c<812> l<121>
n<> u<814> t<Module_item> p<829> c<813> s<828> l<121>
n<test> u<815> t<StringConst> p<825> s<824> l<122>
n<U_test> u<816> t<StringConst> p<817> l<122>
n<> u<817> t<Name_of_instance> p<824> c<816> s<823> l<122>
n<miff> u<818> t<StringConst> p<819> l<122>
n<> u<819> t<Primary_literal> p<820> c<818> l<122>
n<> u<820> t<Primary> p<821> c<819> l<122>
n<> u<821> t<Expression> p<822> c<820> l<122>
n<> u<822> t<Ordered_port_connection> p<823> c<821> l<122>
n<> u<823> t<List_of_port_connections> p<824> c<822> l<122>
n<> u<824> t<Hierarchical_instance> p<825> c<817> l<122>
n<> u<825> t<Module_instantiation> p<826> c<815> l<122>
n<> u<826> t<Module_or_generate_item> p<827> c<825> l<122>
n<> u<827> t<Non_port_module_item> p<828> c<826> l<122>
n<> u<828> t<Module_item> p<829> c<827> l<122>
n<> u<829> t<Module_declaration> p<830> c<733> l<112>
n<> u<830> t<Description> p<831> c<829> l<112>
n<> u<831> t<Source_text> p<832> c<173> l<1>
n<> u<832> t<Top_level_rule> l<1>
[INF:CM0029] Using global timescale: "1ns/1ns".

[INF:CP0300] Compilation...

[INF:CP0303] top.v:112: Compile module "work@interface_modports".

[INF:CP0304] top.v:26: Compile interface "work@mem_if".

[INF:CP0304] top.v:1: Compile interface "work@mem_interface".

[INF:CP0303] top.v:87: Compile module "work@memory_ctrl".

[INF:CP0303] top.v:62: Compile module "work@memory_model".

[INF:CP0306] top.v:99: Compile program "work@test".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[WRN:CP0314] top.v:99: Using programs is discouraged "work@test", programs are obsoleted by UVM.

[INF:EL0526] Design Elaboration...

Instance tree:
[TOP] work@interface_modports work@interface_modports
[I/F] work@mem_if work@interface_modports.miff
[MOD] work@memory_ctrl work@interface_modports.U_ctrl
[MOD] work@memory_model work@interface_modports.U_model
[PRG] work@test work@interface_modports.U_test
[SCO] work@memory_model.UNNAMED work@interface_modports.U_model.UNNAMED
[SCO] work@memory_model.UNNAMED work@interface_modports.U_model.UNNAMED
[SCO] work@test.UNNAMED work@interface_modports.U_test.UNNAMED

[NTE:EL0503] top.v:112: Top level module "work@interface_modports".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 1.

[NTE:EL0523] top.v:112: Instance "work@interface_modports".

[NTE:EL0524] top.v:119: Interface Instance "work@interface_modports.miff".

[NTE:EL0523] top.v:120: Instance "work@interface_modports.U_ctrl".

[NTE:EL0523] top.v:121: Instance "work@interface_modports.U_model".

[NTE:EL0525] top.v:122: Program Instance "work@interface_modports.U_test".

[NTE:EL0522] top.v:70: Scope "work@interface_modports.U_model.UNNAMED".

[NTE:EL0522] top.v:78: Scope "work@interface_modports.U_model.UNNAMED".

[NTE:EL0522] top.v:101: Scope "work@interface_modports.U_test.UNNAMED".

UHDM HTML COVERAGE REPORT: ../../build/tests/InterfaceModPort/slpp_all//surelog.uhdm.chk.html
====== UHDM =======
design: (work@interface_modports)
|vpiName:work@interface_modports
|uhdmallPackages:
\_package: builtin (builtin), parent:work@interface_modports
  |vpiDefName:builtin
  |vpiFullName:builtin
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@interface_modports
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , parent:work@interface_modports
    |vpiIODecl:
    \_io_decl: (bound)
      |vpiName:bound
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (bound), line:6, parent:bound
        |vpiFullName:bound
  |vpiMethod:
  \_function: (work@mailbox::num), line:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9
  |vpiMethod:
  \_task: (work@mailbox::put), line:12, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:5
  |vpiMethod:
  \_task: (work@mailbox::get), line:18, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27
    |vpiIODecl:
    \_io_decl: (message)
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , parent:work@interface_modports
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37
  |vpiMethod:
  \_function: (work@process::status), line:40, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_chandle_var: , line:40
  |vpiMethod:
  \_task: (work@process::kill), line:43, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35
      |vpiName:FINISHED
      |INT:0
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35
      |vpiName:KILLED
      |INT:4
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35
      |vpiName:RUNNING
      |INT:1
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35
      |vpiName:SUSPENDED
      |INT:3
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35
      |vpiName:WAITING
      |INT:2
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@interface_modports
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , parent:work@interface_modports
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:60, parent:keyCount
        |vpiFullName:keyCount
  |vpiMethod:
  \_task: (work@semaphore::put), line:63, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:63, parent:keyCount
        |vpiFullName:keyCount
  |vpiMethod:
  \_task: (work@semaphore::get), line:66, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:66, parent:keyCount
        |vpiFullName:keyCount
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69
    |vpiIODecl:
    \_io_decl: (keyCount)
      |vpiName:keyCount
      |vpiDirection:5
      |vpiExpr:
      \_int_var: (keyCount), line:69, parent:keyCount
        |vpiFullName:keyCount
|uhdmallInterfaces:
\_interface: work@mem_if (work@mem_if) top.v:26: , parent:work@interface_modports
  |vpiDefName:work@mem_if
  |vpiFullName:work@mem_if
  |vpiModport:
  \_modport: (memory), parent:work@mem_if
    |vpiName:memory
    |vpiIODecl:
    \_io_decl: (clk)
      |vpiName:clk
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (reset)
      |vpiName:reset
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (we_mem)
      |vpiName:we_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (ce_mem)
      |vpiName:ce_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (addr_mem)
      |vpiName:addr_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (datai_mem)
      |vpiName:datai_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (datao_mem)
      |vpiName:datao_mem
      |vpiDirection:2
  |vpiModport:
  \_modport: (system), parent:work@mem_if
    |vpiName:system
    |vpiIODecl:
    \_io_decl: (clk)
      |vpiName:clk
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (reset)
      |vpiName:reset
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (we_sys)
      |vpiName:we_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (cmd_valid_sys)
      |vpiName:cmd_valid_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (addr_sys)
      |vpiName:addr_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (datao_mem)
      |vpiName:datao_mem
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (we_mem)
      |vpiName:we_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (ce_mem)
      |vpiName:ce_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (addr_mem)
      |vpiName:addr_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (datai_mem)
      |vpiName:datai_mem
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (ready_sys)
      |vpiName:ready_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (data_sys)
      |vpiName:data_sys
      |vpiDirection:5
  |vpiModport:
  \_modport: (tb), parent:work@mem_if
    |vpiName:tb
    |vpiIODecl:
    \_io_decl: (clk)
      |vpiName:clk
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (ready_sys)
      |vpiName:ready_sys
      |vpiDirection:1
    |vpiIODecl:
    \_io_decl: (reset)
      |vpiName:reset
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (we_sys)
      |vpiName:we_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (cmd_valid_sys)
      |vpiName:cmd_valid_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (addr_sys)
      |vpiName:addr_sys
      |vpiDirection:2
    |vpiIODecl:
    \_io_decl: (data_sys)
      |vpiName:data_sys
      |vpiDirection:5
  |vpiPort:
  \_port: (clk), line:26, parent:work@mem_if
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mem_if.clk), line:26, parent:work@mem_if
        |vpiName:clk
        |vpiFullName:work@mem_if.clk
        |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@mem_if.clk), line:26, parent:work@mem_if
  |vpiNet:
  \_logic_net: (work@mem_if.reset), line:27, parent:work@mem_if
    |vpiName:reset
    |vpiFullName:work@mem_if.reset
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.we_sys), line:28, parent:work@mem_if
    |vpiName:we_sys
    |vpiFullName:work@mem_if.we_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.cmd_valid_sys), line:29, parent:work@mem_if
    |vpiName:cmd_valid_sys
    |vpiFullName:work@mem_if.cmd_valid_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.ready_sys), line:30, parent:work@mem_if
    |vpiName:ready_sys
    |vpiFullName:work@mem_if.ready_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.data_sys), line:31, parent:work@mem_if
    |vpiName:data_sys
    |vpiFullName:work@mem_if.data_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.addr_sys), line:32, parent:work@mem_if
    |vpiName:addr_sys
    |vpiFullName:work@mem_if.addr_sys
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.we_mem), line:33, parent:work@mem_if
    |vpiName:we_mem
    |vpiFullName:work@mem_if.we_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.ce_mem), line:34, parent:work@mem_if
    |vpiName:ce_mem
    |vpiFullName:work@mem_if.ce_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.datao_mem), line:35, parent:work@mem_if
    |vpiName:datao_mem
    |vpiFullName:work@mem_if.datao_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.datai_mem), line:36, parent:work@mem_if
    |vpiName:datai_mem
    |vpiFullName:work@mem_if.datai_mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@mem_if.addr_mem), line:37, parent:work@mem_if
    |vpiName:addr_mem
    |vpiFullName:work@mem_if.addr_mem
    |vpiNetType:36
|uhdmallInterfaces:
\_interface: work@mem_interface (work@mem_interface) top.v:1: , parent:work@interface_modports
  |vpiDefName:work@mem_interface
  |vpiFullName:work@mem_interface
  |vpiModport:
  \_modport: (MEM), parent:work@mem_interface
    |vpiName:MEM
    |vpiIODecl:
    \_io_decl: (clock)
      |vpiName:clock
      |vpiDirection:1
  |vpiClockingBlock:
  \_clocking_block: (cb), line:11
    |vpiName:cb
    |vpiInputSkew:
    \_delay_control: 
    |vpiOutputSkew:
    \_delay_control: 
    |vpiClockingEvent:
    \_event_control: 
      |vpiCondition:
      \_operation: , line:11
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (clock), line:11
          |vpiName:clock
    |vpiClockingIODecl:
    \_clocking_io_decl: (mem_data)
      |vpiName:mem_data
      |vpiDirection:2
    |vpiClockingIODecl:
    \_clocking_io_decl: (mem_add)
      |vpiName:mem_add
      |vpiDirection:2
    |vpiClockingIODecl:
    \_clocking_io_decl: (mem_en)
      |vpiName:mem_en
      |vpiDirection:2
    |vpiClockingIODecl:
    \_clocking_io_decl: (mem_rd_wr)
      |vpiName:mem_rd_wr
      |vpiDirection:2
  |vpiPort:
  \_port: (clock), line:1, parent:work@mem_interface
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@mem_interface.clock), line:1, parent:work@mem_interface
        |vpiName:clock
        |vpiFullName:work@mem_interface.clock
  |vpiNet:
  \_logic_net: (work@mem_interface.clock), line:1, parent:work@mem_interface
  |vpiNet:
  \_logic_net: (work@mem_interface.mem_data), line:6, parent:work@mem_interface
    |vpiName:mem_data
    |vpiFullName:work@mem_interface.mem_data
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@mem_interface.mem_add), line:7, parent:work@mem_interface
    |vpiName:mem_add
    |vpiFullName:work@mem_interface.mem_add
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@mem_interface.mem_en), line:8, parent:work@mem_interface
    |vpiName:mem_en
    |vpiFullName:work@mem_interface.mem_en
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@mem_interface.mem_rd_wr), line:9, parent:work@mem_interface
    |vpiName:mem_rd_wr
    |vpiFullName:work@mem_interface.mem_rd_wr
    |vpiNetType:1
|uhdmallPrograms:
\_program: work@test (work@test) top.v:99: , parent:work@interface_modports
  |vpiDefName:work@test
  |vpiFullName:work@test
  |vpiProcess:
  \_initial: , parent:work@test
    |vpiStmt:
    \_begin: (work@test), line:101
      |vpiFullName:work@test
      |vpiStmt:
      \_assignment: , line:102, parent:work@test
        |vpiOpType:82
        |vpiLhs:
        \_ref_obj: (work@test.tif.reset), line:102, parent:work@test
          |vpiName:tif.reset
          |vpiFullName:work@test.tif.reset
        |vpiRhs:
        \_constant: , line:102
          |vpiConstType:7
          |vpiDecompile:1
          |vpiSize:32
          |INT:1
      |vpiStmt:
      \_delay_control: , line:104, parent:work@test
        |#10
        |vpiStmt:
        \_sys_func_call: ($finish), line:104
          |vpiName:$finish
  |vpiPort:
  \_port: (tif), line:99, parent:work@test
    |vpiName:tif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
|uhdmallModules:
\_module: work@interface_modports (work@interface_modports) top.v:112: , parent:work@interface_modports
  |vpiDefName:work@interface_modports
  |vpiFullName:work@interface_modports
  |vpiProcess:
  \_always: , line:115, parent:work@interface_modports
    |vpiAlwaysType:1
    |vpiStmt:
    \_delay_control: , line:115
      |#10
      |vpiStmt:
      \_operation: , line:115
        |vpiOpType:62
        |vpiOperand:
        \_ref_obj: (work@interface_modports.clk), line:115
          |vpiName:clk
          |vpiFullName:work@interface_modports.clk
          |vpiActual:
          \_logic_net: (work@interface_modports.clk), line:114, parent:work@interface_modports
            |vpiName:clk
            |vpiFullName:work@interface_modports.clk
            |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@interface_modports.clk), line:114, parent:work@interface_modports
    |vpiName:clk
    |vpiFullName:work@interface_modports.clk
    |vpiNetType:36
|uhdmallModules:
\_module: work@memory_ctrl (work@memory_ctrl) top.v:87: , parent:work@interface_modports
  |vpiDefName:work@memory_ctrl
  |vpiFullName:work@memory_ctrl
  |vpiPort:
  \_port: (sif), line:87, parent:work@memory_ctrl
    |vpiName:sif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (system), parent:work@mem_if
        |vpiName:system
        |vpiIODecl:
        \_io_decl: (clk)
          |vpiName:clk
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (reset)
          |vpiName:reset
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (we_sys)
          |vpiName:we_sys
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (cmd_valid_sys)
          |vpiName:cmd_valid_sys
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (addr_sys)
          |vpiName:addr_sys
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (datao_mem)
          |vpiName:datao_mem
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (we_mem)
          |vpiName:we_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (ce_mem)
          |vpiName:ce_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (addr_mem)
          |vpiName:addr_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (datai_mem)
          |vpiName:datai_mem
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (ready_sys)
          |vpiName:ready_sys
          |vpiDirection:2
        |vpiIODecl:
        \_io_decl: (data_sys)
          |vpiName:data_sys
          |vpiDirection:5
  |vpiNet:
  \_logic_net: (work@memory_ctrl.state), line:91, parent:work@memory_ctrl
    |vpiName:state
    |vpiFullName:work@memory_ctrl.state
  |vpiNet:
  \_logic_net: (work@memory_ctrl.sif), line:87, parent:work@memory_ctrl
    |vpiName:sif
    |vpiFullName:work@memory_ctrl.sif
  |vpiTypedef:
  \_enum_typespec: (fsm_t), line:89
    |vpiName:fsm_t
    |vpiEnumConst:
    \_enum_const: (DONE), line:89
      |vpiName:DONE
      |INT:3
    |vpiEnumConst:
    \_enum_const: (IDLE), line:89
      |vpiName:IDLE
      |INT:0
    |vpiEnumConst:
    \_enum_const: (READ), line:89
      |vpiName:READ
      |INT:2
    |vpiEnumConst:
    \_enum_const: (WRITE), line:89
      |vpiName:WRITE
      |INT:1
|uhdmallModules:
\_module: work@memory_model (work@memory_model) top.v:62: , parent:work@interface_modports
  |vpiDefName:work@memory_model
  |vpiFullName:work@memory_model
  |vpiProcess:
  \_always: , line:69, parent:work@memory_model
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:69
      |vpiCondition:
      \_operation: , line:69
        |vpiOpType:39
        |vpiOperand:
        \_hier_path: (mif.clk), line:69
          |vpiName:mif.clk
          |vpiActual:
          \_ref_obj: (mif)
            |vpiName:mif
          |vpiActual:
          \_ref_obj: (clk)
            |vpiName:clk
      |vpiStmt:
      \_if_stmt: , line:70
        |vpiCondition:
        \_operation: , line:70
          |vpiOpType:26
          |vpiOperand:
          \_hier_path: (mif.ce_mem), line:70
            |vpiName:mif.ce_mem
            |vpiActual:
            \_ref_obj: (mif)
              |vpiName:mif
            |vpiActual:
            \_ref_obj: (ce_mem)
              |vpiName:ce_mem
          |vpiOperand:
          \_hier_path: (mif.we_mem), line:70
            |vpiName:mif.we_mem
            |vpiActual:
            \_ref_obj: (mif)
              |vpiName:mif
            |vpiActual:
            \_ref_obj: (we_mem)
              |vpiName:we_mem
        |vpiStmt:
        \_begin: (work@memory_model), line:70
          |vpiFullName:work@memory_model
          |vpiStmt:
          \_assignment: , line:71, parent:work@memory_model
            |vpiOpType:82
            |vpiLhs:
            \_bit_select: (work@memory_model.mem), line:71
              |vpiName:mem
              |vpiFullName:work@memory_model.mem
              |vpiIndex:
              \_hier_path: (mif.addr_mem), line:71, parent:work@memory_model.mem
                |vpiName:mif.addr_mem
                |vpiActual:
                \_ref_obj: (mif)
                  |vpiName:mif
                |vpiActual:
                \_ref_obj: (addr_mem)
                  |vpiName:addr_mem
            |vpiRhs:
            \_hier_path: (mif.datai_mem), line:71, parent:work@memory_model
              |vpiName:mif.datai_mem
              |vpiActual:
              \_ref_obj: (mif)
                |vpiName:mif
              |vpiActual:
              \_ref_obj: (datai_mem)
                |vpiName:datai_mem
  |vpiProcess:
  \_always: , line:77, parent:work@memory_model
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:77
      |vpiCondition:
      \_operation: , line:77
        |vpiOpType:39
        |vpiOperand:
        \_hier_path: (mif.clk), line:77
          |vpiName:mif.clk
          |vpiActual:
          \_ref_obj: (mif)
            |vpiName:mif
          |vpiActual:
          \_ref_obj: (clk)
            |vpiName:clk
      |vpiStmt:
      \_if_stmt: , line:78
        |vpiCondition:
        \_operation: , line:78
          |vpiOpType:26
          |vpiOperand:
          \_hier_path: (mif.ce_mem), line:78
            |vpiName:mif.ce_mem
            |vpiActual:
            \_ref_obj: (mif)
              |vpiName:mif
            |vpiActual:
            \_ref_obj: (ce_mem)
              |vpiName:ce_mem
          |vpiOperand:
          \_operation: , line:78
            |vpiOpType:4
            |vpiOperand:
            \_hier_path: (mif.we_mem), line:78
              |vpiName:mif.we_mem
              |vpiActual:
              \_ref_obj: (mif)
                |vpiName:mif
              |vpiActual:
              \_ref_obj: (we_mem)
                |vpiName:we_mem
        |vpiStmt:
        \_begin: (work@memory_model), line:78
          |vpiFullName:work@memory_model
          |vpiStmt:
          \_assignment: , line:79, parent:work@memory_model
            |vpiOpType:82
            |vpiLhs:
            \_ref_obj: (work@memory_model.mif.datao_mem), line:79, parent:work@memory_model
              |vpiName:mif.datao_mem
              |vpiFullName:work@memory_model.mif.datao_mem
            |vpiRhs:
            \_bit_select: (work@memory_model.mem), line:79
              |vpiName:mem
              |vpiFullName:work@memory_model.mem
              |vpiIndex:
              \_hier_path: (mif.addr_mem), line:79, parent:work@memory_model.mem
                |vpiName:mif.addr_mem
                |vpiActual:
                \_ref_obj: (mif)
                  |vpiName:mif
                |vpiActual:
                \_ref_obj: (addr_mem)
                  |vpiName:addr_mem
  |vpiPort:
  \_port: (mif), line:62, parent:work@memory_model
    |vpiName:mif
    |vpiDirection:5
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_modport: (memory), parent:work@mem_if
        |vpiName:memory
        |vpiIODecl:
        \_io_decl: (clk)
          |vpiName:clk
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (reset)
          |vpiName:reset
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (we_mem)
          |vpiName:we_mem
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (ce_mem)
          |vpiName:ce_mem
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (addr_mem)
          |vpiName:addr_mem
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (datai_mem)
          |vpiName:datai_mem
          |vpiDirection:1
        |vpiIODecl:
        \_io_decl: (datao_mem)
          |vpiName:datao_mem
          |vpiDirection:2
  |vpiNet:
  \_logic_net: (work@memory_model.mem), line:64, parent:work@memory_model
    |vpiName:mem
    |vpiFullName:work@memory_model.mem
    |vpiNetType:36
  |vpiNet:
  \_logic_net: (work@memory_model.mif), line:62, parent:work@memory_model
    |vpiName:mif
    |vpiFullName:work@memory_model.mif
|uhdmtopModules:
\_module: work@interface_modports (work@interface_modports) top.v:112: 
  |vpiDefName:work@interface_modports
  |vpiName:work@interface_modports
  |vpiInterface:
  \_interface: work@mem_if (work@interface_modports.miff) top.v:119: , parent:work@interface_modports
    |vpiDefName:work@mem_if
    |vpiName:miff
    |vpiFullName:work@interface_modports.miff
    |vpiModport:
    \_modport: (memory), parent:work@interface_modports.miff
      |vpiName:memory
      |vpiIODecl:
      \_io_decl: (clk), parent:memory
        |vpiName:clk
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (reset), parent:memory
        |vpiName:reset
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (we_mem), parent:memory
        |vpiName:we_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (ce_mem), parent:memory
        |vpiName:ce_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (addr_mem), parent:memory
        |vpiName:addr_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (datai_mem), parent:memory
        |vpiName:datai_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (datao_mem), parent:memory
        |vpiName:datao_mem
        |vpiDirection:2
    |vpiModport:
    \_modport: (system), parent:work@interface_modports.miff
      |vpiName:system
      |vpiIODecl:
      \_io_decl: (clk), parent:system
        |vpiName:clk
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (reset), parent:system
        |vpiName:reset
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (we_sys), parent:system
        |vpiName:we_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (cmd_valid_sys), parent:system
        |vpiName:cmd_valid_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (addr_sys), parent:system
        |vpiName:addr_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (datao_mem), parent:system
        |vpiName:datao_mem
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (we_mem), parent:system
        |vpiName:we_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (ce_mem), parent:system
        |vpiName:ce_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (addr_mem), parent:system
        |vpiName:addr_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (datai_mem), parent:system
        |vpiName:datai_mem
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (ready_sys), parent:system
        |vpiName:ready_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (data_sys), parent:system
        |vpiName:data_sys
        |vpiDirection:5
    |vpiModport:
    \_modport: (tb), parent:work@interface_modports.miff
      |vpiName:tb
      |vpiIODecl:
      \_io_decl: (clk), parent:tb
        |vpiName:clk
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (ready_sys), parent:tb
        |vpiName:ready_sys
        |vpiDirection:1
      |vpiIODecl:
      \_io_decl: (reset), parent:tb
        |vpiName:reset
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (we_sys), parent:tb
        |vpiName:we_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (cmd_valid_sys), parent:tb
        |vpiName:cmd_valid_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (addr_sys), parent:tb
        |vpiName:addr_sys
        |vpiDirection:2
      |vpiIODecl:
      \_io_decl: (data_sys), parent:tb
        |vpiName:data_sys
        |vpiDirection:5
    |vpiPort:
    \_port: (clk), line:26, parent:work@interface_modports.miff
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), line:119
        |vpiName:clk
        |vpiActual:
        \_logic_net: (work@interface_modports.clk), line:114, parent:work@interface_modports
          |vpiName:clk
          |vpiFullName:work@interface_modports.clk
          |vpiNetType:36
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@interface_modports.miff.clk), line:26, parent:work@interface_modports.miff
          |vpiName:clk
          |vpiFullName:work@interface_modports.miff.clk
          |vpiNetType:1
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.clk), line:26, parent:work@interface_modports.miff
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.reset), line:27, parent:work@interface_modports.miff
      |vpiName:reset
      |vpiFullName:work@interface_modports.miff.reset
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.we_sys), line:28, parent:work@interface_modports.miff
      |vpiName:we_sys
      |vpiFullName:work@interface_modports.miff.we_sys
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.cmd_valid_sys), line:29, parent:work@interface_modports.miff
      |vpiName:cmd_valid_sys
      |vpiFullName:work@interface_modports.miff.cmd_valid_sys
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.ready_sys), line:30, parent:work@interface_modports.miff
      |vpiName:ready_sys
      |vpiFullName:work@interface_modports.miff.ready_sys
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.data_sys), line:31, parent:work@interface_modports.miff
      |vpiName:data_sys
      |vpiFullName:work@interface_modports.miff.data_sys
      |vpiNetType:36
      |vpiRange:
      \_range: , line:31
        |vpiLeftRange:
        \_constant: , line:31
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
        |vpiRightRange:
        \_constant: , line:31
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.addr_sys), line:32, parent:work@interface_modports.miff
      |vpiName:addr_sys
      |vpiFullName:work@interface_modports.miff.addr_sys
      |vpiNetType:36
      |vpiRange:
      \_range: , line:32
        |vpiLeftRange:
        \_constant: , line:32
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
        |vpiRightRange:
        \_constant: , line:32
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.we_mem), line:33, parent:work@interface_modports.miff
      |vpiName:we_mem
      |vpiFullName:work@interface_modports.miff.we_mem
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.ce_mem), line:34, parent:work@interface_modports.miff
      |vpiName:ce_mem
      |vpiFullName:work@interface_modports.miff.ce_mem
      |vpiNetType:36
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.datao_mem), line:35, parent:work@interface_modports.miff
      |vpiName:datao_mem
      |vpiFullName:work@interface_modports.miff.datao_mem
      |vpiNetType:36
      |vpiRange:
      \_range: , line:35
        |vpiLeftRange:
        \_constant: , line:35
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
        |vpiRightRange:
        \_constant: , line:35
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.datai_mem), line:36, parent:work@interface_modports.miff
      |vpiName:datai_mem
      |vpiFullName:work@interface_modports.miff.datai_mem
      |vpiNetType:36
      |vpiRange:
      \_range: , line:36
        |vpiLeftRange:
        \_constant: , line:36
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
        |vpiRightRange:
        \_constant: , line:36
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiNet:
    \_logic_net: (work@interface_modports.miff.addr_mem), line:37, parent:work@interface_modports.miff
      |vpiName:addr_mem
      |vpiFullName:work@interface_modports.miff.addr_mem
      |vpiNetType:36
      |vpiRange:
      \_range: , line:37
        |vpiLeftRange:
        \_constant: , line:37
          |vpiConstType:7
          |vpiDecompile:7
          |vpiSize:64
          |INT:7
        |vpiRightRange:
        \_constant: , line:37
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports) top.v:112: 
  |vpiContAssign:
  \_cont_assign: , line:114, parent:work@interface_modports
    |vpiRhs:
    \_constant: , line:114
      |vpiConstType:7
      |vpiDecompile:0
      |vpiSize:32
      |INT:0
    |vpiLhs:
    \_logic_net: (work@interface_modports.clk), line:114, parent:work@interface_modports
  |vpiModule:
  \_module: work@memory_ctrl (work@interface_modports.U_ctrl) top.v:120: , parent:work@interface_modports
    |vpiDefName:work@memory_ctrl
    |vpiName:U_ctrl
    |vpiFullName:work@interface_modports.U_ctrl
    |vpiPort:
    \_port: (sif), line:87, parent:work@interface_modports.U_ctrl
      |vpiName:sif
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (miff), line:120
        |vpiName:miff
        |vpiActual:
        \_interface: work@mem_if (miff) top.v:119: 
          |vpiDefName:work@mem_if
          |vpiName:miff
          |vpiModport:
          \_modport: (memory), parent:miff
            |vpiName:memory
            |vpiIODecl:
            \_io_decl: (clk)
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset)
              |vpiName:reset
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_mem)
              |vpiName:we_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (ce_mem)
              |vpiName:ce_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (addr_mem)
              |vpiName:addr_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datai_mem)
              |vpiName:datai_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datao_mem)
              |vpiName:datao_mem
              |vpiDirection:2
          |vpiModport:
          \_modport: (system), parent:miff
            |vpiName:system
            |vpiIODecl:
            \_io_decl: (clk)
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset)
              |vpiName:reset
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_sys)
              |vpiName:we_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (cmd_valid_sys)
              |vpiName:cmd_valid_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (addr_sys)
              |vpiName:addr_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (datao_mem)
              |vpiName:datao_mem
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (we_mem)
              |vpiName:we_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (ce_mem)
              |vpiName:ce_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (addr_mem)
              |vpiName:addr_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (datai_mem)
              |vpiName:datai_mem
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (ready_sys)
              |vpiName:ready_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (data_sys)
              |vpiName:data_sys
              |vpiDirection:5
          |vpiModport:
          \_modport: (tb), parent:miff
            |vpiName:tb
            |vpiIODecl:
            \_io_decl: (clk)
              |vpiName:clk
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (ready_sys)
              |vpiName:ready_sys
              |vpiDirection:1
            |vpiIODecl:
            \_io_decl: (reset)
              |vpiName:reset
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (we_sys)
              |vpiName:we_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (cmd_valid_sys)
              |vpiName:cmd_valid_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (addr_sys)
              |vpiName:addr_sys
              |vpiDirection:2
            |vpiIODecl:
            \_io_decl: (data_sys)
              |vpiName:data_sys
              |vpiDirection:5
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_modport: (system), parent:sif
          |vpiName:system
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (reset)
            |vpiName:reset
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (we_sys)
            |vpiName:we_sys
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (cmd_valid_sys)
            |vpiName:cmd_valid_sys
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (addr_sys)
            |vpiName:addr_sys
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (datao_mem)
            |vpiName:datao_mem
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (we_mem)
            |vpiName:we_mem
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (ce_mem)
            |vpiName:ce_mem
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (addr_mem)
            |vpiName:addr_mem
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (datai_mem)
            |vpiName:datai_mem
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (ready_sys)
            |vpiName:ready_sys
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (data_sys)
            |vpiName:data_sys
            |vpiDirection:5
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports) top.v:112: 
    |vpiVariables:
    \_enum_var: (work@interface_modports.U_ctrl.state), line:91, parent:work@interface_modports.U_ctrl
      |vpiName:state
      |vpiFullName:work@interface_modports.U_ctrl.state
      |vpiAutomatic:1
      |vpiVisibility:1
      |vpiTypespec:
      \_enum_typespec: (fsm_t), line:89
        |vpiName:fsm_t
        |vpiEnumConst:
        \_enum_const: (DONE), line:89
          |vpiName:DONE
          |INT:3
        |vpiEnumConst:
        \_enum_const: (IDLE), line:89
          |vpiName:IDLE
          |INT:0
        |vpiEnumConst:
        \_enum_const: (READ), line:89
          |vpiName:READ
          |INT:2
        |vpiEnumConst:
        \_enum_const: (WRITE), line:89
          |vpiName:WRITE
          |INT:1
    |vpiTypedef:
    \_enum_typespec: (fsm_t), line:89
  |vpiModule:
  \_module: work@memory_model (work@interface_modports.U_model) top.v:121: , parent:work@interface_modports
    |vpiDefName:work@memory_model
    |vpiName:U_model
    |vpiFullName:work@interface_modports.U_model
    |vpiPort:
    \_port: (mif), line:62, parent:work@interface_modports.U_model
      |vpiName:mif
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (miff), line:121
        |vpiName:miff
        |vpiActual:
        \_interface: work@mem_if (miff) top.v:119: 
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_modport: (memory), parent:mif
          |vpiName:memory
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (reset)
            |vpiName:reset
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (we_mem)
            |vpiName:we_mem
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (ce_mem)
            |vpiName:ce_mem
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (addr_mem)
            |vpiName:addr_mem
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (datai_mem)
            |vpiName:datai_mem
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (datao_mem)
            |vpiName:datao_mem
            |vpiDirection:2
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports) top.v:112: 
    |vpiArrayNet:
    \_array_net: (work@interface_modports.U_model.mem), line:64, parent:work@interface_modports.U_model
      |vpiName:mem
      |vpiFullName:work@interface_modports.U_model.mem
      |vpiSize:256
      |vpiNet:
      \_logic_net: (work@interface_modports.U_model.mem), parent:work@interface_modports.U_model.mem
        |vpiFullName:work@interface_modports.U_model.mem
        |vpiNetType:36
        |vpiRange:
        \_range: , line:64
          |vpiLeftRange:
          \_constant: , line:64
            |vpiConstType:7
            |vpiDecompile:7
            |vpiSize:64
            |INT:7
          |vpiRightRange:
          \_constant: , line:64
            |vpiConstType:7
            |vpiDecompile:0
            |vpiSize:64
            |INT:0
      |vpiRange:
      \_range: , line:64
        |vpiLeftRange:
        \_constant: , line:64
          |vpiConstType:7
          |vpiDecompile:0
          |vpiSize:64
          |INT:0
        |vpiRightRange:
        \_constant: , line:64
          |vpiConstType:7
          |vpiDecompile:255
          |vpiSize:64
          |INT:255
  |vpiNet:
  \_logic_net: (work@interface_modports.clk), line:114, parent:work@interface_modports
  |vpiProgram:
  \_program: work@test (work@interface_modports.U_test) top.v:122: , parent:work@interface_modports
    |vpiDefName:work@test
    |vpiName:U_test
    |vpiFullName:work@interface_modports.U_test
    |vpiPort:
    \_port: (tif), line:99, parent:work@interface_modports.U_test
      |vpiName:tif
      |vpiDirection:5
      |vpiHighConn:
      \_ref_obj: (miff), line:122
        |vpiName:miff
        |vpiActual:
        \_interface: work@mem_if (miff) top.v:119: 
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_modport: (tb), parent:tif
          |vpiName:tb
          |vpiIODecl:
          \_io_decl: (clk)
            |vpiName:clk
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (ready_sys)
            |vpiName:ready_sys
            |vpiDirection:1
          |vpiIODecl:
          \_io_decl: (reset)
            |vpiName:reset
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (we_sys)
            |vpiName:we_sys
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (cmd_valid_sys)
            |vpiName:cmd_valid_sys
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (addr_sys)
            |vpiName:addr_sys
            |vpiDirection:2
          |vpiIODecl:
          \_io_decl: (data_sys)
            |vpiName:data_sys
            |vpiDirection:5
    |vpiInstance:
    \_module: work@interface_modports (work@interface_modports) top.v:112: 
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 15

