digraph "CFG for '_Z23cudaclaw5_update_q_cudaiddPdS_S_S_S_' function" {
	label="CFG for '_Z23cudaclaw5_update_q_cudaiddPdS_S_S_S_' function";

	Node0x49766e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.z(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %11 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %12 = getelementptr i8, i8 addrspace(4)* %11, i64 8\l  %13 = bitcast i8 addrspace(4)* %12 to i16 addrspace(4)*\l  %14 = load i16, i16 addrspace(4)* %13, align 4, !range !5, !invariant.load !6\l  %15 = zext i16 %14 to i32\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %17 = getelementptr i8, i8 addrspace(4)* %11, i64 4\l  %18 = bitcast i8 addrspace(4)* %17 to i16 addrspace(4)*\l  %19 = load i16, i16 addrspace(4)* %18, align 4, !range !5, !invariant.load !6\l  %20 = zext i16 %19 to i32\l  %21 = shl nsw i32 %0, 1\l  %22 = add i32 %21, %20\l  %23 = mul i32 %22, %15\l  %24 = add nsw i32 %10, %0\l  %25 = mul nsw i32 %24, %15\l  %26 = add nsw i32 %25, %9\l  %27 = add nsw i32 %16, %0\l  %28 = mul nsw i32 %23, %27\l  %29 = add nsw i32 %26, %28\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds double, double addrspace(1)* %3, i64 %30\l  %32 = load double, double addrspace(1)* %31, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %33 = add nsw i32 %29, %15\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds double, double addrspace(1)* %4, i64 %34\l  %36 = load double, double addrspace(1)* %35, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %37 = getelementptr inbounds double, double addrspace(1)* %5, i64 %30\l  %38 = load double, double addrspace(1)* %37, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %39 = fsub contract double %36, %38\l  %40 = fmul contract double %39, %1\l  %41 = fsub contract double %32, %40\l  %42 = add nsw i32 %29, %23\l  %43 = sext i32 %42 to i64\l  %44 = getelementptr inbounds double, double addrspace(1)* %6, i64 %43\l  %45 = load double, double addrspace(1)* %44, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %46 = getelementptr inbounds double, double addrspace(1)* %7, i64 %30\l  %47 = load double, double addrspace(1)* %46, align 8, !tbaa !7,\l... !amdgpu.noclobber !6\l  %48 = fsub contract double %45, %47\l  %49 = fmul contract double %48, %2\l  %50 = fsub contract double %41, %49\l  store double %50, double addrspace(1)* %31, align 8, !tbaa !7\l  ret void\l}"];
}
