Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/msca8h/Projects/EEE3163-pcfg/testbench_isim_beh.exe -prj /home/msca8h/Projects/EEE3163-pcfg/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/ipcore_dir/counter.vhd" into library work
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/fdce11.vhd" into library work
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/control_signal_gen.vhd" into library work
Parsing VHDL file "/home/msca8h/Projects/EEE3163-pcfg/control_signal_gen_test.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 90776 KB
Fuse CPU Usage: 960 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling architecture behavior of entity fdce11 [fdce11_default]
Compiling package textio
Compiling package bip_utils_pkg_v2_0
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package xbip_counter_v2_0_pkg
Compiling package c_counter_binary_v11_0_pkg
Compiling package xbip_counter_v2_0_xst_comp
Compiling package bip_usecase_utils_pkg_v2_0
Compiling package c_addsub_pkg_v11_0
Compiling package c_compare_v11_0_comp
Compiling package c_mux_bus_v11_0_comp
Compiling package c_reg_fd_v11_0_comp
Compiling architecture behavioral of entity c_reg_fd_v11_0 [\c_reg_fd_v11_0(11,"0","0",1,0,1...]
Compiling architecture behavioral of entity c_addsub_v11_0_legacy [\c_addsub_v11_0_legacy(11,11,11,...]
Compiling architecture behavioral of entity c_counter_binary_v11_0_legacy [\c_counter_binary_v11_0_legacy("...]
Compiling architecture behavioral of entity c_counter_binary_v11_0 [\c_counter_binary_v11_0(0,0,"spa...]
Compiling architecture counter_a of entity counter [counter_default]
Compiling architecture behavioral of entity control_signal_gen [control_signal_gen_default]
Compiling architecture behavior of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 4 sub-compilation(s) to finish...
Compiled 30 VHDL Units
Built simulation executable /home/msca8h/Projects/EEE3163-pcfg/testbench_isim_beh.exe
Fuse Memory Usage: 1213172 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 5850 ms
