
Tesis_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000935c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000804  08009510  08009510  00019510  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d14  08009d14  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  08009d14  08009d14  00019d14  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d1c  08009d1c  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d1c  08009d1c  00019d1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009d20  08009d20  00019d20  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  08009d24  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          000000dc  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200002c0  200002c0  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c25e  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002363  00000000  00000000  0002c472  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000009e8  00000000  00000000  0002e7d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000008e8  00000000  00000000  0002f1c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002544b  00000000  00000000  0002faa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f03a  00000000  00000000  00054ef3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d9b5c  00000000  00000000  00063f2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0013da89  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c38  00000000  00000000  0013dadc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080094f4 	.word	0x080094f4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	080094f4 	.word	0x080094f4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <SHDLC_LoadMyVector>:
 * @param DataFrameSize El tamao total del arreglo DataFrame para evitar
 *        desbordamientos de bfer.
 * @return void
 */

void SHDLC_LoadMyVector(Shdlc_FrameMiso* frame, const uint8_t* DataFrame, size_t DataFrameSize) {
 8001018:	b580      	push	{r7, lr}
 800101a:	b086      	sub	sp, #24
 800101c:	af00      	add	r7, sp, #0
 800101e:	60f8      	str	r0, [r7, #12]
 8001020:	60b9      	str	r1, [r7, #8]
 8001022:	607a      	str	r2, [r7, #4]
    if (frame == NULL || DataFrame == NULL || DataFrameSize < 5) {
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	2b00      	cmp	r3, #0
 8001028:	d005      	beq.n	8001036 <SHDLC_LoadMyVector+0x1e>
 800102a:	68bb      	ldr	r3, [r7, #8]
 800102c:	2b00      	cmp	r3, #0
 800102e:	d002      	beq.n	8001036 <SHDLC_LoadMyVector+0x1e>
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2b04      	cmp	r3, #4
 8001034:	d803      	bhi.n	800103e <SHDLC_LoadMyVector+0x26>
        // Validacin bsica para asegurarnos de que los parmetros son vlidos y DataFrame tiene el tamao mnimo esperado.
        printf("Datos no vlidos para cargar en myVector.\n");
 8001036:	4811      	ldr	r0, [pc, #68]	; (800107c <SHDLC_LoadMyVector+0x64>)
 8001038:	f004 fc3a 	bl	80058b0 <puts>
        return;
 800103c:	e01b      	b.n	8001076 <SHDLC_LoadMyVector+0x5e>
    }

    uint8_t dataLength = DataFrame[4]; // Longitud de los datos tiles.
 800103e:	68bb      	ldr	r3, [r7, #8]
 8001040:	791b      	ldrb	r3, [r3, #4]
 8001042:	75fb      	strb	r3, [r7, #23]

    if (dataLength > FRAME_DATA_VECTOR_SIZE_MISO || (4 + dataLength) > DataFrameSize) {
 8001044:	7dfb      	ldrb	r3, [r7, #23]
 8001046:	2b3c      	cmp	r3, #60	; 0x3c
 8001048:	d805      	bhi.n	8001056 <SHDLC_LoadMyVector+0x3e>
 800104a:	7dfb      	ldrb	r3, [r7, #23]
 800104c:	3304      	adds	r3, #4
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	4293      	cmp	r3, r2
 8001054:	d203      	bcs.n	800105e <SHDLC_LoadMyVector+0x46>
        // Asegrate de que la longitud de los datos no excede el tamao de myVector ni los lmites de DataFrame.
        printf("Longitud de los datos excede el tamao permitido de myVector o los lmites de DataFrame.\n");
 8001056:	480a      	ldr	r0, [pc, #40]	; (8001080 <SHDLC_LoadMyVector+0x68>)
 8001058:	f004 fc2a 	bl	80058b0 <puts>
        return;
 800105c:	e00b      	b.n	8001076 <SHDLC_LoadMyVector+0x5e>
    }

    // Copiar los datos tiles desde DataFrame a myVector en la estructura Shdlc_FrameMiso.
    memcpy(frame->myVector, &DataFrame[5], dataLength+1);
 800105e:	68fb      	ldr	r3, [r7, #12]
 8001060:	1cd8      	adds	r0, r3, #3
 8001062:	68bb      	ldr	r3, [r7, #8]
 8001064:	1d59      	adds	r1, r3, #5
 8001066:	7dfb      	ldrb	r3, [r7, #23]
 8001068:	3301      	adds	r3, #1
 800106a:	461a      	mov	r2, r3
 800106c:	f003 fd22 	bl	8004ab4 <memcpy>

    // Actualizar el campo 'lon' con la longitud de los datos copiados.
    frame->lon = dataLength;
 8001070:	68fb      	ldr	r3, [r7, #12]
 8001072:	7dfa      	ldrb	r2, [r7, #23]
 8001074:	709a      	strb	r2, [r3, #2]

    // Asume que podras querer tambin inicializar otros campos aqu.
}
 8001076:	3718      	adds	r7, #24
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	08009510 	.word	0x08009510
 8001080:	0800953c 	.word	0x0800953c

08001084 <SHDLC_CalculateDataSize>:
 * @param inputSize Tamao del arreglo de entrada.
 * @return int La longitud de los datos contenidos entre los dos delimitadores,
 *         o -1 si los delimitadores no se encuentran en la secuencia correcta.
 */

int SHDLC_CalculateDataSize(const uint8_t* input, size_t inputSize) {
 8001084:	b480      	push	{r7}
 8001086:	b089      	sub	sp, #36	; 0x24
 8001088:	af00      	add	r7, sp, #0
 800108a:	6078      	str	r0, [r7, #4]
 800108c:	6039      	str	r1, [r7, #0]
	int start = -1;
 800108e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001092:	61fb      	str	r3, [r7, #28]
	    int end = -1;
 8001094:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001098:	61bb      	str	r3, [r7, #24]

	    // Buscar el primer delimitador 0xE7.
	    for (size_t i = 0; i < inputSize; ++i) {
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	e00c      	b.n	80010ba <SHDLC_CalculateDataSize+0x36>
	        if (input[i] == 0x7E) {
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	697b      	ldr	r3, [r7, #20]
 80010a4:	4413      	add	r3, r2
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b7e      	cmp	r3, #126	; 0x7e
 80010aa:	d103      	bne.n	80010b4 <SHDLC_CalculateDataSize+0x30>
	            start = i + 1; // Comenzar despus del primer 0xE7
 80010ac:	697b      	ldr	r3, [r7, #20]
 80010ae:	3301      	adds	r3, #1
 80010b0:	61fb      	str	r3, [r7, #28]
	            break;
 80010b2:	e006      	b.n	80010c2 <SHDLC_CalculateDataSize+0x3e>
	    for (size_t i = 0; i < inputSize; ++i) {
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	3301      	adds	r3, #1
 80010b8:	617b      	str	r3, [r7, #20]
 80010ba:	697a      	ldr	r2, [r7, #20]
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	429a      	cmp	r2, r3
 80010c0:	d3ee      	bcc.n	80010a0 <SHDLC_CalculateDataSize+0x1c>
	        }
	    }

	    // Buscar el segundo delimitador 0xE7.
	    for (size_t i = start; i < inputSize; ++i) {
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	613b      	str	r3, [r7, #16]
 80010c6:	e00b      	b.n	80010e0 <SHDLC_CalculateDataSize+0x5c>
	        if (input[i] == 0x7E) {
 80010c8:	687a      	ldr	r2, [r7, #4]
 80010ca:	693b      	ldr	r3, [r7, #16]
 80010cc:	4413      	add	r3, r2
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b7e      	cmp	r3, #126	; 0x7e
 80010d2:	d102      	bne.n	80010da <SHDLC_CalculateDataSize+0x56>
	            end = i;
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	61bb      	str	r3, [r7, #24]
	            break;
 80010d8:	e006      	b.n	80010e8 <SHDLC_CalculateDataSize+0x64>
	    for (size_t i = start; i < inputSize; ++i) {
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	3301      	adds	r3, #1
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693a      	ldr	r2, [r7, #16]
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	429a      	cmp	r2, r3
 80010e6:	d3ef      	bcc.n	80010c8 <SHDLC_CalculateDataSize+0x44>
	        }
	    }

	    // Verificar si se encontraron ambos delimitadores.
	    if (start == -1 || end == -1 || start >= end) {
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010ee:	d007      	beq.n	8001100 <SHDLC_CalculateDataSize+0x7c>
 80010f0:	69bb      	ldr	r3, [r7, #24]
 80010f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80010f6:	d003      	beq.n	8001100 <SHDLC_CalculateDataSize+0x7c>
 80010f8:	69fa      	ldr	r2, [r7, #28]
 80010fa:	69bb      	ldr	r3, [r7, #24]
 80010fc:	429a      	cmp	r2, r3
 80010fe:	db02      	blt.n	8001106 <SHDLC_CalculateDataSize+0x82>
	        return -1; // No se encontr la secuencia vlida.
 8001100:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001104:	e004      	b.n	8001110 <SHDLC_CalculateDataSize+0x8c>
	    }

	    // Calcular la longitud de los datos a copiar y asegurarse de que no
	    // exceda el buffer de salida.
	    size_t dataLength = end - start;
 8001106:	69ba      	ldr	r2, [r7, #24]
 8001108:	69fb      	ldr	r3, [r7, #28]
 800110a:	1ad3      	subs	r3, r2, r3
 800110c:	60fb      	str	r3, [r7, #12]
	    return dataLength;
 800110e:	68fb      	ldr	r3, [r7, #12]
}
 8001110:	4618      	mov	r0, r3
 8001112:	3724      	adds	r7, #36	; 0x24
 8001114:	46bd      	mov	sp, r7
 8001116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111a:	4770      	bx	lr

0800111c <SHDLC_revertByteStuffing>:
 * @param stuffedData Puntero al arreglo de bytes que contiene los datos con byte-stuffing.
 * @param stuffedSize Tamao del arreglo de bytes con byte-stuffing.
 * @param originalData Puntero al arreglo de bytes donde se almacenarn los datos revertidos.
 * @return El tamao del arreglo de bytes revertido.
 */
size_t SHDLC_revertByteStuffing(const uint8_t* stuffedData, size_t stuffedSize, uint8_t* originalData) {
 800111c:	b480      	push	{r7}
 800111e:	b087      	sub	sp, #28
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
    size_t originalIndex = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	617b      	str	r3, [r7, #20]

    for (size_t i = 0; i < stuffedSize; ++i) {
 800112c:	2300      	movs	r3, #0
 800112e:	613b      	str	r3, [r7, #16]
 8001130:	e04e      	b.n	80011d0 <SHDLC_revertByteStuffing+0xb4>
        if (stuffedData[i] == 0x7D) { // Detecta el indicador de byte-stuffing
 8001132:	68fa      	ldr	r2, [r7, #12]
 8001134:	693b      	ldr	r3, [r7, #16]
 8001136:	4413      	add	r3, r2
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	2b7d      	cmp	r3, #125	; 0x7d
 800113c:	d137      	bne.n	80011ae <SHDLC_revertByteStuffing+0x92>
            i++; // Avanza al siguiente byte para determinar el valor real
 800113e:	693b      	ldr	r3, [r7, #16]
 8001140:	3301      	adds	r3, #1
 8001142:	613b      	str	r3, [r7, #16]
            if (i < stuffedSize) {
 8001144:	693a      	ldr	r2, [r7, #16]
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	429a      	cmp	r2, r3
 800114a:	d23b      	bcs.n	80011c4 <SHDLC_revertByteStuffing+0xa8>
                switch (stuffedData[i]) {
 800114c:	68fa      	ldr	r2, [r7, #12]
 800114e:	693b      	ldr	r3, [r7, #16]
 8001150:	4413      	add	r3, r2
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b5e      	cmp	r3, #94	; 0x5e
 8001156:	d00a      	beq.n	800116e <SHDLC_revertByteStuffing+0x52>
 8001158:	2b5e      	cmp	r3, #94	; 0x5e
 800115a:	dc35      	bgt.n	80011c8 <SHDLC_revertByteStuffing+0xac>
 800115c:	2b5d      	cmp	r3, #93	; 0x5d
 800115e:	d00e      	beq.n	800117e <SHDLC_revertByteStuffing+0x62>
 8001160:	2b5d      	cmp	r3, #93	; 0x5d
 8001162:	dc31      	bgt.n	80011c8 <SHDLC_revertByteStuffing+0xac>
 8001164:	2b31      	cmp	r3, #49	; 0x31
 8001166:	d012      	beq.n	800118e <SHDLC_revertByteStuffing+0x72>
 8001168:	2b33      	cmp	r3, #51	; 0x33
 800116a:	d018      	beq.n	800119e <SHDLC_revertByteStuffing+0x82>
                        break;
                    default:
                        // Trata el caso en que el byte siguiente a 0x7D no es uno esperado
                        // Esto podra indicar un error o una situacin inesperada.
                        // Se podra manejar de manera especial si es necesario.
                        break;
 800116c:	e02c      	b.n	80011c8 <SHDLC_revertByteStuffing+0xac>
                        originalData[originalIndex++] = 0x7E;
 800116e:	697b      	ldr	r3, [r7, #20]
 8001170:	1c5a      	adds	r2, r3, #1
 8001172:	617a      	str	r2, [r7, #20]
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4413      	add	r3, r2
 8001178:	227e      	movs	r2, #126	; 0x7e
 800117a:	701a      	strb	r2, [r3, #0]
                        break;
 800117c:	e025      	b.n	80011ca <SHDLC_revertByteStuffing+0xae>
                        originalData[originalIndex++] = 0x7D;
 800117e:	697b      	ldr	r3, [r7, #20]
 8001180:	1c5a      	adds	r2, r3, #1
 8001182:	617a      	str	r2, [r7, #20]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	4413      	add	r3, r2
 8001188:	227d      	movs	r2, #125	; 0x7d
 800118a:	701a      	strb	r2, [r3, #0]
                        break;
 800118c:	e01d      	b.n	80011ca <SHDLC_revertByteStuffing+0xae>
                        originalData[originalIndex++] = 0x11;
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	1c5a      	adds	r2, r3, #1
 8001192:	617a      	str	r2, [r7, #20]
 8001194:	687a      	ldr	r2, [r7, #4]
 8001196:	4413      	add	r3, r2
 8001198:	2211      	movs	r2, #17
 800119a:	701a      	strb	r2, [r3, #0]
                        break;
 800119c:	e015      	b.n	80011ca <SHDLC_revertByteStuffing+0xae>
                        originalData[originalIndex++] = 0x13;
 800119e:	697b      	ldr	r3, [r7, #20]
 80011a0:	1c5a      	adds	r2, r3, #1
 80011a2:	617a      	str	r2, [r7, #20]
 80011a4:	687a      	ldr	r2, [r7, #4]
 80011a6:	4413      	add	r3, r2
 80011a8:	2213      	movs	r2, #19
 80011aa:	701a      	strb	r2, [r3, #0]
                        break;
 80011ac:	e00d      	b.n	80011ca <SHDLC_revertByteStuffing+0xae>
                }
            }
        } else {
            // Si no es un byte-stuffing, simplemente copia el byte
            originalData[originalIndex++] = stuffedData[i];
 80011ae:	68fa      	ldr	r2, [r7, #12]
 80011b0:	693b      	ldr	r3, [r7, #16]
 80011b2:	441a      	add	r2, r3
 80011b4:	697b      	ldr	r3, [r7, #20]
 80011b6:	1c59      	adds	r1, r3, #1
 80011b8:	6179      	str	r1, [r7, #20]
 80011ba:	6879      	ldr	r1, [r7, #4]
 80011bc:	440b      	add	r3, r1
 80011be:	7812      	ldrb	r2, [r2, #0]
 80011c0:	701a      	strb	r2, [r3, #0]
 80011c2:	e002      	b.n	80011ca <SHDLC_revertByteStuffing+0xae>
            }
 80011c4:	bf00      	nop
 80011c6:	e000      	b.n	80011ca <SHDLC_revertByteStuffing+0xae>
                        break;
 80011c8:	bf00      	nop
    for (size_t i = 0; i < stuffedSize; ++i) {
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	3301      	adds	r3, #1
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	693a      	ldr	r2, [r7, #16]
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d3ac      	bcc.n	8001132 <SHDLC_revertByteStuffing+0x16>
        }
    }

    return originalIndex; // Retorna el tamao del arreglo revertido
 80011d8:	697b      	ldr	r3, [r7, #20]
}
 80011da:	4618      	mov	r0, r3
 80011dc:	371c      	adds	r7, #28
 80011de:	46bd      	mov	sp, r7
 80011e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e4:	4770      	bx	lr

080011e6 <SHDLC_bytesToFloat>:




// Funcin para convertir 4 bytes en big-endian a un valor float IEEE754
float SHDLC_bytesToFloat(uint8_t *bytes) {
 80011e6:	b480      	push	{r7}
 80011e8:	b087      	sub	sp, #28
 80011ea:	af00      	add	r7, sp, #0
 80011ec:	6078      	str	r0, [r7, #4]
    float value;
    uint8_t reversedBytes[sizeof(value)];

    // Revertir el orden de los bytes para big-endian
    for(int i = 0; i < sizeof(value); i++) {
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
 80011f2:	e00e      	b.n	8001212 <SHDLC_bytesToFloat+0x2c>
        reversedBytes[i] = bytes[sizeof(value) - i - 1];
 80011f4:	697b      	ldr	r3, [r7, #20]
 80011f6:	f1c3 0303 	rsb	r3, r3, #3
 80011fa:	687a      	ldr	r2, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	7819      	ldrb	r1, [r3, #0]
 8001200:	f107 020c 	add.w	r2, r7, #12
 8001204:	697b      	ldr	r3, [r7, #20]
 8001206:	4413      	add	r3, r2
 8001208:	460a      	mov	r2, r1
 800120a:	701a      	strb	r2, [r3, #0]
    for(int i = 0; i < sizeof(value); i++) {
 800120c:	697b      	ldr	r3, [r7, #20]
 800120e:	3301      	adds	r3, #1
 8001210:	617b      	str	r3, [r7, #20]
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	2b03      	cmp	r3, #3
 8001216:	d9ed      	bls.n	80011f4 <SHDLC_bytesToFloat+0xe>
 8001218:	68fb      	ldr	r3, [r7, #12]
    }

    // Copiar los bytes revertidos en la variable float
    memcpy(&value, reversedBytes, sizeof(value));
 800121a:	613b      	str	r3, [r7, #16]

    return value;
 800121c:	693b      	ldr	r3, [r7, #16]
 800121e:	ee07 3a90 	vmov	s15, r3
}
 8001222:	eeb0 0a67 	vmov.f32	s0, s15
 8001226:	371c      	adds	r7, #28
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr

08001230 <SHDLC_llenarConcentraciones>:

// Funcin para llenar la estructura con los datos de concentracin
void SHDLC_llenarConcentraciones(ConcentracionesPM *concentraciones, uint8_t *data) {
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
 8001236:	6078      	str	r0, [r7, #4]
 8001238:	6039      	str	r1, [r7, #0]
    concentraciones->pm1_0 = SHDLC_bytesToFloat(&data[0]);
 800123a:	6838      	ldr	r0, [r7, #0]
 800123c:	f7ff ffd3 	bl	80011e6 <SHDLC_bytesToFloat>
 8001240:	eef0 7a40 	vmov.f32	s15, s0
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	edc3 7a00 	vstr	s15, [r3]
    concentraciones->pm2_5 = SHDLC_bytesToFloat(&data[4]);
 800124a:	683b      	ldr	r3, [r7, #0]
 800124c:	3304      	adds	r3, #4
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff ffc9 	bl	80011e6 <SHDLC_bytesToFloat>
 8001254:	eef0 7a40 	vmov.f32	s15, s0
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	edc3 7a01 	vstr	s15, [r3, #4]
    concentraciones->pm4_0 = SHDLC_bytesToFloat(&data[8]);
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	3308      	adds	r3, #8
 8001262:	4618      	mov	r0, r3
 8001264:	f7ff ffbf 	bl	80011e6 <SHDLC_bytesToFloat>
 8001268:	eef0 7a40 	vmov.f32	s15, s0
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	edc3 7a02 	vstr	s15, [r3, #8]
    concentraciones->pm10  = SHDLC_bytesToFloat(&data[12]);
 8001272:	683b      	ldr	r3, [r7, #0]
 8001274:	330c      	adds	r3, #12
 8001276:	4618      	mov	r0, r3
 8001278:	f7ff ffb5 	bl	80011e6 <SHDLC_bytesToFloat>
 800127c:	eef0 7a40 	vmov.f32	s15, s0
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	edc3 7a03 	vstr	s15, [r3, #12]
}
 8001286:	bf00      	nop
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
	...

08001290 <SPS30_StartMeasurement>:
 * @brief Inicia la medicin en el sensor SPS30.
 *
 * Esta funcin enva un comando al sensor SPS30 para comenzar la medicin de partculas.
 * Utiliza la comunicacin UART para enviar el comando y recibir la confirmacin del sensor.
 */
void SPS30_StartMeasurement(void) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b092      	sub	sp, #72	; 0x48
 8001294:	af00      	add	r7, sp, #0
    // Definicin de variables
    uint8_t startCmd[] = SPS30_FRAME_START_MEASUREMENT; // Comando para iniciar la medicin
 8001296:	4a23      	ldr	r2, [pc, #140]	; (8001324 <SPS30_StartMeasurement+0x94>)
 8001298:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800129c:	e892 0003 	ldmia.w	r2, {r0, r1}
 80012a0:	e883 0003 	stmia.w	r3, {r0, r1}
    uint8_t dataBuf[BUFFER_SIZE] = {0}; // Buffer para almacenar la respuesta del sensor
 80012a4:	2300      	movs	r3, #0
 80012a6:	637b      	str	r3, [r7, #52]	; 0x34
 80012a8:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012ac:	2100      	movs	r1, #0
 80012ae:	460a      	mov	r2, r1
 80012b0:	801a      	strh	r2, [r3, #0]
 80012b2:	460a      	mov	r2, r1
 80012b4:	709a      	strb	r2, [r3, #2]
    char respuestaStr[BUFFER_SIZE_RESPONSE]; // Buffer para el mensaje de longitud de respuesta

    // Envo del comando de inicio de medicin
    uart_print(MSG_INICIO_MEDICION); // Notifica por UART el inicio de la operacin
 80012b6:	481c      	ldr	r0, [pc, #112]	; (8001328 <SPS30_StartMeasurement+0x98>)
 80012b8:	f000 fa4e 	bl	8001758 <uart_print>
    uart_vector_print(sizeof(startCmd), startCmd); // Muestra el comando enviado
 80012bc:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012c0:	4619      	mov	r1, r3
 80012c2:	2008      	movs	r0, #8
 80012c4:	f000 fa5e 	bl	8001784 <uart_vector_print>
    uart_send_command(startCmd, sizeof(startCmd)); // Enva el comando al sensor SPS30
 80012c8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80012cc:	2108      	movs	r1, #8
 80012ce:	4618      	mov	r0, r3
 80012d0:	f000 faa8 	bl	8001824 <uart_send_command>
    HAL_Delay(DELAY_START_MEASUREMENT); // Espera para el procesamiento del comando
 80012d4:	2002      	movs	r0, #2
 80012d6:	f000 ff4d 	bl	8002174 <HAL_Delay>

    // Recepcin y procesamiento de la respuesta
    uart_receive_async(dataBuf, BUFFER_SIZE); // Recepcin asincrnica de la respuesta
 80012da:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012de:	2107      	movs	r1, #7
 80012e0:	4618      	mov	r0, r3
 80012e2:	f000 fab1 	bl	8001848 <uart_receive_async>
    uart_print(MSG_RESPUESTA_INICIO_MEDICION); // Notifica la recepcin de la respuesta
 80012e6:	4811      	ldr	r0, [pc, #68]	; (800132c <SPS30_StartMeasurement+0x9c>)
 80012e8:	f000 fa36 	bl	8001758 <uart_print>
    uart_vector_print(BUFFER_SIZE, dataBuf); // Muestra la respuesta recibida
 80012ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012f0:	4619      	mov	r1, r3
 80012f2:	2007      	movs	r0, #7
 80012f4:	f000 fa46 	bl	8001784 <uart_vector_print>

    // Clculo y visualizacin de la longitud de la respuesta
    int longRespuesta = SHDLC_CalculateDataSize(dataBuf, sizeof(dataBuf)); // Calcula la longitud de los datos tiles
 80012f8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80012fc:	2107      	movs	r1, #7
 80012fe:	4618      	mov	r0, r3
 8001300:	f7ff fec0 	bl	8001084 <SHDLC_CalculateDataSize>
 8001304:	6478      	str	r0, [r7, #68]	; 0x44
    snprintf(respuestaStr, sizeof(respuestaStr), MENSAJE_SIZE_RESPUESTA, longRespuesta); // Formatea el mensaje de longitud
 8001306:	4638      	mov	r0, r7
 8001308:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800130a:	4a09      	ldr	r2, [pc, #36]	; (8001330 <SPS30_StartMeasurement+0xa0>)
 800130c:	2132      	movs	r1, #50	; 0x32
 800130e:	f004 fadd 	bl	80058cc <sniprintf>
    uart_print(respuestaStr); // Imprime la longitud de la respuesta
 8001312:	463b      	mov	r3, r7
 8001314:	4618      	mov	r0, r3
 8001316:	f000 fa1f 	bl	8001758 <uart_print>
}
 800131a:	bf00      	nop
 800131c:	3748      	adds	r7, #72	; 0x48
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	080095e4 	.word	0x080095e4
 8001328:	08009598 	.word	0x08009598
 800132c:	080095ac 	.word	0x080095ac
 8001330:	080095c4 	.word	0x080095c4

08001334 <SPS30_StopMeasurement>:
 * @brief Detiene la medicin en el sensor SPS30.
 *
 * Esta funcin enva un comando al sensor SPS30 para detener la medicin de partculas.
 * A pesar de la detencin, los datos previamente medidos se mantienen hasta que el sensor sea activado nuevamente.
 */
void SPS30_StopMeasurement(void) {
 8001334:	b580      	push	{r7, lr}
 8001336:	b092      	sub	sp, #72	; 0x48
 8001338:	af00      	add	r7, sp, #0
    // Variables
    uint8_t stopCmd[] = SPS30_FRAME_STOP_MEASUREMENT; // Define el comando especfico para detener la medicin.
 800133a:	4a20      	ldr	r2, [pc, #128]	; (80013bc <SPS30_StopMeasurement+0x88>)
 800133c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001340:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001344:	6018      	str	r0, [r3, #0]
 8001346:	3304      	adds	r3, #4
 8001348:	8019      	strh	r1, [r3, #0]
    uint8_t dataBuf[BUFFER_SIZE_STOP_MEASUREMENT]; // Buffer para almacenar la respuesta del sensor.
    memset(dataBuf, CLEAR_VAR, sizeof(dataBuf)); // Inicializa el buffer de datos a cero.
 800134a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800134e:	2208      	movs	r2, #8
 8001350:	2100      	movs	r1, #0
 8001352:	4618      	mov	r0, r3
 8001354:	f003 fbbc 	bl	8004ad0 <memset>

    // Envo del comando de detencin de medicin
    uart_print(MSG_SOLICITAR); // Notifica por UART la solicitud de detencin.
 8001358:	4819      	ldr	r0, [pc, #100]	; (80013c0 <SPS30_StopMeasurement+0x8c>)
 800135a:	f000 f9fd 	bl	8001758 <uart_print>
    uart_vector_print(sizeof(stopCmd), stopCmd); // Muestra el comando que ser enviado al sensor.
 800135e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001362:	4619      	mov	r1, r3
 8001364:	2006      	movs	r0, #6
 8001366:	f000 fa0d 	bl	8001784 <uart_vector_print>

    // Comunicacin con el sensor SPS30
    uart_send_receive(stopCmd, sizeof(stopCmd), dataBuf, BUFFER_SIZE_STOP_MEASUREMENT); // Enva el comando de detencin y espera la respuesta.
 800136a:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800136e:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 8001372:	2308      	movs	r3, #8
 8001374:	2106      	movs	r1, #6
 8001376:	f000 fa79 	bl	800186c <uart_send_receive>
    HAL_Delay(DELAY_STOP_MEASUREMENT); // Opcional: Retraso para asegurar que el sensor procese el comando antes de continuar.
 800137a:	2000      	movs	r0, #0
 800137c:	f000 fefa 	bl	8002174 <HAL_Delay>

    // Procesamiento de la respuesta del sensor
    uart_print(MSG_RESPUESTA); // Indica que se ha recibido una respuesta del sensor.
 8001380:	4810      	ldr	r0, [pc, #64]	; (80013c4 <SPS30_StopMeasurement+0x90>)
 8001382:	f000 f9e9 	bl	8001758 <uart_print>
    uart_vector_print(BUFFER_SIZE_STOP_MEASUREMENT, dataBuf); // Muestra la respuesta recibida.
 8001386:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800138a:	4619      	mov	r1, r3
 800138c:	2008      	movs	r0, #8
 800138e:	f000 f9f9 	bl	8001784 <uart_vector_print>

    // Anlisis de la respuesta
    int longRespuesta = SHDLC_CalculateDataSize(dataBuf, sizeof(dataBuf)); // Calcula la longitud de la respuesta til.
 8001392:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001396:	2108      	movs	r1, #8
 8001398:	4618      	mov	r0, r3
 800139a:	f7ff fe73 	bl	8001084 <SHDLC_CalculateDataSize>
 800139e:	6478      	str	r0, [r7, #68]	; 0x44
    char respuestaStr[BUFFER_SIZE_RESPONSE]; // Prepara un buffer para el mensaje de longitud de respuesta.
    snprintf(respuestaStr, sizeof(respuestaStr), MENSAJE_SIZE_RESPUESTA, longRespuesta); // Formatea el mensaje con la longitud de la respuesta.
 80013a0:	4638      	mov	r0, r7
 80013a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80013a4:	4a08      	ldr	r2, [pc, #32]	; (80013c8 <SPS30_StopMeasurement+0x94>)
 80013a6:	2132      	movs	r1, #50	; 0x32
 80013a8:	f004 fa90 	bl	80058cc <sniprintf>
    uart_print(respuestaStr); // Imprime la longitud de la respuesta.
 80013ac:	463b      	mov	r3, r7
 80013ae:	4618      	mov	r0, r3
 80013b0:	f000 f9d2 	bl	8001758 <uart_print>
}
 80013b4:	bf00      	nop
 80013b6:	3748      	adds	r7, #72	; 0x48
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	0800960c 	.word	0x0800960c
 80013c0:	080095ec 	.word	0x080095ec
 80013c4:	080095fc 	.word	0x080095fc
 80013c8:	080095c4 	.word	0x080095c4

080013cc <SPS30_Sleep>:
 * @brief Pone el sensor SPS30 en modo de sueo (Sleep mode).
 *
 * Enva un comando al sensor SPS30 para reducir su consumo energtico ponindolo en modo de sueo.
 * En este estado, el sensor consume menos energa pero no realiza mediciones.
 */
void SPS30_Sleep(void) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b092      	sub	sp, #72	; 0x48
 80013d0:	af00      	add	r7, sp, #0
    // Comando para leer los datos de medicin (Reemplaza con el comando real)
    uint8_t readCmd[] = SPS30_FRAME_SLEEP;
 80013d2:	4a1f      	ldr	r2, [pc, #124]	; (8001450 <SPS30_Sleep+0x84>)
 80013d4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80013dc:	6018      	str	r0, [r3, #0]
 80013de:	3304      	adds	r3, #4
 80013e0:	8019      	strh	r1, [r3, #0]
    uint8_t dataBuf[BUFFER_SIZE_SLEEP]; // Asegrate de que este buffer sea adecuado para los datos
    memset(dataBuf, CLEAR_VAR, sizeof(dataBuf));
 80013e2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80013e6:	2208      	movs	r2, #8
 80013e8:	2100      	movs	r1, #0
 80013ea:	4618      	mov	r0, r3
 80013ec:	f003 fb70 	bl	8004ad0 <memset>
    uart_print(MSG_SOLICITAR);
 80013f0:	4818      	ldr	r0, [pc, #96]	; (8001454 <SPS30_Sleep+0x88>)
 80013f2:	f000 f9b1 	bl	8001758 <uart_print>
    uart_vector_print(sizeof(readCmd),readCmd);
 80013f6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80013fa:	4619      	mov	r1, r3
 80013fc:	2006      	movs	r0, #6
 80013fe:	f000 f9c1 	bl	8001784 <uart_vector_print>
    uart_send_receive(readCmd, sizeof(readCmd),dataBuf, BUFFER_SIZE_STOP_MEASUREMENT);
 8001402:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001406:	f107 003c 	add.w	r0, r7, #60	; 0x3c
 800140a:	2308      	movs	r3, #8
 800140c:	2106      	movs	r1, #6
 800140e:	f000 fa2d 	bl	800186c <uart_send_receive>
    uart_print(MSG_RESPUESTA);
 8001412:	4811      	ldr	r0, [pc, #68]	; (8001458 <SPS30_Sleep+0x8c>)
 8001414:	f000 f9a0 	bl	8001758 <uart_print>
    uart_vector_print(BUFFER_SIZE_SLEEP,dataBuf);
 8001418:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800141c:	4619      	mov	r1, r3
 800141e:	2008      	movs	r0, #8
 8001420:	f000 f9b0 	bl	8001784 <uart_vector_print>

    int longrespuesta =  SHDLC_CalculateDataSize(dataBuf, sizeof(dataBuf));
 8001424:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001428:	2108      	movs	r1, #8
 800142a:	4618      	mov	r0, r3
 800142c:	f7ff fe2a 	bl	8001084 <SHDLC_CalculateDataSize>
 8001430:	6478      	str	r0, [r7, #68]	; 0x44
    // Convierte longrespuesta a una cadena para imprimir
    char respuestaStr[BUFFER_SIZE_RESPONSE];
    snprintf(respuestaStr, sizeof(respuestaStr), MENSAJE_SIZE_RESPUESTA , longrespuesta);
 8001432:	4638      	mov	r0, r7
 8001434:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001436:	4a09      	ldr	r2, [pc, #36]	; (800145c <SPS30_Sleep+0x90>)
 8001438:	2132      	movs	r1, #50	; 0x32
 800143a:	f004 fa47 	bl	80058cc <sniprintf>
    uart_print(respuestaStr);
 800143e:	463b      	mov	r3, r7
 8001440:	4618      	mov	r0, r3
 8001442:	f000 f989 	bl	8001758 <uart_print>
}
 8001446:	bf00      	nop
 8001448:	3748      	adds	r7, #72	; 0x48
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	08009614 	.word	0x08009614
 8001454:	080095ec 	.word	0x080095ec
 8001458:	080095fc 	.word	0x080095fc
 800145c:	080095c4 	.word	0x080095c4

08001460 <SPS30_ReadData>:
 * @brief Lee los datos de medicin del sensor SPS30.
 *
 * Solicita al sensor SPS30 los datos de medicin actuales y los recibe a travs de UART.
 * Los datos incluyen concentraciones de partculas de diferentes tamaos.
 */
void SPS30_ReadData(void) {
 8001460:	b580      	push	{r7, lr}
 8001462:	b0dc      	sub	sp, #368	; 0x170
 8001464:	af00      	add	r7, sp, #0
    // Preparacin del comando para solicitar los datos de medicin
    uint8_t readCmd[] = SPS30_FRAME_READ_MEASUREMENT;
 8001466:	4a5e      	ldr	r2, [pc, #376]	; (80015e0 <SPS30_ReadData+0x180>)
 8001468:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 800146c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001470:	6018      	str	r0, [r3, #0]
 8001472:	3304      	adds	r3, #4
 8001474:	8019      	strh	r1, [r3, #0]
    uint8_t dataBuf[BUFFER_SIZE_READ_DATA]; // Buffer para almacenar los datos recibidos
    uint8_t originalData[BUFFER_SIZE_READ_DATA]; // Buffer para almacenar los datos tras revertir ByteStuffing
    ConcentracionesPM concentraciones; // Estructura para almacenar las concentraciones

    // Limpieza inicial del buffer de datos
    memset(dataBuf, CLEAR_VAR, sizeof(dataBuf));
 8001476:	f507 7394 	add.w	r3, r7, #296	; 0x128
 800147a:	223c      	movs	r2, #60	; 0x3c
 800147c:	2100      	movs	r1, #0
 800147e:	4618      	mov	r0, r3
 8001480:	f003 fb26 	bl	8004ad0 <memset>

    // Solicitar datos al sensor
    uart_print(MSG_SOLICITAR);
 8001484:	4857      	ldr	r0, [pc, #348]	; (80015e4 <SPS30_ReadData+0x184>)
 8001486:	f000 f967 	bl	8001758 <uart_print>
    uart_vector_print(sizeof(readCmd), readCmd); // Imprime el comando enviado
 800148a:	f507 73b2 	add.w	r3, r7, #356	; 0x164
 800148e:	4619      	mov	r1, r3
 8001490:	2006      	movs	r0, #6
 8001492:	f000 f977 	bl	8001784 <uart_vector_print>
    uart_send_receive(readCmd, sizeof(readCmd), dataBuf, BUFFER_SIZE_READ_DATA); // Enva comando y recibe datos
 8001496:	f507 7294 	add.w	r2, r7, #296	; 0x128
 800149a:	f507 70b2 	add.w	r0, r7, #356	; 0x164
 800149e:	233c      	movs	r3, #60	; 0x3c
 80014a0:	2106      	movs	r1, #6
 80014a2:	f000 f9e3 	bl	800186c <uart_send_receive>
    uart_print(MSG_RESPUESTA);
 80014a6:	4850      	ldr	r0, [pc, #320]	; (80015e8 <SPS30_ReadData+0x188>)
 80014a8:	f000 f956 	bl	8001758 <uart_print>
    uart_vector_print(BUFFER_SIZE_READ_DATA, dataBuf); // Imprime la respuesta recibida
 80014ac:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80014b0:	4619      	mov	r1, r3
 80014b2:	203c      	movs	r0, #60	; 0x3c
 80014b4:	f000 f966 	bl	8001784 <uart_vector_print>

    // Procesamiento de la respuesta para revertir ByteStuffing
    SHDLC_revertByteStuffing(dataBuf, sizeof(dataBuf), originalData);
 80014b8:	f107 02ec 	add.w	r2, r7, #236	; 0xec
 80014bc:	f507 7394 	add.w	r3, r7, #296	; 0x128
 80014c0:	213c      	movs	r1, #60	; 0x3c
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fe2a 	bl	800111c <SHDLC_revertByteStuffing>
    uart_print(MSG_RESPUESTA_CON_BYTESTUFFING);
 80014c8:	4848      	ldr	r0, [pc, #288]	; (80015ec <SPS30_ReadData+0x18c>)
 80014ca:	f000 f945 	bl	8001758 <uart_print>
    uart_vector_print(BUFFER_SIZE_READ_DATA, originalData); // Imprime los datos procesados
 80014ce:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014d2:	4619      	mov	r1, r3
 80014d4:	203c      	movs	r0, #60	; 0x3c
 80014d6:	f000 f955 	bl	8001784 <uart_vector_print>

    // Calcula la longitud de la respuesta til
    int longrespuesta = SHDLC_CalculateDataSize(originalData, sizeof(originalData));
 80014da:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 80014de:	213c      	movs	r1, #60	; 0x3c
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff fdcf 	bl	8001084 <SHDLC_CalculateDataSize>
 80014e6:	f8c7 016c 	str.w	r0, [r7, #364]	; 0x16c
    char respuestaStr[BUFFER_SIZE_RESPONSE];
    snprintf(respuestaStr, sizeof(respuestaStr), MSG_LONGITUD_RESPUESTA, longrespuesta);
 80014ea:	f107 00a8 	add.w	r0, r7, #168	; 0xa8
 80014ee:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 80014f2:	4a3f      	ldr	r2, [pc, #252]	; (80015f0 <SPS30_ReadData+0x190>)
 80014f4:	2132      	movs	r1, #50	; 0x32
 80014f6:	f004 f9e9 	bl	80058cc <sniprintf>
    uart_print(respuestaStr); // Imprime la longitud de la respuesta
 80014fa:	f107 03a8 	add.w	r3, r7, #168	; 0xa8
 80014fe:	4618      	mov	r0, r3
 8001500:	f000 f92a 	bl	8001758 <uart_print>

    // Carga los datos procesados en una estructura definida para su fcil manejo
    Shdlc_FrameMiso Newframe = {};
 8001504:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001508:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800150c:	4618      	mov	r0, r3
 800150e:	2341      	movs	r3, #65	; 0x41
 8001510:	461a      	mov	r2, r3
 8001512:	2100      	movs	r1, #0
 8001514:	f003 fadc 	bl	8004ad0 <memset>
    SHDLC_LoadMyVector(&Newframe, originalData, longrespuesta);
 8001518:	f8d7 216c 	ldr.w	r2, [r7, #364]	; 0x16c
 800151c:	f107 01ec 	add.w	r1, r7, #236	; 0xec
 8001520:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001524:	4618      	mov	r0, r3
 8001526:	f7ff fd77 	bl	8001018 <SHDLC_LoadMyVector>
    uart_print(MSG_DATOS_RESPUESTA);
 800152a:	482f      	ldr	r0, [pc, #188]	; (80015e8 <SPS30_ReadData+0x188>)
 800152c:	f000 f914 	bl	8001758 <uart_print>
    uart_vector_print(Newframe.lon, Newframe.myVector); // Imprime los datos finales
 8001530:	f507 73b8 	add.w	r3, r7, #368	; 0x170
 8001534:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8001538:	789b      	ldrb	r3, [r3, #2]
 800153a:	b29a      	uxth	r2, r3
 800153c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001540:	3303      	adds	r3, #3
 8001542:	4619      	mov	r1, r3
 8001544:	4610      	mov	r0, r2
 8001546:	f000 f91d 	bl	8001784 <uart_vector_print>

    // Llena la estructura de concentraciones a partir de los datos finales
    SHDLC_llenarConcentraciones(&concentraciones, Newframe.myVector);
 800154a:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800154e:	1cda      	adds	r2, r3, #3
 8001550:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001554:	4611      	mov	r1, r2
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fe6a 	bl	8001230 <SHDLC_llenarConcentraciones>

    // Formatea e imprime las concentraciones obtenidas
    char buffer[BUFFER_PRINT_CONCENTRATION];
    sprintf(buffer, FORMATO_CONCENTRACION_PM1_0, concentraciones.pm1_0);
 800155c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001560:	4618      	mov	r0, r3
 8001562:	f7ff f801 	bl	8000568 <__aeabi_f2d>
 8001566:	4602      	mov	r2, r0
 8001568:	460b      	mov	r3, r1
 800156a:	4638      	mov	r0, r7
 800156c:	4921      	ldr	r1, [pc, #132]	; (80015f4 <SPS30_ReadData+0x194>)
 800156e:	f004 f9e1 	bl	8005934 <siprintf>
    uart_print(buffer);
 8001572:	463b      	mov	r3, r7
 8001574:	4618      	mov	r0, r3
 8001576:	f000 f8ef 	bl	8001758 <uart_print>
    sprintf(buffer, FORMATO_CONCENTRACION_PM2_5, concentraciones.pm2_5);
 800157a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800157e:	4618      	mov	r0, r3
 8001580:	f7fe fff2 	bl	8000568 <__aeabi_f2d>
 8001584:	4602      	mov	r2, r0
 8001586:	460b      	mov	r3, r1
 8001588:	4638      	mov	r0, r7
 800158a:	491b      	ldr	r1, [pc, #108]	; (80015f8 <SPS30_ReadData+0x198>)
 800158c:	f004 f9d2 	bl	8005934 <siprintf>
    uart_print(buffer);
 8001590:	463b      	mov	r3, r7
 8001592:	4618      	mov	r0, r3
 8001594:	f000 f8e0 	bl	8001758 <uart_print>
    sprintf(buffer, FORMATO_CONCENTRACION_PM4_0, concentraciones.pm4_0);
 8001598:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800159c:	4618      	mov	r0, r3
 800159e:	f7fe ffe3 	bl	8000568 <__aeabi_f2d>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	4638      	mov	r0, r7
 80015a8:	4914      	ldr	r1, [pc, #80]	; (80015fc <SPS30_ReadData+0x19c>)
 80015aa:	f004 f9c3 	bl	8005934 <siprintf>
    uart_print(buffer);
 80015ae:	463b      	mov	r3, r7
 80015b0:	4618      	mov	r0, r3
 80015b2:	f000 f8d1 	bl	8001758 <uart_print>
    sprintf(buffer, FORMATO_CONCENTRACION_PM10, concentraciones.pm10);
 80015b6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7fe ffd4 	bl	8000568 <__aeabi_f2d>
 80015c0:	4602      	mov	r2, r0
 80015c2:	460b      	mov	r3, r1
 80015c4:	4638      	mov	r0, r7
 80015c6:	490e      	ldr	r1, [pc, #56]	; (8001600 <SPS30_ReadData+0x1a0>)
 80015c8:	f004 f9b4 	bl	8005934 <siprintf>
    uart_print(buffer);
 80015cc:	463b      	mov	r3, r7
 80015ce:	4618      	mov	r0, r3
 80015d0:	f000 f8c2 	bl	8001758 <uart_print>
}
 80015d4:	bf00      	nop
 80015d6:	f507 77b8 	add.w	r7, r7, #368	; 0x170
 80015da:	46bd      	mov	sp, r7
 80015dc:	bd80      	pop	{r7, pc}
 80015de:	bf00      	nop
 80015e0:	080096f4 	.word	0x080096f4
 80015e4:	080095ec 	.word	0x080095ec
 80015e8:	080095fc 	.word	0x080095fc
 80015ec:	0800961c 	.word	0x0800961c
 80015f0:	0800963c 	.word	0x0800963c
 80015f4:	08009664 	.word	0x08009664
 80015f8:	08009688 	.word	0x08009688
 80015fc:	080096ac 	.word	0x080096ac
 8001600:	080096d0 	.word	0x080096d0

08001604 <SPS30_SerialNumber>:
 * @brief Obtiene el nmero de serie del sensor SPS30.
 *
 * Enva un comando al sensor SPS30 para leer su nmero de serie y lo recibe a travs de UART.
 * El nmero de serie es nico para cada sensor y puede ser usado para identificacin.
 */
void SPS30_SerialNumber(void) {
 8001604:	b580      	push	{r7, lr}
 8001606:	b098      	sub	sp, #96	; 0x60
 8001608:	af00      	add	r7, sp, #0
    // Comando para leer los datos de medicin (Reemplaza con el comando real)
    uint8_t readCmd[] = SPS30_FRAME_SERIAL_NUMBER;
 800160a:	4a20      	ldr	r2, [pc, #128]	; (800168c <SPS30_SerialNumber+0x88>)
 800160c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001610:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001614:	6018      	str	r0, [r3, #0]
 8001616:	3304      	adds	r3, #4
 8001618:	8019      	strh	r1, [r3, #0]
 800161a:	3302      	adds	r3, #2
 800161c:	0c0a      	lsrs	r2, r1, #16
 800161e:	701a      	strb	r2, [r3, #0]
    uint8_t dataBuf[BUFFER_SIZE_SERIAL_NUMBER]; // Asegrate de que este buffer sea adecuado para los datos
    memset(dataBuf, CLEAR_VAR, sizeof(dataBuf));
 8001620:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001624:	221e      	movs	r2, #30
 8001626:	2100      	movs	r1, #0
 8001628:	4618      	mov	r0, r3
 800162a:	f003 fa51 	bl	8004ad0 <memset>
    uart_print(MSG_SOLICITAR);
 800162e:	4818      	ldr	r0, [pc, #96]	; (8001690 <SPS30_SerialNumber+0x8c>)
 8001630:	f000 f892 	bl	8001758 <uart_print>
    uart_vector_print(sizeof(readCmd),readCmd);
 8001634:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001638:	4619      	mov	r1, r3
 800163a:	2007      	movs	r0, #7
 800163c:	f000 f8a2 	bl	8001784 <uart_vector_print>
    uart_send_receive(readCmd, sizeof(readCmd),dataBuf, BUFFER_SIZE_SERIAL_NUMBER);
 8001640:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001644:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8001648:	231e      	movs	r3, #30
 800164a:	2107      	movs	r1, #7
 800164c:	f000 f90e 	bl	800186c <uart_send_receive>
    uart_print(MSG_RESPUESTA);
 8001650:	4810      	ldr	r0, [pc, #64]	; (8001694 <SPS30_SerialNumber+0x90>)
 8001652:	f000 f881 	bl	8001758 <uart_print>
    uart_vector_print(BUFFER_SIZE_SERIAL_NUMBER,dataBuf);
 8001656:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800165a:	4619      	mov	r1, r3
 800165c:	201e      	movs	r0, #30
 800165e:	f000 f891 	bl	8001784 <uart_vector_print>

    int longrespuesta =  SHDLC_CalculateDataSize(dataBuf, sizeof(dataBuf));
 8001662:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001666:	211e      	movs	r1, #30
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fd0b 	bl	8001084 <SHDLC_CalculateDataSize>
 800166e:	65f8      	str	r0, [r7, #92]	; 0x5c
    // Convierte longrespuesta a una cadena para imprimir
    char respuestaStr[BUFFER_SIZE_RESPONSE];
    snprintf(respuestaStr, sizeof(respuestaStr), MENSAJE_SIZE_RESPUESTA, longrespuesta);
 8001670:	4638      	mov	r0, r7
 8001672:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001674:	4a08      	ldr	r2, [pc, #32]	; (8001698 <SPS30_SerialNumber+0x94>)
 8001676:	2132      	movs	r1, #50	; 0x32
 8001678:	f004 f928 	bl	80058cc <sniprintf>
    uart_print(respuestaStr);
 800167c:	463b      	mov	r3, r7
 800167e:	4618      	mov	r0, r3
 8001680:	f000 f86a 	bl	8001758 <uart_print>
}
 8001684:	bf00      	nop
 8001686:	3760      	adds	r7, #96	; 0x60
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	080096fc 	.word	0x080096fc
 8001690:	080095ec 	.word	0x080095ec
 8001694:	080095fc 	.word	0x080095fc
 8001698:	080095c4 	.word	0x080095c4

0800169c <SPS30_WakeUP>:
 * @brief Despierta el sensor SPS30 del modo de sueo.
 *
 * Enva un pulso y un comando al sensor SPS30 para despertarlo del modo de sueo.
 * Una vez despierto, el sensor est listo para realizar mediciones nuevamente.
 */
void SPS30_WakeUP(void) {
 800169c:	b580      	push	{r7, lr}
 800169e:	b094      	sub	sp, #80	; 0x50
 80016a0:	af00      	add	r7, sp, #0
    // Comando para leer los datos de medicin (Reemplaza con el comando real)
	uint8_t Pulse = SPS30_PULSE_WAKE_UP;
 80016a2:	23ff      	movs	r3, #255	; 0xff
 80016a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
	uint8_t readCmd[] = SPS30_FRAME_WAKE_UP;
 80016a8:	4a27      	ldr	r2, [pc, #156]	; (8001748 <SPS30_WakeUP+0xac>)
 80016aa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80016b2:	6018      	str	r0, [r3, #0]
 80016b4:	3304      	adds	r3, #4
 80016b6:	8019      	strh	r1, [r3, #0]
 80016b8:	3302      	adds	r3, #2
 80016ba:	0c0a      	lsrs	r2, r1, #16
 80016bc:	701a      	strb	r2, [r3, #0]
    uint8_t dataBuf[BUFFER_SIZE_WAKEUP]; // Asegrate de que este buffer sea adecuado para los datos
    memset(dataBuf, CLEAR_VAR, sizeof(dataBuf));
 80016be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80016c2:	2208      	movs	r2, #8
 80016c4:	2100      	movs	r1, #0
 80016c6:	4618      	mov	r0, r3
 80016c8:	f003 fa02 	bl	8004ad0 <memset>
    uint8_t longdataBuf = sizeof(dataBuf);
 80016cc:	2308      	movs	r3, #8
 80016ce:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    uart_print(MSG_SOLICITAR);
 80016d2:	481e      	ldr	r0, [pc, #120]	; (800174c <SPS30_WakeUP+0xb0>)
 80016d4:	f000 f840 	bl	8001758 <uart_print>
    uart_vector_print(sizeof(readCmd),readCmd);
 80016d8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80016dc:	4619      	mov	r1, r3
 80016de:	2007      	movs	r0, #7
 80016e0:	f000 f850 	bl	8001784 <uart_vector_print>
    uart_send_command(&Pulse,sizeof(Pulse));
 80016e4:	f107 0347 	add.w	r3, r7, #71	; 0x47
 80016e8:	2101      	movs	r1, #1
 80016ea:	4618      	mov	r0, r3
 80016ec:	f000 f89a 	bl	8001824 <uart_send_command>
    HAL_Delay(DELAY_WAKEUP);
 80016f0:	2032      	movs	r0, #50	; 0x32
 80016f2:	f000 fd3f 	bl	8002174 <HAL_Delay>
    uart_send_receive(readCmd, sizeof(readCmd), dataBuf, sizeof(dataBuf));
 80016f6:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80016fa:	f107 0040 	add.w	r0, r7, #64	; 0x40
 80016fe:	2308      	movs	r3, #8
 8001700:	2107      	movs	r1, #7
 8001702:	f000 f8b3 	bl	800186c <uart_send_receive>
    uart_print(MSG_RESPUESTA);
 8001706:	4812      	ldr	r0, [pc, #72]	; (8001750 <SPS30_WakeUP+0xb4>)
 8001708:	f000 f826 	bl	8001758 <uart_print>
    uart_vector_print(longdataBuf,dataBuf);
 800170c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8001710:	b29b      	uxth	r3, r3
 8001712:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8001716:	4611      	mov	r1, r2
 8001718:	4618      	mov	r0, r3
 800171a:	f000 f833 	bl	8001784 <uart_vector_print>

    int longrespuesta =  SHDLC_CalculateDataSize(dataBuf, sizeof(dataBuf));
 800171e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001722:	2108      	movs	r1, #8
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fcad 	bl	8001084 <SHDLC_CalculateDataSize>
 800172a:	64b8      	str	r0, [r7, #72]	; 0x48
    // Convierte longrespuesta a una cadena para imprimir
    char respuestaStr[BUFFER_SIZE_RESPONSE];
    snprintf(respuestaStr, sizeof(respuestaStr), MENSAJE_SIZE_RESPUESTA, longrespuesta);
 800172c:	1d38      	adds	r0, r7, #4
 800172e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001730:	4a08      	ldr	r2, [pc, #32]	; (8001754 <SPS30_WakeUP+0xb8>)
 8001732:	2132      	movs	r1, #50	; 0x32
 8001734:	f004 f8ca 	bl	80058cc <sniprintf>
    uart_print(respuestaStr);
 8001738:	1d3b      	adds	r3, r7, #4
 800173a:	4618      	mov	r0, r3
 800173c:	f000 f80c 	bl	8001758 <uart_print>
}
 8001740:	bf00      	nop
 8001742:	3750      	adds	r7, #80	; 0x50
 8001744:	46bd      	mov	sp, r7
 8001746:	bd80      	pop	{r7, pc}
 8001748:	08009704 	.word	0x08009704
 800174c:	080095ec 	.word	0x080095ec
 8001750:	080095fc 	.word	0x080095fc
 8001754:	080095c4 	.word	0x080095c4

08001758 <uart_print>:

/**
 * @brief Enva un mensaje a travs de UART3.
 * @param message Mensaje a enviar.
 */
void uart_print(const char *message) {
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
 800175e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)message, strlen(message), HAL_MAX_DELAY);
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f7fe fd45 	bl	80001f0 <strlen>
 8001766:	4603      	mov	r3, r0
 8001768:	b29a      	uxth	r2, r3
 800176a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800176e:	6879      	ldr	r1, [r7, #4]
 8001770:	4803      	ldr	r0, [pc, #12]	; (8001780 <uart_print+0x28>)
 8001772:	f002 f90d 	bl	8003990 <HAL_UART_Transmit>
}
 8001776:	bf00      	nop
 8001778:	3708      	adds	r7, #8
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000268 	.word	0x20000268

08001784 <uart_vector_print>:
/**
 * @brief Imprime un vector de datos como hexadecimal a travs de UART3.
 * @param data_len Longitud de los datos a imprimir.
 * @param data Datos a imprimir.
 */
void uart_vector_print(uint16_t data_len, const uint8_t* data) {
 8001784:	b580      	push	{r7, lr}
 8001786:	b0b8      	sub	sp, #224	; 0xe0
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	6039      	str	r1, [r7, #0]
 800178e:	80fb      	strh	r3, [r7, #6]
    char buffer[200]; // Aumenta el tamao si es necesario.
    memset(buffer, 0, sizeof(buffer)); // Limpia el buffer.
 8001790:	f107 0308 	add.w	r3, r7, #8
 8001794:	22c8      	movs	r2, #200	; 0xc8
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f003 f999 	bl	8004ad0 <memset>
    char *ptr = buffer; // Puntero para la posicin actual en el buffer.
 800179e:	f107 0308 	add.w	r3, r7, #8
 80017a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    int remaining = sizeof(buffer); // Espacio restante en el buffer.
 80017a6:	23c8      	movs	r3, #200	; 0xc8
 80017a8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    for (uint16_t i = 0; i < data_len; ++i) {
 80017ac:	2300      	movs	r3, #0
 80017ae:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 80017b2:	e024      	b.n	80017fe <uart_vector_print+0x7a>
        int written = snprintf(ptr, remaining, "%02X ", data[i]);
 80017b4:	f8d7 10d8 	ldr.w	r1, [r7, #216]	; 0xd8
 80017b8:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80017bc:	683a      	ldr	r2, [r7, #0]
 80017be:	4413      	add	r3, r2
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	4a17      	ldr	r2, [pc, #92]	; (8001820 <uart_vector_print+0x9c>)
 80017c4:	f8d7 00dc 	ldr.w	r0, [r7, #220]	; 0xdc
 80017c8:	f004 f880 	bl	80058cc <sniprintf>
 80017cc:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
        ptr += written; // Avanza el puntero.
 80017d0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80017d4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 80017d8:	4413      	add	r3, r2
 80017da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
        remaining -= written; // Decrementa el espacio restante.
 80017de:	f8d7 20d8 	ldr.w	r2, [r7, #216]	; 0xd8
 80017e2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80017e6:	1ad3      	subs	r3, r2, r3
 80017e8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
        if (remaining <= 0) break; // Evita desbordamiento del bfer.
 80017ec:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	dd0a      	ble.n	800180a <uart_vector_print+0x86>
    for (uint16_t i = 0; i < data_len; ++i) {
 80017f4:	f8b7 30d6 	ldrh.w	r3, [r7, #214]	; 0xd6
 80017f8:	3301      	adds	r3, #1
 80017fa:	f8a7 30d6 	strh.w	r3, [r7, #214]	; 0xd6
 80017fe:	f8b7 20d6 	ldrh.w	r2, [r7, #214]	; 0xd6
 8001802:	88fb      	ldrh	r3, [r7, #6]
 8001804:	429a      	cmp	r2, r3
 8001806:	d3d5      	bcc.n	80017b4 <uart_vector_print+0x30>
 8001808:	e000      	b.n	800180c <uart_vector_print+0x88>
        if (remaining <= 0) break; // Evita desbordamiento del bfer.
 800180a:	bf00      	nop
    }
    uart_print(buffer); // Imprimir todos los bytes formateados.
 800180c:	f107 0308 	add.w	r3, r7, #8
 8001810:	4618      	mov	r0, r3
 8001812:	f7ff ffa1 	bl	8001758 <uart_print>
}
 8001816:	bf00      	nop
 8001818:	37e0      	adds	r7, #224	; 0xe0
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	0800970c 	.word	0x0800970c

08001824 <uart_send_command>:

// Funcin para enviar comando al SPS30 y esperar una respuesta
void uart_send_command(const uint8_t *command, uint16_t commandSize) {
 8001824:	b580      	push	{r7, lr}
 8001826:	b082      	sub	sp, #8
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
 800182c:	460b      	mov	r3, r1
 800182e:	807b      	strh	r3, [r7, #2]
    HAL_UART_Transmit(&huart5, command, commandSize, 100);
 8001830:	887a      	ldrh	r2, [r7, #2]
 8001832:	2364      	movs	r3, #100	; 0x64
 8001834:	6879      	ldr	r1, [r7, #4]
 8001836:	4803      	ldr	r0, [pc, #12]	; (8001844 <uart_send_command+0x20>)
 8001838:	f002 f8aa 	bl	8003990 <HAL_UART_Transmit>
}
 800183c:	bf00      	nop
 800183e:	3708      	adds	r7, #8
 8001840:	46bd      	mov	sp, r7
 8001842:	bd80      	pop	{r7, pc}
 8001844:	20000224 	.word	0x20000224

08001848 <uart_receive_async>:

// Funcin para iniciar la recepcin de datos de forma asincrnica
void uart_receive_async(uint8_t *dataBuffer, uint16_t bufferSize) {
 8001848:	b580      	push	{r7, lr}
 800184a:	b082      	sub	sp, #8
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
 8001850:	460b      	mov	r3, r1
 8001852:	807b      	strh	r3, [r7, #2]
    HAL_UART_Receive(&huart5, dataBuffer, bufferSize,100);
 8001854:	887a      	ldrh	r2, [r7, #2]
 8001856:	2364      	movs	r3, #100	; 0x64
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	4803      	ldr	r0, [pc, #12]	; (8001868 <uart_receive_async+0x20>)
 800185c:	f002 f92a 	bl	8003ab4 <HAL_UART_Receive>
}
 8001860:	bf00      	nop
 8001862:	3708      	adds	r7, #8
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	20000224 	.word	0x20000224

0800186c <uart_send_receive>:
// Funcin para enviar comando al SPS30 y esperar una respuesta
void uart_send_receive(const uint8_t *command, uint16_t commandSize, uint8_t *dataBuffer, uint16_t bufferSize) {
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	60f8      	str	r0, [r7, #12]
 8001874:	607a      	str	r2, [r7, #4]
 8001876:	461a      	mov	r2, r3
 8001878:	460b      	mov	r3, r1
 800187a:	817b      	strh	r3, [r7, #10]
 800187c:	4613      	mov	r3, r2
 800187e:	813b      	strh	r3, [r7, #8]
    HAL_UART_Transmit(&huart5, command, commandSize, 100);
 8001880:	897a      	ldrh	r2, [r7, #10]
 8001882:	2364      	movs	r3, #100	; 0x64
 8001884:	68f9      	ldr	r1, [r7, #12]
 8001886:	4806      	ldr	r0, [pc, #24]	; (80018a0 <uart_send_receive+0x34>)
 8001888:	f002 f882 	bl	8003990 <HAL_UART_Transmit>
    HAL_UART_Receive(&huart5, dataBuffer, bufferSize,100);
 800188c:	893a      	ldrh	r2, [r7, #8]
 800188e:	2364      	movs	r3, #100	; 0x64
 8001890:	6879      	ldr	r1, [r7, #4]
 8001892:	4803      	ldr	r0, [pc, #12]	; (80018a0 <uart_send_receive+0x34>)
 8001894:	f002 f90e 	bl	8003ab4 <HAL_UART_Receive>
}
 8001898:	bf00      	nop
 800189a:	3710      	adds	r7, #16
 800189c:	46bd      	mov	sp, r7
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	20000224 	.word	0x20000224

080018a4 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 80018a4:	b480      	push	{r7}
 80018a6:	b083      	sub	sp, #12
 80018a8:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80018aa:	2300      	movs	r3, #0
 80018ac:	607b      	str	r3, [r7, #4]
 80018ae:	4b10      	ldr	r3, [pc, #64]	; (80018f0 <MX_GPIO_Init+0x4c>)
 80018b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018b2:	4a0f      	ldr	r2, [pc, #60]	; (80018f0 <MX_GPIO_Init+0x4c>)
 80018b4:	f043 0308 	orr.w	r3, r3, #8
 80018b8:	6313      	str	r3, [r2, #48]	; 0x30
 80018ba:	4b0d      	ldr	r3, [pc, #52]	; (80018f0 <MX_GPIO_Init+0x4c>)
 80018bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018be:	f003 0308 	and.w	r3, r3, #8
 80018c2:	607b      	str	r3, [r7, #4]
 80018c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018c6:	2300      	movs	r3, #0
 80018c8:	603b      	str	r3, [r7, #0]
 80018ca:	4b09      	ldr	r3, [pc, #36]	; (80018f0 <MX_GPIO_Init+0x4c>)
 80018cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ce:	4a08      	ldr	r2, [pc, #32]	; (80018f0 <MX_GPIO_Init+0x4c>)
 80018d0:	f043 0304 	orr.w	r3, r3, #4
 80018d4:	6313      	str	r3, [r2, #48]	; 0x30
 80018d6:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <MX_GPIO_Init+0x4c>)
 80018d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018da:	f003 0304 	and.w	r3, r3, #4
 80018de:	603b      	str	r3, [r7, #0]
 80018e0:	683b      	ldr	r3, [r7, #0]

}
 80018e2:	bf00      	nop
 80018e4:	370c      	adds	r7, #12
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	40023800 	.word	0x40023800

080018f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80018f4:	b598      	push	{r3, r4, r7, lr}
 80018f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80018f8:	f000 fbca 	bl	8002090 <HAL_Init>
 // SPS30_Init(&huart5);

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80018fc:	f000 f884 	bl	8001a08 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001900:	f7ff ffd0 	bl	80018a4 <MX_GPIO_Init>
  MX_RTC_Init();
 8001904:	f000 f8e8 	bl	8001ad8 <MX_RTC_Init>
  MX_UART5_Init();
 8001908:	f000 fa9e 	bl	8001e48 <MX_UART5_Init>
  MX_USART3_UART_Init();
 800190c:	f000 fac6 	bl	8001e9c <MX_USART3_UART_Init>
	static uint8_t *message = (uint8_t*) "\n\n"
			"-----------------------------------------------------------\n"
			"*** UART port initialization successful !!! ***\n"
			"-----------------------------------------------------------\n";

	HAL_UART_Transmit(&huart3, (uint8_t*) message, strlen((char*) message),
 8001910:	4b34      	ldr	r3, [pc, #208]	; (80019e4 <main+0xf0>)
 8001912:	681c      	ldr	r4, [r3, #0]
 8001914:	4b33      	ldr	r3, [pc, #204]	; (80019e4 <main+0xf0>)
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f7fe fc69 	bl	80001f0 <strlen>
 800191e:	4603      	mov	r3, r0
 8001920:	b29a      	uxth	r2, r3
 8001922:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001926:	4621      	mov	r1, r4
 8001928:	482f      	ldr	r0, [pc, #188]	; (80019e8 <main+0xf4>)
 800192a:	f002 f831 	bl	8003990 <HAL_UART_Transmit>
	HAL_MAX_DELAY);

	       uart_print("\n*********************************************\n");
 800192e:	482f      	ldr	r0, [pc, #188]	; (80019ec <main+0xf8>)
 8001930:	f7ff ff12 	bl	8001758 <uart_print>
	       uart_print("WAKE UP :\n");
 8001934:	482e      	ldr	r0, [pc, #184]	; (80019f0 <main+0xfc>)
 8001936:	f7ff ff0f 	bl	8001758 <uart_print>
	       SPS30_WakeUP();
 800193a:	f7ff feaf 	bl	800169c <SPS30_WakeUP>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		// Enviar mensaje a travs de UART
       //uart_print(buffer);
	   uart_print("\n*********************************************\n");
 800193e:	482b      	ldr	r0, [pc, #172]	; (80019ec <main+0xf8>)
 8001940:	f7ff ff0a 	bl	8001758 <uart_print>
	   uart_print("\n*********************************************\n");
 8001944:	4829      	ldr	r0, [pc, #164]	; (80019ec <main+0xf8>)
 8001946:	f7ff ff07 	bl	8001758 <uart_print>
	   uart_print("START MEASUREMENT:\n");
 800194a:	482a      	ldr	r0, [pc, #168]	; (80019f4 <main+0x100>)
 800194c:	f7ff ff04 	bl	8001758 <uart_print>
       SPS30_StartMeasurement();
 8001950:	f7ff fc9e 	bl	8001290 <SPS30_StartMeasurement>

       HAL_Delay(1500);
 8001954:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8001958:	f000 fc0c 	bl	8002174 <HAL_Delay>

       uart_print("\n*********************************************\n");
 800195c:	4823      	ldr	r0, [pc, #140]	; (80019ec <main+0xf8>)
 800195e:	f7ff fefb 	bl	8001758 <uart_print>
       uart_print("READ DATA 1:\n");
 8001962:	4825      	ldr	r0, [pc, #148]	; (80019f8 <main+0x104>)
 8001964:	f7ff fef8 	bl	8001758 <uart_print>
       SPS30_ReadData();
 8001968:	f7ff fd7a 	bl	8001460 <SPS30_ReadData>

       HAL_Delay(1000);
 800196c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001970:	f000 fc00 	bl	8002174 <HAL_Delay>

      // uart_print("\n*********************************************\n");
       //uart_print("READ DATA 2:\n");
       SPS30_ReadData();
 8001974:	f7ff fd74 	bl	8001460 <SPS30_ReadData>

       HAL_Delay(1000);
 8001978:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800197c:	f000 fbfa 	bl	8002174 <HAL_Delay>

       //uart_print("\n*********************************************\n");
       //uart_print("READ DATA 3:\n");
       SPS30_ReadData();
 8001980:	f7ff fd6e 	bl	8001460 <SPS30_ReadData>

       uart_print("\n*********************************************\n");
 8001984:	4819      	ldr	r0, [pc, #100]	; (80019ec <main+0xf8>)
 8001986:	f7ff fee7 	bl	8001758 <uart_print>
       uart_print("SERIAL NUMBER:\n");
 800198a:	481c      	ldr	r0, [pc, #112]	; (80019fc <main+0x108>)
 800198c:	f7ff fee4 	bl	8001758 <uart_print>
       SPS30_SerialNumber();
 8001990:	f7ff fe38 	bl	8001604 <SPS30_SerialNumber>

       HAL_Delay(100);
 8001994:	2064      	movs	r0, #100	; 0x64
 8001996:	f000 fbed 	bl	8002174 <HAL_Delay>


	   uart_print("\n*********************************************\n");
 800199a:	4814      	ldr	r0, [pc, #80]	; (80019ec <main+0xf8>)
 800199c:	f7ff fedc 	bl	8001758 <uart_print>
	   uart_print("STOP MEASUREMENT:\n");
 80019a0:	4817      	ldr	r0, [pc, #92]	; (8001a00 <main+0x10c>)
 80019a2:	f7ff fed9 	bl	8001758 <uart_print>
       SPS30_StopMeasurement();
 80019a6:	f7ff fcc5 	bl	8001334 <SPS30_StopMeasurement>

       HAL_Delay(100);
 80019aa:	2064      	movs	r0, #100	; 0x64
 80019ac:	f000 fbe2 	bl	8002174 <HAL_Delay>

       uart_print("\n*********************************************\n");
 80019b0:	480e      	ldr	r0, [pc, #56]	; (80019ec <main+0xf8>)
 80019b2:	f7ff fed1 	bl	8001758 <uart_print>
       uart_print("SLEEP :\n");
 80019b6:	4813      	ldr	r0, [pc, #76]	; (8001a04 <main+0x110>)
 80019b8:	f7ff fece 	bl	8001758 <uart_print>
       SPS30_Sleep();
 80019bc:	f7ff fd06 	bl	80013cc <SPS30_Sleep>

       HAL_Delay(4000); // Espera 10 segundos antes de la prxima lectura
 80019c0:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 80019c4:	f000 fbd6 	bl	8002174 <HAL_Delay>

       uart_print("\n*********************************************\n");
 80019c8:	4808      	ldr	r0, [pc, #32]	; (80019ec <main+0xf8>)
 80019ca:	f7ff fec5 	bl	8001758 <uart_print>
       uart_print("WAKE UP :\n");
 80019ce:	4808      	ldr	r0, [pc, #32]	; (80019f0 <main+0xfc>)
 80019d0:	f7ff fec2 	bl	8001758 <uart_print>
       SPS30_WakeUP();
 80019d4:	f7ff fe62 	bl	800169c <SPS30_WakeUP>

       HAL_Delay(10000); // Espera 10 segundos antes de la prxima lectura
 80019d8:	f242 7010 	movw	r0, #10000	; 0x2710
 80019dc:	f000 fbca 	bl	8002174 <HAL_Delay>
	   uart_print("\n*********************************************\n");
 80019e0:	e7ad      	b.n	800193e <main+0x4a>
 80019e2:	bf00      	nop
 80019e4:	20000000 	.word	0x20000000
 80019e8:	20000268 	.word	0x20000268
 80019ec:	08009714 	.word	0x08009714
 80019f0:	08009744 	.word	0x08009744
 80019f4:	08009750 	.word	0x08009750
 80019f8:	08009764 	.word	0x08009764
 80019fc:	08009774 	.word	0x08009774
 8001a00:	08009784 	.word	0x08009784
 8001a04:	08009798 	.word	0x08009798

08001a08 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b094      	sub	sp, #80	; 0x50
 8001a0c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a0e:	f107 0320 	add.w	r3, r7, #32
 8001a12:	2230      	movs	r2, #48	; 0x30
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f003 f85a 	bl	8004ad0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a1c:	f107 030c 	add.w	r3, r7, #12
 8001a20:	2200      	movs	r2, #0
 8001a22:	601a      	str	r2, [r3, #0]
 8001a24:	605a      	str	r2, [r3, #4]
 8001a26:	609a      	str	r2, [r3, #8]
 8001a28:	60da      	str	r2, [r3, #12]
 8001a2a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60bb      	str	r3, [r7, #8]
 8001a30:	4b24      	ldr	r3, [pc, #144]	; (8001ac4 <SystemClock_Config+0xbc>)
 8001a32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a34:	4a23      	ldr	r2, [pc, #140]	; (8001ac4 <SystemClock_Config+0xbc>)
 8001a36:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001a3c:	4b21      	ldr	r3, [pc, #132]	; (8001ac4 <SystemClock_Config+0xbc>)
 8001a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a40:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a44:	60bb      	str	r3, [r7, #8]
 8001a46:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001a48:	2300      	movs	r3, #0
 8001a4a:	607b      	str	r3, [r7, #4]
 8001a4c:	4b1e      	ldr	r3, [pc, #120]	; (8001ac8 <SystemClock_Config+0xc0>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a54:	4a1c      	ldr	r2, [pc, #112]	; (8001ac8 <SystemClock_Config+0xc0>)
 8001a56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a5a:	6013      	str	r3, [r2, #0]
 8001a5c:	4b1a      	ldr	r3, [pc, #104]	; (8001ac8 <SystemClock_Config+0xc0>)
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a64:	607b      	str	r3, [r7, #4]
 8001a66:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8001a68:	230a      	movs	r3, #10
 8001a6a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a70:	2310      	movs	r3, #16
 8001a72:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a74:	2301      	movs	r3, #1
 8001a76:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a7c:	f107 0320 	add.w	r3, r7, #32
 8001a80:	4618      	mov	r0, r3
 8001a82:	f000 feeb 	bl	800285c <HAL_RCC_OscConfig>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d001      	beq.n	8001a90 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8001a8c:	f000 f81e 	bl	8001acc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a90:	230f      	movs	r3, #15
 8001a92:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001a94:	2300      	movs	r3, #0
 8001a96:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001aa0:	2300      	movs	r3, #0
 8001aa2:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001aa4:	f107 030c 	add.w	r3, r7, #12
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f001 f94e 	bl	8002d4c <HAL_RCC_ClockConfig>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001ab6:	f000 f809 	bl	8001acc <Error_Handler>
  }
}
 8001aba:	bf00      	nop
 8001abc:	3750      	adds	r7, #80	; 0x50
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
 8001ac2:	bf00      	nop
 8001ac4:	40023800 	.word	0x40023800
 8001ac8:	40007000 	.word	0x40007000

08001acc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ad0:	b672      	cpsid	i
}
 8001ad2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001ad4:	e7fe      	b.n	8001ad4 <Error_Handler+0x8>
	...

08001ad8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	60da      	str	r2, [r3, #12]
 8001aea:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001aec:	2300      	movs	r3, #0
 8001aee:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001af0:	4b24      	ldr	r3, [pc, #144]	; (8001b84 <MX_RTC_Init+0xac>)
 8001af2:	4a25      	ldr	r2, [pc, #148]	; (8001b88 <MX_RTC_Init+0xb0>)
 8001af4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001af6:	4b23      	ldr	r3, [pc, #140]	; (8001b84 <MX_RTC_Init+0xac>)
 8001af8:	2200      	movs	r2, #0
 8001afa:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001afc:	4b21      	ldr	r3, [pc, #132]	; (8001b84 <MX_RTC_Init+0xac>)
 8001afe:	227f      	movs	r2, #127	; 0x7f
 8001b00:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001b02:	4b20      	ldr	r3, [pc, #128]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b04:	22ff      	movs	r2, #255	; 0xff
 8001b06:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001b08:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001b0e:	4b1d      	ldr	r3, [pc, #116]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b10:	2200      	movs	r2, #0
 8001b12:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001b14:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b16:	2200      	movs	r2, #0
 8001b18:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001b1a:	481a      	ldr	r0, [pc, #104]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b1c:	f001 fcb6 	bl	800348c <HAL_RTC_Init>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <MX_RTC_Init+0x52>
  {
    Error_Handler();
 8001b26:	f7ff ffd1 	bl	8001acc <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8001b2e:	2300      	movs	r3, #0
 8001b30:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8001b32:	2300      	movs	r3, #0
 8001b34:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001b36:	2300      	movs	r3, #0
 8001b38:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001b3e:	1d3b      	adds	r3, r7, #4
 8001b40:	2201      	movs	r2, #1
 8001b42:	4619      	mov	r1, r3
 8001b44:	480f      	ldr	r0, [pc, #60]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b46:	f001 fd17 	bl	8003578 <HAL_RTC_SetTime>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d001      	beq.n	8001b54 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001b50:	f7ff ffbc 	bl	8001acc <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001b54:	2301      	movs	r3, #1
 8001b56:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 8001b60:	2300      	movs	r3, #0
 8001b62:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001b64:	463b      	mov	r3, r7
 8001b66:	2201      	movs	r2, #1
 8001b68:	4619      	mov	r1, r3
 8001b6a:	4806      	ldr	r0, [pc, #24]	; (8001b84 <MX_RTC_Init+0xac>)
 8001b6c:	f001 fd9e 	bl	80036ac <HAL_RTC_SetDate>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 8001b76:	f7ff ffa9 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001b7a:	bf00      	nop
 8001b7c:	3718      	adds	r7, #24
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	bd80      	pop	{r7, pc}
 8001b82:	bf00      	nop
 8001b84:	20000200 	.word	0x20000200
 8001b88:	40002800 	.word	0x40002800

08001b8c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08e      	sub	sp, #56	; 0x38
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b94:	f107 0308 	add.w	r3, r7, #8
 8001b98:	2230      	movs	r2, #48	; 0x30
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f002 ff97 	bl	8004ad0 <memset>
  if(rtcHandle->Instance==RTC)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4a0c      	ldr	r2, [pc, #48]	; (8001bd8 <HAL_RTC_MspInit+0x4c>)
 8001ba8:	4293      	cmp	r3, r2
 8001baa:	d111      	bne.n	8001bd0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001bac:	2320      	movs	r3, #32
 8001bae:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001bb0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bb4:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001bb6:	f107 0308 	add.w	r3, r7, #8
 8001bba:	4618      	mov	r0, r3
 8001bbc:	f001 faa6 	bl	800310c <HAL_RCCEx_PeriphCLKConfig>
 8001bc0:	4603      	mov	r3, r0
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d001      	beq.n	8001bca <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8001bc6:	f7ff ff81 	bl	8001acc <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001bca:	4b04      	ldr	r3, [pc, #16]	; (8001bdc <HAL_RTC_MspInit+0x50>)
 8001bcc:	2201      	movs	r2, #1
 8001bce:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001bd0:	bf00      	nop
 8001bd2:	3738      	adds	r7, #56	; 0x38
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	bd80      	pop	{r7, pc}
 8001bd8:	40002800 	.word	0x40002800
 8001bdc:	42470e3c 	.word	0x42470e3c

08001be0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	b083      	sub	sp, #12
 8001be4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	4b10      	ldr	r3, [pc, #64]	; (8001c2c <HAL_MspInit+0x4c>)
 8001bec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bee:	4a0f      	ldr	r2, [pc, #60]	; (8001c2c <HAL_MspInit+0x4c>)
 8001bf0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001bf4:	6453      	str	r3, [r2, #68]	; 0x44
 8001bf6:	4b0d      	ldr	r3, [pc, #52]	; (8001c2c <HAL_MspInit+0x4c>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bfe:	607b      	str	r3, [r7, #4]
 8001c00:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	603b      	str	r3, [r7, #0]
 8001c06:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <HAL_MspInit+0x4c>)
 8001c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c0a:	4a08      	ldr	r2, [pc, #32]	; (8001c2c <HAL_MspInit+0x4c>)
 8001c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c10:	6413      	str	r3, [r2, #64]	; 0x40
 8001c12:	4b06      	ldr	r3, [pc, #24]	; (8001c2c <HAL_MspInit+0x4c>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1a:	603b      	str	r3, [r7, #0]
 8001c1c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c1e:	bf00      	nop
 8001c20:	370c      	adds	r7, #12
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
 8001c2a:	bf00      	nop
 8001c2c:	40023800 	.word	0x40023800

08001c30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c30:	b480      	push	{r7}
 8001c32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c34:	e7fe      	b.n	8001c34 <NMI_Handler+0x4>

08001c36 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c3a:	e7fe      	b.n	8001c3a <HardFault_Handler+0x4>

08001c3c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c40:	e7fe      	b.n	8001c40 <MemManage_Handler+0x4>

08001c42 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c46:	e7fe      	b.n	8001c46 <BusFault_Handler+0x4>

08001c48 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c4c:	e7fe      	b.n	8001c4c <UsageFault_Handler+0x4>

08001c4e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c4e:	b480      	push	{r7}
 8001c50:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c52:	bf00      	nop
 8001c54:	46bd      	mov	sp, r7
 8001c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5a:	4770      	bx	lr

08001c5c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c60:	bf00      	nop
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c6e:	bf00      	nop
 8001c70:	46bd      	mov	sp, r7
 8001c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c76:	4770      	bx	lr

08001c78 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c7c:	f000 fa5a 	bl	8002134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c80:	bf00      	nop
 8001c82:	bd80      	pop	{r7, pc}

08001c84 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001c88:	4802      	ldr	r0, [pc, #8]	; (8001c94 <UART5_IRQHandler+0x10>)
 8001c8a:	f001 ffb5 	bl	8003bf8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001c8e:	bf00      	nop
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	20000224 	.word	0x20000224

08001c98 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return 1;
 8001c9c:	2301      	movs	r3, #1
}
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca6:	4770      	bx	lr

08001ca8 <_kill>:

int _kill(int pid, int sig)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b082      	sub	sp, #8
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
 8001cb0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cb2:	f002 fed5 	bl	8004a60 <__errno>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	2216      	movs	r2, #22
 8001cba:	601a      	str	r2, [r3, #0]
  return -1;
 8001cbc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	3708      	adds	r7, #8
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <_exit>:

void _exit (int status)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cd0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001cd4:	6878      	ldr	r0, [r7, #4]
 8001cd6:	f7ff ffe7 	bl	8001ca8 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cda:	e7fe      	b.n	8001cda <_exit+0x12>

08001cdc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	b086      	sub	sp, #24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]
 8001cec:	e00a      	b.n	8001d04 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001cee:	f3af 8000 	nop.w
 8001cf2:	4601      	mov	r1, r0
 8001cf4:	68bb      	ldr	r3, [r7, #8]
 8001cf6:	1c5a      	adds	r2, r3, #1
 8001cf8:	60ba      	str	r2, [r7, #8]
 8001cfa:	b2ca      	uxtb	r2, r1
 8001cfc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cfe:	697b      	ldr	r3, [r7, #20]
 8001d00:	3301      	adds	r3, #1
 8001d02:	617b      	str	r3, [r7, #20]
 8001d04:	697a      	ldr	r2, [r7, #20]
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	dbf0      	blt.n	8001cee <_read+0x12>
  }

  return len;
 8001d0c:	687b      	ldr	r3, [r7, #4]
}
 8001d0e:	4618      	mov	r0, r3
 8001d10:	3718      	adds	r7, #24
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b086      	sub	sp, #24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	60f8      	str	r0, [r7, #12]
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d22:	2300      	movs	r3, #0
 8001d24:	617b      	str	r3, [r7, #20]
 8001d26:	e009      	b.n	8001d3c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d28:	68bb      	ldr	r3, [r7, #8]
 8001d2a:	1c5a      	adds	r2, r3, #1
 8001d2c:	60ba      	str	r2, [r7, #8]
 8001d2e:	781b      	ldrb	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	617b      	str	r3, [r7, #20]
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	429a      	cmp	r2, r3
 8001d42:	dbf1      	blt.n	8001d28 <_write+0x12>
  }
  return len;
 8001d44:	687b      	ldr	r3, [r7, #4]
}
 8001d46:	4618      	mov	r0, r3
 8001d48:	3718      	adds	r7, #24
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}

08001d4e <_close>:

int _close(int file)
{
 8001d4e:	b480      	push	{r7}
 8001d50:	b083      	sub	sp, #12
 8001d52:	af00      	add	r7, sp, #0
 8001d54:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	370c      	adds	r7, #12
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d66:	b480      	push	{r7}
 8001d68:	b083      	sub	sp, #12
 8001d6a:	af00      	add	r7, sp, #0
 8001d6c:	6078      	str	r0, [r7, #4]
 8001d6e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d70:	683b      	ldr	r3, [r7, #0]
 8001d72:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001d76:	605a      	str	r2, [r3, #4]
  return 0;
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <_isatty>:

int _isatty(int file)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d8e:	2301      	movs	r3, #1
}
 8001d90:	4618      	mov	r0, r3
 8001d92:	370c      	adds	r7, #12
 8001d94:	46bd      	mov	sp, r7
 8001d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9a:	4770      	bx	lr

08001d9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d9c:	b480      	push	{r7}
 8001d9e:	b085      	sub	sp, #20
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	60f8      	str	r0, [r7, #12]
 8001da4:	60b9      	str	r1, [r7, #8]
 8001da6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001da8:	2300      	movs	r3, #0
}
 8001daa:	4618      	mov	r0, r3
 8001dac:	3714      	adds	r7, #20
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
	...

08001db8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	b086      	sub	sp, #24
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dc0:	4a14      	ldr	r2, [pc, #80]	; (8001e14 <_sbrk+0x5c>)
 8001dc2:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <_sbrk+0x60>)
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001dc8:	697b      	ldr	r3, [r7, #20]
 8001dca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dcc:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <_sbrk+0x64>)
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d102      	bne.n	8001dda <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dd4:	4b11      	ldr	r3, [pc, #68]	; (8001e1c <_sbrk+0x64>)
 8001dd6:	4a12      	ldr	r2, [pc, #72]	; (8001e20 <_sbrk+0x68>)
 8001dd8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <_sbrk+0x64>)
 8001ddc:	681a      	ldr	r2, [r3, #0]
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	4413      	add	r3, r2
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	d207      	bcs.n	8001df8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001de8:	f002 fe3a 	bl	8004a60 <__errno>
 8001dec:	4603      	mov	r3, r0
 8001dee:	220c      	movs	r2, #12
 8001df0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001df2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001df6:	e009      	b.n	8001e0c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001df8:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <_sbrk+0x64>)
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dfe:	4b07      	ldr	r3, [pc, #28]	; (8001e1c <_sbrk+0x64>)
 8001e00:	681a      	ldr	r2, [r3, #0]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4413      	add	r3, r2
 8001e06:	4a05      	ldr	r2, [pc, #20]	; (8001e1c <_sbrk+0x64>)
 8001e08:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e0a:	68fb      	ldr	r3, [r7, #12]
}
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	3718      	adds	r7, #24
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd80      	pop	{r7, pc}
 8001e14:	20030000 	.word	0x20030000
 8001e18:	00000400 	.word	0x00000400
 8001e1c:	20000220 	.word	0x20000220
 8001e20:	200002c0 	.word	0x200002c0

08001e24 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e28:	4b06      	ldr	r3, [pc, #24]	; (8001e44 <SystemInit+0x20>)
 8001e2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e2e:	4a05      	ldr	r2, [pc, #20]	; (8001e44 <SystemInit+0x20>)
 8001e30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e38:	bf00      	nop
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e40:	4770      	bx	lr
 8001e42:	bf00      	nop
 8001e44:	e000ed00 	.word	0xe000ed00

08001e48 <MX_UART5_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart3;

/* UART5 init function */
void MX_UART5_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 8001e4c:	4b11      	ldr	r3, [pc, #68]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e4e:	4a12      	ldr	r2, [pc, #72]	; (8001e98 <MX_UART5_Init+0x50>)
 8001e50:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 8001e52:	4b10      	ldr	r3, [pc, #64]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e54:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001e58:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 8001e5a:	4b0e      	ldr	r3, [pc, #56]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 8001e60:	4b0c      	ldr	r3, [pc, #48]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 8001e66:	4b0b      	ldr	r3, [pc, #44]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_TX_RX;
 8001e6c:	4b09      	ldr	r3, [pc, #36]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e6e:	220c      	movs	r2, #12
 8001e70:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e72:	4b08      	ldr	r3, [pc, #32]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e74:	2200      	movs	r2, #0
 8001e76:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e78:	4b06      	ldr	r3, [pc, #24]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e7a:	2200      	movs	r2, #0
 8001e7c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8001e7e:	4805      	ldr	r0, [pc, #20]	; (8001e94 <MX_UART5_Init+0x4c>)
 8001e80:	f001 fd39 	bl	80038f6 <HAL_UART_Init>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <MX_UART5_Init+0x46>
  {
    Error_Handler();
 8001e8a:	f7ff fe1f 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8001e8e:	bf00      	nop
 8001e90:	bd80      	pop	{r7, pc}
 8001e92:	bf00      	nop
 8001e94:	20000224 	.word	0x20000224
 8001e98:	40005000 	.word	0x40005000

08001e9c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001ea0:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ea2:	4a12      	ldr	r2, [pc, #72]	; (8001eec <MX_USART3_UART_Init+0x50>)
 8001ea4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001ea6:	4b10      	ldr	r3, [pc, #64]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ea8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001eac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001eae:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001eb4:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001eba:	4b0b      	ldr	r3, [pc, #44]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001ec0:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ec2:	220c      	movs	r2, #12
 8001ec4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ec6:	4b08      	ldr	r3, [pc, #32]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ecc:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001ed2:	4805      	ldr	r0, [pc, #20]	; (8001ee8 <MX_USART3_UART_Init+0x4c>)
 8001ed4:	f001 fd0f 	bl	80038f6 <HAL_UART_Init>
 8001ed8:	4603      	mov	r3, r0
 8001eda:	2b00      	cmp	r3, #0
 8001edc:	d001      	beq.n	8001ee2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001ede:	f7ff fdf5 	bl	8001acc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	20000268 	.word	0x20000268
 8001eec:	40004800 	.word	0x40004800

08001ef0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	b08c      	sub	sp, #48	; 0x30
 8001ef4:	af00      	add	r7, sp, #0
 8001ef6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ef8:	f107 031c 	add.w	r3, r7, #28
 8001efc:	2200      	movs	r2, #0
 8001efe:	601a      	str	r2, [r3, #0]
 8001f00:	605a      	str	r2, [r3, #4]
 8001f02:	609a      	str	r2, [r3, #8]
 8001f04:	60da      	str	r2, [r3, #12]
 8001f06:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART5)
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a46      	ldr	r2, [pc, #280]	; (8002028 <HAL_UART_MspInit+0x138>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d153      	bne.n	8001fba <HAL_UART_MspInit+0xca>
  {
  /* USER CODE BEGIN UART5_MspInit 0 */

  /* USER CODE END UART5_MspInit 0 */
    /* UART5 clock enable */
    __HAL_RCC_UART5_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	61bb      	str	r3, [r7, #24]
 8001f16:	4b45      	ldr	r3, [pc, #276]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f1a:	4a44      	ldr	r2, [pc, #272]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f1c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001f20:	6413      	str	r3, [r2, #64]	; 0x40
 8001f22:	4b42      	ldr	r3, [pc, #264]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f26:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f2a:	61bb      	str	r3, [r7, #24]
 8001f2c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	617b      	str	r3, [r7, #20]
 8001f32:	4b3e      	ldr	r3, [pc, #248]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	4a3d      	ldr	r2, [pc, #244]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f38:	f043 0304 	orr.w	r3, r3, #4
 8001f3c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f3e:	4b3b      	ldr	r3, [pc, #236]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f42:	f003 0304 	and.w	r3, r3, #4
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	4b37      	ldr	r3, [pc, #220]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	4a36      	ldr	r2, [pc, #216]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f54:	f043 0308 	orr.w	r3, r3, #8
 8001f58:	6313      	str	r3, [r2, #48]	; 0x30
 8001f5a:	4b34      	ldr	r3, [pc, #208]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f5e:	f003 0308 	and.w	r3, r3, #8
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]
    /**UART5 GPIO Configuration
    PC12     ------> UART5_TX
    PD2     ------> UART5_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001f66:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f6c:	2302      	movs	r3, #2
 8001f6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f70:	2300      	movs	r3, #0
 8001f72:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f74:	2303      	movs	r3, #3
 8001f76:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001f78:	2308      	movs	r3, #8
 8001f7a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f7c:	f107 031c 	add.w	r3, r7, #28
 8001f80:	4619      	mov	r1, r3
 8001f82:	482b      	ldr	r0, [pc, #172]	; (8002030 <HAL_UART_MspInit+0x140>)
 8001f84:	f000 fabe 	bl	8002504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001f88:	2304      	movs	r3, #4
 8001f8a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f90:	2301      	movs	r3, #1
 8001f92:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f94:	2303      	movs	r3, #3
 8001f96:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8001f98:	2308      	movs	r3, #8
 8001f9a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f9c:	f107 031c 	add.w	r3, r7, #28
 8001fa0:	4619      	mov	r1, r3
 8001fa2:	4824      	ldr	r0, [pc, #144]	; (8002034 <HAL_UART_MspInit+0x144>)
 8001fa4:	f000 faae 	bl	8002504 <HAL_GPIO_Init>

    /* UART5 interrupt Init */
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 8001fa8:	2200      	movs	r2, #0
 8001faa:	2100      	movs	r1, #0
 8001fac:	2035      	movs	r0, #53	; 0x35
 8001fae:	f000 f9e0 	bl	8002372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 8001fb2:	2035      	movs	r0, #53	; 0x35
 8001fb4:	f000 f9f9 	bl	80023aa <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8001fb8:	e031      	b.n	800201e <HAL_UART_MspInit+0x12e>
  else if(uartHandle->Instance==USART3)
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a1e      	ldr	r2, [pc, #120]	; (8002038 <HAL_UART_MspInit+0x148>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d12c      	bne.n	800201e <HAL_UART_MspInit+0x12e>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	4b18      	ldr	r3, [pc, #96]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fcc:	4a17      	ldr	r2, [pc, #92]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001fce:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd4:	4b15      	ldr	r3, [pc, #84]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	4b11      	ldr	r3, [pc, #68]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001fe6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe8:	4a10      	ldr	r2, [pc, #64]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001fea:	f043 0308 	orr.w	r3, r3, #8
 8001fee:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff0:	4b0e      	ldr	r3, [pc, #56]	; (800202c <HAL_UART_MspInit+0x13c>)
 8001ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff4:	f003 0308 	and.w	r3, r3, #8
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001ffc:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002002:	2302      	movs	r3, #2
 8002004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800200a:	2303      	movs	r3, #3
 800200c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800200e:	2307      	movs	r3, #7
 8002010:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002012:	f107 031c 	add.w	r3, r7, #28
 8002016:	4619      	mov	r1, r3
 8002018:	4806      	ldr	r0, [pc, #24]	; (8002034 <HAL_UART_MspInit+0x144>)
 800201a:	f000 fa73 	bl	8002504 <HAL_GPIO_Init>
}
 800201e:	bf00      	nop
 8002020:	3730      	adds	r7, #48	; 0x30
 8002022:	46bd      	mov	sp, r7
 8002024:	bd80      	pop	{r7, pc}
 8002026:	bf00      	nop
 8002028:	40005000 	.word	0x40005000
 800202c:	40023800 	.word	0x40023800
 8002030:	40020800 	.word	0x40020800
 8002034:	40020c00 	.word	0x40020c00
 8002038:	40004800 	.word	0x40004800

0800203c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800203c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002074 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002040:	480d      	ldr	r0, [pc, #52]	; (8002078 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002042:	490e      	ldr	r1, [pc, #56]	; (800207c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002044:	4a0e      	ldr	r2, [pc, #56]	; (8002080 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002048:	e002      	b.n	8002050 <LoopCopyDataInit>

0800204a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800204a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800204c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800204e:	3304      	adds	r3, #4

08002050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002054:	d3f9      	bcc.n	800204a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002056:	4a0b      	ldr	r2, [pc, #44]	; (8002084 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002058:	4c0b      	ldr	r4, [pc, #44]	; (8002088 <LoopFillZerobss+0x26>)
  movs r3, #0
 800205a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800205c:	e001      	b.n	8002062 <LoopFillZerobss>

0800205e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800205e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002060:	3204      	adds	r2, #4

08002062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002064:	d3fb      	bcc.n	800205e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002066:	f7ff fedd 	bl	8001e24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800206a:	f002 fcff 	bl	8004a6c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800206e:	f7ff fc41 	bl	80018f4 <main>
  bx  lr    
 8002072:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002074:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800207c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002080:	08009d24 	.word	0x08009d24
  ldr r2, =_sbss
 8002084:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002088:	200002c0 	.word	0x200002c0

0800208c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800208c:	e7fe      	b.n	800208c <ADC_IRQHandler>
	...

08002090 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002094:	4b0e      	ldr	r3, [pc, #56]	; (80020d0 <HAL_Init+0x40>)
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	4a0d      	ldr	r2, [pc, #52]	; (80020d0 <HAL_Init+0x40>)
 800209a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800209e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <HAL_Init+0x40>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a0a      	ldr	r2, [pc, #40]	; (80020d0 <HAL_Init+0x40>)
 80020a6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020aa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020ac:	4b08      	ldr	r3, [pc, #32]	; (80020d0 <HAL_Init+0x40>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a07      	ldr	r2, [pc, #28]	; (80020d0 <HAL_Init+0x40>)
 80020b2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020b6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020b8:	2003      	movs	r0, #3
 80020ba:	f000 f94f 	bl	800235c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020be:	200f      	movs	r0, #15
 80020c0:	f000 f808 	bl	80020d4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020c4:	f7ff fd8c 	bl	8001be0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020c8:	2300      	movs	r3, #0
}
 80020ca:	4618      	mov	r0, r3
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	40023c00 	.word	0x40023c00

080020d4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b082      	sub	sp, #8
 80020d8:	af00      	add	r7, sp, #0
 80020da:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020dc:	4b12      	ldr	r3, [pc, #72]	; (8002128 <HAL_InitTick+0x54>)
 80020de:	681a      	ldr	r2, [r3, #0]
 80020e0:	4b12      	ldr	r3, [pc, #72]	; (800212c <HAL_InitTick+0x58>)
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	4619      	mov	r1, r3
 80020e6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80020ea:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80020f2:	4618      	mov	r0, r3
 80020f4:	f000 f967 	bl	80023c6 <HAL_SYSTICK_Config>
 80020f8:	4603      	mov	r3, r0
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d001      	beq.n	8002102 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80020fe:	2301      	movs	r3, #1
 8002100:	e00e      	b.n	8002120 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	2b0f      	cmp	r3, #15
 8002106:	d80a      	bhi.n	800211e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002108:	2200      	movs	r2, #0
 800210a:	6879      	ldr	r1, [r7, #4]
 800210c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002110:	f000 f92f 	bl	8002372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002114:	4a06      	ldr	r2, [pc, #24]	; (8002130 <HAL_InitTick+0x5c>)
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800211a:	2300      	movs	r3, #0
 800211c:	e000      	b.n	8002120 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800211e:	2301      	movs	r3, #1
}
 8002120:	4618      	mov	r0, r3
 8002122:	3708      	adds	r7, #8
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	20000004 	.word	0x20000004
 800212c:	2000000c 	.word	0x2000000c
 8002130:	20000008 	.word	0x20000008

08002134 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <HAL_IncTick+0x20>)
 800213a:	781b      	ldrb	r3, [r3, #0]
 800213c:	461a      	mov	r2, r3
 800213e:	4b06      	ldr	r3, [pc, #24]	; (8002158 <HAL_IncTick+0x24>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4413      	add	r3, r2
 8002144:	4a04      	ldr	r2, [pc, #16]	; (8002158 <HAL_IncTick+0x24>)
 8002146:	6013      	str	r3, [r2, #0]
}
 8002148:	bf00      	nop
 800214a:	46bd      	mov	sp, r7
 800214c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002150:	4770      	bx	lr
 8002152:	bf00      	nop
 8002154:	2000000c 	.word	0x2000000c
 8002158:	200002ac 	.word	0x200002ac

0800215c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  return uwTick;
 8002160:	4b03      	ldr	r3, [pc, #12]	; (8002170 <HAL_GetTick+0x14>)
 8002162:	681b      	ldr	r3, [r3, #0]
}
 8002164:	4618      	mov	r0, r3
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
 800216e:	bf00      	nop
 8002170:	200002ac 	.word	0x200002ac

08002174 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800217c:	f7ff ffee 	bl	800215c <HAL_GetTick>
 8002180:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800218c:	d005      	beq.n	800219a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800218e:	4b0a      	ldr	r3, [pc, #40]	; (80021b8 <HAL_Delay+0x44>)
 8002190:	781b      	ldrb	r3, [r3, #0]
 8002192:	461a      	mov	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4413      	add	r3, r2
 8002198:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800219a:	bf00      	nop
 800219c:	f7ff ffde 	bl	800215c <HAL_GetTick>
 80021a0:	4602      	mov	r2, r0
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	1ad3      	subs	r3, r2, r3
 80021a6:	68fa      	ldr	r2, [r7, #12]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d8f7      	bhi.n	800219c <HAL_Delay+0x28>
  {
  }
}
 80021ac:	bf00      	nop
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	2000000c 	.word	0x2000000c

080021bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <__NVIC_SetPriorityGrouping+0x44>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d8:	4013      	ands	r3, r2
 80021da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ee:	4a04      	ldr	r2, [pc, #16]	; (8002200 <__NVIC_SetPriorityGrouping+0x44>)
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	60d3      	str	r3, [r2, #12]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002208:	4b04      	ldr	r3, [pc, #16]	; (800221c <__NVIC_GetPriorityGrouping+0x18>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	0a1b      	lsrs	r3, r3, #8
 800220e:	f003 0307 	and.w	r3, r3, #7
}
 8002212:	4618      	mov	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	2b00      	cmp	r3, #0
 8002230:	db0b      	blt.n	800224a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	f003 021f 	and.w	r2, r3, #31
 8002238:	4907      	ldr	r1, [pc, #28]	; (8002258 <__NVIC_EnableIRQ+0x38>)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	2001      	movs	r0, #1
 8002242:	fa00 f202 	lsl.w	r2, r0, r2
 8002246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	e000e100 	.word	0xe000e100

0800225c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	4603      	mov	r3, r0
 8002264:	6039      	str	r1, [r7, #0]
 8002266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226c:	2b00      	cmp	r3, #0
 800226e:	db0a      	blt.n	8002286 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	b2da      	uxtb	r2, r3
 8002274:	490c      	ldr	r1, [pc, #48]	; (80022a8 <__NVIC_SetPriority+0x4c>)
 8002276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227a:	0112      	lsls	r2, r2, #4
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	440b      	add	r3, r1
 8002280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002284:	e00a      	b.n	800229c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	b2da      	uxtb	r2, r3
 800228a:	4908      	ldr	r1, [pc, #32]	; (80022ac <__NVIC_SetPriority+0x50>)
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	f003 030f 	and.w	r3, r3, #15
 8002292:	3b04      	subs	r3, #4
 8002294:	0112      	lsls	r2, r2, #4
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	440b      	add	r3, r1
 800229a:	761a      	strb	r2, [r3, #24]
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000e100 	.word	0xe000e100
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b089      	sub	sp, #36	; 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	f1c3 0307 	rsb	r3, r3, #7
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	bf28      	it	cs
 80022ce:	2304      	movcs	r3, #4
 80022d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3304      	adds	r3, #4
 80022d6:	2b06      	cmp	r3, #6
 80022d8:	d902      	bls.n	80022e0 <NVIC_EncodePriority+0x30>
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3b03      	subs	r3, #3
 80022de:	e000      	b.n	80022e2 <NVIC_EncodePriority+0x32>
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43da      	mvns	r2, r3
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	401a      	ands	r2, r3
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002302:	43d9      	mvns	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002308:	4313      	orrs	r3, r2
         );
}
 800230a:	4618      	mov	r0, r3
 800230c:	3724      	adds	r7, #36	; 0x24
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3b01      	subs	r3, #1
 8002324:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002328:	d301      	bcc.n	800232e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800232a:	2301      	movs	r3, #1
 800232c:	e00f      	b.n	800234e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800232e:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <SysTick_Config+0x40>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002336:	210f      	movs	r1, #15
 8002338:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800233c:	f7ff ff8e 	bl	800225c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <SysTick_Config+0x40>)
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002346:	4b04      	ldr	r3, [pc, #16]	; (8002358 <SysTick_Config+0x40>)
 8002348:	2207      	movs	r2, #7
 800234a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	e000e010 	.word	0xe000e010

0800235c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff ff29 	bl	80021bc <__NVIC_SetPriorityGrouping>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002372:	b580      	push	{r7, lr}
 8002374:	b086      	sub	sp, #24
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
 800237e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002384:	f7ff ff3e 	bl	8002204 <__NVIC_GetPriorityGrouping>
 8002388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68b9      	ldr	r1, [r7, #8]
 800238e:	6978      	ldr	r0, [r7, #20]
 8002390:	f7ff ff8e 	bl	80022b0 <NVIC_EncodePriority>
 8002394:	4602      	mov	r2, r0
 8002396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff ff5d 	bl	800225c <__NVIC_SetPriority>
}
 80023a2:	bf00      	nop
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b082      	sub	sp, #8
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	4603      	mov	r3, r0
 80023b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff31 	bl	8002220 <__NVIC_EnableIRQ>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7ff ffa2 	bl	8002318 <SysTick_Config>
 80023d4:	4603      	mov	r3, r0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}

080023de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	b084      	sub	sp, #16
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80023ec:	f7ff feb6 	bl	800215c <HAL_GetTick>
 80023f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80023f8:	b2db      	uxtb	r3, r3
 80023fa:	2b02      	cmp	r3, #2
 80023fc:	d008      	beq.n	8002410 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2280      	movs	r2, #128	; 0x80
 8002402:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	2200      	movs	r2, #0
 8002408:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800240c:	2301      	movs	r3, #1
 800240e:	e052      	b.n	80024b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	681a      	ldr	r2, [r3, #0]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	f022 0216 	bic.w	r2, r2, #22
 800241e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	695a      	ldr	r2, [r3, #20]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800242e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002434:	2b00      	cmp	r3, #0
 8002436:	d103      	bne.n	8002440 <HAL_DMA_Abort+0x62>
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800243c:	2b00      	cmp	r3, #0
 800243e:	d007      	beq.n	8002450 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	681a      	ldr	r2, [r3, #0]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f022 0208 	bic.w	r2, r2, #8
 800244e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	681a      	ldr	r2, [r3, #0]
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f022 0201 	bic.w	r2, r2, #1
 800245e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002460:	e013      	b.n	800248a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002462:	f7ff fe7b 	bl	800215c <HAL_GetTick>
 8002466:	4602      	mov	r2, r0
 8002468:	68bb      	ldr	r3, [r7, #8]
 800246a:	1ad3      	subs	r3, r2, r3
 800246c:	2b05      	cmp	r3, #5
 800246e:	d90c      	bls.n	800248a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	2220      	movs	r2, #32
 8002474:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2203      	movs	r2, #3
 800247a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2200      	movs	r2, #0
 8002482:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e015      	b.n	80024b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b00      	cmp	r3, #0
 8002496:	d1e4      	bne.n	8002462 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800249c:	223f      	movs	r2, #63	; 0x3f
 800249e:	409a      	lsls	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	2201      	movs	r2, #1
 80024a8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2200      	movs	r2, #0
 80024b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}

080024be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80024be:	b480      	push	{r7}
 80024c0:	b083      	sub	sp, #12
 80024c2:	af00      	add	r7, sp, #0
 80024c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d004      	beq.n	80024dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	2280      	movs	r2, #128	; 0x80
 80024d6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e00c      	b.n	80024f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2205      	movs	r2, #5
 80024e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	681a      	ldr	r2, [r3, #0]
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	f022 0201 	bic.w	r2, r2, #1
 80024f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
	...

08002504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002504:	b480      	push	{r7}
 8002506:	b089      	sub	sp, #36	; 0x24
 8002508:	af00      	add	r7, sp, #0
 800250a:	6078      	str	r0, [r7, #4]
 800250c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800250e:	2300      	movs	r3, #0
 8002510:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002512:	2300      	movs	r3, #0
 8002514:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002516:	2300      	movs	r3, #0
 8002518:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800251a:	2300      	movs	r3, #0
 800251c:	61fb      	str	r3, [r7, #28]
 800251e:	e177      	b.n	8002810 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002520:	2201      	movs	r2, #1
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	fa02 f303 	lsl.w	r3, r2, r3
 8002528:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	4013      	ands	r3, r2
 8002532:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002534:	693a      	ldr	r2, [r7, #16]
 8002536:	697b      	ldr	r3, [r7, #20]
 8002538:	429a      	cmp	r2, r3
 800253a:	f040 8166 	bne.w	800280a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800253e:	683b      	ldr	r3, [r7, #0]
 8002540:	685b      	ldr	r3, [r3, #4]
 8002542:	f003 0303 	and.w	r3, r3, #3
 8002546:	2b01      	cmp	r3, #1
 8002548:	d005      	beq.n	8002556 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	685b      	ldr	r3, [r3, #4]
 800254e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002552:	2b02      	cmp	r3, #2
 8002554:	d130      	bne.n	80025b8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	689b      	ldr	r3, [r3, #8]
 800255a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	005b      	lsls	r3, r3, #1
 8002560:	2203      	movs	r2, #3
 8002562:	fa02 f303 	lsl.w	r3, r2, r3
 8002566:	43db      	mvns	r3, r3
 8002568:	69ba      	ldr	r2, [r7, #24]
 800256a:	4013      	ands	r3, r2
 800256c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	68da      	ldr	r2, [r3, #12]
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	005b      	lsls	r3, r3, #1
 8002576:	fa02 f303 	lsl.w	r3, r2, r3
 800257a:	69ba      	ldr	r2, [r7, #24]
 800257c:	4313      	orrs	r3, r2
 800257e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	69ba      	ldr	r2, [r7, #24]
 8002584:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800258c:	2201      	movs	r2, #1
 800258e:	69fb      	ldr	r3, [r7, #28]
 8002590:	fa02 f303 	lsl.w	r3, r2, r3
 8002594:	43db      	mvns	r3, r3
 8002596:	69ba      	ldr	r2, [r7, #24]
 8002598:	4013      	ands	r3, r2
 800259a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	685b      	ldr	r3, [r3, #4]
 80025a0:	091b      	lsrs	r3, r3, #4
 80025a2:	f003 0201 	and.w	r2, r3, #1
 80025a6:	69fb      	ldr	r3, [r7, #28]
 80025a8:	fa02 f303 	lsl.w	r3, r2, r3
 80025ac:	69ba      	ldr	r2, [r7, #24]
 80025ae:	4313      	orrs	r3, r2
 80025b0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	69ba      	ldr	r2, [r7, #24]
 80025b6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f003 0303 	and.w	r3, r3, #3
 80025c0:	2b03      	cmp	r3, #3
 80025c2:	d017      	beq.n	80025f4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	68db      	ldr	r3, [r3, #12]
 80025c8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	005b      	lsls	r3, r3, #1
 80025ce:	2203      	movs	r2, #3
 80025d0:	fa02 f303 	lsl.w	r3, r2, r3
 80025d4:	43db      	mvns	r3, r3
 80025d6:	69ba      	ldr	r2, [r7, #24]
 80025d8:	4013      	ands	r3, r2
 80025da:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80025dc:	683b      	ldr	r3, [r7, #0]
 80025de:	689a      	ldr	r2, [r3, #8]
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	005b      	lsls	r3, r3, #1
 80025e4:	fa02 f303 	lsl.w	r3, r2, r3
 80025e8:	69ba      	ldr	r2, [r7, #24]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	69ba      	ldr	r2, [r7, #24]
 80025f2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	685b      	ldr	r3, [r3, #4]
 80025f8:	f003 0303 	and.w	r3, r3, #3
 80025fc:	2b02      	cmp	r3, #2
 80025fe:	d123      	bne.n	8002648 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002600:	69fb      	ldr	r3, [r7, #28]
 8002602:	08da      	lsrs	r2, r3, #3
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3208      	adds	r2, #8
 8002608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800260c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	f003 0307 	and.w	r3, r3, #7
 8002614:	009b      	lsls	r3, r3, #2
 8002616:	220f      	movs	r2, #15
 8002618:	fa02 f303 	lsl.w	r3, r2, r3
 800261c:	43db      	mvns	r3, r3
 800261e:	69ba      	ldr	r2, [r7, #24]
 8002620:	4013      	ands	r3, r2
 8002622:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	691a      	ldr	r2, [r3, #16]
 8002628:	69fb      	ldr	r3, [r7, #28]
 800262a:	f003 0307 	and.w	r3, r3, #7
 800262e:	009b      	lsls	r3, r3, #2
 8002630:	fa02 f303 	lsl.w	r3, r2, r3
 8002634:	69ba      	ldr	r2, [r7, #24]
 8002636:	4313      	orrs	r3, r2
 8002638:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	08da      	lsrs	r2, r3, #3
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	3208      	adds	r2, #8
 8002642:	69b9      	ldr	r1, [r7, #24]
 8002644:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800264e:	69fb      	ldr	r3, [r7, #28]
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	2203      	movs	r2, #3
 8002654:	fa02 f303 	lsl.w	r3, r2, r3
 8002658:	43db      	mvns	r3, r3
 800265a:	69ba      	ldr	r2, [r7, #24]
 800265c:	4013      	ands	r3, r2
 800265e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002660:	683b      	ldr	r3, [r7, #0]
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f003 0203 	and.w	r2, r3, #3
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	005b      	lsls	r3, r3, #1
 800266c:	fa02 f303 	lsl.w	r3, r2, r3
 8002670:	69ba      	ldr	r2, [r7, #24]
 8002672:	4313      	orrs	r3, r2
 8002674:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	69ba      	ldr	r2, [r7, #24]
 800267a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	685b      	ldr	r3, [r3, #4]
 8002680:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002684:	2b00      	cmp	r3, #0
 8002686:	f000 80c0 	beq.w	800280a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	60fb      	str	r3, [r7, #12]
 800268e:	4b66      	ldr	r3, [pc, #408]	; (8002828 <HAL_GPIO_Init+0x324>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002692:	4a65      	ldr	r2, [pc, #404]	; (8002828 <HAL_GPIO_Init+0x324>)
 8002694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002698:	6453      	str	r3, [r2, #68]	; 0x44
 800269a:	4b63      	ldr	r3, [pc, #396]	; (8002828 <HAL_GPIO_Init+0x324>)
 800269c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800269e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026a2:	60fb      	str	r3, [r7, #12]
 80026a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80026a6:	4a61      	ldr	r2, [pc, #388]	; (800282c <HAL_GPIO_Init+0x328>)
 80026a8:	69fb      	ldr	r3, [r7, #28]
 80026aa:	089b      	lsrs	r3, r3, #2
 80026ac:	3302      	adds	r3, #2
 80026ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80026b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	f003 0303 	and.w	r3, r3, #3
 80026ba:	009b      	lsls	r3, r3, #2
 80026bc:	220f      	movs	r2, #15
 80026be:	fa02 f303 	lsl.w	r3, r2, r3
 80026c2:	43db      	mvns	r3, r3
 80026c4:	69ba      	ldr	r2, [r7, #24]
 80026c6:	4013      	ands	r3, r2
 80026c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4a58      	ldr	r2, [pc, #352]	; (8002830 <HAL_GPIO_Init+0x32c>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d037      	beq.n	8002742 <HAL_GPIO_Init+0x23e>
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4a57      	ldr	r2, [pc, #348]	; (8002834 <HAL_GPIO_Init+0x330>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d031      	beq.n	800273e <HAL_GPIO_Init+0x23a>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	4a56      	ldr	r2, [pc, #344]	; (8002838 <HAL_GPIO_Init+0x334>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d02b      	beq.n	800273a <HAL_GPIO_Init+0x236>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4a55      	ldr	r2, [pc, #340]	; (800283c <HAL_GPIO_Init+0x338>)
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d025      	beq.n	8002736 <HAL_GPIO_Init+0x232>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	4a54      	ldr	r2, [pc, #336]	; (8002840 <HAL_GPIO_Init+0x33c>)
 80026ee:	4293      	cmp	r3, r2
 80026f0:	d01f      	beq.n	8002732 <HAL_GPIO_Init+0x22e>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	4a53      	ldr	r2, [pc, #332]	; (8002844 <HAL_GPIO_Init+0x340>)
 80026f6:	4293      	cmp	r3, r2
 80026f8:	d019      	beq.n	800272e <HAL_GPIO_Init+0x22a>
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	4a52      	ldr	r2, [pc, #328]	; (8002848 <HAL_GPIO_Init+0x344>)
 80026fe:	4293      	cmp	r3, r2
 8002700:	d013      	beq.n	800272a <HAL_GPIO_Init+0x226>
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	4a51      	ldr	r2, [pc, #324]	; (800284c <HAL_GPIO_Init+0x348>)
 8002706:	4293      	cmp	r3, r2
 8002708:	d00d      	beq.n	8002726 <HAL_GPIO_Init+0x222>
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	4a50      	ldr	r2, [pc, #320]	; (8002850 <HAL_GPIO_Init+0x34c>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d007      	beq.n	8002722 <HAL_GPIO_Init+0x21e>
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a4f      	ldr	r2, [pc, #316]	; (8002854 <HAL_GPIO_Init+0x350>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d101      	bne.n	800271e <HAL_GPIO_Init+0x21a>
 800271a:	2309      	movs	r3, #9
 800271c:	e012      	b.n	8002744 <HAL_GPIO_Init+0x240>
 800271e:	230a      	movs	r3, #10
 8002720:	e010      	b.n	8002744 <HAL_GPIO_Init+0x240>
 8002722:	2308      	movs	r3, #8
 8002724:	e00e      	b.n	8002744 <HAL_GPIO_Init+0x240>
 8002726:	2307      	movs	r3, #7
 8002728:	e00c      	b.n	8002744 <HAL_GPIO_Init+0x240>
 800272a:	2306      	movs	r3, #6
 800272c:	e00a      	b.n	8002744 <HAL_GPIO_Init+0x240>
 800272e:	2305      	movs	r3, #5
 8002730:	e008      	b.n	8002744 <HAL_GPIO_Init+0x240>
 8002732:	2304      	movs	r3, #4
 8002734:	e006      	b.n	8002744 <HAL_GPIO_Init+0x240>
 8002736:	2303      	movs	r3, #3
 8002738:	e004      	b.n	8002744 <HAL_GPIO_Init+0x240>
 800273a:	2302      	movs	r3, #2
 800273c:	e002      	b.n	8002744 <HAL_GPIO_Init+0x240>
 800273e:	2301      	movs	r3, #1
 8002740:	e000      	b.n	8002744 <HAL_GPIO_Init+0x240>
 8002742:	2300      	movs	r3, #0
 8002744:	69fa      	ldr	r2, [r7, #28]
 8002746:	f002 0203 	and.w	r2, r2, #3
 800274a:	0092      	lsls	r2, r2, #2
 800274c:	4093      	lsls	r3, r2
 800274e:	69ba      	ldr	r2, [r7, #24]
 8002750:	4313      	orrs	r3, r2
 8002752:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002754:	4935      	ldr	r1, [pc, #212]	; (800282c <HAL_GPIO_Init+0x328>)
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	089b      	lsrs	r3, r3, #2
 800275a:	3302      	adds	r3, #2
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002762:	4b3d      	ldr	r3, [pc, #244]	; (8002858 <HAL_GPIO_Init+0x354>)
 8002764:	689b      	ldr	r3, [r3, #8]
 8002766:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002768:	693b      	ldr	r3, [r7, #16]
 800276a:	43db      	mvns	r3, r3
 800276c:	69ba      	ldr	r2, [r7, #24]
 800276e:	4013      	ands	r3, r2
 8002770:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002772:	683b      	ldr	r3, [r7, #0]
 8002774:	685b      	ldr	r3, [r3, #4]
 8002776:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800277a:	2b00      	cmp	r3, #0
 800277c:	d003      	beq.n	8002786 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	693b      	ldr	r3, [r7, #16]
 8002782:	4313      	orrs	r3, r2
 8002784:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002786:	4a34      	ldr	r2, [pc, #208]	; (8002858 <HAL_GPIO_Init+0x354>)
 8002788:	69bb      	ldr	r3, [r7, #24]
 800278a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800278c:	4b32      	ldr	r3, [pc, #200]	; (8002858 <HAL_GPIO_Init+0x354>)
 800278e:	68db      	ldr	r3, [r3, #12]
 8002790:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	43db      	mvns	r3, r3
 8002796:	69ba      	ldr	r2, [r7, #24]
 8002798:	4013      	ands	r3, r2
 800279a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d003      	beq.n	80027b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	693b      	ldr	r3, [r7, #16]
 80027ac:	4313      	orrs	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80027b0:	4a29      	ldr	r2, [pc, #164]	; (8002858 <HAL_GPIO_Init+0x354>)
 80027b2:	69bb      	ldr	r3, [r7, #24]
 80027b4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80027b6:	4b28      	ldr	r3, [pc, #160]	; (8002858 <HAL_GPIO_Init+0x354>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	43db      	mvns	r3, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4013      	ands	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d003      	beq.n	80027da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	693b      	ldr	r3, [r7, #16]
 80027d6:	4313      	orrs	r3, r2
 80027d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80027da:	4a1f      	ldr	r2, [pc, #124]	; (8002858 <HAL_GPIO_Init+0x354>)
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80027e0:	4b1d      	ldr	r3, [pc, #116]	; (8002858 <HAL_GPIO_Init+0x354>)
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	43db      	mvns	r3, r3
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4013      	ands	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	693b      	ldr	r3, [r7, #16]
 8002800:	4313      	orrs	r3, r2
 8002802:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002804:	4a14      	ldr	r2, [pc, #80]	; (8002858 <HAL_GPIO_Init+0x354>)
 8002806:	69bb      	ldr	r3, [r7, #24]
 8002808:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	3301      	adds	r3, #1
 800280e:	61fb      	str	r3, [r7, #28]
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	2b0f      	cmp	r3, #15
 8002814:	f67f ae84 	bls.w	8002520 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002818:	bf00      	nop
 800281a:	bf00      	nop
 800281c:	3724      	adds	r7, #36	; 0x24
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
 8002826:	bf00      	nop
 8002828:	40023800 	.word	0x40023800
 800282c:	40013800 	.word	0x40013800
 8002830:	40020000 	.word	0x40020000
 8002834:	40020400 	.word	0x40020400
 8002838:	40020800 	.word	0x40020800
 800283c:	40020c00 	.word	0x40020c00
 8002840:	40021000 	.word	0x40021000
 8002844:	40021400 	.word	0x40021400
 8002848:	40021800 	.word	0x40021800
 800284c:	40021c00 	.word	0x40021c00
 8002850:	40022000 	.word	0x40022000
 8002854:	40022400 	.word	0x40022400
 8002858:	40013c00 	.word	0x40013c00

0800285c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800285c:	b580      	push	{r7, lr}
 800285e:	b086      	sub	sp, #24
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	2b00      	cmp	r3, #0
 8002868:	d101      	bne.n	800286e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800286a:	2301      	movs	r3, #1
 800286c:	e267      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f003 0301 	and.w	r3, r3, #1
 8002876:	2b00      	cmp	r3, #0
 8002878:	d075      	beq.n	8002966 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800287a:	4b88      	ldr	r3, [pc, #544]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 800287c:	689b      	ldr	r3, [r3, #8]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	2b04      	cmp	r3, #4
 8002884:	d00c      	beq.n	80028a0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002886:	4b85      	ldr	r3, [pc, #532]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800288e:	2b08      	cmp	r3, #8
 8002890:	d112      	bne.n	80028b8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002892:	4b82      	ldr	r3, [pc, #520]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800289a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800289e:	d10b      	bne.n	80028b8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028a0:	4b7e      	ldr	r3, [pc, #504]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d05b      	beq.n	8002964 <HAL_RCC_OscConfig+0x108>
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	685b      	ldr	r3, [r3, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d157      	bne.n	8002964 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e242      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028c0:	d106      	bne.n	80028d0 <HAL_RCC_OscConfig+0x74>
 80028c2:	4b76      	ldr	r3, [pc, #472]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	4a75      	ldr	r2, [pc, #468]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028c8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028cc:	6013      	str	r3, [r2, #0]
 80028ce:	e01d      	b.n	800290c <HAL_RCC_OscConfig+0xb0>
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80028d8:	d10c      	bne.n	80028f4 <HAL_RCC_OscConfig+0x98>
 80028da:	4b70      	ldr	r3, [pc, #448]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	4a6f      	ldr	r2, [pc, #444]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028e0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80028e4:	6013      	str	r3, [r2, #0]
 80028e6:	4b6d      	ldr	r3, [pc, #436]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a6c      	ldr	r2, [pc, #432]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028ec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028f0:	6013      	str	r3, [r2, #0]
 80028f2:	e00b      	b.n	800290c <HAL_RCC_OscConfig+0xb0>
 80028f4:	4b69      	ldr	r3, [pc, #420]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	4a68      	ldr	r2, [pc, #416]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80028fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80028fe:	6013      	str	r3, [r2, #0]
 8002900:	4b66      	ldr	r3, [pc, #408]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a65      	ldr	r2, [pc, #404]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002906:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800290a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	2b00      	cmp	r3, #0
 8002912:	d013      	beq.n	800293c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002914:	f7ff fc22 	bl	800215c <HAL_GetTick>
 8002918:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800291a:	e008      	b.n	800292e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800291c:	f7ff fc1e 	bl	800215c <HAL_GetTick>
 8002920:	4602      	mov	r2, r0
 8002922:	693b      	ldr	r3, [r7, #16]
 8002924:	1ad3      	subs	r3, r2, r3
 8002926:	2b64      	cmp	r3, #100	; 0x64
 8002928:	d901      	bls.n	800292e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800292a:	2303      	movs	r3, #3
 800292c:	e207      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292e:	4b5b      	ldr	r3, [pc, #364]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d0f0      	beq.n	800291c <HAL_RCC_OscConfig+0xc0>
 800293a:	e014      	b.n	8002966 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800293c:	f7ff fc0e 	bl	800215c <HAL_GetTick>
 8002940:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002942:	e008      	b.n	8002956 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002944:	f7ff fc0a 	bl	800215c <HAL_GetTick>
 8002948:	4602      	mov	r2, r0
 800294a:	693b      	ldr	r3, [r7, #16]
 800294c:	1ad3      	subs	r3, r2, r3
 800294e:	2b64      	cmp	r3, #100	; 0x64
 8002950:	d901      	bls.n	8002956 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002952:	2303      	movs	r3, #3
 8002954:	e1f3      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002956:	4b51      	ldr	r3, [pc, #324]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d1f0      	bne.n	8002944 <HAL_RCC_OscConfig+0xe8>
 8002962:	e000      	b.n	8002966 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002964:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0302 	and.w	r3, r3, #2
 800296e:	2b00      	cmp	r3, #0
 8002970:	d063      	beq.n	8002a3a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002972:	4b4a      	ldr	r3, [pc, #296]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	f003 030c 	and.w	r3, r3, #12
 800297a:	2b00      	cmp	r3, #0
 800297c:	d00b      	beq.n	8002996 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800297e:	4b47      	ldr	r3, [pc, #284]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002980:	689b      	ldr	r3, [r3, #8]
 8002982:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002986:	2b08      	cmp	r3, #8
 8002988:	d11c      	bne.n	80029c4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800298a:	4b44      	ldr	r3, [pc, #272]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 800298c:	685b      	ldr	r3, [r3, #4]
 800298e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002992:	2b00      	cmp	r3, #0
 8002994:	d116      	bne.n	80029c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002996:	4b41      	ldr	r3, [pc, #260]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0302 	and.w	r3, r3, #2
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d005      	beq.n	80029ae <HAL_RCC_OscConfig+0x152>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	2b01      	cmp	r3, #1
 80029a8:	d001      	beq.n	80029ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e1c7      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029ae:	4b3b      	ldr	r3, [pc, #236]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	691b      	ldr	r3, [r3, #16]
 80029ba:	00db      	lsls	r3, r3, #3
 80029bc:	4937      	ldr	r1, [pc, #220]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029be:	4313      	orrs	r3, r2
 80029c0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80029c2:	e03a      	b.n	8002a3a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	68db      	ldr	r3, [r3, #12]
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d020      	beq.n	8002a0e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80029cc:	4b34      	ldr	r3, [pc, #208]	; (8002aa0 <HAL_RCC_OscConfig+0x244>)
 80029ce:	2201      	movs	r2, #1
 80029d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029d2:	f7ff fbc3 	bl	800215c <HAL_GetTick>
 80029d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029d8:	e008      	b.n	80029ec <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80029da:	f7ff fbbf 	bl	800215c <HAL_GetTick>
 80029de:	4602      	mov	r2, r0
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	1ad3      	subs	r3, r2, r3
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d901      	bls.n	80029ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80029e8:	2303      	movs	r3, #3
 80029ea:	e1a8      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80029ec:	4b2b      	ldr	r3, [pc, #172]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d0f0      	beq.n	80029da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80029f8:	4b28      	ldr	r3, [pc, #160]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	691b      	ldr	r3, [r3, #16]
 8002a04:	00db      	lsls	r3, r3, #3
 8002a06:	4925      	ldr	r1, [pc, #148]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002a08:	4313      	orrs	r3, r2
 8002a0a:	600b      	str	r3, [r1, #0]
 8002a0c:	e015      	b.n	8002a3a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002a0e:	4b24      	ldr	r3, [pc, #144]	; (8002aa0 <HAL_RCC_OscConfig+0x244>)
 8002a10:	2200      	movs	r2, #0
 8002a12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a14:	f7ff fba2 	bl	800215c <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002a1c:	f7ff fb9e 	bl	800215c <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e187      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002a2e:	4b1b      	ldr	r3, [pc, #108]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 0302 	and.w	r3, r3, #2
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f0      	bne.n	8002a1c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0308 	and.w	r3, r3, #8
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d036      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	695b      	ldr	r3, [r3, #20]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d016      	beq.n	8002a7c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a4e:	4b15      	ldr	r3, [pc, #84]	; (8002aa4 <HAL_RCC_OscConfig+0x248>)
 8002a50:	2201      	movs	r2, #1
 8002a52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002a54:	f7ff fb82 	bl	800215c <HAL_GetTick>
 8002a58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a5a:	e008      	b.n	8002a6e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a5c:	f7ff fb7e 	bl	800215c <HAL_GetTick>
 8002a60:	4602      	mov	r2, r0
 8002a62:	693b      	ldr	r3, [r7, #16]
 8002a64:	1ad3      	subs	r3, r2, r3
 8002a66:	2b02      	cmp	r3, #2
 8002a68:	d901      	bls.n	8002a6e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e167      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a6e:	4b0b      	ldr	r3, [pc, #44]	; (8002a9c <HAL_RCC_OscConfig+0x240>)
 8002a70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002a72:	f003 0302 	and.w	r3, r3, #2
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d0f0      	beq.n	8002a5c <HAL_RCC_OscConfig+0x200>
 8002a7a:	e01b      	b.n	8002ab4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002a7c:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <HAL_RCC_OscConfig+0x248>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a82:	f7ff fb6b 	bl	800215c <HAL_GetTick>
 8002a86:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a88:	e00e      	b.n	8002aa8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a8a:	f7ff fb67 	bl	800215c <HAL_GetTick>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	693b      	ldr	r3, [r7, #16]
 8002a92:	1ad3      	subs	r3, r2, r3
 8002a94:	2b02      	cmp	r3, #2
 8002a96:	d907      	bls.n	8002aa8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002a98:	2303      	movs	r3, #3
 8002a9a:	e150      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
 8002a9c:	40023800 	.word	0x40023800
 8002aa0:	42470000 	.word	0x42470000
 8002aa4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002aa8:	4b88      	ldr	r3, [pc, #544]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002aaa:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002aac:	f003 0302 	and.w	r3, r3, #2
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d1ea      	bne.n	8002a8a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	f003 0304 	and.w	r3, r3, #4
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	f000 8097 	beq.w	8002bf0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ac6:	4b81      	ldr	r3, [pc, #516]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10f      	bne.n	8002af2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	4b7d      	ldr	r3, [pc, #500]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ad8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ada:	4a7c      	ldr	r2, [pc, #496]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002adc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ae0:	6413      	str	r3, [r2, #64]	; 0x40
 8002ae2:	4b7a      	ldr	r3, [pc, #488]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002aee:	2301      	movs	r3, #1
 8002af0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002af2:	4b77      	ldr	r3, [pc, #476]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d118      	bne.n	8002b30 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002afe:	4b74      	ldr	r3, [pc, #464]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	4a73      	ldr	r2, [pc, #460]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002b04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b08:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b0a:	f7ff fb27 	bl	800215c <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b12:	f7ff fb23 	bl	800215c <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e10c      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b24:	4b6a      	ldr	r3, [pc, #424]	; (8002cd0 <HAL_RCC_OscConfig+0x474>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0f0      	beq.n	8002b12 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	2b01      	cmp	r3, #1
 8002b36:	d106      	bne.n	8002b46 <HAL_RCC_OscConfig+0x2ea>
 8002b38:	4b64      	ldr	r3, [pc, #400]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3c:	4a63      	ldr	r2, [pc, #396]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b3e:	f043 0301 	orr.w	r3, r3, #1
 8002b42:	6713      	str	r3, [r2, #112]	; 0x70
 8002b44:	e01c      	b.n	8002b80 <HAL_RCC_OscConfig+0x324>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	689b      	ldr	r3, [r3, #8]
 8002b4a:	2b05      	cmp	r3, #5
 8002b4c:	d10c      	bne.n	8002b68 <HAL_RCC_OscConfig+0x30c>
 8002b4e:	4b5f      	ldr	r3, [pc, #380]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b52:	4a5e      	ldr	r2, [pc, #376]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b54:	f043 0304 	orr.w	r3, r3, #4
 8002b58:	6713      	str	r3, [r2, #112]	; 0x70
 8002b5a:	4b5c      	ldr	r3, [pc, #368]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b5e:	4a5b      	ldr	r2, [pc, #364]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b60:	f043 0301 	orr.w	r3, r3, #1
 8002b64:	6713      	str	r3, [r2, #112]	; 0x70
 8002b66:	e00b      	b.n	8002b80 <HAL_RCC_OscConfig+0x324>
 8002b68:	4b58      	ldr	r3, [pc, #352]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b6c:	4a57      	ldr	r2, [pc, #348]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b6e:	f023 0301 	bic.w	r3, r3, #1
 8002b72:	6713      	str	r3, [r2, #112]	; 0x70
 8002b74:	4b55      	ldr	r3, [pc, #340]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b78:	4a54      	ldr	r2, [pc, #336]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002b7a:	f023 0304 	bic.w	r3, r3, #4
 8002b7e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d015      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b88:	f7ff fae8 	bl	800215c <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8e:	e00a      	b.n	8002ba6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b90:	f7ff fae4 	bl	800215c <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b9e:	4293      	cmp	r3, r2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e0cb      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ba6:	4b49      	ldr	r3, [pc, #292]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002ba8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0ee      	beq.n	8002b90 <HAL_RCC_OscConfig+0x334>
 8002bb2:	e014      	b.n	8002bde <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bb4:	f7ff fad2 	bl	800215c <HAL_GetTick>
 8002bb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bba:	e00a      	b.n	8002bd2 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002bbc:	f7ff face 	bl	800215c <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	693b      	ldr	r3, [r7, #16]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d901      	bls.n	8002bd2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002bce:	2303      	movs	r3, #3
 8002bd0:	e0b5      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002bd2:	4b3e      	ldr	r3, [pc, #248]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002bd6:	f003 0302 	and.w	r3, r3, #2
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d1ee      	bne.n	8002bbc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002bde:	7dfb      	ldrb	r3, [r7, #23]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d105      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002be4:	4b39      	ldr	r3, [pc, #228]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002be6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002be8:	4a38      	ldr	r2, [pc, #224]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002bea:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002bee:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 80a1 	beq.w	8002d3c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002bfa:	4b34      	ldr	r3, [pc, #208]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002bfc:	689b      	ldr	r3, [r3, #8]
 8002bfe:	f003 030c 	and.w	r3, r3, #12
 8002c02:	2b08      	cmp	r3, #8
 8002c04:	d05c      	beq.n	8002cc0 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	699b      	ldr	r3, [r3, #24]
 8002c0a:	2b02      	cmp	r3, #2
 8002c0c:	d141      	bne.n	8002c92 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c0e:	4b31      	ldr	r3, [pc, #196]	; (8002cd4 <HAL_RCC_OscConfig+0x478>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c14:	f7ff faa2 	bl	800215c <HAL_GetTick>
 8002c18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c1a:	e008      	b.n	8002c2e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c1c:	f7ff fa9e 	bl	800215c <HAL_GetTick>
 8002c20:	4602      	mov	r2, r0
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	1ad3      	subs	r3, r2, r3
 8002c26:	2b02      	cmp	r3, #2
 8002c28:	d901      	bls.n	8002c2e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002c2a:	2303      	movs	r3, #3
 8002c2c:	e087      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c2e:	4b27      	ldr	r3, [pc, #156]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d1f0      	bne.n	8002c1c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	69da      	ldr	r2, [r3, #28]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6a1b      	ldr	r3, [r3, #32]
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c48:	019b      	lsls	r3, r3, #6
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c50:	085b      	lsrs	r3, r3, #1
 8002c52:	3b01      	subs	r3, #1
 8002c54:	041b      	lsls	r3, r3, #16
 8002c56:	431a      	orrs	r2, r3
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c5c:	061b      	lsls	r3, r3, #24
 8002c5e:	491b      	ldr	r1, [pc, #108]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002c60:	4313      	orrs	r3, r2
 8002c62:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002c64:	4b1b      	ldr	r3, [pc, #108]	; (8002cd4 <HAL_RCC_OscConfig+0x478>)
 8002c66:	2201      	movs	r2, #1
 8002c68:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c6a:	f7ff fa77 	bl	800215c <HAL_GetTick>
 8002c6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c70:	e008      	b.n	8002c84 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c72:	f7ff fa73 	bl	800215c <HAL_GetTick>
 8002c76:	4602      	mov	r2, r0
 8002c78:	693b      	ldr	r3, [r7, #16]
 8002c7a:	1ad3      	subs	r3, r2, r3
 8002c7c:	2b02      	cmp	r3, #2
 8002c7e:	d901      	bls.n	8002c84 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002c80:	2303      	movs	r3, #3
 8002c82:	e05c      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002c84:	4b11      	ldr	r3, [pc, #68]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d0f0      	beq.n	8002c72 <HAL_RCC_OscConfig+0x416>
 8002c90:	e054      	b.n	8002d3c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002c92:	4b10      	ldr	r3, [pc, #64]	; (8002cd4 <HAL_RCC_OscConfig+0x478>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c98:	f7ff fa60 	bl	800215c <HAL_GetTick>
 8002c9c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c9e:	e008      	b.n	8002cb2 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ca0:	f7ff fa5c 	bl	800215c <HAL_GetTick>
 8002ca4:	4602      	mov	r2, r0
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	1ad3      	subs	r3, r2, r3
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d901      	bls.n	8002cb2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002cae:	2303      	movs	r3, #3
 8002cb0:	e045      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002cb2:	4b06      	ldr	r3, [pc, #24]	; (8002ccc <HAL_RCC_OscConfig+0x470>)
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1f0      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x444>
 8002cbe:	e03d      	b.n	8002d3c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	699b      	ldr	r3, [r3, #24]
 8002cc4:	2b01      	cmp	r3, #1
 8002cc6:	d107      	bne.n	8002cd8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002cc8:	2301      	movs	r3, #1
 8002cca:	e038      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
 8002ccc:	40023800 	.word	0x40023800
 8002cd0:	40007000 	.word	0x40007000
 8002cd4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002cd8:	4b1b      	ldr	r3, [pc, #108]	; (8002d48 <HAL_RCC_OscConfig+0x4ec>)
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	699b      	ldr	r3, [r3, #24]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d028      	beq.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002cf0:	429a      	cmp	r2, r3
 8002cf2:	d121      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002cfe:	429a      	cmp	r2, r3
 8002d00:	d11a      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d02:	68fa      	ldr	r2, [r7, #12]
 8002d04:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002d08:	4013      	ands	r3, r2
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002d0e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002d10:	4293      	cmp	r3, r2
 8002d12:	d111      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002d1e:	085b      	lsrs	r3, r3, #1
 8002d20:	3b01      	subs	r3, #1
 8002d22:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002d24:	429a      	cmp	r2, r3
 8002d26:	d107      	bne.n	8002d38 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d32:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d001      	beq.n	8002d3c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002d38:	2301      	movs	r3, #1
 8002d3a:	e000      	b.n	8002d3e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3718      	adds	r7, #24
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}
 8002d46:	bf00      	nop
 8002d48:	40023800 	.word	0x40023800

08002d4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002d4c:	b580      	push	{r7, lr}
 8002d4e:	b084      	sub	sp, #16
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
 8002d54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d101      	bne.n	8002d60 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002d5c:	2301      	movs	r3, #1
 8002d5e:	e0cc      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002d60:	4b68      	ldr	r3, [pc, #416]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f003 030f 	and.w	r3, r3, #15
 8002d68:	683a      	ldr	r2, [r7, #0]
 8002d6a:	429a      	cmp	r2, r3
 8002d6c:	d90c      	bls.n	8002d88 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002d6e:	4b65      	ldr	r3, [pc, #404]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d70:	683a      	ldr	r2, [r7, #0]
 8002d72:	b2d2      	uxtb	r2, r2
 8002d74:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002d76:	4b63      	ldr	r3, [pc, #396]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	683a      	ldr	r2, [r7, #0]
 8002d80:	429a      	cmp	r2, r3
 8002d82:	d001      	beq.n	8002d88 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002d84:	2301      	movs	r3, #1
 8002d86:	e0b8      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0302 	and.w	r3, r3, #2
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d020      	beq.n	8002dd6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f003 0304 	and.w	r3, r3, #4
 8002d9c:	2b00      	cmp	r3, #0
 8002d9e:	d005      	beq.n	8002dac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002da0:	4b59      	ldr	r3, [pc, #356]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	4a58      	ldr	r2, [pc, #352]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002da6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002daa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f003 0308 	and.w	r3, r3, #8
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d005      	beq.n	8002dc4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002db8:	4b53      	ldr	r3, [pc, #332]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dba:	689b      	ldr	r3, [r3, #8]
 8002dbc:	4a52      	ldr	r2, [pc, #328]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dbe:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002dc2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002dc4:	4b50      	ldr	r3, [pc, #320]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dc6:	689b      	ldr	r3, [r3, #8]
 8002dc8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	494d      	ldr	r1, [pc, #308]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dd2:	4313      	orrs	r3, r2
 8002dd4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f003 0301 	and.w	r3, r3, #1
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d044      	beq.n	8002e6c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	2b01      	cmp	r3, #1
 8002de8:	d107      	bne.n	8002dfa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002dea:	4b47      	ldr	r3, [pc, #284]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d119      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e07f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	685b      	ldr	r3, [r3, #4]
 8002dfe:	2b02      	cmp	r3, #2
 8002e00:	d003      	beq.n	8002e0a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002e06:	2b03      	cmp	r3, #3
 8002e08:	d107      	bne.n	8002e1a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e0a:	4b3f      	ldr	r3, [pc, #252]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d109      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e16:	2301      	movs	r3, #1
 8002e18:	e06f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e1a:	4b3b      	ldr	r3, [pc, #236]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f003 0302 	and.w	r3, r3, #2
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d101      	bne.n	8002e2a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002e26:	2301      	movs	r3, #1
 8002e28:	e067      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002e2a:	4b37      	ldr	r3, [pc, #220]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	f023 0203 	bic.w	r2, r3, #3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	685b      	ldr	r3, [r3, #4]
 8002e36:	4934      	ldr	r1, [pc, #208]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002e3c:	f7ff f98e 	bl	800215c <HAL_GetTick>
 8002e40:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e42:	e00a      	b.n	8002e5a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e44:	f7ff f98a 	bl	800215c <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e04f      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002e5a:	4b2b      	ldr	r3, [pc, #172]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002e5c:	689b      	ldr	r3, [r3, #8]
 8002e5e:	f003 020c 	and.w	r2, r3, #12
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	429a      	cmp	r2, r3
 8002e6a:	d1eb      	bne.n	8002e44 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002e6c:	4b25      	ldr	r3, [pc, #148]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	f003 030f 	and.w	r3, r3, #15
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d20c      	bcs.n	8002e94 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e7a:	4b22      	ldr	r3, [pc, #136]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002e7c:	683a      	ldr	r2, [r7, #0]
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e82:	4b20      	ldr	r3, [pc, #128]	; (8002f04 <HAL_RCC_ClockConfig+0x1b8>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f003 030f 	and.w	r3, r3, #15
 8002e8a:	683a      	ldr	r2, [r7, #0]
 8002e8c:	429a      	cmp	r2, r3
 8002e8e:	d001      	beq.n	8002e94 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002e90:	2301      	movs	r3, #1
 8002e92:	e032      	b.n	8002efa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	f003 0304 	and.w	r3, r3, #4
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d008      	beq.n	8002eb2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002ea0:	4b19      	ldr	r3, [pc, #100]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	4916      	ldr	r1, [pc, #88]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002eae:	4313      	orrs	r3, r2
 8002eb0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f003 0308 	and.w	r3, r3, #8
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ebe:	4b12      	ldr	r3, [pc, #72]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ec0:	689b      	ldr	r3, [r3, #8]
 8002ec2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	691b      	ldr	r3, [r3, #16]
 8002eca:	00db      	lsls	r3, r3, #3
 8002ecc:	490e      	ldr	r1, [pc, #56]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002ece:	4313      	orrs	r3, r2
 8002ed0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002ed2:	f000 f821 	bl	8002f18 <HAL_RCC_GetSysClockFreq>
 8002ed6:	4602      	mov	r2, r0
 8002ed8:	4b0b      	ldr	r3, [pc, #44]	; (8002f08 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	091b      	lsrs	r3, r3, #4
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	490a      	ldr	r1, [pc, #40]	; (8002f0c <HAL_RCC_ClockConfig+0x1c0>)
 8002ee4:	5ccb      	ldrb	r3, [r1, r3]
 8002ee6:	fa22 f303 	lsr.w	r3, r2, r3
 8002eea:	4a09      	ldr	r2, [pc, #36]	; (8002f10 <HAL_RCC_ClockConfig+0x1c4>)
 8002eec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002eee:	4b09      	ldr	r3, [pc, #36]	; (8002f14 <HAL_RCC_ClockConfig+0x1c8>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	f7ff f8ee 	bl	80020d4 <HAL_InitTick>

  return HAL_OK;
 8002ef8:	2300      	movs	r3, #0
}
 8002efa:	4618      	mov	r0, r3
 8002efc:	3710      	adds	r7, #16
 8002efe:	46bd      	mov	sp, r7
 8002f00:	bd80      	pop	{r7, pc}
 8002f02:	bf00      	nop
 8002f04:	40023c00 	.word	0x40023c00
 8002f08:	40023800 	.word	0x40023800
 8002f0c:	08009850 	.word	0x08009850
 8002f10:	20000004 	.word	0x20000004
 8002f14:	20000008 	.word	0x20000008

08002f18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002f18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002f1c:	b090      	sub	sp, #64	; 0x40
 8002f1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002f20:	2300      	movs	r3, #0
 8002f22:	637b      	str	r3, [r7, #52]	; 0x34
 8002f24:	2300      	movs	r3, #0
 8002f26:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f28:	2300      	movs	r3, #0
 8002f2a:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8002f2c:	2300      	movs	r3, #0
 8002f2e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002f30:	4b59      	ldr	r3, [pc, #356]	; (8003098 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	f003 030c 	and.w	r3, r3, #12
 8002f38:	2b08      	cmp	r3, #8
 8002f3a:	d00d      	beq.n	8002f58 <HAL_RCC_GetSysClockFreq+0x40>
 8002f3c:	2b08      	cmp	r3, #8
 8002f3e:	f200 80a1 	bhi.w	8003084 <HAL_RCC_GetSysClockFreq+0x16c>
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d002      	beq.n	8002f4c <HAL_RCC_GetSysClockFreq+0x34>
 8002f46:	2b04      	cmp	r3, #4
 8002f48:	d003      	beq.n	8002f52 <HAL_RCC_GetSysClockFreq+0x3a>
 8002f4a:	e09b      	b.n	8003084 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002f4c:	4b53      	ldr	r3, [pc, #332]	; (800309c <HAL_RCC_GetSysClockFreq+0x184>)
 8002f4e:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8002f50:	e09b      	b.n	800308a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002f52:	4b53      	ldr	r3, [pc, #332]	; (80030a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f54:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8002f56:	e098      	b.n	800308a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f58:	4b4f      	ldr	r3, [pc, #316]	; (8003098 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002f60:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f62:	4b4d      	ldr	r3, [pc, #308]	; (8003098 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f64:	685b      	ldr	r3, [r3, #4]
 8002f66:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d028      	beq.n	8002fc0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f6e:	4b4a      	ldr	r3, [pc, #296]	; (8003098 <HAL_RCC_GetSysClockFreq+0x180>)
 8002f70:	685b      	ldr	r3, [r3, #4]
 8002f72:	099b      	lsrs	r3, r3, #6
 8002f74:	2200      	movs	r2, #0
 8002f76:	623b      	str	r3, [r7, #32]
 8002f78:	627a      	str	r2, [r7, #36]	; 0x24
 8002f7a:	6a3b      	ldr	r3, [r7, #32]
 8002f7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8002f80:	2100      	movs	r1, #0
 8002f82:	4b47      	ldr	r3, [pc, #284]	; (80030a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f84:	fb03 f201 	mul.w	r2, r3, r1
 8002f88:	2300      	movs	r3, #0
 8002f8a:	fb00 f303 	mul.w	r3, r0, r3
 8002f8e:	4413      	add	r3, r2
 8002f90:	4a43      	ldr	r2, [pc, #268]	; (80030a0 <HAL_RCC_GetSysClockFreq+0x188>)
 8002f92:	fba0 1202 	umull	r1, r2, r0, r2
 8002f96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002f98:	460a      	mov	r2, r1
 8002f9a:	62ba      	str	r2, [r7, #40]	; 0x28
 8002f9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002f9e:	4413      	add	r3, r2
 8002fa0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fa2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	61bb      	str	r3, [r7, #24]
 8002fa8:	61fa      	str	r2, [r7, #28]
 8002faa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002fae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002fb2:	f7fd fe79 	bl	8000ca8 <__aeabi_uldivmod>
 8002fb6:	4602      	mov	r2, r0
 8002fb8:	460b      	mov	r3, r1
 8002fba:	4613      	mov	r3, r2
 8002fbc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002fbe:	e053      	b.n	8003068 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002fc0:	4b35      	ldr	r3, [pc, #212]	; (8003098 <HAL_RCC_GetSysClockFreq+0x180>)
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	099b      	lsrs	r3, r3, #6
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	613b      	str	r3, [r7, #16]
 8002fca:	617a      	str	r2, [r7, #20]
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8002fd2:	f04f 0b00 	mov.w	fp, #0
 8002fd6:	4652      	mov	r2, sl
 8002fd8:	465b      	mov	r3, fp
 8002fda:	f04f 0000 	mov.w	r0, #0
 8002fde:	f04f 0100 	mov.w	r1, #0
 8002fe2:	0159      	lsls	r1, r3, #5
 8002fe4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fe8:	0150      	lsls	r0, r2, #5
 8002fea:	4602      	mov	r2, r0
 8002fec:	460b      	mov	r3, r1
 8002fee:	ebb2 080a 	subs.w	r8, r2, sl
 8002ff2:	eb63 090b 	sbc.w	r9, r3, fp
 8002ff6:	f04f 0200 	mov.w	r2, #0
 8002ffa:	f04f 0300 	mov.w	r3, #0
 8002ffe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003002:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003006:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800300a:	ebb2 0408 	subs.w	r4, r2, r8
 800300e:	eb63 0509 	sbc.w	r5, r3, r9
 8003012:	f04f 0200 	mov.w	r2, #0
 8003016:	f04f 0300 	mov.w	r3, #0
 800301a:	00eb      	lsls	r3, r5, #3
 800301c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003020:	00e2      	lsls	r2, r4, #3
 8003022:	4614      	mov	r4, r2
 8003024:	461d      	mov	r5, r3
 8003026:	eb14 030a 	adds.w	r3, r4, sl
 800302a:	603b      	str	r3, [r7, #0]
 800302c:	eb45 030b 	adc.w	r3, r5, fp
 8003030:	607b      	str	r3, [r7, #4]
 8003032:	f04f 0200 	mov.w	r2, #0
 8003036:	f04f 0300 	mov.w	r3, #0
 800303a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800303e:	4629      	mov	r1, r5
 8003040:	028b      	lsls	r3, r1, #10
 8003042:	4621      	mov	r1, r4
 8003044:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003048:	4621      	mov	r1, r4
 800304a:	028a      	lsls	r2, r1, #10
 800304c:	4610      	mov	r0, r2
 800304e:	4619      	mov	r1, r3
 8003050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003052:	2200      	movs	r2, #0
 8003054:	60bb      	str	r3, [r7, #8]
 8003056:	60fa      	str	r2, [r7, #12]
 8003058:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800305c:	f7fd fe24 	bl	8000ca8 <__aeabi_uldivmod>
 8003060:	4602      	mov	r2, r0
 8003062:	460b      	mov	r3, r1
 8003064:	4613      	mov	r3, r2
 8003066:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003068:	4b0b      	ldr	r3, [pc, #44]	; (8003098 <HAL_RCC_GetSysClockFreq+0x180>)
 800306a:	685b      	ldr	r3, [r3, #4]
 800306c:	0c1b      	lsrs	r3, r3, #16
 800306e:	f003 0303 	and.w	r3, r3, #3
 8003072:	3301      	adds	r3, #1
 8003074:	005b      	lsls	r3, r3, #1
 8003076:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8003078:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800307a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800307c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003080:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003082:	e002      	b.n	800308a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003084:	4b05      	ldr	r3, [pc, #20]	; (800309c <HAL_RCC_GetSysClockFreq+0x184>)
 8003086:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003088:	bf00      	nop
    }
  }
  return sysclockfreq;
 800308a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800308c:	4618      	mov	r0, r3
 800308e:	3740      	adds	r7, #64	; 0x40
 8003090:	46bd      	mov	sp, r7
 8003092:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003096:	bf00      	nop
 8003098:	40023800 	.word	0x40023800
 800309c:	00f42400 	.word	0x00f42400
 80030a0:	017d7840 	.word	0x017d7840

080030a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80030a8:	4b03      	ldr	r3, [pc, #12]	; (80030b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80030aa:	681b      	ldr	r3, [r3, #0]
}
 80030ac:	4618      	mov	r0, r3
 80030ae:	46bd      	mov	sp, r7
 80030b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030b4:	4770      	bx	lr
 80030b6:	bf00      	nop
 80030b8:	20000004 	.word	0x20000004

080030bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80030c0:	f7ff fff0 	bl	80030a4 <HAL_RCC_GetHCLKFreq>
 80030c4:	4602      	mov	r2, r0
 80030c6:	4b05      	ldr	r3, [pc, #20]	; (80030dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	0a9b      	lsrs	r3, r3, #10
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	4903      	ldr	r1, [pc, #12]	; (80030e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030d2:	5ccb      	ldrb	r3, [r1, r3]
 80030d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d8:	4618      	mov	r0, r3
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40023800 	.word	0x40023800
 80030e0:	08009860 	.word	0x08009860

080030e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80030e8:	f7ff ffdc 	bl	80030a4 <HAL_RCC_GetHCLKFreq>
 80030ec:	4602      	mov	r2, r0
 80030ee:	4b05      	ldr	r3, [pc, #20]	; (8003104 <HAL_RCC_GetPCLK2Freq+0x20>)
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	0b5b      	lsrs	r3, r3, #13
 80030f4:	f003 0307 	and.w	r3, r3, #7
 80030f8:	4903      	ldr	r1, [pc, #12]	; (8003108 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030fa:	5ccb      	ldrb	r3, [r1, r3]
 80030fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003100:	4618      	mov	r0, r3
 8003102:	bd80      	pop	{r7, pc}
 8003104:	40023800 	.word	0x40023800
 8003108:	08009860 	.word	0x08009860

0800310c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800310c:	b580      	push	{r7, lr}
 800310e:	b086      	sub	sp, #24
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003114:	2300      	movs	r3, #0
 8003116:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f003 0301 	and.w	r3, r3, #1
 8003124:	2b00      	cmp	r3, #0
 8003126:	d10b      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003130:	2b00      	cmp	r3, #0
 8003132:	d105      	bne.n	8003140 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800313c:	2b00      	cmp	r3, #0
 800313e:	d075      	beq.n	800322c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003140:	4b91      	ldr	r3, [pc, #580]	; (8003388 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003142:	2200      	movs	r2, #0
 8003144:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003146:	f7ff f809 	bl	800215c <HAL_GetTick>
 800314a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800314c:	e008      	b.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800314e:	f7ff f805 	bl	800215c <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	697b      	ldr	r3, [r7, #20]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e189      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003160:	4b8a      	ldr	r3, [pc, #552]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1f0      	bne.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0301 	and.w	r3, r3, #1
 8003174:	2b00      	cmp	r3, #0
 8003176:	d009      	beq.n	800318c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	019a      	lsls	r2, r3, #6
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	071b      	lsls	r3, r3, #28
 8003184:	4981      	ldr	r1, [pc, #516]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003186:	4313      	orrs	r3, r2
 8003188:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f003 0302 	and.w	r3, r3, #2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d01f      	beq.n	80031d8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003198:	4b7c      	ldr	r3, [pc, #496]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800319a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800319e:	0f1b      	lsrs	r3, r3, #28
 80031a0:	f003 0307 	and.w	r3, r3, #7
 80031a4:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	019a      	lsls	r2, r3, #6
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	68db      	ldr	r3, [r3, #12]
 80031b0:	061b      	lsls	r3, r3, #24
 80031b2:	431a      	orrs	r2, r3
 80031b4:	693b      	ldr	r3, [r7, #16]
 80031b6:	071b      	lsls	r3, r3, #28
 80031b8:	4974      	ldr	r1, [pc, #464]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031ba:	4313      	orrs	r3, r2
 80031bc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80031c0:	4b72      	ldr	r3, [pc, #456]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031c6:	f023 021f 	bic.w	r2, r3, #31
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	69db      	ldr	r3, [r3, #28]
 80031ce:	3b01      	subs	r3, #1
 80031d0:	496e      	ldr	r1, [pc, #440]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031d2:	4313      	orrs	r3, r2
 80031d4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d00d      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	685b      	ldr	r3, [r3, #4]
 80031e8:	019a      	lsls	r2, r3, #6
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	68db      	ldr	r3, [r3, #12]
 80031ee:	061b      	lsls	r3, r3, #24
 80031f0:	431a      	orrs	r2, r3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	689b      	ldr	r3, [r3, #8]
 80031f6:	071b      	lsls	r3, r3, #28
 80031f8:	4964      	ldr	r1, [pc, #400]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80031fa:	4313      	orrs	r3, r2
 80031fc:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003200:	4b61      	ldr	r3, [pc, #388]	; (8003388 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8003202:	2201      	movs	r2, #1
 8003204:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003206:	f7fe ffa9 	bl	800215c <HAL_GetTick>
 800320a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800320c:	e008      	b.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800320e:	f7fe ffa5 	bl	800215c <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	697b      	ldr	r3, [r7, #20]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e129      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003220:	4b5a      	ldr	r3, [pc, #360]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d0f0      	beq.n	800320e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0304 	and.w	r3, r3, #4
 8003234:	2b00      	cmp	r3, #0
 8003236:	d105      	bne.n	8003244 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8003240:	2b00      	cmp	r3, #0
 8003242:	d079      	beq.n	8003338 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003244:	4b52      	ldr	r3, [pc, #328]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8003246:	2200      	movs	r2, #0
 8003248:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800324a:	f7fe ff87 	bl	800215c <HAL_GetTick>
 800324e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003250:	e008      	b.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003252:	f7fe ff83 	bl	800215c <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e107      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003264:	4b49      	ldr	r3, [pc, #292]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800326c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003270:	d0ef      	beq.n	8003252 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f003 0304 	and.w	r3, r3, #4
 800327a:	2b00      	cmp	r3, #0
 800327c:	d020      	beq.n	80032c0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800327e:	4b43      	ldr	r3, [pc, #268]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003280:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003284:	0f1b      	lsrs	r3, r3, #28
 8003286:	f003 0307 	and.w	r3, r3, #7
 800328a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	691b      	ldr	r3, [r3, #16]
 8003290:	019a      	lsls	r2, r3, #6
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	061b      	lsls	r3, r3, #24
 8003298:	431a      	orrs	r2, r3
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	071b      	lsls	r3, r3, #28
 800329e:	493b      	ldr	r1, [pc, #236]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032a0:	4313      	orrs	r3, r2
 80032a2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80032a6:	4b39      	ldr	r3, [pc, #228]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032a8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032ac:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	6a1b      	ldr	r3, [r3, #32]
 80032b4:	3b01      	subs	r3, #1
 80032b6:	021b      	lsls	r3, r3, #8
 80032b8:	4934      	ldr	r1, [pc, #208]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032ba:	4313      	orrs	r3, r2
 80032bc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	f003 0308 	and.w	r3, r3, #8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d01e      	beq.n	800330a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80032cc:	4b2f      	ldr	r3, [pc, #188]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80032d2:	0e1b      	lsrs	r3, r3, #24
 80032d4:	f003 030f 	and.w	r3, r3, #15
 80032d8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	691b      	ldr	r3, [r3, #16]
 80032de:	019a      	lsls	r2, r3, #6
 80032e0:	693b      	ldr	r3, [r7, #16]
 80032e2:	061b      	lsls	r3, r3, #24
 80032e4:	431a      	orrs	r2, r3
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	699b      	ldr	r3, [r3, #24]
 80032ea:	071b      	lsls	r3, r3, #28
 80032ec:	4927      	ldr	r1, [pc, #156]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032ee:	4313      	orrs	r3, r2
 80032f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80032f4:	4b25      	ldr	r3, [pc, #148]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80032f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032fa:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003302:	4922      	ldr	r1, [pc, #136]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003304:	4313      	orrs	r3, r2
 8003306:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800330a:	4b21      	ldr	r3, [pc, #132]	; (8003390 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800330c:	2201      	movs	r2, #1
 800330e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003310:	f7fe ff24 	bl	800215c <HAL_GetTick>
 8003314:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003316:	e008      	b.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003318:	f7fe ff20 	bl	800215c <HAL_GetTick>
 800331c:	4602      	mov	r2, r0
 800331e:	697b      	ldr	r3, [r7, #20]
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	2b02      	cmp	r3, #2
 8003324:	d901      	bls.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003326:	2303      	movs	r3, #3
 8003328:	e0a4      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800332a:	4b18      	ldr	r3, [pc, #96]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003332:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003336:	d1ef      	bne.n	8003318 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	f003 0320 	and.w	r3, r3, #32
 8003340:	2b00      	cmp	r3, #0
 8003342:	f000 808b 	beq.w	800345c <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8003346:	2300      	movs	r3, #0
 8003348:	60fb      	str	r3, [r7, #12]
 800334a:	4b10      	ldr	r3, [pc, #64]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800334c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334e:	4a0f      	ldr	r2, [pc, #60]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003350:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003354:	6413      	str	r3, [r2, #64]	; 0x40
 8003356:	4b0d      	ldr	r3, [pc, #52]	; (800338c <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8003358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800335a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800335e:	60fb      	str	r3, [r7, #12]
 8003360:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003362:	4b0c      	ldr	r3, [pc, #48]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	4a0b      	ldr	r2, [pc, #44]	; (8003394 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8003368:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800336c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800336e:	f7fe fef5 	bl	800215c <HAL_GetTick>
 8003372:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003374:	e010      	b.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8003376:	f7fe fef1 	bl	800215c <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	697b      	ldr	r3, [r7, #20]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	2b02      	cmp	r3, #2
 8003382:	d909      	bls.n	8003398 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8003384:	2303      	movs	r3, #3
 8003386:	e075      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8003388:	42470068 	.word	0x42470068
 800338c:	40023800 	.word	0x40023800
 8003390:	42470070 	.word	0x42470070
 8003394:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003398:	4b38      	ldr	r3, [pc, #224]	; (800347c <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d0e8      	beq.n	8003376 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80033a4:	4b36      	ldr	r3, [pc, #216]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80033a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033a8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033ac:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80033ae:	693b      	ldr	r3, [r7, #16]
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d02f      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x308>
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033bc:	693a      	ldr	r2, [r7, #16]
 80033be:	429a      	cmp	r2, r3
 80033c0:	d028      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80033c2:	4b2f      	ldr	r3, [pc, #188]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80033c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033ca:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80033cc:	4b2d      	ldr	r3, [pc, #180]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80033d2:	4b2c      	ldr	r3, [pc, #176]	; (8003484 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80033d8:	4a29      	ldr	r2, [pc, #164]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80033da:	693b      	ldr	r3, [r7, #16]
 80033dc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80033de:	4b28      	ldr	r3, [pc, #160]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80033e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033e2:	f003 0301 	and.w	r3, r3, #1
 80033e6:	2b01      	cmp	r3, #1
 80033e8:	d114      	bne.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80033ea:	f7fe feb7 	bl	800215c <HAL_GetTick>
 80033ee:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033f0:	e00a      	b.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80033f2:	f7fe feb3 	bl	800215c <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	697b      	ldr	r3, [r7, #20]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003400:	4293      	cmp	r3, r2
 8003402:	d901      	bls.n	8003408 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8003404:	2303      	movs	r3, #3
 8003406:	e035      	b.n	8003474 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003408:	4b1d      	ldr	r3, [pc, #116]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800340a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800340c:	f003 0302 	and.w	r3, r3, #2
 8003410:	2b00      	cmp	r3, #0
 8003412:	d0ee      	beq.n	80033f2 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003418:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800341c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003420:	d10d      	bne.n	800343e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8003422:	4b17      	ldr	r3, [pc, #92]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003424:	689b      	ldr	r3, [r3, #8]
 8003426:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800342e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8003432:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003436:	4912      	ldr	r1, [pc, #72]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003438:	4313      	orrs	r3, r2
 800343a:	608b      	str	r3, [r1, #8]
 800343c:	e005      	b.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800343e:	4b10      	ldr	r3, [pc, #64]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	4a0f      	ldr	r2, [pc, #60]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003444:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003448:	6093      	str	r3, [r2, #8]
 800344a:	4b0d      	ldr	r3, [pc, #52]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800344c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003452:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003456:	490a      	ldr	r1, [pc, #40]	; (8003480 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8003458:	4313      	orrs	r3, r2
 800345a:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f003 0310 	and.w	r3, r3, #16
 8003464:	2b00      	cmp	r3, #0
 8003466:	d004      	beq.n	8003472 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800346e:	4b06      	ldr	r3, [pc, #24]	; (8003488 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8003470:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8003472:	2300      	movs	r3, #0
}
 8003474:	4618      	mov	r0, r3
 8003476:	3718      	adds	r7, #24
 8003478:	46bd      	mov	sp, r7
 800347a:	bd80      	pop	{r7, pc}
 800347c:	40007000 	.word	0x40007000
 8003480:	40023800 	.word	0x40023800
 8003484:	42470e40 	.word	0x42470e40
 8003488:	424711e0 	.word	0x424711e0

0800348c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003494:	2301      	movs	r3, #1
 8003496:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d101      	bne.n	80034a2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e066      	b.n	8003570 <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	7f5b      	ldrb	r3, [r3, #29]
 80034a6:	b2db      	uxtb	r3, r3
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d105      	bne.n	80034b8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2200      	movs	r2, #0
 80034b0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7fe fb6a 	bl	8001b8c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2202      	movs	r2, #2
 80034bc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	22ca      	movs	r2, #202	; 0xca
 80034c4:	625a      	str	r2, [r3, #36]	; 0x24
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2253      	movs	r2, #83	; 0x53
 80034cc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80034ce:	6878      	ldr	r0, [r7, #4]
 80034d0:	f000 f998 	bl	8003804 <RTC_EnterInitMode>
 80034d4:	4603      	mov	r3, r0
 80034d6:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d12c      	bne.n	8003538 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	689b      	ldr	r3, [r3, #8]
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	6812      	ldr	r2, [r2, #0]
 80034e8:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80034ec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80034f0:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	6899      	ldr	r1, [r3, #8]
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	685a      	ldr	r2, [r3, #4]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	691b      	ldr	r3, [r3, #16]
 8003500:	431a      	orrs	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	695b      	ldr	r3, [r3, #20]
 8003506:	431a      	orrs	r2, r3
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	430a      	orrs	r2, r1
 800350e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	687a      	ldr	r2, [r7, #4]
 8003516:	68d2      	ldr	r2, [r2, #12]
 8003518:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	6919      	ldr	r1, [r3, #16]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	041a      	lsls	r2, r3, #16
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	430a      	orrs	r2, r1
 800352c:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800352e:	6878      	ldr	r0, [r7, #4]
 8003530:	f000 f99f 	bl	8003872 <RTC_ExitInitMode>
 8003534:	4603      	mov	r3, r0
 8003536:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8003538:	7bfb      	ldrb	r3, [r7, #15]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d113      	bne.n	8003566 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800354c:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	699a      	ldr	r2, [r3, #24]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	430a      	orrs	r2, r1
 800355e:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2201      	movs	r2, #1
 8003564:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	22ff      	movs	r2, #255	; 0xff
 800356c:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800356e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003570:	4618      	mov	r0, r3
 8003572:	3710      	adds	r7, #16
 8003574:	46bd      	mov	sp, r7
 8003576:	bd80      	pop	{r7, pc}

08003578 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8003578:	b590      	push	{r4, r7, lr}
 800357a:	b087      	sub	sp, #28
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8003584:	2300      	movs	r3, #0
 8003586:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	7f1b      	ldrb	r3, [r3, #28]
 800358c:	2b01      	cmp	r3, #1
 800358e:	d101      	bne.n	8003594 <HAL_RTC_SetTime+0x1c>
 8003590:	2302      	movs	r3, #2
 8003592:	e087      	b.n	80036a4 <HAL_RTC_SetTime+0x12c>
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	2201      	movs	r2, #1
 8003598:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800359a:	68fb      	ldr	r3, [r7, #12]
 800359c:	2202      	movs	r2, #2
 800359e:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d126      	bne.n	80035f4 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	689b      	ldr	r3, [r3, #8]
 80035ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d102      	bne.n	80035ba <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80035b4:	68bb      	ldr	r3, [r7, #8]
 80035b6:	2200      	movs	r2, #0
 80035b8:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035ba:	68bb      	ldr	r3, [r7, #8]
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	4618      	mov	r0, r3
 80035c0:	f000 f97c 	bl	80038bc <RTC_ByteToBcd2>
 80035c4:	4603      	mov	r3, r0
 80035c6:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	785b      	ldrb	r3, [r3, #1]
 80035cc:	4618      	mov	r0, r3
 80035ce:	f000 f975 	bl	80038bc <RTC_ByteToBcd2>
 80035d2:	4603      	mov	r3, r0
 80035d4:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035d6:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80035d8:	68bb      	ldr	r3, [r7, #8]
 80035da:	789b      	ldrb	r3, [r3, #2]
 80035dc:	4618      	mov	r0, r3
 80035de:	f000 f96d 	bl	80038bc <RTC_ByteToBcd2>
 80035e2:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80035e4:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80035e8:	68bb      	ldr	r3, [r7, #8]
 80035ea:	78db      	ldrb	r3, [r3, #3]
 80035ec:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80035ee:	4313      	orrs	r3, r2
 80035f0:	617b      	str	r3, [r7, #20]
 80035f2:	e018      	b.n	8003626 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	689b      	ldr	r3, [r3, #8]
 80035fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d102      	bne.n	8003608 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8003602:	68bb      	ldr	r3, [r7, #8]
 8003604:	2200      	movs	r2, #0
 8003606:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	781b      	ldrb	r3, [r3, #0]
 800360c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	785b      	ldrb	r3, [r3, #1]
 8003612:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003614:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8003616:	68ba      	ldr	r2, [r7, #8]
 8003618:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800361a:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	78db      	ldrb	r3, [r3, #3]
 8003620:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8003622:	4313      	orrs	r3, r2
 8003624:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	22ca      	movs	r2, #202	; 0xca
 800362c:	625a      	str	r2, [r3, #36]	; 0x24
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	2253      	movs	r2, #83	; 0x53
 8003634:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003636:	68f8      	ldr	r0, [r7, #12]
 8003638:	f000 f8e4 	bl	8003804 <RTC_EnterInitMode>
 800363c:	4603      	mov	r3, r0
 800363e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003640:	7cfb      	ldrb	r3, [r7, #19]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d120      	bne.n	8003688 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	681a      	ldr	r2, [r3, #0]
 800364a:	697b      	ldr	r3, [r7, #20]
 800364c:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8003650:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8003654:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	689a      	ldr	r2, [r3, #8]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003664:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	6899      	ldr	r1, [r3, #8]
 800366c:	68bb      	ldr	r3, [r7, #8]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	691b      	ldr	r3, [r3, #16]
 8003674:	431a      	orrs	r2, r3
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	430a      	orrs	r2, r1
 800367c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800367e:	68f8      	ldr	r0, [r7, #12]
 8003680:	f000 f8f7 	bl	8003872 <RTC_ExitInitMode>
 8003684:	4603      	mov	r3, r0
 8003686:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003688:	7cfb      	ldrb	r3, [r7, #19]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d102      	bne.n	8003694 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	2201      	movs	r2, #1
 8003692:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	22ff      	movs	r2, #255	; 0xff
 800369a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	2200      	movs	r2, #0
 80036a0:	771a      	strb	r2, [r3, #28]

  return status;
 80036a2:	7cfb      	ldrb	r3, [r7, #19]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	371c      	adds	r7, #28
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd90      	pop	{r4, r7, pc}

080036ac <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80036ac:	b590      	push	{r4, r7, lr}
 80036ae:	b087      	sub	sp, #28
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	60f8      	str	r0, [r7, #12]
 80036b4:	60b9      	str	r1, [r7, #8]
 80036b6:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80036b8:	2300      	movs	r3, #0
 80036ba:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	7f1b      	ldrb	r3, [r3, #28]
 80036c0:	2b01      	cmp	r3, #1
 80036c2:	d101      	bne.n	80036c8 <HAL_RTC_SetDate+0x1c>
 80036c4:	2302      	movs	r3, #2
 80036c6:	e071      	b.n	80037ac <HAL_RTC_SetDate+0x100>
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2201      	movs	r2, #1
 80036cc:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	2202      	movs	r2, #2
 80036d2:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d10e      	bne.n	80036f8 <HAL_RTC_SetDate+0x4c>
 80036da:	68bb      	ldr	r3, [r7, #8]
 80036dc:	785b      	ldrb	r3, [r3, #1]
 80036de:	f003 0310 	and.w	r3, r3, #16
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d008      	beq.n	80036f8 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80036e6:	68bb      	ldr	r3, [r7, #8]
 80036e8:	785b      	ldrb	r3, [r3, #1]
 80036ea:	f023 0310 	bic.w	r3, r3, #16
 80036ee:	b2db      	uxtb	r3, r3
 80036f0:	330a      	adds	r3, #10
 80036f2:	b2da      	uxtb	r2, r3
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d11c      	bne.n	8003738 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	78db      	ldrb	r3, [r3, #3]
 8003702:	4618      	mov	r0, r3
 8003704:	f000 f8da 	bl	80038bc <RTC_ByteToBcd2>
 8003708:	4603      	mov	r3, r0
 800370a:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800370c:	68bb      	ldr	r3, [r7, #8]
 800370e:	785b      	ldrb	r3, [r3, #1]
 8003710:	4618      	mov	r0, r3
 8003712:	f000 f8d3 	bl	80038bc <RTC_ByteToBcd2>
 8003716:	4603      	mov	r3, r0
 8003718:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800371a:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	789b      	ldrb	r3, [r3, #2]
 8003720:	4618      	mov	r0, r3
 8003722:	f000 f8cb 	bl	80038bc <RTC_ByteToBcd2>
 8003726:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8003728:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800372c:	68bb      	ldr	r3, [r7, #8]
 800372e:	781b      	ldrb	r3, [r3, #0]
 8003730:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8003732:	4313      	orrs	r3, r2
 8003734:	617b      	str	r3, [r7, #20]
 8003736:	e00e      	b.n	8003756 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	78db      	ldrb	r3, [r3, #3]
 800373c:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	785b      	ldrb	r3, [r3, #1]
 8003742:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003744:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8003746:	68ba      	ldr	r2, [r7, #8]
 8003748:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800374a:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800374c:	68bb      	ldr	r3, [r7, #8]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8003752:	4313      	orrs	r3, r2
 8003754:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	22ca      	movs	r2, #202	; 0xca
 800375c:	625a      	str	r2, [r3, #36]	; 0x24
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	2253      	movs	r2, #83	; 0x53
 8003764:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8003766:	68f8      	ldr	r0, [r7, #12]
 8003768:	f000 f84c 	bl	8003804 <RTC_EnterInitMode>
 800376c:	4603      	mov	r3, r0
 800376e:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8003770:	7cfb      	ldrb	r3, [r7, #19]
 8003772:	2b00      	cmp	r3, #0
 8003774:	d10c      	bne.n	8003790 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681a      	ldr	r2, [r3, #0]
 800377a:	697b      	ldr	r3, [r7, #20]
 800377c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8003780:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8003784:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8003786:	68f8      	ldr	r0, [r7, #12]
 8003788:	f000 f873 	bl	8003872 <RTC_ExitInitMode>
 800378c:	4603      	mov	r3, r0
 800378e:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8003790:	7cfb      	ldrb	r3, [r7, #19]
 8003792:	2b00      	cmp	r3, #0
 8003794:	d102      	bne.n	800379c <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2201      	movs	r2, #1
 800379a:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	22ff      	movs	r2, #255	; 0xff
 80037a2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	2200      	movs	r2, #0
 80037a8:	771a      	strb	r2, [r3, #28]

  return status;
 80037aa:	7cfb      	ldrb	r3, [r7, #19]
}
 80037ac:	4618      	mov	r0, r3
 80037ae:	371c      	adds	r7, #28
 80037b0:	46bd      	mov	sp, r7
 80037b2:	bd90      	pop	{r4, r7, pc}

080037b4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b084      	sub	sp, #16
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80037bc:	2300      	movs	r3, #0
 80037be:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68da      	ldr	r2, [r3, #12]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80037ce:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80037d0:	f7fe fcc4 	bl	800215c <HAL_GetTick>
 80037d4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80037d6:	e009      	b.n	80037ec <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80037d8:	f7fe fcc0 	bl	800215c <HAL_GetTick>
 80037dc:	4602      	mov	r2, r0
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	1ad3      	subs	r3, r2, r3
 80037e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80037e6:	d901      	bls.n	80037ec <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80037e8:	2303      	movs	r3, #3
 80037ea:	e007      	b.n	80037fc <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	68db      	ldr	r3, [r3, #12]
 80037f2:	f003 0320 	and.w	r3, r3, #32
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d0ee      	beq.n	80037d8 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3710      	adds	r7, #16
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800380c:	2300      	movs	r3, #0
 800380e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8003810:	2300      	movs	r3, #0
 8003812:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	68db      	ldr	r3, [r3, #12]
 800381a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800381e:	2b00      	cmp	r3, #0
 8003820:	d122      	bne.n	8003868 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	68da      	ldr	r2, [r3, #12]
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003830:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003832:	f7fe fc93 	bl	800215c <HAL_GetTick>
 8003836:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003838:	e00c      	b.n	8003854 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800383a:	f7fe fc8f 	bl	800215c <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	68bb      	ldr	r3, [r7, #8]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003848:	d904      	bls.n	8003854 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2204      	movs	r2, #4
 800384e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	68db      	ldr	r3, [r3, #12]
 800385a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d102      	bne.n	8003868 <RTC_EnterInitMode+0x64>
 8003862:	7bfb      	ldrb	r3, [r7, #15]
 8003864:	2b01      	cmp	r3, #1
 8003866:	d1e8      	bne.n	800383a <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8003868:	7bfb      	ldrb	r3, [r7, #15]
}
 800386a:	4618      	mov	r0, r3
 800386c:	3710      	adds	r7, #16
 800386e:	46bd      	mov	sp, r7
 8003870:	bd80      	pop	{r7, pc}

08003872 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8003872:	b580      	push	{r7, lr}
 8003874:	b084      	sub	sp, #16
 8003876:	af00      	add	r7, sp, #0
 8003878:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800387a:	2300      	movs	r3, #0
 800387c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68da      	ldr	r2, [r3, #12]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800388c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	f003 0320 	and.w	r3, r3, #32
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10a      	bne.n	80038b2 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800389c:	6878      	ldr	r0, [r7, #4]
 800389e:	f7ff ff89 	bl	80037b4 <HAL_RTC_WaitForSynchro>
 80038a2:	4603      	mov	r3, r0
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d004      	beq.n	80038b2 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2204      	movs	r2, #4
 80038ac:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 80038ae:	2301      	movs	r3, #1
 80038b0:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 80038b2:	7bfb      	ldrb	r3, [r7, #15]
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3710      	adds	r7, #16
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80038bc:	b480      	push	{r7}
 80038be:	b085      	sub	sp, #20
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	4603      	mov	r3, r0
 80038c4:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 80038ca:	e005      	b.n	80038d8 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80038cc:	7bfb      	ldrb	r3, [r7, #15]
 80038ce:	3301      	adds	r3, #1
 80038d0:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 80038d2:	79fb      	ldrb	r3, [r7, #7]
 80038d4:	3b0a      	subs	r3, #10
 80038d6:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80038d8:	79fb      	ldrb	r3, [r7, #7]
 80038da:	2b09      	cmp	r3, #9
 80038dc:	d8f6      	bhi.n	80038cc <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80038de:	7bfb      	ldrb	r3, [r7, #15]
 80038e0:	011b      	lsls	r3, r3, #4
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	79fb      	ldrb	r3, [r7, #7]
 80038e6:	4313      	orrs	r3, r2
 80038e8:	b2db      	uxtb	r3, r3
}
 80038ea:	4618      	mov	r0, r3
 80038ec:	3714      	adds	r7, #20
 80038ee:	46bd      	mov	sp, r7
 80038f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038f4:	4770      	bx	lr

080038f6 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e03f      	b.n	8003988 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7fe fae7 	bl	8001ef0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2224      	movs	r2, #36	; 0x24
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	68da      	ldr	r2, [r3, #12]
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003938:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fe1c 	bl	8004578 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	691a      	ldr	r2, [r3, #16]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800394e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695a      	ldr	r2, [r3, #20]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800395e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68da      	ldr	r2, [r3, #12]
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800396e:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2200      	movs	r2, #0
 8003974:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2220      	movs	r2, #32
 800397a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	2220      	movs	r2, #32
 8003982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003986:	2300      	movs	r3, #0
}
 8003988:	4618      	mov	r0, r3
 800398a:	3708      	adds	r7, #8
 800398c:	46bd      	mov	sp, r7
 800398e:	bd80      	pop	{r7, pc}

08003990 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b08a      	sub	sp, #40	; 0x28
 8003994:	af02      	add	r7, sp, #8
 8003996:	60f8      	str	r0, [r7, #12]
 8003998:	60b9      	str	r1, [r7, #8]
 800399a:	603b      	str	r3, [r7, #0]
 800399c:	4613      	mov	r3, r2
 800399e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80039a0:	2300      	movs	r3, #0
 80039a2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b20      	cmp	r3, #32
 80039ae:	d17c      	bne.n	8003aaa <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d002      	beq.n	80039bc <HAL_UART_Transmit+0x2c>
 80039b6:	88fb      	ldrh	r3, [r7, #6]
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d101      	bne.n	80039c0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e075      	b.n	8003aac <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d101      	bne.n	80039ce <HAL_UART_Transmit+0x3e>
 80039ca:	2302      	movs	r3, #2
 80039cc:	e06e      	b.n	8003aac <HAL_UART_Transmit+0x11c>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	2200      	movs	r2, #0
 80039da:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2221      	movs	r2, #33	; 0x21
 80039e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80039e4:	f7fe fbba 	bl	800215c <HAL_GetTick>
 80039e8:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	88fa      	ldrh	r2, [r7, #6]
 80039ee:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	88fa      	ldrh	r2, [r7, #6]
 80039f4:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	689b      	ldr	r3, [r3, #8]
 80039fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80039fe:	d108      	bne.n	8003a12 <HAL_UART_Transmit+0x82>
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	691b      	ldr	r3, [r3, #16]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d104      	bne.n	8003a12 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8003a08:	2300      	movs	r3, #0
 8003a0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	61bb      	str	r3, [r7, #24]
 8003a10:	e003      	b.n	8003a1a <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a16:	2300      	movs	r3, #0
 8003a18:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	2200      	movs	r2, #0
 8003a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8003a22:	e02a      	b.n	8003a7a <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	9300      	str	r3, [sp, #0]
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	2180      	movs	r1, #128	; 0x80
 8003a2e:	68f8      	ldr	r0, [r7, #12]
 8003a30:	f000 fb9a 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d001      	beq.n	8003a3e <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8003a3a:	2303      	movs	r3, #3
 8003a3c:	e036      	b.n	8003aac <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8003a3e:	69fb      	ldr	r3, [r7, #28]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d10b      	bne.n	8003a5c <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a44:	69bb      	ldr	r3, [r7, #24]
 8003a46:	881b      	ldrh	r3, [r3, #0]
 8003a48:	461a      	mov	r2, r3
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a52:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003a54:	69bb      	ldr	r3, [r7, #24]
 8003a56:	3302      	adds	r3, #2
 8003a58:	61bb      	str	r3, [r7, #24]
 8003a5a:	e007      	b.n	8003a6c <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a5c:	69fb      	ldr	r3, [r7, #28]
 8003a5e:	781a      	ldrb	r2, [r3, #0]
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	3301      	adds	r3, #1
 8003a6a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a70:	b29b      	uxth	r3, r3
 8003a72:	3b01      	subs	r3, #1
 8003a74:	b29a      	uxth	r2, r3
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8003a7e:	b29b      	uxth	r3, r3
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d1cf      	bne.n	8003a24 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2140      	movs	r1, #64	; 0x40
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f000 fb6a 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 8003a94:	4603      	mov	r3, r0
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d001      	beq.n	8003a9e <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8003a9a:	2303      	movs	r3, #3
 8003a9c:	e006      	b.n	8003aac <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	2220      	movs	r2, #32
 8003aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	e000      	b.n	8003aac <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8003aaa:	2302      	movs	r3, #2
  }
}
 8003aac:	4618      	mov	r0, r3
 8003aae:	3720      	adds	r7, #32
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}

08003ab4 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b08a      	sub	sp, #40	; 0x28
 8003ab8:	af02      	add	r7, sp, #8
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	603b      	str	r3, [r7, #0]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003ac4:	2300      	movs	r3, #0
 8003ac6:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003ace:	b2db      	uxtb	r3, r3
 8003ad0:	2b20      	cmp	r3, #32
 8003ad2:	f040 808c 	bne.w	8003bee <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d002      	beq.n	8003ae2 <HAL_UART_Receive+0x2e>
 8003adc:	88fb      	ldrh	r3, [r7, #6]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d101      	bne.n	8003ae6 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8003ae2:	2301      	movs	r3, #1
 8003ae4:	e084      	b.n	8003bf0 <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003aec:	2b01      	cmp	r3, #1
 8003aee:	d101      	bne.n	8003af4 <HAL_UART_Receive+0x40>
 8003af0:	2302      	movs	r3, #2
 8003af2:	e07d      	b.n	8003bf0 <HAL_UART_Receive+0x13c>
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	2201      	movs	r2, #1
 8003af8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	2200      	movs	r2, #0
 8003b00:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	2222      	movs	r2, #34	; 0x22
 8003b06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003b10:	f7fe fb24 	bl	800215c <HAL_GetTick>
 8003b14:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	88fa      	ldrh	r2, [r7, #6]
 8003b1a:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	88fa      	ldrh	r2, [r7, #6]
 8003b20:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	689b      	ldr	r3, [r3, #8]
 8003b26:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b2a:	d108      	bne.n	8003b3e <HAL_UART_Receive+0x8a>
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	691b      	ldr	r3, [r3, #16]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d104      	bne.n	8003b3e <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 8003b34:	2300      	movs	r3, #0
 8003b36:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	61bb      	str	r3, [r7, #24]
 8003b3c:	e003      	b.n	8003b46 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 8003b3e:	68bb      	ldr	r3, [r7, #8]
 8003b40:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003b42:	2300      	movs	r3, #0
 8003b44:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	2200      	movs	r2, #0
 8003b4a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8003b4e:	e043      	b.n	8003bd8 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	2200      	movs	r2, #0
 8003b58:	2120      	movs	r1, #32
 8003b5a:	68f8      	ldr	r0, [r7, #12]
 8003b5c:	f000 fb04 	bl	8004168 <UART_WaitOnFlagUntilTimeout>
 8003b60:	4603      	mov	r3, r0
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d001      	beq.n	8003b6a <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e042      	b.n	8003bf0 <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d10c      	bne.n	8003b8a <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	685b      	ldr	r3, [r3, #4]
 8003b76:	b29b      	uxth	r3, r3
 8003b78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b7c:	b29a      	uxth	r2, r3
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8003b82:	69bb      	ldr	r3, [r7, #24]
 8003b84:	3302      	adds	r3, #2
 8003b86:	61bb      	str	r3, [r7, #24]
 8003b88:	e01f      	b.n	8003bca <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	689b      	ldr	r3, [r3, #8]
 8003b8e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b92:	d007      	beq.n	8003ba4 <HAL_UART_Receive+0xf0>
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	689b      	ldr	r3, [r3, #8]
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10a      	bne.n	8003bb2 <HAL_UART_Receive+0xfe>
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	691b      	ldr	r3, [r3, #16]
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d106      	bne.n	8003bb2 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	701a      	strb	r2, [r3, #0]
 8003bb0:	e008      	b.n	8003bc4 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	685b      	ldr	r3, [r3, #4]
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003bbe:	b2da      	uxtb	r2, r3
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8003bc4:	69fb      	ldr	r3, [r7, #28]
 8003bc6:	3301      	adds	r3, #1
 8003bc8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003bce:	b29b      	uxth	r3, r3
 8003bd0:	3b01      	subs	r3, #1
 8003bd2:	b29a      	uxth	r2, r3
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1b6      	bne.n	8003b50 <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2220      	movs	r2, #32
 8003be6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 8003bea:	2300      	movs	r3, #0
 8003bec:	e000      	b.n	8003bf0 <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 8003bee:	2302      	movs	r3, #2
  }
}
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	3720      	adds	r7, #32
 8003bf4:	46bd      	mov	sp, r7
 8003bf6:	bd80      	pop	{r7, pc}

08003bf8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b0ba      	sub	sp, #232	; 0xe8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	68db      	ldr	r3, [r3, #12]
 8003c10:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	695b      	ldr	r3, [r3, #20]
 8003c1a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8003c1e:	2300      	movs	r3, #0
 8003c20:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8003c24:	2300      	movs	r3, #0
 8003c26:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003c2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c2e:	f003 030f 	and.w	r3, r3, #15
 8003c32:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8003c36:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10f      	bne.n	8003c5e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003c3e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c42:	f003 0320 	and.w	r3, r3, #32
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d009      	beq.n	8003c5e <HAL_UART_IRQHandler+0x66>
 8003c4a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c4e:	f003 0320 	and.w	r3, r3, #32
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d003      	beq.n	8003c5e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	f000 fbd3 	bl	8004402 <UART_Receive_IT>
      return;
 8003c5c:	e256      	b.n	800410c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003c5e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	f000 80de 	beq.w	8003e24 <HAL_UART_IRQHandler+0x22c>
 8003c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d106      	bne.n	8003c82 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003c74:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c78:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	f000 80d1 	beq.w	8003e24 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003c82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003c86:	f003 0301 	and.w	r3, r3, #1
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d00b      	beq.n	8003ca6 <HAL_UART_IRQHandler+0xae>
 8003c8e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003c92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c9e:	f043 0201 	orr.w	r2, r3, #1
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003ca6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003caa:	f003 0304 	and.w	r3, r3, #4
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d00b      	beq.n	8003cca <HAL_UART_IRQHandler+0xd2>
 8003cb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d005      	beq.n	8003cca <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cc2:	f043 0202 	orr.w	r2, r3, #2
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003cca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cce:	f003 0302 	and.w	r3, r3, #2
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d00b      	beq.n	8003cee <HAL_UART_IRQHandler+0xf6>
 8003cd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003cda:	f003 0301 	and.w	r3, r3, #1
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d005      	beq.n	8003cee <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ce6:	f043 0204 	orr.w	r2, r3, #4
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003cee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003cf2:	f003 0308 	and.w	r3, r3, #8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d011      	beq.n	8003d1e <HAL_UART_IRQHandler+0x126>
 8003cfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003cfe:	f003 0320 	and.w	r3, r3, #32
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d105      	bne.n	8003d12 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003d06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8003d0a:	f003 0301 	and.w	r3, r3, #1
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d005      	beq.n	8003d1e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d16:	f043 0208 	orr.w	r2, r3, #8
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	f000 81ed 	beq.w	8004102 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003d28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003d2c:	f003 0320 	and.w	r3, r3, #32
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <HAL_UART_IRQHandler+0x14e>
 8003d34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003d38:	f003 0320 	and.w	r3, r3, #32
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d002      	beq.n	8003d46 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003d40:	6878      	ldr	r0, [r7, #4]
 8003d42:	f000 fb5e 	bl	8004402 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	695b      	ldr	r3, [r3, #20]
 8003d4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d50:	2b40      	cmp	r3, #64	; 0x40
 8003d52:	bf0c      	ite	eq
 8003d54:	2301      	moveq	r3, #1
 8003d56:	2300      	movne	r3, #0
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d62:	f003 0308 	and.w	r3, r3, #8
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d103      	bne.n	8003d72 <HAL_UART_IRQHandler+0x17a>
 8003d6a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d04f      	beq.n	8003e12 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003d72:	6878      	ldr	r0, [r7, #4]
 8003d74:	f000 fa66 	bl	8004244 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	695b      	ldr	r3, [r3, #20]
 8003d7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d82:	2b40      	cmp	r3, #64	; 0x40
 8003d84:	d141      	bne.n	8003e0a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	3314      	adds	r3, #20
 8003d8c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d90:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003d94:	e853 3f00 	ldrex	r3, [r3]
 8003d98:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8003d9c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003da0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003da4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	3314      	adds	r3, #20
 8003dae:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8003db2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8003db6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003dba:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8003dbe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8003dc2:	e841 2300 	strex	r3, r2, [r1]
 8003dc6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8003dca:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d1d9      	bne.n	8003d86 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d013      	beq.n	8003e02 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dde:	4a7d      	ldr	r2, [pc, #500]	; (8003fd4 <HAL_UART_IRQHandler+0x3dc>)
 8003de0:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7fe fb69 	bl	80024be <HAL_DMA_Abort_IT>
 8003dec:	4603      	mov	r3, r0
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d016      	beq.n	8003e20 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003df6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003df8:	687a      	ldr	r2, [r7, #4]
 8003dfa:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003dfc:	4610      	mov	r0, r2
 8003dfe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e00:	e00e      	b.n	8003e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 f99a 	bl	800413c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e08:	e00a      	b.n	8003e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 f996 	bl	800413c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e10:	e006      	b.n	8003e20 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003e12:	6878      	ldr	r0, [r7, #4]
 8003e14:	f000 f992 	bl	800413c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	2200      	movs	r2, #0
 8003e1c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8003e1e:	e170      	b.n	8004102 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e20:	bf00      	nop
    return;
 8003e22:	e16e      	b.n	8004102 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	f040 814a 	bne.w	80040c2 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8003e32:	f003 0310 	and.w	r3, r3, #16
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	f000 8143 	beq.w	80040c2 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8003e40:	f003 0310 	and.w	r3, r3, #16
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	f000 813c 	beq.w	80040c2 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	60bb      	str	r3, [r7, #8]
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	60bb      	str	r3, [r7, #8]
 8003e5e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	695b      	ldr	r3, [r3, #20]
 8003e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e6a:	2b40      	cmp	r3, #64	; 0x40
 8003e6c:	f040 80b4 	bne.w	8003fd8 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003e7c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 8140 	beq.w	8004106 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8003e8a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e8e:	429a      	cmp	r2, r3
 8003e90:	f080 8139 	bcs.w	8004106 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8003e9a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ea6:	f000 8088 	beq.w	8003fba <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	330c      	adds	r3, #12
 8003eb0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003eb8:	e853 3f00 	ldrex	r3, [r3]
 8003ebc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8003ec0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003ec4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	330c      	adds	r3, #12
 8003ed2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8003ed6:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003eda:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ede:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8003ee2:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8003ee6:	e841 2300 	strex	r3, r2, [r1]
 8003eea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8003eee:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d1d9      	bne.n	8003eaa <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3314      	adds	r3, #20
 8003efc:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003efe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f00:	e853 3f00 	ldrex	r3, [r3]
 8003f04:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8003f06:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f08:	f023 0301 	bic.w	r3, r3, #1
 8003f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	3314      	adds	r3, #20
 8003f16:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f1a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8003f1e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f20:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8003f22:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8003f26:	e841 2300 	strex	r3, r2, [r1]
 8003f2a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8003f2c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d1e1      	bne.n	8003ef6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	3314      	adds	r3, #20
 8003f38:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f3a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003f3c:	e853 3f00 	ldrex	r3, [r3]
 8003f40:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8003f42:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003f44:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f48:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	3314      	adds	r3, #20
 8003f52:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8003f56:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f58:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003f5c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8003f5e:	e841 2300 	strex	r3, r2, [r1]
 8003f62:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8003f64:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003f66:	2b00      	cmp	r3, #0
 8003f68:	d1e3      	bne.n	8003f32 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2220      	movs	r2, #32
 8003f6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	330c      	adds	r3, #12
 8003f7e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f82:	e853 3f00 	ldrex	r3, [r3]
 8003f86:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8003f88:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f8a:	f023 0310 	bic.w	r3, r3, #16
 8003f8e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	330c      	adds	r3, #12
 8003f98:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8003f9c:	65ba      	str	r2, [r7, #88]	; 0x58
 8003f9e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fa0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8003fa2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003fa4:	e841 2300 	strex	r3, r2, [r1]
 8003fa8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8003faa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d1e3      	bne.n	8003f78 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	f7fe fa12 	bl	80023de <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fc2:	b29b      	uxth	r3, r3
 8003fc4:	1ad3      	subs	r3, r2, r3
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	4619      	mov	r1, r3
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f8c0 	bl	8004150 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003fd0:	e099      	b.n	8004106 <HAL_UART_IRQHandler+0x50e>
 8003fd2:	bf00      	nop
 8003fd4:	0800430b 	.word	0x0800430b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	1ad3      	subs	r3, r2, r3
 8003fe4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8003fec:	b29b      	uxth	r3, r3
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	f000 808b 	beq.w	800410a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8003ff4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	f000 8086 	beq.w	800410a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	330c      	adds	r3, #12
 8004004:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004006:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004008:	e853 3f00 	ldrex	r3, [r3]
 800400c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800400e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004010:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004014:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	330c      	adds	r3, #12
 800401e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004022:	647a      	str	r2, [r7, #68]	; 0x44
 8004024:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004026:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004028:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800402a:	e841 2300 	strex	r3, r2, [r1]
 800402e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004030:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004032:	2b00      	cmp	r3, #0
 8004034:	d1e3      	bne.n	8003ffe <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	3314      	adds	r3, #20
 800403c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800403e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004040:	e853 3f00 	ldrex	r3, [r3]
 8004044:	623b      	str	r3, [r7, #32]
   return(result);
 8004046:	6a3b      	ldr	r3, [r7, #32]
 8004048:	f023 0301 	bic.w	r3, r3, #1
 800404c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	3314      	adds	r3, #20
 8004056:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800405a:	633a      	str	r2, [r7, #48]	; 0x30
 800405c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004060:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004062:	e841 2300 	strex	r3, r2, [r1]
 8004066:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1e3      	bne.n	8004036 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2220      	movs	r2, #32
 8004072:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	330c      	adds	r3, #12
 8004082:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004084:	693b      	ldr	r3, [r7, #16]
 8004086:	e853 3f00 	ldrex	r3, [r3]
 800408a:	60fb      	str	r3, [r7, #12]
   return(result);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f023 0310 	bic.w	r3, r3, #16
 8004092:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	330c      	adds	r3, #12
 800409c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80040a0:	61fa      	str	r2, [r7, #28]
 80040a2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040a4:	69b9      	ldr	r1, [r7, #24]
 80040a6:	69fa      	ldr	r2, [r7, #28]
 80040a8:	e841 2300 	strex	r3, r2, [r1]
 80040ac:	617b      	str	r3, [r7, #20]
   return(result);
 80040ae:	697b      	ldr	r3, [r7, #20]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d1e3      	bne.n	800407c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80040b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80040b8:	4619      	mov	r1, r3
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f000 f848 	bl	8004150 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80040c0:	e023      	b.n	800410a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80040c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d009      	beq.n	80040e2 <HAL_UART_IRQHandler+0x4ea>
 80040ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d003      	beq.n	80040e2 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f000 f929 	bl	8004332 <UART_Transmit_IT>
    return;
 80040e0:	e014      	b.n	800410c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80040e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80040e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d00e      	beq.n	800410c <HAL_UART_IRQHandler+0x514>
 80040ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80040f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d008      	beq.n	800410c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f000 f969 	bl	80043d2 <UART_EndTransmit_IT>
    return;
 8004100:	e004      	b.n	800410c <HAL_UART_IRQHandler+0x514>
    return;
 8004102:	bf00      	nop
 8004104:	e002      	b.n	800410c <HAL_UART_IRQHandler+0x514>
      return;
 8004106:	bf00      	nop
 8004108:	e000      	b.n	800410c <HAL_UART_IRQHandler+0x514>
      return;
 800410a:	bf00      	nop
  }
}
 800410c:	37e8      	adds	r7, #232	; 0xe8
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop

08004114 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800411c:	bf00      	nop
 800411e:	370c      	adds	r7, #12
 8004120:	46bd      	mov	sp, r7
 8004122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004126:	4770      	bx	lr

08004128 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004130:	bf00      	nop
 8004132:	370c      	adds	r7, #12
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b083      	sub	sp, #12
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004144:	bf00      	nop
 8004146:	370c      	adds	r7, #12
 8004148:	46bd      	mov	sp, r7
 800414a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414e:	4770      	bx	lr

08004150 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004150:	b480      	push	{r7}
 8004152:	b083      	sub	sp, #12
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
 8004158:	460b      	mov	r3, r1
 800415a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800415c:	bf00      	nop
 800415e:	370c      	adds	r7, #12
 8004160:	46bd      	mov	sp, r7
 8004162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004166:	4770      	bx	lr

08004168 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004168:	b580      	push	{r7, lr}
 800416a:	b090      	sub	sp, #64	; 0x40
 800416c:	af00      	add	r7, sp, #0
 800416e:	60f8      	str	r0, [r7, #12]
 8004170:	60b9      	str	r1, [r7, #8]
 8004172:	603b      	str	r3, [r7, #0]
 8004174:	4613      	mov	r3, r2
 8004176:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004178:	e050      	b.n	800421c <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800417a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800417c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004180:	d04c      	beq.n	800421c <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004182:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004184:	2b00      	cmp	r3, #0
 8004186:	d007      	beq.n	8004198 <UART_WaitOnFlagUntilTimeout+0x30>
 8004188:	f7fd ffe8 	bl	800215c <HAL_GetTick>
 800418c:	4602      	mov	r2, r0
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	1ad3      	subs	r3, r2, r3
 8004192:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004194:	429a      	cmp	r2, r3
 8004196:	d241      	bcs.n	800421c <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	330c      	adds	r3, #12
 800419e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80041a2:	e853 3f00 	ldrex	r3, [r3]
 80041a6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80041a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041aa:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80041ae:	63fb      	str	r3, [r7, #60]	; 0x3c
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	330c      	adds	r3, #12
 80041b6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80041b8:	637a      	str	r2, [r7, #52]	; 0x34
 80041ba:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041bc:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80041be:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80041c0:	e841 2300 	strex	r3, r2, [r1]
 80041c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80041c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d1e5      	bne.n	8004198 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	3314      	adds	r3, #20
 80041d2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041d4:	697b      	ldr	r3, [r7, #20]
 80041d6:	e853 3f00 	ldrex	r3, [r3]
 80041da:	613b      	str	r3, [r7, #16]
   return(result);
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	f023 0301 	bic.w	r3, r3, #1
 80041e2:	63bb      	str	r3, [r7, #56]	; 0x38
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	3314      	adds	r3, #20
 80041ea:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80041ec:	623a      	str	r2, [r7, #32]
 80041ee:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041f0:	69f9      	ldr	r1, [r7, #28]
 80041f2:	6a3a      	ldr	r2, [r7, #32]
 80041f4:	e841 2300 	strex	r3, r2, [r1]
 80041f8:	61bb      	str	r3, [r7, #24]
   return(result);
 80041fa:	69bb      	ldr	r3, [r7, #24]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d1e5      	bne.n	80041cc <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2220      	movs	r2, #32
 8004204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	2220      	movs	r2, #32
 800420c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e00f      	b.n	800423c <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	68bb      	ldr	r3, [r7, #8]
 8004224:	4013      	ands	r3, r2
 8004226:	68ba      	ldr	r2, [r7, #8]
 8004228:	429a      	cmp	r2, r3
 800422a:	bf0c      	ite	eq
 800422c:	2301      	moveq	r3, #1
 800422e:	2300      	movne	r3, #0
 8004230:	b2db      	uxtb	r3, r3
 8004232:	461a      	mov	r2, r3
 8004234:	79fb      	ldrb	r3, [r7, #7]
 8004236:	429a      	cmp	r2, r3
 8004238:	d09f      	beq.n	800417a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800423a:	2300      	movs	r3, #0
}
 800423c:	4618      	mov	r0, r3
 800423e:	3740      	adds	r7, #64	; 0x40
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004244:	b480      	push	{r7}
 8004246:	b095      	sub	sp, #84	; 0x54
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004256:	e853 3f00 	ldrex	r3, [r3]
 800425a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004262:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800426c:	643a      	str	r2, [r7, #64]	; 0x40
 800426e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004270:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004272:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004274:	e841 2300 	strex	r3, r2, [r1]
 8004278:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800427a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e5      	bne.n	800424c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	3314      	adds	r3, #20
 8004286:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004288:	6a3b      	ldr	r3, [r7, #32]
 800428a:	e853 3f00 	ldrex	r3, [r3]
 800428e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	f023 0301 	bic.w	r3, r3, #1
 8004296:	64bb      	str	r3, [r7, #72]	; 0x48
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	3314      	adds	r3, #20
 800429e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80042a0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80042a2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042a4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80042a6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80042a8:	e841 2300 	strex	r3, r2, [r1]
 80042ac:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80042ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d1e5      	bne.n	8004280 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d119      	bne.n	80042f0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	330c      	adds	r3, #12
 80042c2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	e853 3f00 	ldrex	r3, [r3]
 80042ca:	60bb      	str	r3, [r7, #8]
   return(result);
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	f023 0310 	bic.w	r3, r3, #16
 80042d2:	647b      	str	r3, [r7, #68]	; 0x44
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	330c      	adds	r3, #12
 80042da:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80042dc:	61ba      	str	r2, [r7, #24]
 80042de:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042e0:	6979      	ldr	r1, [r7, #20]
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	e841 2300 	strex	r3, r2, [r1]
 80042e8:	613b      	str	r3, [r7, #16]
   return(result);
 80042ea:	693b      	ldr	r3, [r7, #16]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d1e5      	bne.n	80042bc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2220      	movs	r2, #32
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2200      	movs	r2, #0
 80042fc:	631a      	str	r2, [r3, #48]	; 0x30
}
 80042fe:	bf00      	nop
 8004300:	3754      	adds	r7, #84	; 0x54
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800430a:	b580      	push	{r7, lr}
 800430c:	b084      	sub	sp, #16
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004316:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004324:	68f8      	ldr	r0, [r7, #12]
 8004326:	f7ff ff09 	bl	800413c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800432a:	bf00      	nop
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004332:	b480      	push	{r7}
 8004334:	b085      	sub	sp, #20
 8004336:	af00      	add	r7, sp, #0
 8004338:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004340:	b2db      	uxtb	r3, r3
 8004342:	2b21      	cmp	r3, #33	; 0x21
 8004344:	d13e      	bne.n	80043c4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	689b      	ldr	r3, [r3, #8]
 800434a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800434e:	d114      	bne.n	800437a <UART_Transmit_IT+0x48>
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	691b      	ldr	r3, [r3, #16]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d110      	bne.n	800437a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	6a1b      	ldr	r3, [r3, #32]
 800435c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	881b      	ldrh	r3, [r3, #0]
 8004362:	461a      	mov	r2, r3
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800436c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6a1b      	ldr	r3, [r3, #32]
 8004372:	1c9a      	adds	r2, r3, #2
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	621a      	str	r2, [r3, #32]
 8004378:	e008      	b.n	800438c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6a1b      	ldr	r3, [r3, #32]
 800437e:	1c59      	adds	r1, r3, #1
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	6211      	str	r1, [r2, #32]
 8004384:	781a      	ldrb	r2, [r3, #0]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004390:	b29b      	uxth	r3, r3
 8004392:	3b01      	subs	r3, #1
 8004394:	b29b      	uxth	r3, r3
 8004396:	687a      	ldr	r2, [r7, #4]
 8004398:	4619      	mov	r1, r3
 800439a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800439c:	2b00      	cmp	r3, #0
 800439e:	d10f      	bne.n	80043c0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	68da      	ldr	r2, [r3, #12]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80043ae:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68da      	ldr	r2, [r3, #12]
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043be:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80043c0:	2300      	movs	r3, #0
 80043c2:	e000      	b.n	80043c6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80043c4:	2302      	movs	r3, #2
  }
}
 80043c6:	4618      	mov	r0, r3
 80043c8:	3714      	adds	r7, #20
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80043d2:	b580      	push	{r7, lr}
 80043d4:	b082      	sub	sp, #8
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	68da      	ldr	r2, [r3, #12]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80043e8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2220      	movs	r2, #32
 80043ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7ff fe8e 	bl	8004114 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80043f8:	2300      	movs	r3, #0
}
 80043fa:	4618      	mov	r0, r3
 80043fc:	3708      	adds	r7, #8
 80043fe:	46bd      	mov	sp, r7
 8004400:	bd80      	pop	{r7, pc}

08004402 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b08c      	sub	sp, #48	; 0x30
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004410:	b2db      	uxtb	r3, r3
 8004412:	2b22      	cmp	r3, #34	; 0x22
 8004414:	f040 80ab 	bne.w	800456e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004420:	d117      	bne.n	8004452 <UART_Receive_IT+0x50>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	691b      	ldr	r3, [r3, #16]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d113      	bne.n	8004452 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800442a:	2300      	movs	r3, #0
 800442c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004432:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	685b      	ldr	r3, [r3, #4]
 800443a:	b29b      	uxth	r3, r3
 800443c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004440:	b29a      	uxth	r2, r3
 8004442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004444:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800444a:	1c9a      	adds	r2, r3, #2
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	629a      	str	r2, [r3, #40]	; 0x28
 8004450:	e026      	b.n	80044a0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004456:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004458:	2300      	movs	r3, #0
 800445a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	689b      	ldr	r3, [r3, #8]
 8004460:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004464:	d007      	beq.n	8004476 <UART_Receive_IT+0x74>
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	689b      	ldr	r3, [r3, #8]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d10a      	bne.n	8004484 <UART_Receive_IT+0x82>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	2b00      	cmp	r3, #0
 8004474:	d106      	bne.n	8004484 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	b2da      	uxtb	r2, r3
 800447e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004480:	701a      	strb	r2, [r3, #0]
 8004482:	e008      	b.n	8004496 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004490:	b2da      	uxtb	r2, r3
 8004492:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004494:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800449a:	1c5a      	adds	r2, r3, #1
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80044a4:	b29b      	uxth	r3, r3
 80044a6:	3b01      	subs	r3, #1
 80044a8:	b29b      	uxth	r3, r3
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	4619      	mov	r1, r3
 80044ae:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d15a      	bne.n	800456a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	68da      	ldr	r2, [r3, #12]
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f022 0220 	bic.w	r2, r2, #32
 80044c2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044d2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	695a      	ldr	r2, [r3, #20]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f022 0201 	bic.w	r2, r2, #1
 80044e2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f0:	2b01      	cmp	r3, #1
 80044f2:	d135      	bne.n	8004560 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	2200      	movs	r2, #0
 80044f8:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	330c      	adds	r3, #12
 8004500:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004502:	697b      	ldr	r3, [r7, #20]
 8004504:	e853 3f00 	ldrex	r3, [r3]
 8004508:	613b      	str	r3, [r7, #16]
   return(result);
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	f023 0310 	bic.w	r3, r3, #16
 8004510:	627b      	str	r3, [r7, #36]	; 0x24
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	330c      	adds	r3, #12
 8004518:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800451a:	623a      	str	r2, [r7, #32]
 800451c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451e:	69f9      	ldr	r1, [r7, #28]
 8004520:	6a3a      	ldr	r2, [r7, #32]
 8004522:	e841 2300 	strex	r3, r2, [r1]
 8004526:	61bb      	str	r3, [r7, #24]
   return(result);
 8004528:	69bb      	ldr	r3, [r7, #24]
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1e5      	bne.n	80044fa <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f003 0310 	and.w	r3, r3, #16
 8004538:	2b10      	cmp	r3, #16
 800453a:	d10a      	bne.n	8004552 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800453c:	2300      	movs	r3, #0
 800453e:	60fb      	str	r3, [r7, #12]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60fb      	str	r3, [r7, #12]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	60fb      	str	r3, [r7, #12]
 8004550:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8004556:	4619      	mov	r1, r3
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f7ff fdf9 	bl	8004150 <HAL_UARTEx_RxEventCallback>
 800455e:	e002      	b.n	8004566 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f7ff fde1 	bl	8004128 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004566:	2300      	movs	r3, #0
 8004568:	e002      	b.n	8004570 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800456a:	2300      	movs	r3, #0
 800456c:	e000      	b.n	8004570 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800456e:	2302      	movs	r3, #2
  }
}
 8004570:	4618      	mov	r0, r3
 8004572:	3730      	adds	r7, #48	; 0x30
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004578:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800457c:	b0c0      	sub	sp, #256	; 0x100
 800457e:	af00      	add	r7, sp, #0
 8004580:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004584:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	691b      	ldr	r3, [r3, #16]
 800458c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004590:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004594:	68d9      	ldr	r1, [r3, #12]
 8004596:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800459a:	681a      	ldr	r2, [r3, #0]
 800459c:	ea40 0301 	orr.w	r3, r0, r1
 80045a0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045a6:	689a      	ldr	r2, [r3, #8]
 80045a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045ac:	691b      	ldr	r3, [r3, #16]
 80045ae:	431a      	orrs	r2, r3
 80045b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b4:	695b      	ldr	r3, [r3, #20]
 80045b6:	431a      	orrs	r2, r3
 80045b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045bc:	69db      	ldr	r3, [r3, #28]
 80045be:	4313      	orrs	r3, r2
 80045c0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	68db      	ldr	r3, [r3, #12]
 80045cc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 80045d0:	f021 010c 	bic.w	r1, r1, #12
 80045d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80045de:	430b      	orrs	r3, r1
 80045e0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80045e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	695b      	ldr	r3, [r3, #20]
 80045ea:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80045ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045f2:	6999      	ldr	r1, [r3, #24]
 80045f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045f8:	681a      	ldr	r2, [r3, #0]
 80045fa:	ea40 0301 	orr.w	r3, r0, r1
 80045fe:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004600:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	4b8f      	ldr	r3, [pc, #572]	; (8004844 <UART_SetConfig+0x2cc>)
 8004608:	429a      	cmp	r2, r3
 800460a:	d005      	beq.n	8004618 <UART_SetConfig+0xa0>
 800460c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	4b8d      	ldr	r3, [pc, #564]	; (8004848 <UART_SetConfig+0x2d0>)
 8004614:	429a      	cmp	r2, r3
 8004616:	d104      	bne.n	8004622 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004618:	f7fe fd64 	bl	80030e4 <HAL_RCC_GetPCLK2Freq>
 800461c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004620:	e003      	b.n	800462a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004622:	f7fe fd4b 	bl	80030bc <HAL_RCC_GetPCLK1Freq>
 8004626:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800462a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800462e:	69db      	ldr	r3, [r3, #28]
 8004630:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004634:	f040 810c 	bne.w	8004850 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004638:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800463c:	2200      	movs	r2, #0
 800463e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004642:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004646:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800464a:	4622      	mov	r2, r4
 800464c:	462b      	mov	r3, r5
 800464e:	1891      	adds	r1, r2, r2
 8004650:	65b9      	str	r1, [r7, #88]	; 0x58
 8004652:	415b      	adcs	r3, r3
 8004654:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004656:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800465a:	4621      	mov	r1, r4
 800465c:	eb12 0801 	adds.w	r8, r2, r1
 8004660:	4629      	mov	r1, r5
 8004662:	eb43 0901 	adc.w	r9, r3, r1
 8004666:	f04f 0200 	mov.w	r2, #0
 800466a:	f04f 0300 	mov.w	r3, #0
 800466e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004672:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004676:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800467a:	4690      	mov	r8, r2
 800467c:	4699      	mov	r9, r3
 800467e:	4623      	mov	r3, r4
 8004680:	eb18 0303 	adds.w	r3, r8, r3
 8004684:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004688:	462b      	mov	r3, r5
 800468a:	eb49 0303 	adc.w	r3, r9, r3
 800468e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800469e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80046a2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80046a6:	460b      	mov	r3, r1
 80046a8:	18db      	adds	r3, r3, r3
 80046aa:	653b      	str	r3, [r7, #80]	; 0x50
 80046ac:	4613      	mov	r3, r2
 80046ae:	eb42 0303 	adc.w	r3, r2, r3
 80046b2:	657b      	str	r3, [r7, #84]	; 0x54
 80046b4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80046b8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80046bc:	f7fc faf4 	bl	8000ca8 <__aeabi_uldivmod>
 80046c0:	4602      	mov	r2, r0
 80046c2:	460b      	mov	r3, r1
 80046c4:	4b61      	ldr	r3, [pc, #388]	; (800484c <UART_SetConfig+0x2d4>)
 80046c6:	fba3 2302 	umull	r2, r3, r3, r2
 80046ca:	095b      	lsrs	r3, r3, #5
 80046cc:	011c      	lsls	r4, r3, #4
 80046ce:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046d2:	2200      	movs	r2, #0
 80046d4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80046d8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80046dc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80046e0:	4642      	mov	r2, r8
 80046e2:	464b      	mov	r3, r9
 80046e4:	1891      	adds	r1, r2, r2
 80046e6:	64b9      	str	r1, [r7, #72]	; 0x48
 80046e8:	415b      	adcs	r3, r3
 80046ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80046ec:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80046f0:	4641      	mov	r1, r8
 80046f2:	eb12 0a01 	adds.w	sl, r2, r1
 80046f6:	4649      	mov	r1, r9
 80046f8:	eb43 0b01 	adc.w	fp, r3, r1
 80046fc:	f04f 0200 	mov.w	r2, #0
 8004700:	f04f 0300 	mov.w	r3, #0
 8004704:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004708:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800470c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004710:	4692      	mov	sl, r2
 8004712:	469b      	mov	fp, r3
 8004714:	4643      	mov	r3, r8
 8004716:	eb1a 0303 	adds.w	r3, sl, r3
 800471a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800471e:	464b      	mov	r3, r9
 8004720:	eb4b 0303 	adc.w	r3, fp, r3
 8004724:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004728:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800472c:	685b      	ldr	r3, [r3, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004734:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004738:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800473c:	460b      	mov	r3, r1
 800473e:	18db      	adds	r3, r3, r3
 8004740:	643b      	str	r3, [r7, #64]	; 0x40
 8004742:	4613      	mov	r3, r2
 8004744:	eb42 0303 	adc.w	r3, r2, r3
 8004748:	647b      	str	r3, [r7, #68]	; 0x44
 800474a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800474e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004752:	f7fc faa9 	bl	8000ca8 <__aeabi_uldivmod>
 8004756:	4602      	mov	r2, r0
 8004758:	460b      	mov	r3, r1
 800475a:	4611      	mov	r1, r2
 800475c:	4b3b      	ldr	r3, [pc, #236]	; (800484c <UART_SetConfig+0x2d4>)
 800475e:	fba3 2301 	umull	r2, r3, r3, r1
 8004762:	095b      	lsrs	r3, r3, #5
 8004764:	2264      	movs	r2, #100	; 0x64
 8004766:	fb02 f303 	mul.w	r3, r2, r3
 800476a:	1acb      	subs	r3, r1, r3
 800476c:	00db      	lsls	r3, r3, #3
 800476e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004772:	4b36      	ldr	r3, [pc, #216]	; (800484c <UART_SetConfig+0x2d4>)
 8004774:	fba3 2302 	umull	r2, r3, r3, r2
 8004778:	095b      	lsrs	r3, r3, #5
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004780:	441c      	add	r4, r3
 8004782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004786:	2200      	movs	r2, #0
 8004788:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800478c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004790:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004794:	4642      	mov	r2, r8
 8004796:	464b      	mov	r3, r9
 8004798:	1891      	adds	r1, r2, r2
 800479a:	63b9      	str	r1, [r7, #56]	; 0x38
 800479c:	415b      	adcs	r3, r3
 800479e:	63fb      	str	r3, [r7, #60]	; 0x3c
 80047a0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80047a4:	4641      	mov	r1, r8
 80047a6:	1851      	adds	r1, r2, r1
 80047a8:	6339      	str	r1, [r7, #48]	; 0x30
 80047aa:	4649      	mov	r1, r9
 80047ac:	414b      	adcs	r3, r1
 80047ae:	637b      	str	r3, [r7, #52]	; 0x34
 80047b0:	f04f 0200 	mov.w	r2, #0
 80047b4:	f04f 0300 	mov.w	r3, #0
 80047b8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80047bc:	4659      	mov	r1, fp
 80047be:	00cb      	lsls	r3, r1, #3
 80047c0:	4651      	mov	r1, sl
 80047c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047c6:	4651      	mov	r1, sl
 80047c8:	00ca      	lsls	r2, r1, #3
 80047ca:	4610      	mov	r0, r2
 80047cc:	4619      	mov	r1, r3
 80047ce:	4603      	mov	r3, r0
 80047d0:	4642      	mov	r2, r8
 80047d2:	189b      	adds	r3, r3, r2
 80047d4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80047d8:	464b      	mov	r3, r9
 80047da:	460a      	mov	r2, r1
 80047dc:	eb42 0303 	adc.w	r3, r2, r3
 80047e0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80047e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80047f0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80047f4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80047f8:	460b      	mov	r3, r1
 80047fa:	18db      	adds	r3, r3, r3
 80047fc:	62bb      	str	r3, [r7, #40]	; 0x28
 80047fe:	4613      	mov	r3, r2
 8004800:	eb42 0303 	adc.w	r3, r2, r3
 8004804:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004806:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800480a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800480e:	f7fc fa4b 	bl	8000ca8 <__aeabi_uldivmod>
 8004812:	4602      	mov	r2, r0
 8004814:	460b      	mov	r3, r1
 8004816:	4b0d      	ldr	r3, [pc, #52]	; (800484c <UART_SetConfig+0x2d4>)
 8004818:	fba3 1302 	umull	r1, r3, r3, r2
 800481c:	095b      	lsrs	r3, r3, #5
 800481e:	2164      	movs	r1, #100	; 0x64
 8004820:	fb01 f303 	mul.w	r3, r1, r3
 8004824:	1ad3      	subs	r3, r2, r3
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	3332      	adds	r3, #50	; 0x32
 800482a:	4a08      	ldr	r2, [pc, #32]	; (800484c <UART_SetConfig+0x2d4>)
 800482c:	fba2 2303 	umull	r2, r3, r2, r3
 8004830:	095b      	lsrs	r3, r3, #5
 8004832:	f003 0207 	and.w	r2, r3, #7
 8004836:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4422      	add	r2, r4
 800483e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004840:	e105      	b.n	8004a4e <UART_SetConfig+0x4d6>
 8004842:	bf00      	nop
 8004844:	40011000 	.word	0x40011000
 8004848:	40011400 	.word	0x40011400
 800484c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004850:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004854:	2200      	movs	r2, #0
 8004856:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800485a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800485e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004862:	4642      	mov	r2, r8
 8004864:	464b      	mov	r3, r9
 8004866:	1891      	adds	r1, r2, r2
 8004868:	6239      	str	r1, [r7, #32]
 800486a:	415b      	adcs	r3, r3
 800486c:	627b      	str	r3, [r7, #36]	; 0x24
 800486e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004872:	4641      	mov	r1, r8
 8004874:	1854      	adds	r4, r2, r1
 8004876:	4649      	mov	r1, r9
 8004878:	eb43 0501 	adc.w	r5, r3, r1
 800487c:	f04f 0200 	mov.w	r2, #0
 8004880:	f04f 0300 	mov.w	r3, #0
 8004884:	00eb      	lsls	r3, r5, #3
 8004886:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800488a:	00e2      	lsls	r2, r4, #3
 800488c:	4614      	mov	r4, r2
 800488e:	461d      	mov	r5, r3
 8004890:	4643      	mov	r3, r8
 8004892:	18e3      	adds	r3, r4, r3
 8004894:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004898:	464b      	mov	r3, r9
 800489a:	eb45 0303 	adc.w	r3, r5, r3
 800489e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 80048a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80048ae:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	f04f 0300 	mov.w	r3, #0
 80048ba:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80048be:	4629      	mov	r1, r5
 80048c0:	008b      	lsls	r3, r1, #2
 80048c2:	4621      	mov	r1, r4
 80048c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048c8:	4621      	mov	r1, r4
 80048ca:	008a      	lsls	r2, r1, #2
 80048cc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 80048d0:	f7fc f9ea 	bl	8000ca8 <__aeabi_uldivmod>
 80048d4:	4602      	mov	r2, r0
 80048d6:	460b      	mov	r3, r1
 80048d8:	4b60      	ldr	r3, [pc, #384]	; (8004a5c <UART_SetConfig+0x4e4>)
 80048da:	fba3 2302 	umull	r2, r3, r3, r2
 80048de:	095b      	lsrs	r3, r3, #5
 80048e0:	011c      	lsls	r4, r3, #4
 80048e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80048e6:	2200      	movs	r2, #0
 80048e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80048ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80048f0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80048f4:	4642      	mov	r2, r8
 80048f6:	464b      	mov	r3, r9
 80048f8:	1891      	adds	r1, r2, r2
 80048fa:	61b9      	str	r1, [r7, #24]
 80048fc:	415b      	adcs	r3, r3
 80048fe:	61fb      	str	r3, [r7, #28]
 8004900:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004904:	4641      	mov	r1, r8
 8004906:	1851      	adds	r1, r2, r1
 8004908:	6139      	str	r1, [r7, #16]
 800490a:	4649      	mov	r1, r9
 800490c:	414b      	adcs	r3, r1
 800490e:	617b      	str	r3, [r7, #20]
 8004910:	f04f 0200 	mov.w	r2, #0
 8004914:	f04f 0300 	mov.w	r3, #0
 8004918:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800491c:	4659      	mov	r1, fp
 800491e:	00cb      	lsls	r3, r1, #3
 8004920:	4651      	mov	r1, sl
 8004922:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004926:	4651      	mov	r1, sl
 8004928:	00ca      	lsls	r2, r1, #3
 800492a:	4610      	mov	r0, r2
 800492c:	4619      	mov	r1, r3
 800492e:	4603      	mov	r3, r0
 8004930:	4642      	mov	r2, r8
 8004932:	189b      	adds	r3, r3, r2
 8004934:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004938:	464b      	mov	r3, r9
 800493a:	460a      	mov	r2, r1
 800493c:	eb42 0303 	adc.w	r3, r2, r3
 8004940:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004948:	685b      	ldr	r3, [r3, #4]
 800494a:	2200      	movs	r2, #0
 800494c:	67bb      	str	r3, [r7, #120]	; 0x78
 800494e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004950:	f04f 0200 	mov.w	r2, #0
 8004954:	f04f 0300 	mov.w	r3, #0
 8004958:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 800495c:	4649      	mov	r1, r9
 800495e:	008b      	lsls	r3, r1, #2
 8004960:	4641      	mov	r1, r8
 8004962:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004966:	4641      	mov	r1, r8
 8004968:	008a      	lsls	r2, r1, #2
 800496a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800496e:	f7fc f99b 	bl	8000ca8 <__aeabi_uldivmod>
 8004972:	4602      	mov	r2, r0
 8004974:	460b      	mov	r3, r1
 8004976:	4b39      	ldr	r3, [pc, #228]	; (8004a5c <UART_SetConfig+0x4e4>)
 8004978:	fba3 1302 	umull	r1, r3, r3, r2
 800497c:	095b      	lsrs	r3, r3, #5
 800497e:	2164      	movs	r1, #100	; 0x64
 8004980:	fb01 f303 	mul.w	r3, r1, r3
 8004984:	1ad3      	subs	r3, r2, r3
 8004986:	011b      	lsls	r3, r3, #4
 8004988:	3332      	adds	r3, #50	; 0x32
 800498a:	4a34      	ldr	r2, [pc, #208]	; (8004a5c <UART_SetConfig+0x4e4>)
 800498c:	fba2 2303 	umull	r2, r3, r2, r3
 8004990:	095b      	lsrs	r3, r3, #5
 8004992:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004996:	441c      	add	r4, r3
 8004998:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800499c:	2200      	movs	r2, #0
 800499e:	673b      	str	r3, [r7, #112]	; 0x70
 80049a0:	677a      	str	r2, [r7, #116]	; 0x74
 80049a2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80049a6:	4642      	mov	r2, r8
 80049a8:	464b      	mov	r3, r9
 80049aa:	1891      	adds	r1, r2, r2
 80049ac:	60b9      	str	r1, [r7, #8]
 80049ae:	415b      	adcs	r3, r3
 80049b0:	60fb      	str	r3, [r7, #12]
 80049b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049b6:	4641      	mov	r1, r8
 80049b8:	1851      	adds	r1, r2, r1
 80049ba:	6039      	str	r1, [r7, #0]
 80049bc:	4649      	mov	r1, r9
 80049be:	414b      	adcs	r3, r1
 80049c0:	607b      	str	r3, [r7, #4]
 80049c2:	f04f 0200 	mov.w	r2, #0
 80049c6:	f04f 0300 	mov.w	r3, #0
 80049ca:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049ce:	4659      	mov	r1, fp
 80049d0:	00cb      	lsls	r3, r1, #3
 80049d2:	4651      	mov	r1, sl
 80049d4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80049d8:	4651      	mov	r1, sl
 80049da:	00ca      	lsls	r2, r1, #3
 80049dc:	4610      	mov	r0, r2
 80049de:	4619      	mov	r1, r3
 80049e0:	4603      	mov	r3, r0
 80049e2:	4642      	mov	r2, r8
 80049e4:	189b      	adds	r3, r3, r2
 80049e6:	66bb      	str	r3, [r7, #104]	; 0x68
 80049e8:	464b      	mov	r3, r9
 80049ea:	460a      	mov	r2, r1
 80049ec:	eb42 0303 	adc.w	r3, r2, r3
 80049f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 80049f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80049f6:	685b      	ldr	r3, [r3, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	663b      	str	r3, [r7, #96]	; 0x60
 80049fc:	667a      	str	r2, [r7, #100]	; 0x64
 80049fe:	f04f 0200 	mov.w	r2, #0
 8004a02:	f04f 0300 	mov.w	r3, #0
 8004a06:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004a0a:	4649      	mov	r1, r9
 8004a0c:	008b      	lsls	r3, r1, #2
 8004a0e:	4641      	mov	r1, r8
 8004a10:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a14:	4641      	mov	r1, r8
 8004a16:	008a      	lsls	r2, r1, #2
 8004a18:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004a1c:	f7fc f944 	bl	8000ca8 <__aeabi_uldivmod>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	4b0d      	ldr	r3, [pc, #52]	; (8004a5c <UART_SetConfig+0x4e4>)
 8004a26:	fba3 1302 	umull	r1, r3, r3, r2
 8004a2a:	095b      	lsrs	r3, r3, #5
 8004a2c:	2164      	movs	r1, #100	; 0x64
 8004a2e:	fb01 f303 	mul.w	r3, r1, r3
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	011b      	lsls	r3, r3, #4
 8004a36:	3332      	adds	r3, #50	; 0x32
 8004a38:	4a08      	ldr	r2, [pc, #32]	; (8004a5c <UART_SetConfig+0x4e4>)
 8004a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a3e:	095b      	lsrs	r3, r3, #5
 8004a40:	f003 020f 	and.w	r2, r3, #15
 8004a44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4422      	add	r2, r4
 8004a4c:	609a      	str	r2, [r3, #8]
}
 8004a4e:	bf00      	nop
 8004a50:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004a54:	46bd      	mov	sp, r7
 8004a56:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a5a:	bf00      	nop
 8004a5c:	51eb851f 	.word	0x51eb851f

08004a60 <__errno>:
 8004a60:	4b01      	ldr	r3, [pc, #4]	; (8004a68 <__errno+0x8>)
 8004a62:	6818      	ldr	r0, [r3, #0]
 8004a64:	4770      	bx	lr
 8004a66:	bf00      	nop
 8004a68:	20000010 	.word	0x20000010

08004a6c <__libc_init_array>:
 8004a6c:	b570      	push	{r4, r5, r6, lr}
 8004a6e:	4d0d      	ldr	r5, [pc, #52]	; (8004aa4 <__libc_init_array+0x38>)
 8004a70:	4c0d      	ldr	r4, [pc, #52]	; (8004aa8 <__libc_init_array+0x3c>)
 8004a72:	1b64      	subs	r4, r4, r5
 8004a74:	10a4      	asrs	r4, r4, #2
 8004a76:	2600      	movs	r6, #0
 8004a78:	42a6      	cmp	r6, r4
 8004a7a:	d109      	bne.n	8004a90 <__libc_init_array+0x24>
 8004a7c:	4d0b      	ldr	r5, [pc, #44]	; (8004aac <__libc_init_array+0x40>)
 8004a7e:	4c0c      	ldr	r4, [pc, #48]	; (8004ab0 <__libc_init_array+0x44>)
 8004a80:	f004 fd38 	bl	80094f4 <_init>
 8004a84:	1b64      	subs	r4, r4, r5
 8004a86:	10a4      	asrs	r4, r4, #2
 8004a88:	2600      	movs	r6, #0
 8004a8a:	42a6      	cmp	r6, r4
 8004a8c:	d105      	bne.n	8004a9a <__libc_init_array+0x2e>
 8004a8e:	bd70      	pop	{r4, r5, r6, pc}
 8004a90:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a94:	4798      	blx	r3
 8004a96:	3601      	adds	r6, #1
 8004a98:	e7ee      	b.n	8004a78 <__libc_init_array+0xc>
 8004a9a:	f855 3b04 	ldr.w	r3, [r5], #4
 8004a9e:	4798      	blx	r3
 8004aa0:	3601      	adds	r6, #1
 8004aa2:	e7f2      	b.n	8004a8a <__libc_init_array+0x1e>
 8004aa4:	08009d1c 	.word	0x08009d1c
 8004aa8:	08009d1c 	.word	0x08009d1c
 8004aac:	08009d1c 	.word	0x08009d1c
 8004ab0:	08009d20 	.word	0x08009d20

08004ab4 <memcpy>:
 8004ab4:	440a      	add	r2, r1
 8004ab6:	4291      	cmp	r1, r2
 8004ab8:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8004abc:	d100      	bne.n	8004ac0 <memcpy+0xc>
 8004abe:	4770      	bx	lr
 8004ac0:	b510      	push	{r4, lr}
 8004ac2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004ac6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004aca:	4291      	cmp	r1, r2
 8004acc:	d1f9      	bne.n	8004ac2 <memcpy+0xe>
 8004ace:	bd10      	pop	{r4, pc}

08004ad0 <memset>:
 8004ad0:	4402      	add	r2, r0
 8004ad2:	4603      	mov	r3, r0
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d100      	bne.n	8004ada <memset+0xa>
 8004ad8:	4770      	bx	lr
 8004ada:	f803 1b01 	strb.w	r1, [r3], #1
 8004ade:	e7f9      	b.n	8004ad4 <memset+0x4>

08004ae0 <__cvt>:
 8004ae0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ae4:	ec55 4b10 	vmov	r4, r5, d0
 8004ae8:	2d00      	cmp	r5, #0
 8004aea:	460e      	mov	r6, r1
 8004aec:	4619      	mov	r1, r3
 8004aee:	462b      	mov	r3, r5
 8004af0:	bfbb      	ittet	lt
 8004af2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004af6:	461d      	movlt	r5, r3
 8004af8:	2300      	movge	r3, #0
 8004afa:	232d      	movlt	r3, #45	; 0x2d
 8004afc:	700b      	strb	r3, [r1, #0]
 8004afe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b00:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004b04:	4691      	mov	r9, r2
 8004b06:	f023 0820 	bic.w	r8, r3, #32
 8004b0a:	bfbc      	itt	lt
 8004b0c:	4622      	movlt	r2, r4
 8004b0e:	4614      	movlt	r4, r2
 8004b10:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b14:	d005      	beq.n	8004b22 <__cvt+0x42>
 8004b16:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8004b1a:	d100      	bne.n	8004b1e <__cvt+0x3e>
 8004b1c:	3601      	adds	r6, #1
 8004b1e:	2102      	movs	r1, #2
 8004b20:	e000      	b.n	8004b24 <__cvt+0x44>
 8004b22:	2103      	movs	r1, #3
 8004b24:	ab03      	add	r3, sp, #12
 8004b26:	9301      	str	r3, [sp, #4]
 8004b28:	ab02      	add	r3, sp, #8
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	ec45 4b10 	vmov	d0, r4, r5
 8004b30:	4653      	mov	r3, sl
 8004b32:	4632      	mov	r2, r6
 8004b34:	f001 ff18 	bl	8006968 <_dtoa_r>
 8004b38:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8004b3c:	4607      	mov	r7, r0
 8004b3e:	d102      	bne.n	8004b46 <__cvt+0x66>
 8004b40:	f019 0f01 	tst.w	r9, #1
 8004b44:	d022      	beq.n	8004b8c <__cvt+0xac>
 8004b46:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004b4a:	eb07 0906 	add.w	r9, r7, r6
 8004b4e:	d110      	bne.n	8004b72 <__cvt+0x92>
 8004b50:	783b      	ldrb	r3, [r7, #0]
 8004b52:	2b30      	cmp	r3, #48	; 0x30
 8004b54:	d10a      	bne.n	8004b6c <__cvt+0x8c>
 8004b56:	2200      	movs	r2, #0
 8004b58:	2300      	movs	r3, #0
 8004b5a:	4620      	mov	r0, r4
 8004b5c:	4629      	mov	r1, r5
 8004b5e:	f7fb ffc3 	bl	8000ae8 <__aeabi_dcmpeq>
 8004b62:	b918      	cbnz	r0, 8004b6c <__cvt+0x8c>
 8004b64:	f1c6 0601 	rsb	r6, r6, #1
 8004b68:	f8ca 6000 	str.w	r6, [sl]
 8004b6c:	f8da 3000 	ldr.w	r3, [sl]
 8004b70:	4499      	add	r9, r3
 8004b72:	2200      	movs	r2, #0
 8004b74:	2300      	movs	r3, #0
 8004b76:	4620      	mov	r0, r4
 8004b78:	4629      	mov	r1, r5
 8004b7a:	f7fb ffb5 	bl	8000ae8 <__aeabi_dcmpeq>
 8004b7e:	b108      	cbz	r0, 8004b84 <__cvt+0xa4>
 8004b80:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b84:	2230      	movs	r2, #48	; 0x30
 8004b86:	9b03      	ldr	r3, [sp, #12]
 8004b88:	454b      	cmp	r3, r9
 8004b8a:	d307      	bcc.n	8004b9c <__cvt+0xbc>
 8004b8c:	9b03      	ldr	r3, [sp, #12]
 8004b8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004b90:	1bdb      	subs	r3, r3, r7
 8004b92:	4638      	mov	r0, r7
 8004b94:	6013      	str	r3, [r2, #0]
 8004b96:	b004      	add	sp, #16
 8004b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b9c:	1c59      	adds	r1, r3, #1
 8004b9e:	9103      	str	r1, [sp, #12]
 8004ba0:	701a      	strb	r2, [r3, #0]
 8004ba2:	e7f0      	b.n	8004b86 <__cvt+0xa6>

08004ba4 <__exponent>:
 8004ba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2900      	cmp	r1, #0
 8004baa:	bfb8      	it	lt
 8004bac:	4249      	neglt	r1, r1
 8004bae:	f803 2b02 	strb.w	r2, [r3], #2
 8004bb2:	bfb4      	ite	lt
 8004bb4:	222d      	movlt	r2, #45	; 0x2d
 8004bb6:	222b      	movge	r2, #43	; 0x2b
 8004bb8:	2909      	cmp	r1, #9
 8004bba:	7042      	strb	r2, [r0, #1]
 8004bbc:	dd2a      	ble.n	8004c14 <__exponent+0x70>
 8004bbe:	f10d 0407 	add.w	r4, sp, #7
 8004bc2:	46a4      	mov	ip, r4
 8004bc4:	270a      	movs	r7, #10
 8004bc6:	46a6      	mov	lr, r4
 8004bc8:	460a      	mov	r2, r1
 8004bca:	fb91 f6f7 	sdiv	r6, r1, r7
 8004bce:	fb07 1516 	mls	r5, r7, r6, r1
 8004bd2:	3530      	adds	r5, #48	; 0x30
 8004bd4:	2a63      	cmp	r2, #99	; 0x63
 8004bd6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8004bda:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004bde:	4631      	mov	r1, r6
 8004be0:	dcf1      	bgt.n	8004bc6 <__exponent+0x22>
 8004be2:	3130      	adds	r1, #48	; 0x30
 8004be4:	f1ae 0502 	sub.w	r5, lr, #2
 8004be8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004bec:	1c44      	adds	r4, r0, #1
 8004bee:	4629      	mov	r1, r5
 8004bf0:	4561      	cmp	r1, ip
 8004bf2:	d30a      	bcc.n	8004c0a <__exponent+0x66>
 8004bf4:	f10d 0209 	add.w	r2, sp, #9
 8004bf8:	eba2 020e 	sub.w	r2, r2, lr
 8004bfc:	4565      	cmp	r5, ip
 8004bfe:	bf88      	it	hi
 8004c00:	2200      	movhi	r2, #0
 8004c02:	4413      	add	r3, r2
 8004c04:	1a18      	subs	r0, r3, r0
 8004c06:	b003      	add	sp, #12
 8004c08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c0e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004c12:	e7ed      	b.n	8004bf0 <__exponent+0x4c>
 8004c14:	2330      	movs	r3, #48	; 0x30
 8004c16:	3130      	adds	r1, #48	; 0x30
 8004c18:	7083      	strb	r3, [r0, #2]
 8004c1a:	70c1      	strb	r1, [r0, #3]
 8004c1c:	1d03      	adds	r3, r0, #4
 8004c1e:	e7f1      	b.n	8004c04 <__exponent+0x60>

08004c20 <_printf_float>:
 8004c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c24:	ed2d 8b02 	vpush	{d8}
 8004c28:	b08d      	sub	sp, #52	; 0x34
 8004c2a:	460c      	mov	r4, r1
 8004c2c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004c30:	4616      	mov	r6, r2
 8004c32:	461f      	mov	r7, r3
 8004c34:	4605      	mov	r5, r0
 8004c36:	f003 f9ab 	bl	8007f90 <_localeconv_r>
 8004c3a:	f8d0 a000 	ldr.w	sl, [r0]
 8004c3e:	4650      	mov	r0, sl
 8004c40:	f7fb fad6 	bl	80001f0 <strlen>
 8004c44:	2300      	movs	r3, #0
 8004c46:	930a      	str	r3, [sp, #40]	; 0x28
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	9305      	str	r3, [sp, #20]
 8004c4c:	f8d8 3000 	ldr.w	r3, [r8]
 8004c50:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004c54:	3307      	adds	r3, #7
 8004c56:	f023 0307 	bic.w	r3, r3, #7
 8004c5a:	f103 0208 	add.w	r2, r3, #8
 8004c5e:	f8c8 2000 	str.w	r2, [r8]
 8004c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c66:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004c6a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004c6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004c72:	9307      	str	r3, [sp, #28]
 8004c74:	f8cd 8018 	str.w	r8, [sp, #24]
 8004c78:	ee08 0a10 	vmov	s16, r0
 8004c7c:	4b9f      	ldr	r3, [pc, #636]	; (8004efc <_printf_float+0x2dc>)
 8004c7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c86:	f7fb ff61 	bl	8000b4c <__aeabi_dcmpun>
 8004c8a:	bb88      	cbnz	r0, 8004cf0 <_printf_float+0xd0>
 8004c8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c90:	4b9a      	ldr	r3, [pc, #616]	; (8004efc <_printf_float+0x2dc>)
 8004c92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004c96:	f7fb ff3b 	bl	8000b10 <__aeabi_dcmple>
 8004c9a:	bb48      	cbnz	r0, 8004cf0 <_printf_float+0xd0>
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	2300      	movs	r3, #0
 8004ca0:	4640      	mov	r0, r8
 8004ca2:	4649      	mov	r1, r9
 8004ca4:	f7fb ff2a 	bl	8000afc <__aeabi_dcmplt>
 8004ca8:	b110      	cbz	r0, 8004cb0 <_printf_float+0x90>
 8004caa:	232d      	movs	r3, #45	; 0x2d
 8004cac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004cb0:	4b93      	ldr	r3, [pc, #588]	; (8004f00 <_printf_float+0x2e0>)
 8004cb2:	4894      	ldr	r0, [pc, #592]	; (8004f04 <_printf_float+0x2e4>)
 8004cb4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004cb8:	bf94      	ite	ls
 8004cba:	4698      	movls	r8, r3
 8004cbc:	4680      	movhi	r8, r0
 8004cbe:	2303      	movs	r3, #3
 8004cc0:	6123      	str	r3, [r4, #16]
 8004cc2:	9b05      	ldr	r3, [sp, #20]
 8004cc4:	f023 0204 	bic.w	r2, r3, #4
 8004cc8:	6022      	str	r2, [r4, #0]
 8004cca:	f04f 0900 	mov.w	r9, #0
 8004cce:	9700      	str	r7, [sp, #0]
 8004cd0:	4633      	mov	r3, r6
 8004cd2:	aa0b      	add	r2, sp, #44	; 0x2c
 8004cd4:	4621      	mov	r1, r4
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	f000 f9d8 	bl	800508c <_printf_common>
 8004cdc:	3001      	adds	r0, #1
 8004cde:	f040 8090 	bne.w	8004e02 <_printf_float+0x1e2>
 8004ce2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004ce6:	b00d      	add	sp, #52	; 0x34
 8004ce8:	ecbd 8b02 	vpop	{d8}
 8004cec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004cf0:	4642      	mov	r2, r8
 8004cf2:	464b      	mov	r3, r9
 8004cf4:	4640      	mov	r0, r8
 8004cf6:	4649      	mov	r1, r9
 8004cf8:	f7fb ff28 	bl	8000b4c <__aeabi_dcmpun>
 8004cfc:	b140      	cbz	r0, 8004d10 <_printf_float+0xf0>
 8004cfe:	464b      	mov	r3, r9
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	bfbc      	itt	lt
 8004d04:	232d      	movlt	r3, #45	; 0x2d
 8004d06:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004d0a:	487f      	ldr	r0, [pc, #508]	; (8004f08 <_printf_float+0x2e8>)
 8004d0c:	4b7f      	ldr	r3, [pc, #508]	; (8004f0c <_printf_float+0x2ec>)
 8004d0e:	e7d1      	b.n	8004cb4 <_printf_float+0x94>
 8004d10:	6863      	ldr	r3, [r4, #4]
 8004d12:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004d16:	9206      	str	r2, [sp, #24]
 8004d18:	1c5a      	adds	r2, r3, #1
 8004d1a:	d13f      	bne.n	8004d9c <_printf_float+0x17c>
 8004d1c:	2306      	movs	r3, #6
 8004d1e:	6063      	str	r3, [r4, #4]
 8004d20:	9b05      	ldr	r3, [sp, #20]
 8004d22:	6861      	ldr	r1, [r4, #4]
 8004d24:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004d28:	2300      	movs	r3, #0
 8004d2a:	9303      	str	r3, [sp, #12]
 8004d2c:	ab0a      	add	r3, sp, #40	; 0x28
 8004d2e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004d32:	ab09      	add	r3, sp, #36	; 0x24
 8004d34:	ec49 8b10 	vmov	d0, r8, r9
 8004d38:	9300      	str	r3, [sp, #0]
 8004d3a:	6022      	str	r2, [r4, #0]
 8004d3c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004d40:	4628      	mov	r0, r5
 8004d42:	f7ff fecd 	bl	8004ae0 <__cvt>
 8004d46:	9b06      	ldr	r3, [sp, #24]
 8004d48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d4a:	2b47      	cmp	r3, #71	; 0x47
 8004d4c:	4680      	mov	r8, r0
 8004d4e:	d108      	bne.n	8004d62 <_printf_float+0x142>
 8004d50:	1cc8      	adds	r0, r1, #3
 8004d52:	db02      	blt.n	8004d5a <_printf_float+0x13a>
 8004d54:	6863      	ldr	r3, [r4, #4]
 8004d56:	4299      	cmp	r1, r3
 8004d58:	dd41      	ble.n	8004dde <_printf_float+0x1be>
 8004d5a:	f1ab 0b02 	sub.w	fp, fp, #2
 8004d5e:	fa5f fb8b 	uxtb.w	fp, fp
 8004d62:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004d66:	d820      	bhi.n	8004daa <_printf_float+0x18a>
 8004d68:	3901      	subs	r1, #1
 8004d6a:	465a      	mov	r2, fp
 8004d6c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004d70:	9109      	str	r1, [sp, #36]	; 0x24
 8004d72:	f7ff ff17 	bl	8004ba4 <__exponent>
 8004d76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d78:	1813      	adds	r3, r2, r0
 8004d7a:	2a01      	cmp	r2, #1
 8004d7c:	4681      	mov	r9, r0
 8004d7e:	6123      	str	r3, [r4, #16]
 8004d80:	dc02      	bgt.n	8004d88 <_printf_float+0x168>
 8004d82:	6822      	ldr	r2, [r4, #0]
 8004d84:	07d2      	lsls	r2, r2, #31
 8004d86:	d501      	bpl.n	8004d8c <_printf_float+0x16c>
 8004d88:	3301      	adds	r3, #1
 8004d8a:	6123      	str	r3, [r4, #16]
 8004d8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d09c      	beq.n	8004cce <_printf_float+0xae>
 8004d94:	232d      	movs	r3, #45	; 0x2d
 8004d96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004d9a:	e798      	b.n	8004cce <_printf_float+0xae>
 8004d9c:	9a06      	ldr	r2, [sp, #24]
 8004d9e:	2a47      	cmp	r2, #71	; 0x47
 8004da0:	d1be      	bne.n	8004d20 <_printf_float+0x100>
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d1bc      	bne.n	8004d20 <_printf_float+0x100>
 8004da6:	2301      	movs	r3, #1
 8004da8:	e7b9      	b.n	8004d1e <_printf_float+0xfe>
 8004daa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004dae:	d118      	bne.n	8004de2 <_printf_float+0x1c2>
 8004db0:	2900      	cmp	r1, #0
 8004db2:	6863      	ldr	r3, [r4, #4]
 8004db4:	dd0b      	ble.n	8004dce <_printf_float+0x1ae>
 8004db6:	6121      	str	r1, [r4, #16]
 8004db8:	b913      	cbnz	r3, 8004dc0 <_printf_float+0x1a0>
 8004dba:	6822      	ldr	r2, [r4, #0]
 8004dbc:	07d0      	lsls	r0, r2, #31
 8004dbe:	d502      	bpl.n	8004dc6 <_printf_float+0x1a6>
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	440b      	add	r3, r1
 8004dc4:	6123      	str	r3, [r4, #16]
 8004dc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8004dc8:	f04f 0900 	mov.w	r9, #0
 8004dcc:	e7de      	b.n	8004d8c <_printf_float+0x16c>
 8004dce:	b913      	cbnz	r3, 8004dd6 <_printf_float+0x1b6>
 8004dd0:	6822      	ldr	r2, [r4, #0]
 8004dd2:	07d2      	lsls	r2, r2, #31
 8004dd4:	d501      	bpl.n	8004dda <_printf_float+0x1ba>
 8004dd6:	3302      	adds	r3, #2
 8004dd8:	e7f4      	b.n	8004dc4 <_printf_float+0x1a4>
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e7f2      	b.n	8004dc4 <_printf_float+0x1a4>
 8004dde:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004de2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004de4:	4299      	cmp	r1, r3
 8004de6:	db05      	blt.n	8004df4 <_printf_float+0x1d4>
 8004de8:	6823      	ldr	r3, [r4, #0]
 8004dea:	6121      	str	r1, [r4, #16]
 8004dec:	07d8      	lsls	r0, r3, #31
 8004dee:	d5ea      	bpl.n	8004dc6 <_printf_float+0x1a6>
 8004df0:	1c4b      	adds	r3, r1, #1
 8004df2:	e7e7      	b.n	8004dc4 <_printf_float+0x1a4>
 8004df4:	2900      	cmp	r1, #0
 8004df6:	bfd4      	ite	le
 8004df8:	f1c1 0202 	rsble	r2, r1, #2
 8004dfc:	2201      	movgt	r2, #1
 8004dfe:	4413      	add	r3, r2
 8004e00:	e7e0      	b.n	8004dc4 <_printf_float+0x1a4>
 8004e02:	6823      	ldr	r3, [r4, #0]
 8004e04:	055a      	lsls	r2, r3, #21
 8004e06:	d407      	bmi.n	8004e18 <_printf_float+0x1f8>
 8004e08:	6923      	ldr	r3, [r4, #16]
 8004e0a:	4642      	mov	r2, r8
 8004e0c:	4631      	mov	r1, r6
 8004e0e:	4628      	mov	r0, r5
 8004e10:	47b8      	blx	r7
 8004e12:	3001      	adds	r0, #1
 8004e14:	d12c      	bne.n	8004e70 <_printf_float+0x250>
 8004e16:	e764      	b.n	8004ce2 <_printf_float+0xc2>
 8004e18:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004e1c:	f240 80e0 	bls.w	8004fe0 <_printf_float+0x3c0>
 8004e20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e24:	2200      	movs	r2, #0
 8004e26:	2300      	movs	r3, #0
 8004e28:	f7fb fe5e 	bl	8000ae8 <__aeabi_dcmpeq>
 8004e2c:	2800      	cmp	r0, #0
 8004e2e:	d034      	beq.n	8004e9a <_printf_float+0x27a>
 8004e30:	4a37      	ldr	r2, [pc, #220]	; (8004f10 <_printf_float+0x2f0>)
 8004e32:	2301      	movs	r3, #1
 8004e34:	4631      	mov	r1, r6
 8004e36:	4628      	mov	r0, r5
 8004e38:	47b8      	blx	r7
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	f43f af51 	beq.w	8004ce2 <_printf_float+0xc2>
 8004e40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004e44:	429a      	cmp	r2, r3
 8004e46:	db02      	blt.n	8004e4e <_printf_float+0x22e>
 8004e48:	6823      	ldr	r3, [r4, #0]
 8004e4a:	07d8      	lsls	r0, r3, #31
 8004e4c:	d510      	bpl.n	8004e70 <_printf_float+0x250>
 8004e4e:	ee18 3a10 	vmov	r3, s16
 8004e52:	4652      	mov	r2, sl
 8004e54:	4631      	mov	r1, r6
 8004e56:	4628      	mov	r0, r5
 8004e58:	47b8      	blx	r7
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	f43f af41 	beq.w	8004ce2 <_printf_float+0xc2>
 8004e60:	f04f 0800 	mov.w	r8, #0
 8004e64:	f104 091a 	add.w	r9, r4, #26
 8004e68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	4543      	cmp	r3, r8
 8004e6e:	dc09      	bgt.n	8004e84 <_printf_float+0x264>
 8004e70:	6823      	ldr	r3, [r4, #0]
 8004e72:	079b      	lsls	r3, r3, #30
 8004e74:	f100 8105 	bmi.w	8005082 <_printf_float+0x462>
 8004e78:	68e0      	ldr	r0, [r4, #12]
 8004e7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004e7c:	4298      	cmp	r0, r3
 8004e7e:	bfb8      	it	lt
 8004e80:	4618      	movlt	r0, r3
 8004e82:	e730      	b.n	8004ce6 <_printf_float+0xc6>
 8004e84:	2301      	movs	r3, #1
 8004e86:	464a      	mov	r2, r9
 8004e88:	4631      	mov	r1, r6
 8004e8a:	4628      	mov	r0, r5
 8004e8c:	47b8      	blx	r7
 8004e8e:	3001      	adds	r0, #1
 8004e90:	f43f af27 	beq.w	8004ce2 <_printf_float+0xc2>
 8004e94:	f108 0801 	add.w	r8, r8, #1
 8004e98:	e7e6      	b.n	8004e68 <_printf_float+0x248>
 8004e9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	dc39      	bgt.n	8004f14 <_printf_float+0x2f4>
 8004ea0:	4a1b      	ldr	r2, [pc, #108]	; (8004f10 <_printf_float+0x2f0>)
 8004ea2:	2301      	movs	r3, #1
 8004ea4:	4631      	mov	r1, r6
 8004ea6:	4628      	mov	r0, r5
 8004ea8:	47b8      	blx	r7
 8004eaa:	3001      	adds	r0, #1
 8004eac:	f43f af19 	beq.w	8004ce2 <_printf_float+0xc2>
 8004eb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	d102      	bne.n	8004ebe <_printf_float+0x29e>
 8004eb8:	6823      	ldr	r3, [r4, #0]
 8004eba:	07d9      	lsls	r1, r3, #31
 8004ebc:	d5d8      	bpl.n	8004e70 <_printf_float+0x250>
 8004ebe:	ee18 3a10 	vmov	r3, s16
 8004ec2:	4652      	mov	r2, sl
 8004ec4:	4631      	mov	r1, r6
 8004ec6:	4628      	mov	r0, r5
 8004ec8:	47b8      	blx	r7
 8004eca:	3001      	adds	r0, #1
 8004ecc:	f43f af09 	beq.w	8004ce2 <_printf_float+0xc2>
 8004ed0:	f04f 0900 	mov.w	r9, #0
 8004ed4:	f104 0a1a 	add.w	sl, r4, #26
 8004ed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004eda:	425b      	negs	r3, r3
 8004edc:	454b      	cmp	r3, r9
 8004ede:	dc01      	bgt.n	8004ee4 <_printf_float+0x2c4>
 8004ee0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ee2:	e792      	b.n	8004e0a <_printf_float+0x1ea>
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	4652      	mov	r2, sl
 8004ee8:	4631      	mov	r1, r6
 8004eea:	4628      	mov	r0, r5
 8004eec:	47b8      	blx	r7
 8004eee:	3001      	adds	r0, #1
 8004ef0:	f43f aef7 	beq.w	8004ce2 <_printf_float+0xc2>
 8004ef4:	f109 0901 	add.w	r9, r9, #1
 8004ef8:	e7ee      	b.n	8004ed8 <_printf_float+0x2b8>
 8004efa:	bf00      	nop
 8004efc:	7fefffff 	.word	0x7fefffff
 8004f00:	0800986c 	.word	0x0800986c
 8004f04:	08009870 	.word	0x08009870
 8004f08:	08009878 	.word	0x08009878
 8004f0c:	08009874 	.word	0x08009874
 8004f10:	0800987c 	.word	0x0800987c
 8004f14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004f16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f18:	429a      	cmp	r2, r3
 8004f1a:	bfa8      	it	ge
 8004f1c:	461a      	movge	r2, r3
 8004f1e:	2a00      	cmp	r2, #0
 8004f20:	4691      	mov	r9, r2
 8004f22:	dc37      	bgt.n	8004f94 <_printf_float+0x374>
 8004f24:	f04f 0b00 	mov.w	fp, #0
 8004f28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f2c:	f104 021a 	add.w	r2, r4, #26
 8004f30:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004f32:	9305      	str	r3, [sp, #20]
 8004f34:	eba3 0309 	sub.w	r3, r3, r9
 8004f38:	455b      	cmp	r3, fp
 8004f3a:	dc33      	bgt.n	8004fa4 <_printf_float+0x384>
 8004f3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f40:	429a      	cmp	r2, r3
 8004f42:	db3b      	blt.n	8004fbc <_printf_float+0x39c>
 8004f44:	6823      	ldr	r3, [r4, #0]
 8004f46:	07da      	lsls	r2, r3, #31
 8004f48:	d438      	bmi.n	8004fbc <_printf_float+0x39c>
 8004f4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f4c:	9a05      	ldr	r2, [sp, #20]
 8004f4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f50:	1a9a      	subs	r2, r3, r2
 8004f52:	eba3 0901 	sub.w	r9, r3, r1
 8004f56:	4591      	cmp	r9, r2
 8004f58:	bfa8      	it	ge
 8004f5a:	4691      	movge	r9, r2
 8004f5c:	f1b9 0f00 	cmp.w	r9, #0
 8004f60:	dc35      	bgt.n	8004fce <_printf_float+0x3ae>
 8004f62:	f04f 0800 	mov.w	r8, #0
 8004f66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004f6a:	f104 0a1a 	add.w	sl, r4, #26
 8004f6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004f72:	1a9b      	subs	r3, r3, r2
 8004f74:	eba3 0309 	sub.w	r3, r3, r9
 8004f78:	4543      	cmp	r3, r8
 8004f7a:	f77f af79 	ble.w	8004e70 <_printf_float+0x250>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	4652      	mov	r2, sl
 8004f82:	4631      	mov	r1, r6
 8004f84:	4628      	mov	r0, r5
 8004f86:	47b8      	blx	r7
 8004f88:	3001      	adds	r0, #1
 8004f8a:	f43f aeaa 	beq.w	8004ce2 <_printf_float+0xc2>
 8004f8e:	f108 0801 	add.w	r8, r8, #1
 8004f92:	e7ec      	b.n	8004f6e <_printf_float+0x34e>
 8004f94:	4613      	mov	r3, r2
 8004f96:	4631      	mov	r1, r6
 8004f98:	4642      	mov	r2, r8
 8004f9a:	4628      	mov	r0, r5
 8004f9c:	47b8      	blx	r7
 8004f9e:	3001      	adds	r0, #1
 8004fa0:	d1c0      	bne.n	8004f24 <_printf_float+0x304>
 8004fa2:	e69e      	b.n	8004ce2 <_printf_float+0xc2>
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	4631      	mov	r1, r6
 8004fa8:	4628      	mov	r0, r5
 8004faa:	9205      	str	r2, [sp, #20]
 8004fac:	47b8      	blx	r7
 8004fae:	3001      	adds	r0, #1
 8004fb0:	f43f ae97 	beq.w	8004ce2 <_printf_float+0xc2>
 8004fb4:	9a05      	ldr	r2, [sp, #20]
 8004fb6:	f10b 0b01 	add.w	fp, fp, #1
 8004fba:	e7b9      	b.n	8004f30 <_printf_float+0x310>
 8004fbc:	ee18 3a10 	vmov	r3, s16
 8004fc0:	4652      	mov	r2, sl
 8004fc2:	4631      	mov	r1, r6
 8004fc4:	4628      	mov	r0, r5
 8004fc6:	47b8      	blx	r7
 8004fc8:	3001      	adds	r0, #1
 8004fca:	d1be      	bne.n	8004f4a <_printf_float+0x32a>
 8004fcc:	e689      	b.n	8004ce2 <_printf_float+0xc2>
 8004fce:	9a05      	ldr	r2, [sp, #20]
 8004fd0:	464b      	mov	r3, r9
 8004fd2:	4442      	add	r2, r8
 8004fd4:	4631      	mov	r1, r6
 8004fd6:	4628      	mov	r0, r5
 8004fd8:	47b8      	blx	r7
 8004fda:	3001      	adds	r0, #1
 8004fdc:	d1c1      	bne.n	8004f62 <_printf_float+0x342>
 8004fde:	e680      	b.n	8004ce2 <_printf_float+0xc2>
 8004fe0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004fe2:	2a01      	cmp	r2, #1
 8004fe4:	dc01      	bgt.n	8004fea <_printf_float+0x3ca>
 8004fe6:	07db      	lsls	r3, r3, #31
 8004fe8:	d538      	bpl.n	800505c <_printf_float+0x43c>
 8004fea:	2301      	movs	r3, #1
 8004fec:	4642      	mov	r2, r8
 8004fee:	4631      	mov	r1, r6
 8004ff0:	4628      	mov	r0, r5
 8004ff2:	47b8      	blx	r7
 8004ff4:	3001      	adds	r0, #1
 8004ff6:	f43f ae74 	beq.w	8004ce2 <_printf_float+0xc2>
 8004ffa:	ee18 3a10 	vmov	r3, s16
 8004ffe:	4652      	mov	r2, sl
 8005000:	4631      	mov	r1, r6
 8005002:	4628      	mov	r0, r5
 8005004:	47b8      	blx	r7
 8005006:	3001      	adds	r0, #1
 8005008:	f43f ae6b 	beq.w	8004ce2 <_printf_float+0xc2>
 800500c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005010:	2200      	movs	r2, #0
 8005012:	2300      	movs	r3, #0
 8005014:	f7fb fd68 	bl	8000ae8 <__aeabi_dcmpeq>
 8005018:	b9d8      	cbnz	r0, 8005052 <_printf_float+0x432>
 800501a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800501c:	f108 0201 	add.w	r2, r8, #1
 8005020:	3b01      	subs	r3, #1
 8005022:	4631      	mov	r1, r6
 8005024:	4628      	mov	r0, r5
 8005026:	47b8      	blx	r7
 8005028:	3001      	adds	r0, #1
 800502a:	d10e      	bne.n	800504a <_printf_float+0x42a>
 800502c:	e659      	b.n	8004ce2 <_printf_float+0xc2>
 800502e:	2301      	movs	r3, #1
 8005030:	4652      	mov	r2, sl
 8005032:	4631      	mov	r1, r6
 8005034:	4628      	mov	r0, r5
 8005036:	47b8      	blx	r7
 8005038:	3001      	adds	r0, #1
 800503a:	f43f ae52 	beq.w	8004ce2 <_printf_float+0xc2>
 800503e:	f108 0801 	add.w	r8, r8, #1
 8005042:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005044:	3b01      	subs	r3, #1
 8005046:	4543      	cmp	r3, r8
 8005048:	dcf1      	bgt.n	800502e <_printf_float+0x40e>
 800504a:	464b      	mov	r3, r9
 800504c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005050:	e6dc      	b.n	8004e0c <_printf_float+0x1ec>
 8005052:	f04f 0800 	mov.w	r8, #0
 8005056:	f104 0a1a 	add.w	sl, r4, #26
 800505a:	e7f2      	b.n	8005042 <_printf_float+0x422>
 800505c:	2301      	movs	r3, #1
 800505e:	4642      	mov	r2, r8
 8005060:	e7df      	b.n	8005022 <_printf_float+0x402>
 8005062:	2301      	movs	r3, #1
 8005064:	464a      	mov	r2, r9
 8005066:	4631      	mov	r1, r6
 8005068:	4628      	mov	r0, r5
 800506a:	47b8      	blx	r7
 800506c:	3001      	adds	r0, #1
 800506e:	f43f ae38 	beq.w	8004ce2 <_printf_float+0xc2>
 8005072:	f108 0801 	add.w	r8, r8, #1
 8005076:	68e3      	ldr	r3, [r4, #12]
 8005078:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800507a:	1a5b      	subs	r3, r3, r1
 800507c:	4543      	cmp	r3, r8
 800507e:	dcf0      	bgt.n	8005062 <_printf_float+0x442>
 8005080:	e6fa      	b.n	8004e78 <_printf_float+0x258>
 8005082:	f04f 0800 	mov.w	r8, #0
 8005086:	f104 0919 	add.w	r9, r4, #25
 800508a:	e7f4      	b.n	8005076 <_printf_float+0x456>

0800508c <_printf_common>:
 800508c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005090:	4616      	mov	r6, r2
 8005092:	4699      	mov	r9, r3
 8005094:	688a      	ldr	r2, [r1, #8]
 8005096:	690b      	ldr	r3, [r1, #16]
 8005098:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800509c:	4293      	cmp	r3, r2
 800509e:	bfb8      	it	lt
 80050a0:	4613      	movlt	r3, r2
 80050a2:	6033      	str	r3, [r6, #0]
 80050a4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80050a8:	4607      	mov	r7, r0
 80050aa:	460c      	mov	r4, r1
 80050ac:	b10a      	cbz	r2, 80050b2 <_printf_common+0x26>
 80050ae:	3301      	adds	r3, #1
 80050b0:	6033      	str	r3, [r6, #0]
 80050b2:	6823      	ldr	r3, [r4, #0]
 80050b4:	0699      	lsls	r1, r3, #26
 80050b6:	bf42      	ittt	mi
 80050b8:	6833      	ldrmi	r3, [r6, #0]
 80050ba:	3302      	addmi	r3, #2
 80050bc:	6033      	strmi	r3, [r6, #0]
 80050be:	6825      	ldr	r5, [r4, #0]
 80050c0:	f015 0506 	ands.w	r5, r5, #6
 80050c4:	d106      	bne.n	80050d4 <_printf_common+0x48>
 80050c6:	f104 0a19 	add.w	sl, r4, #25
 80050ca:	68e3      	ldr	r3, [r4, #12]
 80050cc:	6832      	ldr	r2, [r6, #0]
 80050ce:	1a9b      	subs	r3, r3, r2
 80050d0:	42ab      	cmp	r3, r5
 80050d2:	dc26      	bgt.n	8005122 <_printf_common+0x96>
 80050d4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80050d8:	1e13      	subs	r3, r2, #0
 80050da:	6822      	ldr	r2, [r4, #0]
 80050dc:	bf18      	it	ne
 80050de:	2301      	movne	r3, #1
 80050e0:	0692      	lsls	r2, r2, #26
 80050e2:	d42b      	bmi.n	800513c <_printf_common+0xb0>
 80050e4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80050e8:	4649      	mov	r1, r9
 80050ea:	4638      	mov	r0, r7
 80050ec:	47c0      	blx	r8
 80050ee:	3001      	adds	r0, #1
 80050f0:	d01e      	beq.n	8005130 <_printf_common+0xa4>
 80050f2:	6823      	ldr	r3, [r4, #0]
 80050f4:	68e5      	ldr	r5, [r4, #12]
 80050f6:	6832      	ldr	r2, [r6, #0]
 80050f8:	f003 0306 	and.w	r3, r3, #6
 80050fc:	2b04      	cmp	r3, #4
 80050fe:	bf08      	it	eq
 8005100:	1aad      	subeq	r5, r5, r2
 8005102:	68a3      	ldr	r3, [r4, #8]
 8005104:	6922      	ldr	r2, [r4, #16]
 8005106:	bf0c      	ite	eq
 8005108:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800510c:	2500      	movne	r5, #0
 800510e:	4293      	cmp	r3, r2
 8005110:	bfc4      	itt	gt
 8005112:	1a9b      	subgt	r3, r3, r2
 8005114:	18ed      	addgt	r5, r5, r3
 8005116:	2600      	movs	r6, #0
 8005118:	341a      	adds	r4, #26
 800511a:	42b5      	cmp	r5, r6
 800511c:	d11a      	bne.n	8005154 <_printf_common+0xc8>
 800511e:	2000      	movs	r0, #0
 8005120:	e008      	b.n	8005134 <_printf_common+0xa8>
 8005122:	2301      	movs	r3, #1
 8005124:	4652      	mov	r2, sl
 8005126:	4649      	mov	r1, r9
 8005128:	4638      	mov	r0, r7
 800512a:	47c0      	blx	r8
 800512c:	3001      	adds	r0, #1
 800512e:	d103      	bne.n	8005138 <_printf_common+0xac>
 8005130:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005138:	3501      	adds	r5, #1
 800513a:	e7c6      	b.n	80050ca <_printf_common+0x3e>
 800513c:	18e1      	adds	r1, r4, r3
 800513e:	1c5a      	adds	r2, r3, #1
 8005140:	2030      	movs	r0, #48	; 0x30
 8005142:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005146:	4422      	add	r2, r4
 8005148:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800514c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005150:	3302      	adds	r3, #2
 8005152:	e7c7      	b.n	80050e4 <_printf_common+0x58>
 8005154:	2301      	movs	r3, #1
 8005156:	4622      	mov	r2, r4
 8005158:	4649      	mov	r1, r9
 800515a:	4638      	mov	r0, r7
 800515c:	47c0      	blx	r8
 800515e:	3001      	adds	r0, #1
 8005160:	d0e6      	beq.n	8005130 <_printf_common+0xa4>
 8005162:	3601      	adds	r6, #1
 8005164:	e7d9      	b.n	800511a <_printf_common+0x8e>
	...

08005168 <_printf_i>:
 8005168:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800516c:	7e0f      	ldrb	r7, [r1, #24]
 800516e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005170:	2f78      	cmp	r7, #120	; 0x78
 8005172:	4691      	mov	r9, r2
 8005174:	4680      	mov	r8, r0
 8005176:	460c      	mov	r4, r1
 8005178:	469a      	mov	sl, r3
 800517a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800517e:	d807      	bhi.n	8005190 <_printf_i+0x28>
 8005180:	2f62      	cmp	r7, #98	; 0x62
 8005182:	d80a      	bhi.n	800519a <_printf_i+0x32>
 8005184:	2f00      	cmp	r7, #0
 8005186:	f000 80d8 	beq.w	800533a <_printf_i+0x1d2>
 800518a:	2f58      	cmp	r7, #88	; 0x58
 800518c:	f000 80a3 	beq.w	80052d6 <_printf_i+0x16e>
 8005190:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005194:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005198:	e03a      	b.n	8005210 <_printf_i+0xa8>
 800519a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800519e:	2b15      	cmp	r3, #21
 80051a0:	d8f6      	bhi.n	8005190 <_printf_i+0x28>
 80051a2:	a101      	add	r1, pc, #4	; (adr r1, 80051a8 <_printf_i+0x40>)
 80051a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80051a8:	08005201 	.word	0x08005201
 80051ac:	08005215 	.word	0x08005215
 80051b0:	08005191 	.word	0x08005191
 80051b4:	08005191 	.word	0x08005191
 80051b8:	08005191 	.word	0x08005191
 80051bc:	08005191 	.word	0x08005191
 80051c0:	08005215 	.word	0x08005215
 80051c4:	08005191 	.word	0x08005191
 80051c8:	08005191 	.word	0x08005191
 80051cc:	08005191 	.word	0x08005191
 80051d0:	08005191 	.word	0x08005191
 80051d4:	08005321 	.word	0x08005321
 80051d8:	08005245 	.word	0x08005245
 80051dc:	08005303 	.word	0x08005303
 80051e0:	08005191 	.word	0x08005191
 80051e4:	08005191 	.word	0x08005191
 80051e8:	08005343 	.word	0x08005343
 80051ec:	08005191 	.word	0x08005191
 80051f0:	08005245 	.word	0x08005245
 80051f4:	08005191 	.word	0x08005191
 80051f8:	08005191 	.word	0x08005191
 80051fc:	0800530b 	.word	0x0800530b
 8005200:	682b      	ldr	r3, [r5, #0]
 8005202:	1d1a      	adds	r2, r3, #4
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	602a      	str	r2, [r5, #0]
 8005208:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800520c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005210:	2301      	movs	r3, #1
 8005212:	e0a3      	b.n	800535c <_printf_i+0x1f4>
 8005214:	6820      	ldr	r0, [r4, #0]
 8005216:	6829      	ldr	r1, [r5, #0]
 8005218:	0606      	lsls	r6, r0, #24
 800521a:	f101 0304 	add.w	r3, r1, #4
 800521e:	d50a      	bpl.n	8005236 <_printf_i+0xce>
 8005220:	680e      	ldr	r6, [r1, #0]
 8005222:	602b      	str	r3, [r5, #0]
 8005224:	2e00      	cmp	r6, #0
 8005226:	da03      	bge.n	8005230 <_printf_i+0xc8>
 8005228:	232d      	movs	r3, #45	; 0x2d
 800522a:	4276      	negs	r6, r6
 800522c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005230:	485e      	ldr	r0, [pc, #376]	; (80053ac <_printf_i+0x244>)
 8005232:	230a      	movs	r3, #10
 8005234:	e019      	b.n	800526a <_printf_i+0x102>
 8005236:	680e      	ldr	r6, [r1, #0]
 8005238:	602b      	str	r3, [r5, #0]
 800523a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800523e:	bf18      	it	ne
 8005240:	b236      	sxthne	r6, r6
 8005242:	e7ef      	b.n	8005224 <_printf_i+0xbc>
 8005244:	682b      	ldr	r3, [r5, #0]
 8005246:	6820      	ldr	r0, [r4, #0]
 8005248:	1d19      	adds	r1, r3, #4
 800524a:	6029      	str	r1, [r5, #0]
 800524c:	0601      	lsls	r1, r0, #24
 800524e:	d501      	bpl.n	8005254 <_printf_i+0xec>
 8005250:	681e      	ldr	r6, [r3, #0]
 8005252:	e002      	b.n	800525a <_printf_i+0xf2>
 8005254:	0646      	lsls	r6, r0, #25
 8005256:	d5fb      	bpl.n	8005250 <_printf_i+0xe8>
 8005258:	881e      	ldrh	r6, [r3, #0]
 800525a:	4854      	ldr	r0, [pc, #336]	; (80053ac <_printf_i+0x244>)
 800525c:	2f6f      	cmp	r7, #111	; 0x6f
 800525e:	bf0c      	ite	eq
 8005260:	2308      	moveq	r3, #8
 8005262:	230a      	movne	r3, #10
 8005264:	2100      	movs	r1, #0
 8005266:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800526a:	6865      	ldr	r5, [r4, #4]
 800526c:	60a5      	str	r5, [r4, #8]
 800526e:	2d00      	cmp	r5, #0
 8005270:	bfa2      	ittt	ge
 8005272:	6821      	ldrge	r1, [r4, #0]
 8005274:	f021 0104 	bicge.w	r1, r1, #4
 8005278:	6021      	strge	r1, [r4, #0]
 800527a:	b90e      	cbnz	r6, 8005280 <_printf_i+0x118>
 800527c:	2d00      	cmp	r5, #0
 800527e:	d04d      	beq.n	800531c <_printf_i+0x1b4>
 8005280:	4615      	mov	r5, r2
 8005282:	fbb6 f1f3 	udiv	r1, r6, r3
 8005286:	fb03 6711 	mls	r7, r3, r1, r6
 800528a:	5dc7      	ldrb	r7, [r0, r7]
 800528c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005290:	4637      	mov	r7, r6
 8005292:	42bb      	cmp	r3, r7
 8005294:	460e      	mov	r6, r1
 8005296:	d9f4      	bls.n	8005282 <_printf_i+0x11a>
 8005298:	2b08      	cmp	r3, #8
 800529a:	d10b      	bne.n	80052b4 <_printf_i+0x14c>
 800529c:	6823      	ldr	r3, [r4, #0]
 800529e:	07de      	lsls	r6, r3, #31
 80052a0:	d508      	bpl.n	80052b4 <_printf_i+0x14c>
 80052a2:	6923      	ldr	r3, [r4, #16]
 80052a4:	6861      	ldr	r1, [r4, #4]
 80052a6:	4299      	cmp	r1, r3
 80052a8:	bfde      	ittt	le
 80052aa:	2330      	movle	r3, #48	; 0x30
 80052ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80052b0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80052b4:	1b52      	subs	r2, r2, r5
 80052b6:	6122      	str	r2, [r4, #16]
 80052b8:	f8cd a000 	str.w	sl, [sp]
 80052bc:	464b      	mov	r3, r9
 80052be:	aa03      	add	r2, sp, #12
 80052c0:	4621      	mov	r1, r4
 80052c2:	4640      	mov	r0, r8
 80052c4:	f7ff fee2 	bl	800508c <_printf_common>
 80052c8:	3001      	adds	r0, #1
 80052ca:	d14c      	bne.n	8005366 <_printf_i+0x1fe>
 80052cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80052d0:	b004      	add	sp, #16
 80052d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d6:	4835      	ldr	r0, [pc, #212]	; (80053ac <_printf_i+0x244>)
 80052d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80052dc:	6829      	ldr	r1, [r5, #0]
 80052de:	6823      	ldr	r3, [r4, #0]
 80052e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80052e4:	6029      	str	r1, [r5, #0]
 80052e6:	061d      	lsls	r5, r3, #24
 80052e8:	d514      	bpl.n	8005314 <_printf_i+0x1ac>
 80052ea:	07df      	lsls	r7, r3, #31
 80052ec:	bf44      	itt	mi
 80052ee:	f043 0320 	orrmi.w	r3, r3, #32
 80052f2:	6023      	strmi	r3, [r4, #0]
 80052f4:	b91e      	cbnz	r6, 80052fe <_printf_i+0x196>
 80052f6:	6823      	ldr	r3, [r4, #0]
 80052f8:	f023 0320 	bic.w	r3, r3, #32
 80052fc:	6023      	str	r3, [r4, #0]
 80052fe:	2310      	movs	r3, #16
 8005300:	e7b0      	b.n	8005264 <_printf_i+0xfc>
 8005302:	6823      	ldr	r3, [r4, #0]
 8005304:	f043 0320 	orr.w	r3, r3, #32
 8005308:	6023      	str	r3, [r4, #0]
 800530a:	2378      	movs	r3, #120	; 0x78
 800530c:	4828      	ldr	r0, [pc, #160]	; (80053b0 <_printf_i+0x248>)
 800530e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005312:	e7e3      	b.n	80052dc <_printf_i+0x174>
 8005314:	0659      	lsls	r1, r3, #25
 8005316:	bf48      	it	mi
 8005318:	b2b6      	uxthmi	r6, r6
 800531a:	e7e6      	b.n	80052ea <_printf_i+0x182>
 800531c:	4615      	mov	r5, r2
 800531e:	e7bb      	b.n	8005298 <_printf_i+0x130>
 8005320:	682b      	ldr	r3, [r5, #0]
 8005322:	6826      	ldr	r6, [r4, #0]
 8005324:	6961      	ldr	r1, [r4, #20]
 8005326:	1d18      	adds	r0, r3, #4
 8005328:	6028      	str	r0, [r5, #0]
 800532a:	0635      	lsls	r5, r6, #24
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	d501      	bpl.n	8005334 <_printf_i+0x1cc>
 8005330:	6019      	str	r1, [r3, #0]
 8005332:	e002      	b.n	800533a <_printf_i+0x1d2>
 8005334:	0670      	lsls	r0, r6, #25
 8005336:	d5fb      	bpl.n	8005330 <_printf_i+0x1c8>
 8005338:	8019      	strh	r1, [r3, #0]
 800533a:	2300      	movs	r3, #0
 800533c:	6123      	str	r3, [r4, #16]
 800533e:	4615      	mov	r5, r2
 8005340:	e7ba      	b.n	80052b8 <_printf_i+0x150>
 8005342:	682b      	ldr	r3, [r5, #0]
 8005344:	1d1a      	adds	r2, r3, #4
 8005346:	602a      	str	r2, [r5, #0]
 8005348:	681d      	ldr	r5, [r3, #0]
 800534a:	6862      	ldr	r2, [r4, #4]
 800534c:	2100      	movs	r1, #0
 800534e:	4628      	mov	r0, r5
 8005350:	f7fa ff56 	bl	8000200 <memchr>
 8005354:	b108      	cbz	r0, 800535a <_printf_i+0x1f2>
 8005356:	1b40      	subs	r0, r0, r5
 8005358:	6060      	str	r0, [r4, #4]
 800535a:	6863      	ldr	r3, [r4, #4]
 800535c:	6123      	str	r3, [r4, #16]
 800535e:	2300      	movs	r3, #0
 8005360:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005364:	e7a8      	b.n	80052b8 <_printf_i+0x150>
 8005366:	6923      	ldr	r3, [r4, #16]
 8005368:	462a      	mov	r2, r5
 800536a:	4649      	mov	r1, r9
 800536c:	4640      	mov	r0, r8
 800536e:	47d0      	blx	sl
 8005370:	3001      	adds	r0, #1
 8005372:	d0ab      	beq.n	80052cc <_printf_i+0x164>
 8005374:	6823      	ldr	r3, [r4, #0]
 8005376:	079b      	lsls	r3, r3, #30
 8005378:	d413      	bmi.n	80053a2 <_printf_i+0x23a>
 800537a:	68e0      	ldr	r0, [r4, #12]
 800537c:	9b03      	ldr	r3, [sp, #12]
 800537e:	4298      	cmp	r0, r3
 8005380:	bfb8      	it	lt
 8005382:	4618      	movlt	r0, r3
 8005384:	e7a4      	b.n	80052d0 <_printf_i+0x168>
 8005386:	2301      	movs	r3, #1
 8005388:	4632      	mov	r2, r6
 800538a:	4649      	mov	r1, r9
 800538c:	4640      	mov	r0, r8
 800538e:	47d0      	blx	sl
 8005390:	3001      	adds	r0, #1
 8005392:	d09b      	beq.n	80052cc <_printf_i+0x164>
 8005394:	3501      	adds	r5, #1
 8005396:	68e3      	ldr	r3, [r4, #12]
 8005398:	9903      	ldr	r1, [sp, #12]
 800539a:	1a5b      	subs	r3, r3, r1
 800539c:	42ab      	cmp	r3, r5
 800539e:	dcf2      	bgt.n	8005386 <_printf_i+0x21e>
 80053a0:	e7eb      	b.n	800537a <_printf_i+0x212>
 80053a2:	2500      	movs	r5, #0
 80053a4:	f104 0619 	add.w	r6, r4, #25
 80053a8:	e7f5      	b.n	8005396 <_printf_i+0x22e>
 80053aa:	bf00      	nop
 80053ac:	0800987e 	.word	0x0800987e
 80053b0:	0800988f 	.word	0x0800988f

080053b4 <_scanf_float>:
 80053b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053b8:	b087      	sub	sp, #28
 80053ba:	4617      	mov	r7, r2
 80053bc:	9303      	str	r3, [sp, #12]
 80053be:	688b      	ldr	r3, [r1, #8]
 80053c0:	1e5a      	subs	r2, r3, #1
 80053c2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80053c6:	bf83      	ittte	hi
 80053c8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80053cc:	195b      	addhi	r3, r3, r5
 80053ce:	9302      	strhi	r3, [sp, #8]
 80053d0:	2300      	movls	r3, #0
 80053d2:	bf86      	itte	hi
 80053d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80053d8:	608b      	strhi	r3, [r1, #8]
 80053da:	9302      	strls	r3, [sp, #8]
 80053dc:	680b      	ldr	r3, [r1, #0]
 80053de:	468b      	mov	fp, r1
 80053e0:	2500      	movs	r5, #0
 80053e2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80053e6:	f84b 3b1c 	str.w	r3, [fp], #28
 80053ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80053ee:	4680      	mov	r8, r0
 80053f0:	460c      	mov	r4, r1
 80053f2:	465e      	mov	r6, fp
 80053f4:	46aa      	mov	sl, r5
 80053f6:	46a9      	mov	r9, r5
 80053f8:	9501      	str	r5, [sp, #4]
 80053fa:	68a2      	ldr	r2, [r4, #8]
 80053fc:	b152      	cbz	r2, 8005414 <_scanf_float+0x60>
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	781b      	ldrb	r3, [r3, #0]
 8005402:	2b4e      	cmp	r3, #78	; 0x4e
 8005404:	d864      	bhi.n	80054d0 <_scanf_float+0x11c>
 8005406:	2b40      	cmp	r3, #64	; 0x40
 8005408:	d83c      	bhi.n	8005484 <_scanf_float+0xd0>
 800540a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800540e:	b2c8      	uxtb	r0, r1
 8005410:	280e      	cmp	r0, #14
 8005412:	d93a      	bls.n	800548a <_scanf_float+0xd6>
 8005414:	f1b9 0f00 	cmp.w	r9, #0
 8005418:	d003      	beq.n	8005422 <_scanf_float+0x6e>
 800541a:	6823      	ldr	r3, [r4, #0]
 800541c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005420:	6023      	str	r3, [r4, #0]
 8005422:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005426:	f1ba 0f01 	cmp.w	sl, #1
 800542a:	f200 8113 	bhi.w	8005654 <_scanf_float+0x2a0>
 800542e:	455e      	cmp	r6, fp
 8005430:	f200 8105 	bhi.w	800563e <_scanf_float+0x28a>
 8005434:	2501      	movs	r5, #1
 8005436:	4628      	mov	r0, r5
 8005438:	b007      	add	sp, #28
 800543a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800543e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005442:	2a0d      	cmp	r2, #13
 8005444:	d8e6      	bhi.n	8005414 <_scanf_float+0x60>
 8005446:	a101      	add	r1, pc, #4	; (adr r1, 800544c <_scanf_float+0x98>)
 8005448:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800544c:	0800558b 	.word	0x0800558b
 8005450:	08005415 	.word	0x08005415
 8005454:	08005415 	.word	0x08005415
 8005458:	08005415 	.word	0x08005415
 800545c:	080055eb 	.word	0x080055eb
 8005460:	080055c3 	.word	0x080055c3
 8005464:	08005415 	.word	0x08005415
 8005468:	08005415 	.word	0x08005415
 800546c:	08005599 	.word	0x08005599
 8005470:	08005415 	.word	0x08005415
 8005474:	08005415 	.word	0x08005415
 8005478:	08005415 	.word	0x08005415
 800547c:	08005415 	.word	0x08005415
 8005480:	08005551 	.word	0x08005551
 8005484:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005488:	e7db      	b.n	8005442 <_scanf_float+0x8e>
 800548a:	290e      	cmp	r1, #14
 800548c:	d8c2      	bhi.n	8005414 <_scanf_float+0x60>
 800548e:	a001      	add	r0, pc, #4	; (adr r0, 8005494 <_scanf_float+0xe0>)
 8005490:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005494:	08005543 	.word	0x08005543
 8005498:	08005415 	.word	0x08005415
 800549c:	08005543 	.word	0x08005543
 80054a0:	080055d7 	.word	0x080055d7
 80054a4:	08005415 	.word	0x08005415
 80054a8:	080054f1 	.word	0x080054f1
 80054ac:	0800552d 	.word	0x0800552d
 80054b0:	0800552d 	.word	0x0800552d
 80054b4:	0800552d 	.word	0x0800552d
 80054b8:	0800552d 	.word	0x0800552d
 80054bc:	0800552d 	.word	0x0800552d
 80054c0:	0800552d 	.word	0x0800552d
 80054c4:	0800552d 	.word	0x0800552d
 80054c8:	0800552d 	.word	0x0800552d
 80054cc:	0800552d 	.word	0x0800552d
 80054d0:	2b6e      	cmp	r3, #110	; 0x6e
 80054d2:	d809      	bhi.n	80054e8 <_scanf_float+0x134>
 80054d4:	2b60      	cmp	r3, #96	; 0x60
 80054d6:	d8b2      	bhi.n	800543e <_scanf_float+0x8a>
 80054d8:	2b54      	cmp	r3, #84	; 0x54
 80054da:	d077      	beq.n	80055cc <_scanf_float+0x218>
 80054dc:	2b59      	cmp	r3, #89	; 0x59
 80054de:	d199      	bne.n	8005414 <_scanf_float+0x60>
 80054e0:	2d07      	cmp	r5, #7
 80054e2:	d197      	bne.n	8005414 <_scanf_float+0x60>
 80054e4:	2508      	movs	r5, #8
 80054e6:	e029      	b.n	800553c <_scanf_float+0x188>
 80054e8:	2b74      	cmp	r3, #116	; 0x74
 80054ea:	d06f      	beq.n	80055cc <_scanf_float+0x218>
 80054ec:	2b79      	cmp	r3, #121	; 0x79
 80054ee:	e7f6      	b.n	80054de <_scanf_float+0x12a>
 80054f0:	6821      	ldr	r1, [r4, #0]
 80054f2:	05c8      	lsls	r0, r1, #23
 80054f4:	d51a      	bpl.n	800552c <_scanf_float+0x178>
 80054f6:	9b02      	ldr	r3, [sp, #8]
 80054f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80054fc:	6021      	str	r1, [r4, #0]
 80054fe:	f109 0901 	add.w	r9, r9, #1
 8005502:	b11b      	cbz	r3, 800550c <_scanf_float+0x158>
 8005504:	3b01      	subs	r3, #1
 8005506:	3201      	adds	r2, #1
 8005508:	9302      	str	r3, [sp, #8]
 800550a:	60a2      	str	r2, [r4, #8]
 800550c:	68a3      	ldr	r3, [r4, #8]
 800550e:	3b01      	subs	r3, #1
 8005510:	60a3      	str	r3, [r4, #8]
 8005512:	6923      	ldr	r3, [r4, #16]
 8005514:	3301      	adds	r3, #1
 8005516:	6123      	str	r3, [r4, #16]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	3b01      	subs	r3, #1
 800551c:	2b00      	cmp	r3, #0
 800551e:	607b      	str	r3, [r7, #4]
 8005520:	f340 8084 	ble.w	800562c <_scanf_float+0x278>
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	3301      	adds	r3, #1
 8005528:	603b      	str	r3, [r7, #0]
 800552a:	e766      	b.n	80053fa <_scanf_float+0x46>
 800552c:	eb1a 0f05 	cmn.w	sl, r5
 8005530:	f47f af70 	bne.w	8005414 <_scanf_float+0x60>
 8005534:	6822      	ldr	r2, [r4, #0]
 8005536:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800553a:	6022      	str	r2, [r4, #0]
 800553c:	f806 3b01 	strb.w	r3, [r6], #1
 8005540:	e7e4      	b.n	800550c <_scanf_float+0x158>
 8005542:	6822      	ldr	r2, [r4, #0]
 8005544:	0610      	lsls	r0, r2, #24
 8005546:	f57f af65 	bpl.w	8005414 <_scanf_float+0x60>
 800554a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800554e:	e7f4      	b.n	800553a <_scanf_float+0x186>
 8005550:	f1ba 0f00 	cmp.w	sl, #0
 8005554:	d10e      	bne.n	8005574 <_scanf_float+0x1c0>
 8005556:	f1b9 0f00 	cmp.w	r9, #0
 800555a:	d10e      	bne.n	800557a <_scanf_float+0x1c6>
 800555c:	6822      	ldr	r2, [r4, #0]
 800555e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005562:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005566:	d108      	bne.n	800557a <_scanf_float+0x1c6>
 8005568:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800556c:	6022      	str	r2, [r4, #0]
 800556e:	f04f 0a01 	mov.w	sl, #1
 8005572:	e7e3      	b.n	800553c <_scanf_float+0x188>
 8005574:	f1ba 0f02 	cmp.w	sl, #2
 8005578:	d055      	beq.n	8005626 <_scanf_float+0x272>
 800557a:	2d01      	cmp	r5, #1
 800557c:	d002      	beq.n	8005584 <_scanf_float+0x1d0>
 800557e:	2d04      	cmp	r5, #4
 8005580:	f47f af48 	bne.w	8005414 <_scanf_float+0x60>
 8005584:	3501      	adds	r5, #1
 8005586:	b2ed      	uxtb	r5, r5
 8005588:	e7d8      	b.n	800553c <_scanf_float+0x188>
 800558a:	f1ba 0f01 	cmp.w	sl, #1
 800558e:	f47f af41 	bne.w	8005414 <_scanf_float+0x60>
 8005592:	f04f 0a02 	mov.w	sl, #2
 8005596:	e7d1      	b.n	800553c <_scanf_float+0x188>
 8005598:	b97d      	cbnz	r5, 80055ba <_scanf_float+0x206>
 800559a:	f1b9 0f00 	cmp.w	r9, #0
 800559e:	f47f af3c 	bne.w	800541a <_scanf_float+0x66>
 80055a2:	6822      	ldr	r2, [r4, #0]
 80055a4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80055a8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80055ac:	f47f af39 	bne.w	8005422 <_scanf_float+0x6e>
 80055b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80055b4:	6022      	str	r2, [r4, #0]
 80055b6:	2501      	movs	r5, #1
 80055b8:	e7c0      	b.n	800553c <_scanf_float+0x188>
 80055ba:	2d03      	cmp	r5, #3
 80055bc:	d0e2      	beq.n	8005584 <_scanf_float+0x1d0>
 80055be:	2d05      	cmp	r5, #5
 80055c0:	e7de      	b.n	8005580 <_scanf_float+0x1cc>
 80055c2:	2d02      	cmp	r5, #2
 80055c4:	f47f af26 	bne.w	8005414 <_scanf_float+0x60>
 80055c8:	2503      	movs	r5, #3
 80055ca:	e7b7      	b.n	800553c <_scanf_float+0x188>
 80055cc:	2d06      	cmp	r5, #6
 80055ce:	f47f af21 	bne.w	8005414 <_scanf_float+0x60>
 80055d2:	2507      	movs	r5, #7
 80055d4:	e7b2      	b.n	800553c <_scanf_float+0x188>
 80055d6:	6822      	ldr	r2, [r4, #0]
 80055d8:	0591      	lsls	r1, r2, #22
 80055da:	f57f af1b 	bpl.w	8005414 <_scanf_float+0x60>
 80055de:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80055e2:	6022      	str	r2, [r4, #0]
 80055e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80055e8:	e7a8      	b.n	800553c <_scanf_float+0x188>
 80055ea:	6822      	ldr	r2, [r4, #0]
 80055ec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80055f0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80055f4:	d006      	beq.n	8005604 <_scanf_float+0x250>
 80055f6:	0550      	lsls	r0, r2, #21
 80055f8:	f57f af0c 	bpl.w	8005414 <_scanf_float+0x60>
 80055fc:	f1b9 0f00 	cmp.w	r9, #0
 8005600:	f43f af0f 	beq.w	8005422 <_scanf_float+0x6e>
 8005604:	0591      	lsls	r1, r2, #22
 8005606:	bf58      	it	pl
 8005608:	9901      	ldrpl	r1, [sp, #4]
 800560a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800560e:	bf58      	it	pl
 8005610:	eba9 0101 	subpl.w	r1, r9, r1
 8005614:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005618:	bf58      	it	pl
 800561a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800561e:	6022      	str	r2, [r4, #0]
 8005620:	f04f 0900 	mov.w	r9, #0
 8005624:	e78a      	b.n	800553c <_scanf_float+0x188>
 8005626:	f04f 0a03 	mov.w	sl, #3
 800562a:	e787      	b.n	800553c <_scanf_float+0x188>
 800562c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005630:	4639      	mov	r1, r7
 8005632:	4640      	mov	r0, r8
 8005634:	4798      	blx	r3
 8005636:	2800      	cmp	r0, #0
 8005638:	f43f aedf 	beq.w	80053fa <_scanf_float+0x46>
 800563c:	e6ea      	b.n	8005414 <_scanf_float+0x60>
 800563e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005642:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005646:	463a      	mov	r2, r7
 8005648:	4640      	mov	r0, r8
 800564a:	4798      	blx	r3
 800564c:	6923      	ldr	r3, [r4, #16]
 800564e:	3b01      	subs	r3, #1
 8005650:	6123      	str	r3, [r4, #16]
 8005652:	e6ec      	b.n	800542e <_scanf_float+0x7a>
 8005654:	1e6b      	subs	r3, r5, #1
 8005656:	2b06      	cmp	r3, #6
 8005658:	d825      	bhi.n	80056a6 <_scanf_float+0x2f2>
 800565a:	2d02      	cmp	r5, #2
 800565c:	d836      	bhi.n	80056cc <_scanf_float+0x318>
 800565e:	455e      	cmp	r6, fp
 8005660:	f67f aee8 	bls.w	8005434 <_scanf_float+0x80>
 8005664:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005668:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800566c:	463a      	mov	r2, r7
 800566e:	4640      	mov	r0, r8
 8005670:	4798      	blx	r3
 8005672:	6923      	ldr	r3, [r4, #16]
 8005674:	3b01      	subs	r3, #1
 8005676:	6123      	str	r3, [r4, #16]
 8005678:	e7f1      	b.n	800565e <_scanf_float+0x2aa>
 800567a:	9802      	ldr	r0, [sp, #8]
 800567c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005680:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005684:	9002      	str	r0, [sp, #8]
 8005686:	463a      	mov	r2, r7
 8005688:	4640      	mov	r0, r8
 800568a:	4798      	blx	r3
 800568c:	6923      	ldr	r3, [r4, #16]
 800568e:	3b01      	subs	r3, #1
 8005690:	6123      	str	r3, [r4, #16]
 8005692:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8005696:	fa5f fa8a 	uxtb.w	sl, sl
 800569a:	f1ba 0f02 	cmp.w	sl, #2
 800569e:	d1ec      	bne.n	800567a <_scanf_float+0x2c6>
 80056a0:	3d03      	subs	r5, #3
 80056a2:	b2ed      	uxtb	r5, r5
 80056a4:	1b76      	subs	r6, r6, r5
 80056a6:	6823      	ldr	r3, [r4, #0]
 80056a8:	05da      	lsls	r2, r3, #23
 80056aa:	d52f      	bpl.n	800570c <_scanf_float+0x358>
 80056ac:	055b      	lsls	r3, r3, #21
 80056ae:	d510      	bpl.n	80056d2 <_scanf_float+0x31e>
 80056b0:	455e      	cmp	r6, fp
 80056b2:	f67f aebf 	bls.w	8005434 <_scanf_float+0x80>
 80056b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80056be:	463a      	mov	r2, r7
 80056c0:	4640      	mov	r0, r8
 80056c2:	4798      	blx	r3
 80056c4:	6923      	ldr	r3, [r4, #16]
 80056c6:	3b01      	subs	r3, #1
 80056c8:	6123      	str	r3, [r4, #16]
 80056ca:	e7f1      	b.n	80056b0 <_scanf_float+0x2fc>
 80056cc:	46aa      	mov	sl, r5
 80056ce:	9602      	str	r6, [sp, #8]
 80056d0:	e7df      	b.n	8005692 <_scanf_float+0x2de>
 80056d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80056d6:	6923      	ldr	r3, [r4, #16]
 80056d8:	2965      	cmp	r1, #101	; 0x65
 80056da:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 80056de:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 80056e2:	6123      	str	r3, [r4, #16]
 80056e4:	d00c      	beq.n	8005700 <_scanf_float+0x34c>
 80056e6:	2945      	cmp	r1, #69	; 0x45
 80056e8:	d00a      	beq.n	8005700 <_scanf_float+0x34c>
 80056ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80056ee:	463a      	mov	r2, r7
 80056f0:	4640      	mov	r0, r8
 80056f2:	4798      	blx	r3
 80056f4:	6923      	ldr	r3, [r4, #16]
 80056f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80056fa:	3b01      	subs	r3, #1
 80056fc:	1eb5      	subs	r5, r6, #2
 80056fe:	6123      	str	r3, [r4, #16]
 8005700:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005704:	463a      	mov	r2, r7
 8005706:	4640      	mov	r0, r8
 8005708:	4798      	blx	r3
 800570a:	462e      	mov	r6, r5
 800570c:	6825      	ldr	r5, [r4, #0]
 800570e:	f015 0510 	ands.w	r5, r5, #16
 8005712:	d159      	bne.n	80057c8 <_scanf_float+0x414>
 8005714:	7035      	strb	r5, [r6, #0]
 8005716:	6823      	ldr	r3, [r4, #0]
 8005718:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800571c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005720:	d11b      	bne.n	800575a <_scanf_float+0x3a6>
 8005722:	9b01      	ldr	r3, [sp, #4]
 8005724:	454b      	cmp	r3, r9
 8005726:	eba3 0209 	sub.w	r2, r3, r9
 800572a:	d123      	bne.n	8005774 <_scanf_float+0x3c0>
 800572c:	2200      	movs	r2, #0
 800572e:	4659      	mov	r1, fp
 8005730:	4640      	mov	r0, r8
 8005732:	f000 ff43 	bl	80065bc <_strtod_r>
 8005736:	6822      	ldr	r2, [r4, #0]
 8005738:	9b03      	ldr	r3, [sp, #12]
 800573a:	f012 0f02 	tst.w	r2, #2
 800573e:	ec57 6b10 	vmov	r6, r7, d0
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	d021      	beq.n	800578a <_scanf_float+0x3d6>
 8005746:	9903      	ldr	r1, [sp, #12]
 8005748:	1d1a      	adds	r2, r3, #4
 800574a:	600a      	str	r2, [r1, #0]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	e9c3 6700 	strd	r6, r7, [r3]
 8005752:	68e3      	ldr	r3, [r4, #12]
 8005754:	3301      	adds	r3, #1
 8005756:	60e3      	str	r3, [r4, #12]
 8005758:	e66d      	b.n	8005436 <_scanf_float+0x82>
 800575a:	9b04      	ldr	r3, [sp, #16]
 800575c:	2b00      	cmp	r3, #0
 800575e:	d0e5      	beq.n	800572c <_scanf_float+0x378>
 8005760:	9905      	ldr	r1, [sp, #20]
 8005762:	230a      	movs	r3, #10
 8005764:	462a      	mov	r2, r5
 8005766:	3101      	adds	r1, #1
 8005768:	4640      	mov	r0, r8
 800576a:	f000 ffaf 	bl	80066cc <_strtol_r>
 800576e:	9b04      	ldr	r3, [sp, #16]
 8005770:	9e05      	ldr	r6, [sp, #20]
 8005772:	1ac2      	subs	r2, r0, r3
 8005774:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005778:	429e      	cmp	r6, r3
 800577a:	bf28      	it	cs
 800577c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005780:	4912      	ldr	r1, [pc, #72]	; (80057cc <_scanf_float+0x418>)
 8005782:	4630      	mov	r0, r6
 8005784:	f000 f8d6 	bl	8005934 <siprintf>
 8005788:	e7d0      	b.n	800572c <_scanf_float+0x378>
 800578a:	9903      	ldr	r1, [sp, #12]
 800578c:	f012 0f04 	tst.w	r2, #4
 8005790:	f103 0204 	add.w	r2, r3, #4
 8005794:	600a      	str	r2, [r1, #0]
 8005796:	d1d9      	bne.n	800574c <_scanf_float+0x398>
 8005798:	f8d3 8000 	ldr.w	r8, [r3]
 800579c:	ee10 2a10 	vmov	r2, s0
 80057a0:	ee10 0a10 	vmov	r0, s0
 80057a4:	463b      	mov	r3, r7
 80057a6:	4639      	mov	r1, r7
 80057a8:	f7fb f9d0 	bl	8000b4c <__aeabi_dcmpun>
 80057ac:	b128      	cbz	r0, 80057ba <_scanf_float+0x406>
 80057ae:	4808      	ldr	r0, [pc, #32]	; (80057d0 <_scanf_float+0x41c>)
 80057b0:	f000 f886 	bl	80058c0 <nanf>
 80057b4:	ed88 0a00 	vstr	s0, [r8]
 80057b8:	e7cb      	b.n	8005752 <_scanf_float+0x39e>
 80057ba:	4630      	mov	r0, r6
 80057bc:	4639      	mov	r1, r7
 80057be:	f7fb fa23 	bl	8000c08 <__aeabi_d2f>
 80057c2:	f8c8 0000 	str.w	r0, [r8]
 80057c6:	e7c4      	b.n	8005752 <_scanf_float+0x39e>
 80057c8:	2500      	movs	r5, #0
 80057ca:	e634      	b.n	8005436 <_scanf_float+0x82>
 80057cc:	080098a0 	.word	0x080098a0
 80057d0:	08009d10 	.word	0x08009d10

080057d4 <_puts_r>:
 80057d4:	b570      	push	{r4, r5, r6, lr}
 80057d6:	460e      	mov	r6, r1
 80057d8:	4605      	mov	r5, r0
 80057da:	b118      	cbz	r0, 80057e4 <_puts_r+0x10>
 80057dc:	6983      	ldr	r3, [r0, #24]
 80057de:	b90b      	cbnz	r3, 80057e4 <_puts_r+0x10>
 80057e0:	f001 ffca 	bl	8007778 <__sinit>
 80057e4:	69ab      	ldr	r3, [r5, #24]
 80057e6:	68ac      	ldr	r4, [r5, #8]
 80057e8:	b913      	cbnz	r3, 80057f0 <_puts_r+0x1c>
 80057ea:	4628      	mov	r0, r5
 80057ec:	f001 ffc4 	bl	8007778 <__sinit>
 80057f0:	4b2c      	ldr	r3, [pc, #176]	; (80058a4 <_puts_r+0xd0>)
 80057f2:	429c      	cmp	r4, r3
 80057f4:	d120      	bne.n	8005838 <_puts_r+0x64>
 80057f6:	686c      	ldr	r4, [r5, #4]
 80057f8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80057fa:	07db      	lsls	r3, r3, #31
 80057fc:	d405      	bmi.n	800580a <_puts_r+0x36>
 80057fe:	89a3      	ldrh	r3, [r4, #12]
 8005800:	0598      	lsls	r0, r3, #22
 8005802:	d402      	bmi.n	800580a <_puts_r+0x36>
 8005804:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005806:	f002 fbc8 	bl	8007f9a <__retarget_lock_acquire_recursive>
 800580a:	89a3      	ldrh	r3, [r4, #12]
 800580c:	0719      	lsls	r1, r3, #28
 800580e:	d51d      	bpl.n	800584c <_puts_r+0x78>
 8005810:	6923      	ldr	r3, [r4, #16]
 8005812:	b1db      	cbz	r3, 800584c <_puts_r+0x78>
 8005814:	3e01      	subs	r6, #1
 8005816:	68a3      	ldr	r3, [r4, #8]
 8005818:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800581c:	3b01      	subs	r3, #1
 800581e:	60a3      	str	r3, [r4, #8]
 8005820:	bb39      	cbnz	r1, 8005872 <_puts_r+0x9e>
 8005822:	2b00      	cmp	r3, #0
 8005824:	da38      	bge.n	8005898 <_puts_r+0xc4>
 8005826:	4622      	mov	r2, r4
 8005828:	210a      	movs	r1, #10
 800582a:	4628      	mov	r0, r5
 800582c:	f000 ff50 	bl	80066d0 <__swbuf_r>
 8005830:	3001      	adds	r0, #1
 8005832:	d011      	beq.n	8005858 <_puts_r+0x84>
 8005834:	250a      	movs	r5, #10
 8005836:	e011      	b.n	800585c <_puts_r+0x88>
 8005838:	4b1b      	ldr	r3, [pc, #108]	; (80058a8 <_puts_r+0xd4>)
 800583a:	429c      	cmp	r4, r3
 800583c:	d101      	bne.n	8005842 <_puts_r+0x6e>
 800583e:	68ac      	ldr	r4, [r5, #8]
 8005840:	e7da      	b.n	80057f8 <_puts_r+0x24>
 8005842:	4b1a      	ldr	r3, [pc, #104]	; (80058ac <_puts_r+0xd8>)
 8005844:	429c      	cmp	r4, r3
 8005846:	bf08      	it	eq
 8005848:	68ec      	ldreq	r4, [r5, #12]
 800584a:	e7d5      	b.n	80057f8 <_puts_r+0x24>
 800584c:	4621      	mov	r1, r4
 800584e:	4628      	mov	r0, r5
 8005850:	f000 ff90 	bl	8006774 <__swsetup_r>
 8005854:	2800      	cmp	r0, #0
 8005856:	d0dd      	beq.n	8005814 <_puts_r+0x40>
 8005858:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 800585c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800585e:	07da      	lsls	r2, r3, #31
 8005860:	d405      	bmi.n	800586e <_puts_r+0x9a>
 8005862:	89a3      	ldrh	r3, [r4, #12]
 8005864:	059b      	lsls	r3, r3, #22
 8005866:	d402      	bmi.n	800586e <_puts_r+0x9a>
 8005868:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800586a:	f002 fb97 	bl	8007f9c <__retarget_lock_release_recursive>
 800586e:	4628      	mov	r0, r5
 8005870:	bd70      	pop	{r4, r5, r6, pc}
 8005872:	2b00      	cmp	r3, #0
 8005874:	da04      	bge.n	8005880 <_puts_r+0xac>
 8005876:	69a2      	ldr	r2, [r4, #24]
 8005878:	429a      	cmp	r2, r3
 800587a:	dc06      	bgt.n	800588a <_puts_r+0xb6>
 800587c:	290a      	cmp	r1, #10
 800587e:	d004      	beq.n	800588a <_puts_r+0xb6>
 8005880:	6823      	ldr	r3, [r4, #0]
 8005882:	1c5a      	adds	r2, r3, #1
 8005884:	6022      	str	r2, [r4, #0]
 8005886:	7019      	strb	r1, [r3, #0]
 8005888:	e7c5      	b.n	8005816 <_puts_r+0x42>
 800588a:	4622      	mov	r2, r4
 800588c:	4628      	mov	r0, r5
 800588e:	f000 ff1f 	bl	80066d0 <__swbuf_r>
 8005892:	3001      	adds	r0, #1
 8005894:	d1bf      	bne.n	8005816 <_puts_r+0x42>
 8005896:	e7df      	b.n	8005858 <_puts_r+0x84>
 8005898:	6823      	ldr	r3, [r4, #0]
 800589a:	250a      	movs	r5, #10
 800589c:	1c5a      	adds	r2, r3, #1
 800589e:	6022      	str	r2, [r4, #0]
 80058a0:	701d      	strb	r5, [r3, #0]
 80058a2:	e7db      	b.n	800585c <_puts_r+0x88>
 80058a4:	08009aac 	.word	0x08009aac
 80058a8:	08009acc 	.word	0x08009acc
 80058ac:	08009a8c 	.word	0x08009a8c

080058b0 <puts>:
 80058b0:	4b02      	ldr	r3, [pc, #8]	; (80058bc <puts+0xc>)
 80058b2:	4601      	mov	r1, r0
 80058b4:	6818      	ldr	r0, [r3, #0]
 80058b6:	f7ff bf8d 	b.w	80057d4 <_puts_r>
 80058ba:	bf00      	nop
 80058bc:	20000010 	.word	0x20000010

080058c0 <nanf>:
 80058c0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80058c8 <nanf+0x8>
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	7fc00000 	.word	0x7fc00000

080058cc <sniprintf>:
 80058cc:	b40c      	push	{r2, r3}
 80058ce:	b530      	push	{r4, r5, lr}
 80058d0:	4b17      	ldr	r3, [pc, #92]	; (8005930 <sniprintf+0x64>)
 80058d2:	1e0c      	subs	r4, r1, #0
 80058d4:	681d      	ldr	r5, [r3, #0]
 80058d6:	b09d      	sub	sp, #116	; 0x74
 80058d8:	da08      	bge.n	80058ec <sniprintf+0x20>
 80058da:	238b      	movs	r3, #139	; 0x8b
 80058dc:	602b      	str	r3, [r5, #0]
 80058de:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80058e2:	b01d      	add	sp, #116	; 0x74
 80058e4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80058e8:	b002      	add	sp, #8
 80058ea:	4770      	bx	lr
 80058ec:	f44f 7302 	mov.w	r3, #520	; 0x208
 80058f0:	f8ad 3014 	strh.w	r3, [sp, #20]
 80058f4:	bf14      	ite	ne
 80058f6:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 80058fa:	4623      	moveq	r3, r4
 80058fc:	9304      	str	r3, [sp, #16]
 80058fe:	9307      	str	r3, [sp, #28]
 8005900:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005904:	9002      	str	r0, [sp, #8]
 8005906:	9006      	str	r0, [sp, #24]
 8005908:	f8ad 3016 	strh.w	r3, [sp, #22]
 800590c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800590e:	ab21      	add	r3, sp, #132	; 0x84
 8005910:	a902      	add	r1, sp, #8
 8005912:	4628      	mov	r0, r5
 8005914:	9301      	str	r3, [sp, #4]
 8005916:	f003 f9d5 	bl	8008cc4 <_svfiprintf_r>
 800591a:	1c43      	adds	r3, r0, #1
 800591c:	bfbc      	itt	lt
 800591e:	238b      	movlt	r3, #139	; 0x8b
 8005920:	602b      	strlt	r3, [r5, #0]
 8005922:	2c00      	cmp	r4, #0
 8005924:	d0dd      	beq.n	80058e2 <sniprintf+0x16>
 8005926:	9b02      	ldr	r3, [sp, #8]
 8005928:	2200      	movs	r2, #0
 800592a:	701a      	strb	r2, [r3, #0]
 800592c:	e7d9      	b.n	80058e2 <sniprintf+0x16>
 800592e:	bf00      	nop
 8005930:	20000010 	.word	0x20000010

08005934 <siprintf>:
 8005934:	b40e      	push	{r1, r2, r3}
 8005936:	b500      	push	{lr}
 8005938:	b09c      	sub	sp, #112	; 0x70
 800593a:	ab1d      	add	r3, sp, #116	; 0x74
 800593c:	9002      	str	r0, [sp, #8]
 800593e:	9006      	str	r0, [sp, #24]
 8005940:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005944:	4809      	ldr	r0, [pc, #36]	; (800596c <siprintf+0x38>)
 8005946:	9107      	str	r1, [sp, #28]
 8005948:	9104      	str	r1, [sp, #16]
 800594a:	4909      	ldr	r1, [pc, #36]	; (8005970 <siprintf+0x3c>)
 800594c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005950:	9105      	str	r1, [sp, #20]
 8005952:	6800      	ldr	r0, [r0, #0]
 8005954:	9301      	str	r3, [sp, #4]
 8005956:	a902      	add	r1, sp, #8
 8005958:	f003 f9b4 	bl	8008cc4 <_svfiprintf_r>
 800595c:	9b02      	ldr	r3, [sp, #8]
 800595e:	2200      	movs	r2, #0
 8005960:	701a      	strb	r2, [r3, #0]
 8005962:	b01c      	add	sp, #112	; 0x70
 8005964:	f85d eb04 	ldr.w	lr, [sp], #4
 8005968:	b003      	add	sp, #12
 800596a:	4770      	bx	lr
 800596c:	20000010 	.word	0x20000010
 8005970:	ffff0208 	.word	0xffff0208

08005974 <sulp>:
 8005974:	b570      	push	{r4, r5, r6, lr}
 8005976:	4604      	mov	r4, r0
 8005978:	460d      	mov	r5, r1
 800597a:	ec45 4b10 	vmov	d0, r4, r5
 800597e:	4616      	mov	r6, r2
 8005980:	f002 fefe 	bl	8008780 <__ulp>
 8005984:	ec51 0b10 	vmov	r0, r1, d0
 8005988:	b17e      	cbz	r6, 80059aa <sulp+0x36>
 800598a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800598e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005992:	2b00      	cmp	r3, #0
 8005994:	dd09      	ble.n	80059aa <sulp+0x36>
 8005996:	051b      	lsls	r3, r3, #20
 8005998:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800599c:	2400      	movs	r4, #0
 800599e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80059a2:	4622      	mov	r2, r4
 80059a4:	462b      	mov	r3, r5
 80059a6:	f7fa fe37 	bl	8000618 <__aeabi_dmul>
 80059aa:	bd70      	pop	{r4, r5, r6, pc}
 80059ac:	0000      	movs	r0, r0
	...

080059b0 <_strtod_l>:
 80059b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059b4:	ed2d 8b02 	vpush	{d8}
 80059b8:	b09d      	sub	sp, #116	; 0x74
 80059ba:	461f      	mov	r7, r3
 80059bc:	2300      	movs	r3, #0
 80059be:	9318      	str	r3, [sp, #96]	; 0x60
 80059c0:	4ba2      	ldr	r3, [pc, #648]	; (8005c4c <_strtod_l+0x29c>)
 80059c2:	9213      	str	r2, [sp, #76]	; 0x4c
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	9305      	str	r3, [sp, #20]
 80059c8:	4604      	mov	r4, r0
 80059ca:	4618      	mov	r0, r3
 80059cc:	4688      	mov	r8, r1
 80059ce:	f7fa fc0f 	bl	80001f0 <strlen>
 80059d2:	f04f 0a00 	mov.w	sl, #0
 80059d6:	4605      	mov	r5, r0
 80059d8:	f04f 0b00 	mov.w	fp, #0
 80059dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80059e0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80059e2:	781a      	ldrb	r2, [r3, #0]
 80059e4:	2a2b      	cmp	r2, #43	; 0x2b
 80059e6:	d04e      	beq.n	8005a86 <_strtod_l+0xd6>
 80059e8:	d83b      	bhi.n	8005a62 <_strtod_l+0xb2>
 80059ea:	2a0d      	cmp	r2, #13
 80059ec:	d834      	bhi.n	8005a58 <_strtod_l+0xa8>
 80059ee:	2a08      	cmp	r2, #8
 80059f0:	d834      	bhi.n	8005a5c <_strtod_l+0xac>
 80059f2:	2a00      	cmp	r2, #0
 80059f4:	d03e      	beq.n	8005a74 <_strtod_l+0xc4>
 80059f6:	2300      	movs	r3, #0
 80059f8:	930a      	str	r3, [sp, #40]	; 0x28
 80059fa:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80059fc:	7833      	ldrb	r3, [r6, #0]
 80059fe:	2b30      	cmp	r3, #48	; 0x30
 8005a00:	f040 80b0 	bne.w	8005b64 <_strtod_l+0x1b4>
 8005a04:	7873      	ldrb	r3, [r6, #1]
 8005a06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8005a0a:	2b58      	cmp	r3, #88	; 0x58
 8005a0c:	d168      	bne.n	8005ae0 <_strtod_l+0x130>
 8005a0e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a10:	9301      	str	r3, [sp, #4]
 8005a12:	ab18      	add	r3, sp, #96	; 0x60
 8005a14:	9702      	str	r7, [sp, #8]
 8005a16:	9300      	str	r3, [sp, #0]
 8005a18:	4a8d      	ldr	r2, [pc, #564]	; (8005c50 <_strtod_l+0x2a0>)
 8005a1a:	ab19      	add	r3, sp, #100	; 0x64
 8005a1c:	a917      	add	r1, sp, #92	; 0x5c
 8005a1e:	4620      	mov	r0, r4
 8005a20:	f001 ffae 	bl	8007980 <__gethex>
 8005a24:	f010 0707 	ands.w	r7, r0, #7
 8005a28:	4605      	mov	r5, r0
 8005a2a:	d005      	beq.n	8005a38 <_strtod_l+0x88>
 8005a2c:	2f06      	cmp	r7, #6
 8005a2e:	d12c      	bne.n	8005a8a <_strtod_l+0xda>
 8005a30:	3601      	adds	r6, #1
 8005a32:	2300      	movs	r3, #0
 8005a34:	9617      	str	r6, [sp, #92]	; 0x5c
 8005a36:	930a      	str	r3, [sp, #40]	; 0x28
 8005a38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	f040 8590 	bne.w	8006560 <_strtod_l+0xbb0>
 8005a40:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005a42:	b1eb      	cbz	r3, 8005a80 <_strtod_l+0xd0>
 8005a44:	4652      	mov	r2, sl
 8005a46:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8005a4a:	ec43 2b10 	vmov	d0, r2, r3
 8005a4e:	b01d      	add	sp, #116	; 0x74
 8005a50:	ecbd 8b02 	vpop	{d8}
 8005a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a58:	2a20      	cmp	r2, #32
 8005a5a:	d1cc      	bne.n	80059f6 <_strtod_l+0x46>
 8005a5c:	3301      	adds	r3, #1
 8005a5e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005a60:	e7be      	b.n	80059e0 <_strtod_l+0x30>
 8005a62:	2a2d      	cmp	r2, #45	; 0x2d
 8005a64:	d1c7      	bne.n	80059f6 <_strtod_l+0x46>
 8005a66:	2201      	movs	r2, #1
 8005a68:	920a      	str	r2, [sp, #40]	; 0x28
 8005a6a:	1c5a      	adds	r2, r3, #1
 8005a6c:	9217      	str	r2, [sp, #92]	; 0x5c
 8005a6e:	785b      	ldrb	r3, [r3, #1]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d1c2      	bne.n	80059fa <_strtod_l+0x4a>
 8005a74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005a76:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	f040 856e 	bne.w	800655c <_strtod_l+0xbac>
 8005a80:	4652      	mov	r2, sl
 8005a82:	465b      	mov	r3, fp
 8005a84:	e7e1      	b.n	8005a4a <_strtod_l+0x9a>
 8005a86:	2200      	movs	r2, #0
 8005a88:	e7ee      	b.n	8005a68 <_strtod_l+0xb8>
 8005a8a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005a8c:	b13a      	cbz	r2, 8005a9e <_strtod_l+0xee>
 8005a8e:	2135      	movs	r1, #53	; 0x35
 8005a90:	a81a      	add	r0, sp, #104	; 0x68
 8005a92:	f002 ff80 	bl	8008996 <__copybits>
 8005a96:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005a98:	4620      	mov	r0, r4
 8005a9a:	f002 fb3f 	bl	800811c <_Bfree>
 8005a9e:	3f01      	subs	r7, #1
 8005aa0:	2f04      	cmp	r7, #4
 8005aa2:	d806      	bhi.n	8005ab2 <_strtod_l+0x102>
 8005aa4:	e8df f007 	tbb	[pc, r7]
 8005aa8:	1714030a 	.word	0x1714030a
 8005aac:	0a          	.byte	0x0a
 8005aad:	00          	.byte	0x00
 8005aae:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005ab2:	0728      	lsls	r0, r5, #28
 8005ab4:	d5c0      	bpl.n	8005a38 <_strtod_l+0x88>
 8005ab6:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8005aba:	e7bd      	b.n	8005a38 <_strtod_l+0x88>
 8005abc:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005ac0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005ac2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005ac6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005aca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8005ace:	e7f0      	b.n	8005ab2 <_strtod_l+0x102>
 8005ad0:	f8df b180 	ldr.w	fp, [pc, #384]	; 8005c54 <_strtod_l+0x2a4>
 8005ad4:	e7ed      	b.n	8005ab2 <_strtod_l+0x102>
 8005ad6:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8005ada:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8005ade:	e7e8      	b.n	8005ab2 <_strtod_l+0x102>
 8005ae0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ae2:	1c5a      	adds	r2, r3, #1
 8005ae4:	9217      	str	r2, [sp, #92]	; 0x5c
 8005ae6:	785b      	ldrb	r3, [r3, #1]
 8005ae8:	2b30      	cmp	r3, #48	; 0x30
 8005aea:	d0f9      	beq.n	8005ae0 <_strtod_l+0x130>
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d0a3      	beq.n	8005a38 <_strtod_l+0x88>
 8005af0:	2301      	movs	r3, #1
 8005af2:	f04f 0900 	mov.w	r9, #0
 8005af6:	9304      	str	r3, [sp, #16]
 8005af8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005afa:	9308      	str	r3, [sp, #32]
 8005afc:	f8cd 901c 	str.w	r9, [sp, #28]
 8005b00:	464f      	mov	r7, r9
 8005b02:	220a      	movs	r2, #10
 8005b04:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005b06:	7806      	ldrb	r6, [r0, #0]
 8005b08:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8005b0c:	b2d9      	uxtb	r1, r3
 8005b0e:	2909      	cmp	r1, #9
 8005b10:	d92a      	bls.n	8005b68 <_strtod_l+0x1b8>
 8005b12:	9905      	ldr	r1, [sp, #20]
 8005b14:	462a      	mov	r2, r5
 8005b16:	f003 fa32 	bl	8008f7e <strncmp>
 8005b1a:	b398      	cbz	r0, 8005b84 <_strtod_l+0x1d4>
 8005b1c:	2000      	movs	r0, #0
 8005b1e:	4632      	mov	r2, r6
 8005b20:	463d      	mov	r5, r7
 8005b22:	9005      	str	r0, [sp, #20]
 8005b24:	4603      	mov	r3, r0
 8005b26:	2a65      	cmp	r2, #101	; 0x65
 8005b28:	d001      	beq.n	8005b2e <_strtod_l+0x17e>
 8005b2a:	2a45      	cmp	r2, #69	; 0x45
 8005b2c:	d118      	bne.n	8005b60 <_strtod_l+0x1b0>
 8005b2e:	b91d      	cbnz	r5, 8005b38 <_strtod_l+0x188>
 8005b30:	9a04      	ldr	r2, [sp, #16]
 8005b32:	4302      	orrs	r2, r0
 8005b34:	d09e      	beq.n	8005a74 <_strtod_l+0xc4>
 8005b36:	2500      	movs	r5, #0
 8005b38:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8005b3c:	f108 0201 	add.w	r2, r8, #1
 8005b40:	9217      	str	r2, [sp, #92]	; 0x5c
 8005b42:	f898 2001 	ldrb.w	r2, [r8, #1]
 8005b46:	2a2b      	cmp	r2, #43	; 0x2b
 8005b48:	d075      	beq.n	8005c36 <_strtod_l+0x286>
 8005b4a:	2a2d      	cmp	r2, #45	; 0x2d
 8005b4c:	d07b      	beq.n	8005c46 <_strtod_l+0x296>
 8005b4e:	f04f 0c00 	mov.w	ip, #0
 8005b52:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8005b56:	2909      	cmp	r1, #9
 8005b58:	f240 8082 	bls.w	8005c60 <_strtod_l+0x2b0>
 8005b5c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005b60:	2600      	movs	r6, #0
 8005b62:	e09d      	b.n	8005ca0 <_strtod_l+0x2f0>
 8005b64:	2300      	movs	r3, #0
 8005b66:	e7c4      	b.n	8005af2 <_strtod_l+0x142>
 8005b68:	2f08      	cmp	r7, #8
 8005b6a:	bfd8      	it	le
 8005b6c:	9907      	ldrle	r1, [sp, #28]
 8005b6e:	f100 0001 	add.w	r0, r0, #1
 8005b72:	bfda      	itte	le
 8005b74:	fb02 3301 	mlale	r3, r2, r1, r3
 8005b78:	9307      	strle	r3, [sp, #28]
 8005b7a:	fb02 3909 	mlagt	r9, r2, r9, r3
 8005b7e:	3701      	adds	r7, #1
 8005b80:	9017      	str	r0, [sp, #92]	; 0x5c
 8005b82:	e7bf      	b.n	8005b04 <_strtod_l+0x154>
 8005b84:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005b86:	195a      	adds	r2, r3, r5
 8005b88:	9217      	str	r2, [sp, #92]	; 0x5c
 8005b8a:	5d5a      	ldrb	r2, [r3, r5]
 8005b8c:	2f00      	cmp	r7, #0
 8005b8e:	d037      	beq.n	8005c00 <_strtod_l+0x250>
 8005b90:	9005      	str	r0, [sp, #20]
 8005b92:	463d      	mov	r5, r7
 8005b94:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005b98:	2b09      	cmp	r3, #9
 8005b9a:	d912      	bls.n	8005bc2 <_strtod_l+0x212>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	e7c2      	b.n	8005b26 <_strtod_l+0x176>
 8005ba0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ba2:	1c5a      	adds	r2, r3, #1
 8005ba4:	9217      	str	r2, [sp, #92]	; 0x5c
 8005ba6:	785a      	ldrb	r2, [r3, #1]
 8005ba8:	3001      	adds	r0, #1
 8005baa:	2a30      	cmp	r2, #48	; 0x30
 8005bac:	d0f8      	beq.n	8005ba0 <_strtod_l+0x1f0>
 8005bae:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005bb2:	2b08      	cmp	r3, #8
 8005bb4:	f200 84d9 	bhi.w	800656a <_strtod_l+0xbba>
 8005bb8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005bba:	9005      	str	r0, [sp, #20]
 8005bbc:	2000      	movs	r0, #0
 8005bbe:	9308      	str	r3, [sp, #32]
 8005bc0:	4605      	mov	r5, r0
 8005bc2:	3a30      	subs	r2, #48	; 0x30
 8005bc4:	f100 0301 	add.w	r3, r0, #1
 8005bc8:	d014      	beq.n	8005bf4 <_strtod_l+0x244>
 8005bca:	9905      	ldr	r1, [sp, #20]
 8005bcc:	4419      	add	r1, r3
 8005bce:	9105      	str	r1, [sp, #20]
 8005bd0:	462b      	mov	r3, r5
 8005bd2:	eb00 0e05 	add.w	lr, r0, r5
 8005bd6:	210a      	movs	r1, #10
 8005bd8:	4573      	cmp	r3, lr
 8005bda:	d113      	bne.n	8005c04 <_strtod_l+0x254>
 8005bdc:	182b      	adds	r3, r5, r0
 8005bde:	2b08      	cmp	r3, #8
 8005be0:	f105 0501 	add.w	r5, r5, #1
 8005be4:	4405      	add	r5, r0
 8005be6:	dc1c      	bgt.n	8005c22 <_strtod_l+0x272>
 8005be8:	9907      	ldr	r1, [sp, #28]
 8005bea:	230a      	movs	r3, #10
 8005bec:	fb03 2301 	mla	r3, r3, r1, r2
 8005bf0:	9307      	str	r3, [sp, #28]
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005bf6:	1c51      	adds	r1, r2, #1
 8005bf8:	9117      	str	r1, [sp, #92]	; 0x5c
 8005bfa:	7852      	ldrb	r2, [r2, #1]
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	e7c9      	b.n	8005b94 <_strtod_l+0x1e4>
 8005c00:	4638      	mov	r0, r7
 8005c02:	e7d2      	b.n	8005baa <_strtod_l+0x1fa>
 8005c04:	2b08      	cmp	r3, #8
 8005c06:	dc04      	bgt.n	8005c12 <_strtod_l+0x262>
 8005c08:	9e07      	ldr	r6, [sp, #28]
 8005c0a:	434e      	muls	r6, r1
 8005c0c:	9607      	str	r6, [sp, #28]
 8005c0e:	3301      	adds	r3, #1
 8005c10:	e7e2      	b.n	8005bd8 <_strtod_l+0x228>
 8005c12:	f103 0c01 	add.w	ip, r3, #1
 8005c16:	f1bc 0f10 	cmp.w	ip, #16
 8005c1a:	bfd8      	it	le
 8005c1c:	fb01 f909 	mulle.w	r9, r1, r9
 8005c20:	e7f5      	b.n	8005c0e <_strtod_l+0x25e>
 8005c22:	2d10      	cmp	r5, #16
 8005c24:	bfdc      	itt	le
 8005c26:	230a      	movle	r3, #10
 8005c28:	fb03 2909 	mlale	r9, r3, r9, r2
 8005c2c:	e7e1      	b.n	8005bf2 <_strtod_l+0x242>
 8005c2e:	2300      	movs	r3, #0
 8005c30:	9305      	str	r3, [sp, #20]
 8005c32:	2301      	movs	r3, #1
 8005c34:	e77c      	b.n	8005b30 <_strtod_l+0x180>
 8005c36:	f04f 0c00 	mov.w	ip, #0
 8005c3a:	f108 0202 	add.w	r2, r8, #2
 8005c3e:	9217      	str	r2, [sp, #92]	; 0x5c
 8005c40:	f898 2002 	ldrb.w	r2, [r8, #2]
 8005c44:	e785      	b.n	8005b52 <_strtod_l+0x1a2>
 8005c46:	f04f 0c01 	mov.w	ip, #1
 8005c4a:	e7f6      	b.n	8005c3a <_strtod_l+0x28a>
 8005c4c:	08009b54 	.word	0x08009b54
 8005c50:	080098a8 	.word	0x080098a8
 8005c54:	7ff00000 	.word	0x7ff00000
 8005c58:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005c5a:	1c51      	adds	r1, r2, #1
 8005c5c:	9117      	str	r1, [sp, #92]	; 0x5c
 8005c5e:	7852      	ldrb	r2, [r2, #1]
 8005c60:	2a30      	cmp	r2, #48	; 0x30
 8005c62:	d0f9      	beq.n	8005c58 <_strtod_l+0x2a8>
 8005c64:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8005c68:	2908      	cmp	r1, #8
 8005c6a:	f63f af79 	bhi.w	8005b60 <_strtod_l+0x1b0>
 8005c6e:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005c72:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005c74:	9206      	str	r2, [sp, #24]
 8005c76:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005c78:	1c51      	adds	r1, r2, #1
 8005c7a:	9117      	str	r1, [sp, #92]	; 0x5c
 8005c7c:	7852      	ldrb	r2, [r2, #1]
 8005c7e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005c82:	2e09      	cmp	r6, #9
 8005c84:	d937      	bls.n	8005cf6 <_strtod_l+0x346>
 8005c86:	9e06      	ldr	r6, [sp, #24]
 8005c88:	1b89      	subs	r1, r1, r6
 8005c8a:	2908      	cmp	r1, #8
 8005c8c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005c90:	dc02      	bgt.n	8005c98 <_strtod_l+0x2e8>
 8005c92:	4576      	cmp	r6, lr
 8005c94:	bfa8      	it	ge
 8005c96:	4676      	movge	r6, lr
 8005c98:	f1bc 0f00 	cmp.w	ip, #0
 8005c9c:	d000      	beq.n	8005ca0 <_strtod_l+0x2f0>
 8005c9e:	4276      	negs	r6, r6
 8005ca0:	2d00      	cmp	r5, #0
 8005ca2:	d14d      	bne.n	8005d40 <_strtod_l+0x390>
 8005ca4:	9904      	ldr	r1, [sp, #16]
 8005ca6:	4301      	orrs	r1, r0
 8005ca8:	f47f aec6 	bne.w	8005a38 <_strtod_l+0x88>
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	f47f aee1 	bne.w	8005a74 <_strtod_l+0xc4>
 8005cb2:	2a69      	cmp	r2, #105	; 0x69
 8005cb4:	d027      	beq.n	8005d06 <_strtod_l+0x356>
 8005cb6:	dc24      	bgt.n	8005d02 <_strtod_l+0x352>
 8005cb8:	2a49      	cmp	r2, #73	; 0x49
 8005cba:	d024      	beq.n	8005d06 <_strtod_l+0x356>
 8005cbc:	2a4e      	cmp	r2, #78	; 0x4e
 8005cbe:	f47f aed9 	bne.w	8005a74 <_strtod_l+0xc4>
 8005cc2:	499f      	ldr	r1, [pc, #636]	; (8005f40 <_strtod_l+0x590>)
 8005cc4:	a817      	add	r0, sp, #92	; 0x5c
 8005cc6:	f002 f8b3 	bl	8007e30 <__match>
 8005cca:	2800      	cmp	r0, #0
 8005ccc:	f43f aed2 	beq.w	8005a74 <_strtod_l+0xc4>
 8005cd0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005cd2:	781b      	ldrb	r3, [r3, #0]
 8005cd4:	2b28      	cmp	r3, #40	; 0x28
 8005cd6:	d12d      	bne.n	8005d34 <_strtod_l+0x384>
 8005cd8:	499a      	ldr	r1, [pc, #616]	; (8005f44 <_strtod_l+0x594>)
 8005cda:	aa1a      	add	r2, sp, #104	; 0x68
 8005cdc:	a817      	add	r0, sp, #92	; 0x5c
 8005cde:	f002 f8bb 	bl	8007e58 <__hexnan>
 8005ce2:	2805      	cmp	r0, #5
 8005ce4:	d126      	bne.n	8005d34 <_strtod_l+0x384>
 8005ce6:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005ce8:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005cec:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005cf0:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005cf4:	e6a0      	b.n	8005a38 <_strtod_l+0x88>
 8005cf6:	210a      	movs	r1, #10
 8005cf8:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005cfc:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005d00:	e7b9      	b.n	8005c76 <_strtod_l+0x2c6>
 8005d02:	2a6e      	cmp	r2, #110	; 0x6e
 8005d04:	e7db      	b.n	8005cbe <_strtod_l+0x30e>
 8005d06:	4990      	ldr	r1, [pc, #576]	; (8005f48 <_strtod_l+0x598>)
 8005d08:	a817      	add	r0, sp, #92	; 0x5c
 8005d0a:	f002 f891 	bl	8007e30 <__match>
 8005d0e:	2800      	cmp	r0, #0
 8005d10:	f43f aeb0 	beq.w	8005a74 <_strtod_l+0xc4>
 8005d14:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005d16:	498d      	ldr	r1, [pc, #564]	; (8005f4c <_strtod_l+0x59c>)
 8005d18:	3b01      	subs	r3, #1
 8005d1a:	a817      	add	r0, sp, #92	; 0x5c
 8005d1c:	9317      	str	r3, [sp, #92]	; 0x5c
 8005d1e:	f002 f887 	bl	8007e30 <__match>
 8005d22:	b910      	cbnz	r0, 8005d2a <_strtod_l+0x37a>
 8005d24:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005d26:	3301      	adds	r3, #1
 8005d28:	9317      	str	r3, [sp, #92]	; 0x5c
 8005d2a:	f8df b230 	ldr.w	fp, [pc, #560]	; 8005f5c <_strtod_l+0x5ac>
 8005d2e:	f04f 0a00 	mov.w	sl, #0
 8005d32:	e681      	b.n	8005a38 <_strtod_l+0x88>
 8005d34:	4886      	ldr	r0, [pc, #536]	; (8005f50 <_strtod_l+0x5a0>)
 8005d36:	f003 f8c7 	bl	8008ec8 <nan>
 8005d3a:	ec5b ab10 	vmov	sl, fp, d0
 8005d3e:	e67b      	b.n	8005a38 <_strtod_l+0x88>
 8005d40:	9b05      	ldr	r3, [sp, #20]
 8005d42:	9807      	ldr	r0, [sp, #28]
 8005d44:	1af3      	subs	r3, r6, r3
 8005d46:	2f00      	cmp	r7, #0
 8005d48:	bf08      	it	eq
 8005d4a:	462f      	moveq	r7, r5
 8005d4c:	2d10      	cmp	r5, #16
 8005d4e:	9306      	str	r3, [sp, #24]
 8005d50:	46a8      	mov	r8, r5
 8005d52:	bfa8      	it	ge
 8005d54:	f04f 0810 	movge.w	r8, #16
 8005d58:	f7fa fbe4 	bl	8000524 <__aeabi_ui2d>
 8005d5c:	2d09      	cmp	r5, #9
 8005d5e:	4682      	mov	sl, r0
 8005d60:	468b      	mov	fp, r1
 8005d62:	dd13      	ble.n	8005d8c <_strtod_l+0x3dc>
 8005d64:	4b7b      	ldr	r3, [pc, #492]	; (8005f54 <_strtod_l+0x5a4>)
 8005d66:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005d6a:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005d6e:	f7fa fc53 	bl	8000618 <__aeabi_dmul>
 8005d72:	4682      	mov	sl, r0
 8005d74:	4648      	mov	r0, r9
 8005d76:	468b      	mov	fp, r1
 8005d78:	f7fa fbd4 	bl	8000524 <__aeabi_ui2d>
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	460b      	mov	r3, r1
 8005d80:	4650      	mov	r0, sl
 8005d82:	4659      	mov	r1, fp
 8005d84:	f7fa fa92 	bl	80002ac <__adddf3>
 8005d88:	4682      	mov	sl, r0
 8005d8a:	468b      	mov	fp, r1
 8005d8c:	2d0f      	cmp	r5, #15
 8005d8e:	dc38      	bgt.n	8005e02 <_strtod_l+0x452>
 8005d90:	9b06      	ldr	r3, [sp, #24]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	f43f ae50 	beq.w	8005a38 <_strtod_l+0x88>
 8005d98:	dd24      	ble.n	8005de4 <_strtod_l+0x434>
 8005d9a:	2b16      	cmp	r3, #22
 8005d9c:	dc0b      	bgt.n	8005db6 <_strtod_l+0x406>
 8005d9e:	496d      	ldr	r1, [pc, #436]	; (8005f54 <_strtod_l+0x5a4>)
 8005da0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005da4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005da8:	4652      	mov	r2, sl
 8005daa:	465b      	mov	r3, fp
 8005dac:	f7fa fc34 	bl	8000618 <__aeabi_dmul>
 8005db0:	4682      	mov	sl, r0
 8005db2:	468b      	mov	fp, r1
 8005db4:	e640      	b.n	8005a38 <_strtod_l+0x88>
 8005db6:	9a06      	ldr	r2, [sp, #24]
 8005db8:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	db20      	blt.n	8005e02 <_strtod_l+0x452>
 8005dc0:	4c64      	ldr	r4, [pc, #400]	; (8005f54 <_strtod_l+0x5a4>)
 8005dc2:	f1c5 050f 	rsb	r5, r5, #15
 8005dc6:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005dca:	4652      	mov	r2, sl
 8005dcc:	465b      	mov	r3, fp
 8005dce:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dd2:	f7fa fc21 	bl	8000618 <__aeabi_dmul>
 8005dd6:	9b06      	ldr	r3, [sp, #24]
 8005dd8:	1b5d      	subs	r5, r3, r5
 8005dda:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005dde:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005de2:	e7e3      	b.n	8005dac <_strtod_l+0x3fc>
 8005de4:	9b06      	ldr	r3, [sp, #24]
 8005de6:	3316      	adds	r3, #22
 8005de8:	db0b      	blt.n	8005e02 <_strtod_l+0x452>
 8005dea:	9b05      	ldr	r3, [sp, #20]
 8005dec:	1b9e      	subs	r6, r3, r6
 8005dee:	4b59      	ldr	r3, [pc, #356]	; (8005f54 <_strtod_l+0x5a4>)
 8005df0:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005df4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005df8:	4650      	mov	r0, sl
 8005dfa:	4659      	mov	r1, fp
 8005dfc:	f7fa fd36 	bl	800086c <__aeabi_ddiv>
 8005e00:	e7d6      	b.n	8005db0 <_strtod_l+0x400>
 8005e02:	9b06      	ldr	r3, [sp, #24]
 8005e04:	eba5 0808 	sub.w	r8, r5, r8
 8005e08:	4498      	add	r8, r3
 8005e0a:	f1b8 0f00 	cmp.w	r8, #0
 8005e0e:	dd74      	ble.n	8005efa <_strtod_l+0x54a>
 8005e10:	f018 030f 	ands.w	r3, r8, #15
 8005e14:	d00a      	beq.n	8005e2c <_strtod_l+0x47c>
 8005e16:	494f      	ldr	r1, [pc, #316]	; (8005f54 <_strtod_l+0x5a4>)
 8005e18:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005e1c:	4652      	mov	r2, sl
 8005e1e:	465b      	mov	r3, fp
 8005e20:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e24:	f7fa fbf8 	bl	8000618 <__aeabi_dmul>
 8005e28:	4682      	mov	sl, r0
 8005e2a:	468b      	mov	fp, r1
 8005e2c:	f038 080f 	bics.w	r8, r8, #15
 8005e30:	d04f      	beq.n	8005ed2 <_strtod_l+0x522>
 8005e32:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005e36:	dd22      	ble.n	8005e7e <_strtod_l+0x4ce>
 8005e38:	2500      	movs	r5, #0
 8005e3a:	462e      	mov	r6, r5
 8005e3c:	9507      	str	r5, [sp, #28]
 8005e3e:	9505      	str	r5, [sp, #20]
 8005e40:	2322      	movs	r3, #34	; 0x22
 8005e42:	f8df b118 	ldr.w	fp, [pc, #280]	; 8005f5c <_strtod_l+0x5ac>
 8005e46:	6023      	str	r3, [r4, #0]
 8005e48:	f04f 0a00 	mov.w	sl, #0
 8005e4c:	9b07      	ldr	r3, [sp, #28]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	f43f adf2 	beq.w	8005a38 <_strtod_l+0x88>
 8005e54:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005e56:	4620      	mov	r0, r4
 8005e58:	f002 f960 	bl	800811c <_Bfree>
 8005e5c:	9905      	ldr	r1, [sp, #20]
 8005e5e:	4620      	mov	r0, r4
 8005e60:	f002 f95c 	bl	800811c <_Bfree>
 8005e64:	4631      	mov	r1, r6
 8005e66:	4620      	mov	r0, r4
 8005e68:	f002 f958 	bl	800811c <_Bfree>
 8005e6c:	9907      	ldr	r1, [sp, #28]
 8005e6e:	4620      	mov	r0, r4
 8005e70:	f002 f954 	bl	800811c <_Bfree>
 8005e74:	4629      	mov	r1, r5
 8005e76:	4620      	mov	r0, r4
 8005e78:	f002 f950 	bl	800811c <_Bfree>
 8005e7c:	e5dc      	b.n	8005a38 <_strtod_l+0x88>
 8005e7e:	4b36      	ldr	r3, [pc, #216]	; (8005f58 <_strtod_l+0x5a8>)
 8005e80:	9304      	str	r3, [sp, #16]
 8005e82:	2300      	movs	r3, #0
 8005e84:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005e88:	4650      	mov	r0, sl
 8005e8a:	4659      	mov	r1, fp
 8005e8c:	4699      	mov	r9, r3
 8005e8e:	f1b8 0f01 	cmp.w	r8, #1
 8005e92:	dc21      	bgt.n	8005ed8 <_strtod_l+0x528>
 8005e94:	b10b      	cbz	r3, 8005e9a <_strtod_l+0x4ea>
 8005e96:	4682      	mov	sl, r0
 8005e98:	468b      	mov	fp, r1
 8005e9a:	4b2f      	ldr	r3, [pc, #188]	; (8005f58 <_strtod_l+0x5a8>)
 8005e9c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005ea0:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005ea4:	4652      	mov	r2, sl
 8005ea6:	465b      	mov	r3, fp
 8005ea8:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005eac:	f7fa fbb4 	bl	8000618 <__aeabi_dmul>
 8005eb0:	4b2a      	ldr	r3, [pc, #168]	; (8005f5c <_strtod_l+0x5ac>)
 8005eb2:	460a      	mov	r2, r1
 8005eb4:	400b      	ands	r3, r1
 8005eb6:	492a      	ldr	r1, [pc, #168]	; (8005f60 <_strtod_l+0x5b0>)
 8005eb8:	428b      	cmp	r3, r1
 8005eba:	4682      	mov	sl, r0
 8005ebc:	d8bc      	bhi.n	8005e38 <_strtod_l+0x488>
 8005ebe:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005ec2:	428b      	cmp	r3, r1
 8005ec4:	bf86      	itte	hi
 8005ec6:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005f64 <_strtod_l+0x5b4>
 8005eca:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8005ece:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	9304      	str	r3, [sp, #16]
 8005ed6:	e084      	b.n	8005fe2 <_strtod_l+0x632>
 8005ed8:	f018 0f01 	tst.w	r8, #1
 8005edc:	d005      	beq.n	8005eea <_strtod_l+0x53a>
 8005ede:	9b04      	ldr	r3, [sp, #16]
 8005ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee4:	f7fa fb98 	bl	8000618 <__aeabi_dmul>
 8005ee8:	2301      	movs	r3, #1
 8005eea:	9a04      	ldr	r2, [sp, #16]
 8005eec:	3208      	adds	r2, #8
 8005eee:	f109 0901 	add.w	r9, r9, #1
 8005ef2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005ef6:	9204      	str	r2, [sp, #16]
 8005ef8:	e7c9      	b.n	8005e8e <_strtod_l+0x4de>
 8005efa:	d0ea      	beq.n	8005ed2 <_strtod_l+0x522>
 8005efc:	f1c8 0800 	rsb	r8, r8, #0
 8005f00:	f018 020f 	ands.w	r2, r8, #15
 8005f04:	d00a      	beq.n	8005f1c <_strtod_l+0x56c>
 8005f06:	4b13      	ldr	r3, [pc, #76]	; (8005f54 <_strtod_l+0x5a4>)
 8005f08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005f0c:	4650      	mov	r0, sl
 8005f0e:	4659      	mov	r1, fp
 8005f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f14:	f7fa fcaa 	bl	800086c <__aeabi_ddiv>
 8005f18:	4682      	mov	sl, r0
 8005f1a:	468b      	mov	fp, r1
 8005f1c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005f20:	d0d7      	beq.n	8005ed2 <_strtod_l+0x522>
 8005f22:	f1b8 0f1f 	cmp.w	r8, #31
 8005f26:	dd1f      	ble.n	8005f68 <_strtod_l+0x5b8>
 8005f28:	2500      	movs	r5, #0
 8005f2a:	462e      	mov	r6, r5
 8005f2c:	9507      	str	r5, [sp, #28]
 8005f2e:	9505      	str	r5, [sp, #20]
 8005f30:	2322      	movs	r3, #34	; 0x22
 8005f32:	f04f 0a00 	mov.w	sl, #0
 8005f36:	f04f 0b00 	mov.w	fp, #0
 8005f3a:	6023      	str	r3, [r4, #0]
 8005f3c:	e786      	b.n	8005e4c <_strtod_l+0x49c>
 8005f3e:	bf00      	nop
 8005f40:	08009879 	.word	0x08009879
 8005f44:	080098bc 	.word	0x080098bc
 8005f48:	08009871 	.word	0x08009871
 8005f4c:	080099fc 	.word	0x080099fc
 8005f50:	08009d10 	.word	0x08009d10
 8005f54:	08009bf0 	.word	0x08009bf0
 8005f58:	08009bc8 	.word	0x08009bc8
 8005f5c:	7ff00000 	.word	0x7ff00000
 8005f60:	7ca00000 	.word	0x7ca00000
 8005f64:	7fefffff 	.word	0x7fefffff
 8005f68:	f018 0310 	ands.w	r3, r8, #16
 8005f6c:	bf18      	it	ne
 8005f6e:	236a      	movne	r3, #106	; 0x6a
 8005f70:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8006320 <_strtod_l+0x970>
 8005f74:	9304      	str	r3, [sp, #16]
 8005f76:	4650      	mov	r0, sl
 8005f78:	4659      	mov	r1, fp
 8005f7a:	2300      	movs	r3, #0
 8005f7c:	f018 0f01 	tst.w	r8, #1
 8005f80:	d004      	beq.n	8005f8c <_strtod_l+0x5dc>
 8005f82:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005f86:	f7fa fb47 	bl	8000618 <__aeabi_dmul>
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005f90:	f109 0908 	add.w	r9, r9, #8
 8005f94:	d1f2      	bne.n	8005f7c <_strtod_l+0x5cc>
 8005f96:	b10b      	cbz	r3, 8005f9c <_strtod_l+0x5ec>
 8005f98:	4682      	mov	sl, r0
 8005f9a:	468b      	mov	fp, r1
 8005f9c:	9b04      	ldr	r3, [sp, #16]
 8005f9e:	b1c3      	cbz	r3, 8005fd2 <_strtod_l+0x622>
 8005fa0:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005fa4:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	4659      	mov	r1, fp
 8005fac:	dd11      	ble.n	8005fd2 <_strtod_l+0x622>
 8005fae:	2b1f      	cmp	r3, #31
 8005fb0:	f340 8124 	ble.w	80061fc <_strtod_l+0x84c>
 8005fb4:	2b34      	cmp	r3, #52	; 0x34
 8005fb6:	bfde      	ittt	le
 8005fb8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005fbc:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8005fc0:	fa03 f202 	lslle.w	r2, r3, r2
 8005fc4:	f04f 0a00 	mov.w	sl, #0
 8005fc8:	bfcc      	ite	gt
 8005fca:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005fce:	ea02 0b01 	andle.w	fp, r2, r1
 8005fd2:	2200      	movs	r2, #0
 8005fd4:	2300      	movs	r3, #0
 8005fd6:	4650      	mov	r0, sl
 8005fd8:	4659      	mov	r1, fp
 8005fda:	f7fa fd85 	bl	8000ae8 <__aeabi_dcmpeq>
 8005fde:	2800      	cmp	r0, #0
 8005fe0:	d1a2      	bne.n	8005f28 <_strtod_l+0x578>
 8005fe2:	9b07      	ldr	r3, [sp, #28]
 8005fe4:	9300      	str	r3, [sp, #0]
 8005fe6:	9908      	ldr	r1, [sp, #32]
 8005fe8:	462b      	mov	r3, r5
 8005fea:	463a      	mov	r2, r7
 8005fec:	4620      	mov	r0, r4
 8005fee:	f002 f8fd 	bl	80081ec <__s2b>
 8005ff2:	9007      	str	r0, [sp, #28]
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	f43f af1f 	beq.w	8005e38 <_strtod_l+0x488>
 8005ffa:	9b05      	ldr	r3, [sp, #20]
 8005ffc:	1b9e      	subs	r6, r3, r6
 8005ffe:	9b06      	ldr	r3, [sp, #24]
 8006000:	2b00      	cmp	r3, #0
 8006002:	bfb4      	ite	lt
 8006004:	4633      	movlt	r3, r6
 8006006:	2300      	movge	r3, #0
 8006008:	930c      	str	r3, [sp, #48]	; 0x30
 800600a:	9b06      	ldr	r3, [sp, #24]
 800600c:	2500      	movs	r5, #0
 800600e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8006012:	9312      	str	r3, [sp, #72]	; 0x48
 8006014:	462e      	mov	r6, r5
 8006016:	9b07      	ldr	r3, [sp, #28]
 8006018:	4620      	mov	r0, r4
 800601a:	6859      	ldr	r1, [r3, #4]
 800601c:	f002 f83e 	bl	800809c <_Balloc>
 8006020:	9005      	str	r0, [sp, #20]
 8006022:	2800      	cmp	r0, #0
 8006024:	f43f af0c 	beq.w	8005e40 <_strtod_l+0x490>
 8006028:	9b07      	ldr	r3, [sp, #28]
 800602a:	691a      	ldr	r2, [r3, #16]
 800602c:	3202      	adds	r2, #2
 800602e:	f103 010c 	add.w	r1, r3, #12
 8006032:	0092      	lsls	r2, r2, #2
 8006034:	300c      	adds	r0, #12
 8006036:	f7fe fd3d 	bl	8004ab4 <memcpy>
 800603a:	ec4b ab10 	vmov	d0, sl, fp
 800603e:	aa1a      	add	r2, sp, #104	; 0x68
 8006040:	a919      	add	r1, sp, #100	; 0x64
 8006042:	4620      	mov	r0, r4
 8006044:	f002 fc18 	bl	8008878 <__d2b>
 8006048:	ec4b ab18 	vmov	d8, sl, fp
 800604c:	9018      	str	r0, [sp, #96]	; 0x60
 800604e:	2800      	cmp	r0, #0
 8006050:	f43f aef6 	beq.w	8005e40 <_strtod_l+0x490>
 8006054:	2101      	movs	r1, #1
 8006056:	4620      	mov	r0, r4
 8006058:	f002 f962 	bl	8008320 <__i2b>
 800605c:	4606      	mov	r6, r0
 800605e:	2800      	cmp	r0, #0
 8006060:	f43f aeee 	beq.w	8005e40 <_strtod_l+0x490>
 8006064:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006066:	9904      	ldr	r1, [sp, #16]
 8006068:	2b00      	cmp	r3, #0
 800606a:	bfab      	itete	ge
 800606c:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800606e:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8006070:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8006072:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8006076:	bfac      	ite	ge
 8006078:	eb03 0902 	addge.w	r9, r3, r2
 800607c:	1ad7      	sublt	r7, r2, r3
 800607e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006080:	eba3 0801 	sub.w	r8, r3, r1
 8006084:	4490      	add	r8, r2
 8006086:	4ba1      	ldr	r3, [pc, #644]	; (800630c <_strtod_l+0x95c>)
 8006088:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800608c:	4598      	cmp	r8, r3
 800608e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8006092:	f280 80c7 	bge.w	8006224 <_strtod_l+0x874>
 8006096:	eba3 0308 	sub.w	r3, r3, r8
 800609a:	2b1f      	cmp	r3, #31
 800609c:	eba2 0203 	sub.w	r2, r2, r3
 80060a0:	f04f 0101 	mov.w	r1, #1
 80060a4:	f300 80b1 	bgt.w	800620a <_strtod_l+0x85a>
 80060a8:	fa01 f303 	lsl.w	r3, r1, r3
 80060ac:	930d      	str	r3, [sp, #52]	; 0x34
 80060ae:	2300      	movs	r3, #0
 80060b0:	9308      	str	r3, [sp, #32]
 80060b2:	eb09 0802 	add.w	r8, r9, r2
 80060b6:	9b04      	ldr	r3, [sp, #16]
 80060b8:	45c1      	cmp	r9, r8
 80060ba:	4417      	add	r7, r2
 80060bc:	441f      	add	r7, r3
 80060be:	464b      	mov	r3, r9
 80060c0:	bfa8      	it	ge
 80060c2:	4643      	movge	r3, r8
 80060c4:	42bb      	cmp	r3, r7
 80060c6:	bfa8      	it	ge
 80060c8:	463b      	movge	r3, r7
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	bfc2      	ittt	gt
 80060ce:	eba8 0803 	subgt.w	r8, r8, r3
 80060d2:	1aff      	subgt	r7, r7, r3
 80060d4:	eba9 0903 	subgt.w	r9, r9, r3
 80060d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80060da:	2b00      	cmp	r3, #0
 80060dc:	dd17      	ble.n	800610e <_strtod_l+0x75e>
 80060de:	4631      	mov	r1, r6
 80060e0:	461a      	mov	r2, r3
 80060e2:	4620      	mov	r0, r4
 80060e4:	f002 f9dc 	bl	80084a0 <__pow5mult>
 80060e8:	4606      	mov	r6, r0
 80060ea:	2800      	cmp	r0, #0
 80060ec:	f43f aea8 	beq.w	8005e40 <_strtod_l+0x490>
 80060f0:	4601      	mov	r1, r0
 80060f2:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80060f4:	4620      	mov	r0, r4
 80060f6:	f002 f929 	bl	800834c <__multiply>
 80060fa:	900b      	str	r0, [sp, #44]	; 0x2c
 80060fc:	2800      	cmp	r0, #0
 80060fe:	f43f ae9f 	beq.w	8005e40 <_strtod_l+0x490>
 8006102:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006104:	4620      	mov	r0, r4
 8006106:	f002 f809 	bl	800811c <_Bfree>
 800610a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800610c:	9318      	str	r3, [sp, #96]	; 0x60
 800610e:	f1b8 0f00 	cmp.w	r8, #0
 8006112:	f300 808c 	bgt.w	800622e <_strtod_l+0x87e>
 8006116:	9b06      	ldr	r3, [sp, #24]
 8006118:	2b00      	cmp	r3, #0
 800611a:	dd08      	ble.n	800612e <_strtod_l+0x77e>
 800611c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800611e:	9905      	ldr	r1, [sp, #20]
 8006120:	4620      	mov	r0, r4
 8006122:	f002 f9bd 	bl	80084a0 <__pow5mult>
 8006126:	9005      	str	r0, [sp, #20]
 8006128:	2800      	cmp	r0, #0
 800612a:	f43f ae89 	beq.w	8005e40 <_strtod_l+0x490>
 800612e:	2f00      	cmp	r7, #0
 8006130:	dd08      	ble.n	8006144 <_strtod_l+0x794>
 8006132:	9905      	ldr	r1, [sp, #20]
 8006134:	463a      	mov	r2, r7
 8006136:	4620      	mov	r0, r4
 8006138:	f002 fa0c 	bl	8008554 <__lshift>
 800613c:	9005      	str	r0, [sp, #20]
 800613e:	2800      	cmp	r0, #0
 8006140:	f43f ae7e 	beq.w	8005e40 <_strtod_l+0x490>
 8006144:	f1b9 0f00 	cmp.w	r9, #0
 8006148:	dd08      	ble.n	800615c <_strtod_l+0x7ac>
 800614a:	4631      	mov	r1, r6
 800614c:	464a      	mov	r2, r9
 800614e:	4620      	mov	r0, r4
 8006150:	f002 fa00 	bl	8008554 <__lshift>
 8006154:	4606      	mov	r6, r0
 8006156:	2800      	cmp	r0, #0
 8006158:	f43f ae72 	beq.w	8005e40 <_strtod_l+0x490>
 800615c:	9a05      	ldr	r2, [sp, #20]
 800615e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006160:	4620      	mov	r0, r4
 8006162:	f002 fa83 	bl	800866c <__mdiff>
 8006166:	4605      	mov	r5, r0
 8006168:	2800      	cmp	r0, #0
 800616a:	f43f ae69 	beq.w	8005e40 <_strtod_l+0x490>
 800616e:	68c3      	ldr	r3, [r0, #12]
 8006170:	930b      	str	r3, [sp, #44]	; 0x2c
 8006172:	2300      	movs	r3, #0
 8006174:	60c3      	str	r3, [r0, #12]
 8006176:	4631      	mov	r1, r6
 8006178:	f002 fa5c 	bl	8008634 <__mcmp>
 800617c:	2800      	cmp	r0, #0
 800617e:	da60      	bge.n	8006242 <_strtod_l+0x892>
 8006180:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006182:	ea53 030a 	orrs.w	r3, r3, sl
 8006186:	f040 8082 	bne.w	800628e <_strtod_l+0x8de>
 800618a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800618e:	2b00      	cmp	r3, #0
 8006190:	d17d      	bne.n	800628e <_strtod_l+0x8de>
 8006192:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006196:	0d1b      	lsrs	r3, r3, #20
 8006198:	051b      	lsls	r3, r3, #20
 800619a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800619e:	d976      	bls.n	800628e <_strtod_l+0x8de>
 80061a0:	696b      	ldr	r3, [r5, #20]
 80061a2:	b913      	cbnz	r3, 80061aa <_strtod_l+0x7fa>
 80061a4:	692b      	ldr	r3, [r5, #16]
 80061a6:	2b01      	cmp	r3, #1
 80061a8:	dd71      	ble.n	800628e <_strtod_l+0x8de>
 80061aa:	4629      	mov	r1, r5
 80061ac:	2201      	movs	r2, #1
 80061ae:	4620      	mov	r0, r4
 80061b0:	f002 f9d0 	bl	8008554 <__lshift>
 80061b4:	4631      	mov	r1, r6
 80061b6:	4605      	mov	r5, r0
 80061b8:	f002 fa3c 	bl	8008634 <__mcmp>
 80061bc:	2800      	cmp	r0, #0
 80061be:	dd66      	ble.n	800628e <_strtod_l+0x8de>
 80061c0:	9904      	ldr	r1, [sp, #16]
 80061c2:	4a53      	ldr	r2, [pc, #332]	; (8006310 <_strtod_l+0x960>)
 80061c4:	465b      	mov	r3, fp
 80061c6:	2900      	cmp	r1, #0
 80061c8:	f000 8081 	beq.w	80062ce <_strtod_l+0x91e>
 80061cc:	ea02 010b 	and.w	r1, r2, fp
 80061d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80061d4:	dc7b      	bgt.n	80062ce <_strtod_l+0x91e>
 80061d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80061da:	f77f aea9 	ble.w	8005f30 <_strtod_l+0x580>
 80061de:	4b4d      	ldr	r3, [pc, #308]	; (8006314 <_strtod_l+0x964>)
 80061e0:	4650      	mov	r0, sl
 80061e2:	4659      	mov	r1, fp
 80061e4:	2200      	movs	r2, #0
 80061e6:	f7fa fa17 	bl	8000618 <__aeabi_dmul>
 80061ea:	460b      	mov	r3, r1
 80061ec:	4303      	orrs	r3, r0
 80061ee:	bf08      	it	eq
 80061f0:	2322      	moveq	r3, #34	; 0x22
 80061f2:	4682      	mov	sl, r0
 80061f4:	468b      	mov	fp, r1
 80061f6:	bf08      	it	eq
 80061f8:	6023      	streq	r3, [r4, #0]
 80061fa:	e62b      	b.n	8005e54 <_strtod_l+0x4a4>
 80061fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006200:	fa02 f303 	lsl.w	r3, r2, r3
 8006204:	ea03 0a0a 	and.w	sl, r3, sl
 8006208:	e6e3      	b.n	8005fd2 <_strtod_l+0x622>
 800620a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800620e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8006212:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8006216:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800621a:	fa01 f308 	lsl.w	r3, r1, r8
 800621e:	9308      	str	r3, [sp, #32]
 8006220:	910d      	str	r1, [sp, #52]	; 0x34
 8006222:	e746      	b.n	80060b2 <_strtod_l+0x702>
 8006224:	2300      	movs	r3, #0
 8006226:	9308      	str	r3, [sp, #32]
 8006228:	2301      	movs	r3, #1
 800622a:	930d      	str	r3, [sp, #52]	; 0x34
 800622c:	e741      	b.n	80060b2 <_strtod_l+0x702>
 800622e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006230:	4642      	mov	r2, r8
 8006232:	4620      	mov	r0, r4
 8006234:	f002 f98e 	bl	8008554 <__lshift>
 8006238:	9018      	str	r0, [sp, #96]	; 0x60
 800623a:	2800      	cmp	r0, #0
 800623c:	f47f af6b 	bne.w	8006116 <_strtod_l+0x766>
 8006240:	e5fe      	b.n	8005e40 <_strtod_l+0x490>
 8006242:	465f      	mov	r7, fp
 8006244:	d16e      	bne.n	8006324 <_strtod_l+0x974>
 8006246:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006248:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800624c:	b342      	cbz	r2, 80062a0 <_strtod_l+0x8f0>
 800624e:	4a32      	ldr	r2, [pc, #200]	; (8006318 <_strtod_l+0x968>)
 8006250:	4293      	cmp	r3, r2
 8006252:	d128      	bne.n	80062a6 <_strtod_l+0x8f6>
 8006254:	9b04      	ldr	r3, [sp, #16]
 8006256:	4651      	mov	r1, sl
 8006258:	b1eb      	cbz	r3, 8006296 <_strtod_l+0x8e6>
 800625a:	4b2d      	ldr	r3, [pc, #180]	; (8006310 <_strtod_l+0x960>)
 800625c:	403b      	ands	r3, r7
 800625e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006262:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006266:	d819      	bhi.n	800629c <_strtod_l+0x8ec>
 8006268:	0d1b      	lsrs	r3, r3, #20
 800626a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800626e:	fa02 f303 	lsl.w	r3, r2, r3
 8006272:	4299      	cmp	r1, r3
 8006274:	d117      	bne.n	80062a6 <_strtod_l+0x8f6>
 8006276:	4b29      	ldr	r3, [pc, #164]	; (800631c <_strtod_l+0x96c>)
 8006278:	429f      	cmp	r7, r3
 800627a:	d102      	bne.n	8006282 <_strtod_l+0x8d2>
 800627c:	3101      	adds	r1, #1
 800627e:	f43f addf 	beq.w	8005e40 <_strtod_l+0x490>
 8006282:	4b23      	ldr	r3, [pc, #140]	; (8006310 <_strtod_l+0x960>)
 8006284:	403b      	ands	r3, r7
 8006286:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800628a:	f04f 0a00 	mov.w	sl, #0
 800628e:	9b04      	ldr	r3, [sp, #16]
 8006290:	2b00      	cmp	r3, #0
 8006292:	d1a4      	bne.n	80061de <_strtod_l+0x82e>
 8006294:	e5de      	b.n	8005e54 <_strtod_l+0x4a4>
 8006296:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800629a:	e7ea      	b.n	8006272 <_strtod_l+0x8c2>
 800629c:	4613      	mov	r3, r2
 800629e:	e7e8      	b.n	8006272 <_strtod_l+0x8c2>
 80062a0:	ea53 030a 	orrs.w	r3, r3, sl
 80062a4:	d08c      	beq.n	80061c0 <_strtod_l+0x810>
 80062a6:	9b08      	ldr	r3, [sp, #32]
 80062a8:	b1db      	cbz	r3, 80062e2 <_strtod_l+0x932>
 80062aa:	423b      	tst	r3, r7
 80062ac:	d0ef      	beq.n	800628e <_strtod_l+0x8de>
 80062ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80062b0:	9a04      	ldr	r2, [sp, #16]
 80062b2:	4650      	mov	r0, sl
 80062b4:	4659      	mov	r1, fp
 80062b6:	b1c3      	cbz	r3, 80062ea <_strtod_l+0x93a>
 80062b8:	f7ff fb5c 	bl	8005974 <sulp>
 80062bc:	4602      	mov	r2, r0
 80062be:	460b      	mov	r3, r1
 80062c0:	ec51 0b18 	vmov	r0, r1, d8
 80062c4:	f7f9 fff2 	bl	80002ac <__adddf3>
 80062c8:	4682      	mov	sl, r0
 80062ca:	468b      	mov	fp, r1
 80062cc:	e7df      	b.n	800628e <_strtod_l+0x8de>
 80062ce:	4013      	ands	r3, r2
 80062d0:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80062d4:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80062d8:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80062dc:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80062e0:	e7d5      	b.n	800628e <_strtod_l+0x8de>
 80062e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80062e4:	ea13 0f0a 	tst.w	r3, sl
 80062e8:	e7e0      	b.n	80062ac <_strtod_l+0x8fc>
 80062ea:	f7ff fb43 	bl	8005974 <sulp>
 80062ee:	4602      	mov	r2, r0
 80062f0:	460b      	mov	r3, r1
 80062f2:	ec51 0b18 	vmov	r0, r1, d8
 80062f6:	f7f9 ffd7 	bl	80002a8 <__aeabi_dsub>
 80062fa:	2200      	movs	r2, #0
 80062fc:	2300      	movs	r3, #0
 80062fe:	4682      	mov	sl, r0
 8006300:	468b      	mov	fp, r1
 8006302:	f7fa fbf1 	bl	8000ae8 <__aeabi_dcmpeq>
 8006306:	2800      	cmp	r0, #0
 8006308:	d0c1      	beq.n	800628e <_strtod_l+0x8de>
 800630a:	e611      	b.n	8005f30 <_strtod_l+0x580>
 800630c:	fffffc02 	.word	0xfffffc02
 8006310:	7ff00000 	.word	0x7ff00000
 8006314:	39500000 	.word	0x39500000
 8006318:	000fffff 	.word	0x000fffff
 800631c:	7fefffff 	.word	0x7fefffff
 8006320:	080098d0 	.word	0x080098d0
 8006324:	4631      	mov	r1, r6
 8006326:	4628      	mov	r0, r5
 8006328:	f002 fb02 	bl	8008930 <__ratio>
 800632c:	ec59 8b10 	vmov	r8, r9, d0
 8006330:	ee10 0a10 	vmov	r0, s0
 8006334:	2200      	movs	r2, #0
 8006336:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800633a:	4649      	mov	r1, r9
 800633c:	f7fa fbe8 	bl	8000b10 <__aeabi_dcmple>
 8006340:	2800      	cmp	r0, #0
 8006342:	d07a      	beq.n	800643a <_strtod_l+0xa8a>
 8006344:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006346:	2b00      	cmp	r3, #0
 8006348:	d04a      	beq.n	80063e0 <_strtod_l+0xa30>
 800634a:	4b95      	ldr	r3, [pc, #596]	; (80065a0 <_strtod_l+0xbf0>)
 800634c:	2200      	movs	r2, #0
 800634e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006352:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80065a0 <_strtod_l+0xbf0>
 8006356:	f04f 0800 	mov.w	r8, #0
 800635a:	4b92      	ldr	r3, [pc, #584]	; (80065a4 <_strtod_l+0xbf4>)
 800635c:	403b      	ands	r3, r7
 800635e:	930d      	str	r3, [sp, #52]	; 0x34
 8006360:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006362:	4b91      	ldr	r3, [pc, #580]	; (80065a8 <_strtod_l+0xbf8>)
 8006364:	429a      	cmp	r2, r3
 8006366:	f040 80b0 	bne.w	80064ca <_strtod_l+0xb1a>
 800636a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800636e:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006372:	ec4b ab10 	vmov	d0, sl, fp
 8006376:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800637a:	f002 fa01 	bl	8008780 <__ulp>
 800637e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006382:	ec53 2b10 	vmov	r2, r3, d0
 8006386:	f7fa f947 	bl	8000618 <__aeabi_dmul>
 800638a:	4652      	mov	r2, sl
 800638c:	465b      	mov	r3, fp
 800638e:	f7f9 ff8d 	bl	80002ac <__adddf3>
 8006392:	460b      	mov	r3, r1
 8006394:	4983      	ldr	r1, [pc, #524]	; (80065a4 <_strtod_l+0xbf4>)
 8006396:	4a85      	ldr	r2, [pc, #532]	; (80065ac <_strtod_l+0xbfc>)
 8006398:	4019      	ands	r1, r3
 800639a:	4291      	cmp	r1, r2
 800639c:	4682      	mov	sl, r0
 800639e:	d960      	bls.n	8006462 <_strtod_l+0xab2>
 80063a0:	ee18 3a90 	vmov	r3, s17
 80063a4:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d104      	bne.n	80063b6 <_strtod_l+0xa06>
 80063ac:	ee18 3a10 	vmov	r3, s16
 80063b0:	3301      	adds	r3, #1
 80063b2:	f43f ad45 	beq.w	8005e40 <_strtod_l+0x490>
 80063b6:	f8df b200 	ldr.w	fp, [pc, #512]	; 80065b8 <_strtod_l+0xc08>
 80063ba:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 80063be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80063c0:	4620      	mov	r0, r4
 80063c2:	f001 feab 	bl	800811c <_Bfree>
 80063c6:	9905      	ldr	r1, [sp, #20]
 80063c8:	4620      	mov	r0, r4
 80063ca:	f001 fea7 	bl	800811c <_Bfree>
 80063ce:	4631      	mov	r1, r6
 80063d0:	4620      	mov	r0, r4
 80063d2:	f001 fea3 	bl	800811c <_Bfree>
 80063d6:	4629      	mov	r1, r5
 80063d8:	4620      	mov	r0, r4
 80063da:	f001 fe9f 	bl	800811c <_Bfree>
 80063de:	e61a      	b.n	8006016 <_strtod_l+0x666>
 80063e0:	f1ba 0f00 	cmp.w	sl, #0
 80063e4:	d11b      	bne.n	800641e <_strtod_l+0xa6e>
 80063e6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80063ea:	b9f3      	cbnz	r3, 800642a <_strtod_l+0xa7a>
 80063ec:	4b6c      	ldr	r3, [pc, #432]	; (80065a0 <_strtod_l+0xbf0>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	4640      	mov	r0, r8
 80063f2:	4649      	mov	r1, r9
 80063f4:	f7fa fb82 	bl	8000afc <__aeabi_dcmplt>
 80063f8:	b9d0      	cbnz	r0, 8006430 <_strtod_l+0xa80>
 80063fa:	4640      	mov	r0, r8
 80063fc:	4649      	mov	r1, r9
 80063fe:	4b6c      	ldr	r3, [pc, #432]	; (80065b0 <_strtod_l+0xc00>)
 8006400:	2200      	movs	r2, #0
 8006402:	f7fa f909 	bl	8000618 <__aeabi_dmul>
 8006406:	4680      	mov	r8, r0
 8006408:	4689      	mov	r9, r1
 800640a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800640e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8006412:	9315      	str	r3, [sp, #84]	; 0x54
 8006414:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8006418:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800641c:	e79d      	b.n	800635a <_strtod_l+0x9aa>
 800641e:	f1ba 0f01 	cmp.w	sl, #1
 8006422:	d102      	bne.n	800642a <_strtod_l+0xa7a>
 8006424:	2f00      	cmp	r7, #0
 8006426:	f43f ad83 	beq.w	8005f30 <_strtod_l+0x580>
 800642a:	4b62      	ldr	r3, [pc, #392]	; (80065b4 <_strtod_l+0xc04>)
 800642c:	2200      	movs	r2, #0
 800642e:	e78e      	b.n	800634e <_strtod_l+0x99e>
 8006430:	f8df 917c 	ldr.w	r9, [pc, #380]	; 80065b0 <_strtod_l+0xc00>
 8006434:	f04f 0800 	mov.w	r8, #0
 8006438:	e7e7      	b.n	800640a <_strtod_l+0xa5a>
 800643a:	4b5d      	ldr	r3, [pc, #372]	; (80065b0 <_strtod_l+0xc00>)
 800643c:	4640      	mov	r0, r8
 800643e:	4649      	mov	r1, r9
 8006440:	2200      	movs	r2, #0
 8006442:	f7fa f8e9 	bl	8000618 <__aeabi_dmul>
 8006446:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006448:	4680      	mov	r8, r0
 800644a:	4689      	mov	r9, r1
 800644c:	b933      	cbnz	r3, 800645c <_strtod_l+0xaac>
 800644e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006452:	900e      	str	r0, [sp, #56]	; 0x38
 8006454:	930f      	str	r3, [sp, #60]	; 0x3c
 8006456:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800645a:	e7dd      	b.n	8006418 <_strtod_l+0xa68>
 800645c:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8006460:	e7f9      	b.n	8006456 <_strtod_l+0xaa6>
 8006462:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8006466:	9b04      	ldr	r3, [sp, #16]
 8006468:	2b00      	cmp	r3, #0
 800646a:	d1a8      	bne.n	80063be <_strtod_l+0xa0e>
 800646c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006470:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006472:	0d1b      	lsrs	r3, r3, #20
 8006474:	051b      	lsls	r3, r3, #20
 8006476:	429a      	cmp	r2, r3
 8006478:	d1a1      	bne.n	80063be <_strtod_l+0xa0e>
 800647a:	4640      	mov	r0, r8
 800647c:	4649      	mov	r1, r9
 800647e:	f7fa fc2b 	bl	8000cd8 <__aeabi_d2lz>
 8006482:	f7fa f89b 	bl	80005bc <__aeabi_l2d>
 8006486:	4602      	mov	r2, r0
 8006488:	460b      	mov	r3, r1
 800648a:	4640      	mov	r0, r8
 800648c:	4649      	mov	r1, r9
 800648e:	f7f9 ff0b 	bl	80002a8 <__aeabi_dsub>
 8006492:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006494:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006498:	ea43 030a 	orr.w	r3, r3, sl
 800649c:	4313      	orrs	r3, r2
 800649e:	4680      	mov	r8, r0
 80064a0:	4689      	mov	r9, r1
 80064a2:	d055      	beq.n	8006550 <_strtod_l+0xba0>
 80064a4:	a336      	add	r3, pc, #216	; (adr r3, 8006580 <_strtod_l+0xbd0>)
 80064a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064aa:	f7fa fb27 	bl	8000afc <__aeabi_dcmplt>
 80064ae:	2800      	cmp	r0, #0
 80064b0:	f47f acd0 	bne.w	8005e54 <_strtod_l+0x4a4>
 80064b4:	a334      	add	r3, pc, #208	; (adr r3, 8006588 <_strtod_l+0xbd8>)
 80064b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064ba:	4640      	mov	r0, r8
 80064bc:	4649      	mov	r1, r9
 80064be:	f7fa fb3b 	bl	8000b38 <__aeabi_dcmpgt>
 80064c2:	2800      	cmp	r0, #0
 80064c4:	f43f af7b 	beq.w	80063be <_strtod_l+0xa0e>
 80064c8:	e4c4      	b.n	8005e54 <_strtod_l+0x4a4>
 80064ca:	9b04      	ldr	r3, [sp, #16]
 80064cc:	b333      	cbz	r3, 800651c <_strtod_l+0xb6c>
 80064ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80064d0:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80064d4:	d822      	bhi.n	800651c <_strtod_l+0xb6c>
 80064d6:	a32e      	add	r3, pc, #184	; (adr r3, 8006590 <_strtod_l+0xbe0>)
 80064d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064dc:	4640      	mov	r0, r8
 80064de:	4649      	mov	r1, r9
 80064e0:	f7fa fb16 	bl	8000b10 <__aeabi_dcmple>
 80064e4:	b1a0      	cbz	r0, 8006510 <_strtod_l+0xb60>
 80064e6:	4649      	mov	r1, r9
 80064e8:	4640      	mov	r0, r8
 80064ea:	f7fa fb6d 	bl	8000bc8 <__aeabi_d2uiz>
 80064ee:	2801      	cmp	r0, #1
 80064f0:	bf38      	it	cc
 80064f2:	2001      	movcc	r0, #1
 80064f4:	f7fa f816 	bl	8000524 <__aeabi_ui2d>
 80064f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064fa:	4680      	mov	r8, r0
 80064fc:	4689      	mov	r9, r1
 80064fe:	bb23      	cbnz	r3, 800654a <_strtod_l+0xb9a>
 8006500:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006504:	9010      	str	r0, [sp, #64]	; 0x40
 8006506:	9311      	str	r3, [sp, #68]	; 0x44
 8006508:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800650c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8006510:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006512:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006514:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8006518:	1a9b      	subs	r3, r3, r2
 800651a:	9309      	str	r3, [sp, #36]	; 0x24
 800651c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006520:	eeb0 0a48 	vmov.f32	s0, s16
 8006524:	eef0 0a68 	vmov.f32	s1, s17
 8006528:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800652c:	f002 f928 	bl	8008780 <__ulp>
 8006530:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006534:	ec53 2b10 	vmov	r2, r3, d0
 8006538:	f7fa f86e 	bl	8000618 <__aeabi_dmul>
 800653c:	ec53 2b18 	vmov	r2, r3, d8
 8006540:	f7f9 feb4 	bl	80002ac <__adddf3>
 8006544:	4682      	mov	sl, r0
 8006546:	468b      	mov	fp, r1
 8006548:	e78d      	b.n	8006466 <_strtod_l+0xab6>
 800654a:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800654e:	e7db      	b.n	8006508 <_strtod_l+0xb58>
 8006550:	a311      	add	r3, pc, #68	; (adr r3, 8006598 <_strtod_l+0xbe8>)
 8006552:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006556:	f7fa fad1 	bl	8000afc <__aeabi_dcmplt>
 800655a:	e7b2      	b.n	80064c2 <_strtod_l+0xb12>
 800655c:	2300      	movs	r3, #0
 800655e:	930a      	str	r3, [sp, #40]	; 0x28
 8006560:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006562:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006564:	6013      	str	r3, [r2, #0]
 8006566:	f7ff ba6b 	b.w	8005a40 <_strtod_l+0x90>
 800656a:	2a65      	cmp	r2, #101	; 0x65
 800656c:	f43f ab5f 	beq.w	8005c2e <_strtod_l+0x27e>
 8006570:	2a45      	cmp	r2, #69	; 0x45
 8006572:	f43f ab5c 	beq.w	8005c2e <_strtod_l+0x27e>
 8006576:	2301      	movs	r3, #1
 8006578:	f7ff bb94 	b.w	8005ca4 <_strtod_l+0x2f4>
 800657c:	f3af 8000 	nop.w
 8006580:	94a03595 	.word	0x94a03595
 8006584:	3fdfffff 	.word	0x3fdfffff
 8006588:	35afe535 	.word	0x35afe535
 800658c:	3fe00000 	.word	0x3fe00000
 8006590:	ffc00000 	.word	0xffc00000
 8006594:	41dfffff 	.word	0x41dfffff
 8006598:	94a03595 	.word	0x94a03595
 800659c:	3fcfffff 	.word	0x3fcfffff
 80065a0:	3ff00000 	.word	0x3ff00000
 80065a4:	7ff00000 	.word	0x7ff00000
 80065a8:	7fe00000 	.word	0x7fe00000
 80065ac:	7c9fffff 	.word	0x7c9fffff
 80065b0:	3fe00000 	.word	0x3fe00000
 80065b4:	bff00000 	.word	0xbff00000
 80065b8:	7fefffff 	.word	0x7fefffff

080065bc <_strtod_r>:
 80065bc:	4b01      	ldr	r3, [pc, #4]	; (80065c4 <_strtod_r+0x8>)
 80065be:	f7ff b9f7 	b.w	80059b0 <_strtod_l>
 80065c2:	bf00      	nop
 80065c4:	20000078 	.word	0x20000078

080065c8 <_strtol_l.constprop.0>:
 80065c8:	2b01      	cmp	r3, #1
 80065ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80065ce:	d001      	beq.n	80065d4 <_strtol_l.constprop.0+0xc>
 80065d0:	2b24      	cmp	r3, #36	; 0x24
 80065d2:	d906      	bls.n	80065e2 <_strtol_l.constprop.0+0x1a>
 80065d4:	f7fe fa44 	bl	8004a60 <__errno>
 80065d8:	2316      	movs	r3, #22
 80065da:	6003      	str	r3, [r0, #0]
 80065dc:	2000      	movs	r0, #0
 80065de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065e2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80066c8 <_strtol_l.constprop.0+0x100>
 80065e6:	460d      	mov	r5, r1
 80065e8:	462e      	mov	r6, r5
 80065ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80065ee:	f814 700c 	ldrb.w	r7, [r4, ip]
 80065f2:	f017 0708 	ands.w	r7, r7, #8
 80065f6:	d1f7      	bne.n	80065e8 <_strtol_l.constprop.0+0x20>
 80065f8:	2c2d      	cmp	r4, #45	; 0x2d
 80065fa:	d132      	bne.n	8006662 <_strtol_l.constprop.0+0x9a>
 80065fc:	782c      	ldrb	r4, [r5, #0]
 80065fe:	2701      	movs	r7, #1
 8006600:	1cb5      	adds	r5, r6, #2
 8006602:	2b00      	cmp	r3, #0
 8006604:	d05b      	beq.n	80066be <_strtol_l.constprop.0+0xf6>
 8006606:	2b10      	cmp	r3, #16
 8006608:	d109      	bne.n	800661e <_strtol_l.constprop.0+0x56>
 800660a:	2c30      	cmp	r4, #48	; 0x30
 800660c:	d107      	bne.n	800661e <_strtol_l.constprop.0+0x56>
 800660e:	782c      	ldrb	r4, [r5, #0]
 8006610:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8006614:	2c58      	cmp	r4, #88	; 0x58
 8006616:	d14d      	bne.n	80066b4 <_strtol_l.constprop.0+0xec>
 8006618:	786c      	ldrb	r4, [r5, #1]
 800661a:	2310      	movs	r3, #16
 800661c:	3502      	adds	r5, #2
 800661e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006622:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8006626:	f04f 0c00 	mov.w	ip, #0
 800662a:	fbb8 f9f3 	udiv	r9, r8, r3
 800662e:	4666      	mov	r6, ip
 8006630:	fb03 8a19 	mls	sl, r3, r9, r8
 8006634:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8006638:	f1be 0f09 	cmp.w	lr, #9
 800663c:	d816      	bhi.n	800666c <_strtol_l.constprop.0+0xa4>
 800663e:	4674      	mov	r4, lr
 8006640:	42a3      	cmp	r3, r4
 8006642:	dd24      	ble.n	800668e <_strtol_l.constprop.0+0xc6>
 8006644:	f1bc 0f00 	cmp.w	ip, #0
 8006648:	db1e      	blt.n	8006688 <_strtol_l.constprop.0+0xc0>
 800664a:	45b1      	cmp	r9, r6
 800664c:	d31c      	bcc.n	8006688 <_strtol_l.constprop.0+0xc0>
 800664e:	d101      	bne.n	8006654 <_strtol_l.constprop.0+0x8c>
 8006650:	45a2      	cmp	sl, r4
 8006652:	db19      	blt.n	8006688 <_strtol_l.constprop.0+0xc0>
 8006654:	fb06 4603 	mla	r6, r6, r3, r4
 8006658:	f04f 0c01 	mov.w	ip, #1
 800665c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006660:	e7e8      	b.n	8006634 <_strtol_l.constprop.0+0x6c>
 8006662:	2c2b      	cmp	r4, #43	; 0x2b
 8006664:	bf04      	itt	eq
 8006666:	782c      	ldrbeq	r4, [r5, #0]
 8006668:	1cb5      	addeq	r5, r6, #2
 800666a:	e7ca      	b.n	8006602 <_strtol_l.constprop.0+0x3a>
 800666c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006670:	f1be 0f19 	cmp.w	lr, #25
 8006674:	d801      	bhi.n	800667a <_strtol_l.constprop.0+0xb2>
 8006676:	3c37      	subs	r4, #55	; 0x37
 8006678:	e7e2      	b.n	8006640 <_strtol_l.constprop.0+0x78>
 800667a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800667e:	f1be 0f19 	cmp.w	lr, #25
 8006682:	d804      	bhi.n	800668e <_strtol_l.constprop.0+0xc6>
 8006684:	3c57      	subs	r4, #87	; 0x57
 8006686:	e7db      	b.n	8006640 <_strtol_l.constprop.0+0x78>
 8006688:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800668c:	e7e6      	b.n	800665c <_strtol_l.constprop.0+0x94>
 800668e:	f1bc 0f00 	cmp.w	ip, #0
 8006692:	da05      	bge.n	80066a0 <_strtol_l.constprop.0+0xd8>
 8006694:	2322      	movs	r3, #34	; 0x22
 8006696:	6003      	str	r3, [r0, #0]
 8006698:	4646      	mov	r6, r8
 800669a:	b942      	cbnz	r2, 80066ae <_strtol_l.constprop.0+0xe6>
 800669c:	4630      	mov	r0, r6
 800669e:	e79e      	b.n	80065de <_strtol_l.constprop.0+0x16>
 80066a0:	b107      	cbz	r7, 80066a4 <_strtol_l.constprop.0+0xdc>
 80066a2:	4276      	negs	r6, r6
 80066a4:	2a00      	cmp	r2, #0
 80066a6:	d0f9      	beq.n	800669c <_strtol_l.constprop.0+0xd4>
 80066a8:	f1bc 0f00 	cmp.w	ip, #0
 80066ac:	d000      	beq.n	80066b0 <_strtol_l.constprop.0+0xe8>
 80066ae:	1e69      	subs	r1, r5, #1
 80066b0:	6011      	str	r1, [r2, #0]
 80066b2:	e7f3      	b.n	800669c <_strtol_l.constprop.0+0xd4>
 80066b4:	2430      	movs	r4, #48	; 0x30
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d1b1      	bne.n	800661e <_strtol_l.constprop.0+0x56>
 80066ba:	2308      	movs	r3, #8
 80066bc:	e7af      	b.n	800661e <_strtol_l.constprop.0+0x56>
 80066be:	2c30      	cmp	r4, #48	; 0x30
 80066c0:	d0a5      	beq.n	800660e <_strtol_l.constprop.0+0x46>
 80066c2:	230a      	movs	r3, #10
 80066c4:	e7ab      	b.n	800661e <_strtol_l.constprop.0+0x56>
 80066c6:	bf00      	nop
 80066c8:	080098f9 	.word	0x080098f9

080066cc <_strtol_r>:
 80066cc:	f7ff bf7c 	b.w	80065c8 <_strtol_l.constprop.0>

080066d0 <__swbuf_r>:
 80066d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066d2:	460e      	mov	r6, r1
 80066d4:	4614      	mov	r4, r2
 80066d6:	4605      	mov	r5, r0
 80066d8:	b118      	cbz	r0, 80066e2 <__swbuf_r+0x12>
 80066da:	6983      	ldr	r3, [r0, #24]
 80066dc:	b90b      	cbnz	r3, 80066e2 <__swbuf_r+0x12>
 80066de:	f001 f84b 	bl	8007778 <__sinit>
 80066e2:	4b21      	ldr	r3, [pc, #132]	; (8006768 <__swbuf_r+0x98>)
 80066e4:	429c      	cmp	r4, r3
 80066e6:	d12b      	bne.n	8006740 <__swbuf_r+0x70>
 80066e8:	686c      	ldr	r4, [r5, #4]
 80066ea:	69a3      	ldr	r3, [r4, #24]
 80066ec:	60a3      	str	r3, [r4, #8]
 80066ee:	89a3      	ldrh	r3, [r4, #12]
 80066f0:	071a      	lsls	r2, r3, #28
 80066f2:	d52f      	bpl.n	8006754 <__swbuf_r+0x84>
 80066f4:	6923      	ldr	r3, [r4, #16]
 80066f6:	b36b      	cbz	r3, 8006754 <__swbuf_r+0x84>
 80066f8:	6923      	ldr	r3, [r4, #16]
 80066fa:	6820      	ldr	r0, [r4, #0]
 80066fc:	1ac0      	subs	r0, r0, r3
 80066fe:	6963      	ldr	r3, [r4, #20]
 8006700:	b2f6      	uxtb	r6, r6
 8006702:	4283      	cmp	r3, r0
 8006704:	4637      	mov	r7, r6
 8006706:	dc04      	bgt.n	8006712 <__swbuf_r+0x42>
 8006708:	4621      	mov	r1, r4
 800670a:	4628      	mov	r0, r5
 800670c:	f000 ffa0 	bl	8007650 <_fflush_r>
 8006710:	bb30      	cbnz	r0, 8006760 <__swbuf_r+0x90>
 8006712:	68a3      	ldr	r3, [r4, #8]
 8006714:	3b01      	subs	r3, #1
 8006716:	60a3      	str	r3, [r4, #8]
 8006718:	6823      	ldr	r3, [r4, #0]
 800671a:	1c5a      	adds	r2, r3, #1
 800671c:	6022      	str	r2, [r4, #0]
 800671e:	701e      	strb	r6, [r3, #0]
 8006720:	6963      	ldr	r3, [r4, #20]
 8006722:	3001      	adds	r0, #1
 8006724:	4283      	cmp	r3, r0
 8006726:	d004      	beq.n	8006732 <__swbuf_r+0x62>
 8006728:	89a3      	ldrh	r3, [r4, #12]
 800672a:	07db      	lsls	r3, r3, #31
 800672c:	d506      	bpl.n	800673c <__swbuf_r+0x6c>
 800672e:	2e0a      	cmp	r6, #10
 8006730:	d104      	bne.n	800673c <__swbuf_r+0x6c>
 8006732:	4621      	mov	r1, r4
 8006734:	4628      	mov	r0, r5
 8006736:	f000 ff8b 	bl	8007650 <_fflush_r>
 800673a:	b988      	cbnz	r0, 8006760 <__swbuf_r+0x90>
 800673c:	4638      	mov	r0, r7
 800673e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006740:	4b0a      	ldr	r3, [pc, #40]	; (800676c <__swbuf_r+0x9c>)
 8006742:	429c      	cmp	r4, r3
 8006744:	d101      	bne.n	800674a <__swbuf_r+0x7a>
 8006746:	68ac      	ldr	r4, [r5, #8]
 8006748:	e7cf      	b.n	80066ea <__swbuf_r+0x1a>
 800674a:	4b09      	ldr	r3, [pc, #36]	; (8006770 <__swbuf_r+0xa0>)
 800674c:	429c      	cmp	r4, r3
 800674e:	bf08      	it	eq
 8006750:	68ec      	ldreq	r4, [r5, #12]
 8006752:	e7ca      	b.n	80066ea <__swbuf_r+0x1a>
 8006754:	4621      	mov	r1, r4
 8006756:	4628      	mov	r0, r5
 8006758:	f000 f80c 	bl	8006774 <__swsetup_r>
 800675c:	2800      	cmp	r0, #0
 800675e:	d0cb      	beq.n	80066f8 <__swbuf_r+0x28>
 8006760:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006764:	e7ea      	b.n	800673c <__swbuf_r+0x6c>
 8006766:	bf00      	nop
 8006768:	08009aac 	.word	0x08009aac
 800676c:	08009acc 	.word	0x08009acc
 8006770:	08009a8c 	.word	0x08009a8c

08006774 <__swsetup_r>:
 8006774:	4b32      	ldr	r3, [pc, #200]	; (8006840 <__swsetup_r+0xcc>)
 8006776:	b570      	push	{r4, r5, r6, lr}
 8006778:	681d      	ldr	r5, [r3, #0]
 800677a:	4606      	mov	r6, r0
 800677c:	460c      	mov	r4, r1
 800677e:	b125      	cbz	r5, 800678a <__swsetup_r+0x16>
 8006780:	69ab      	ldr	r3, [r5, #24]
 8006782:	b913      	cbnz	r3, 800678a <__swsetup_r+0x16>
 8006784:	4628      	mov	r0, r5
 8006786:	f000 fff7 	bl	8007778 <__sinit>
 800678a:	4b2e      	ldr	r3, [pc, #184]	; (8006844 <__swsetup_r+0xd0>)
 800678c:	429c      	cmp	r4, r3
 800678e:	d10f      	bne.n	80067b0 <__swsetup_r+0x3c>
 8006790:	686c      	ldr	r4, [r5, #4]
 8006792:	89a3      	ldrh	r3, [r4, #12]
 8006794:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006798:	0719      	lsls	r1, r3, #28
 800679a:	d42c      	bmi.n	80067f6 <__swsetup_r+0x82>
 800679c:	06dd      	lsls	r5, r3, #27
 800679e:	d411      	bmi.n	80067c4 <__swsetup_r+0x50>
 80067a0:	2309      	movs	r3, #9
 80067a2:	6033      	str	r3, [r6, #0]
 80067a4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80067a8:	81a3      	strh	r3, [r4, #12]
 80067aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80067ae:	e03e      	b.n	800682e <__swsetup_r+0xba>
 80067b0:	4b25      	ldr	r3, [pc, #148]	; (8006848 <__swsetup_r+0xd4>)
 80067b2:	429c      	cmp	r4, r3
 80067b4:	d101      	bne.n	80067ba <__swsetup_r+0x46>
 80067b6:	68ac      	ldr	r4, [r5, #8]
 80067b8:	e7eb      	b.n	8006792 <__swsetup_r+0x1e>
 80067ba:	4b24      	ldr	r3, [pc, #144]	; (800684c <__swsetup_r+0xd8>)
 80067bc:	429c      	cmp	r4, r3
 80067be:	bf08      	it	eq
 80067c0:	68ec      	ldreq	r4, [r5, #12]
 80067c2:	e7e6      	b.n	8006792 <__swsetup_r+0x1e>
 80067c4:	0758      	lsls	r0, r3, #29
 80067c6:	d512      	bpl.n	80067ee <__swsetup_r+0x7a>
 80067c8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80067ca:	b141      	cbz	r1, 80067de <__swsetup_r+0x6a>
 80067cc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80067d0:	4299      	cmp	r1, r3
 80067d2:	d002      	beq.n	80067da <__swsetup_r+0x66>
 80067d4:	4630      	mov	r0, r6
 80067d6:	f002 f939 	bl	8008a4c <_free_r>
 80067da:	2300      	movs	r3, #0
 80067dc:	6363      	str	r3, [r4, #52]	; 0x34
 80067de:	89a3      	ldrh	r3, [r4, #12]
 80067e0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80067e4:	81a3      	strh	r3, [r4, #12]
 80067e6:	2300      	movs	r3, #0
 80067e8:	6063      	str	r3, [r4, #4]
 80067ea:	6923      	ldr	r3, [r4, #16]
 80067ec:	6023      	str	r3, [r4, #0]
 80067ee:	89a3      	ldrh	r3, [r4, #12]
 80067f0:	f043 0308 	orr.w	r3, r3, #8
 80067f4:	81a3      	strh	r3, [r4, #12]
 80067f6:	6923      	ldr	r3, [r4, #16]
 80067f8:	b94b      	cbnz	r3, 800680e <__swsetup_r+0x9a>
 80067fa:	89a3      	ldrh	r3, [r4, #12]
 80067fc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006800:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006804:	d003      	beq.n	800680e <__swsetup_r+0x9a>
 8006806:	4621      	mov	r1, r4
 8006808:	4630      	mov	r0, r6
 800680a:	f001 fbed 	bl	8007fe8 <__smakebuf_r>
 800680e:	89a0      	ldrh	r0, [r4, #12]
 8006810:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006814:	f010 0301 	ands.w	r3, r0, #1
 8006818:	d00a      	beq.n	8006830 <__swsetup_r+0xbc>
 800681a:	2300      	movs	r3, #0
 800681c:	60a3      	str	r3, [r4, #8]
 800681e:	6963      	ldr	r3, [r4, #20]
 8006820:	425b      	negs	r3, r3
 8006822:	61a3      	str	r3, [r4, #24]
 8006824:	6923      	ldr	r3, [r4, #16]
 8006826:	b943      	cbnz	r3, 800683a <__swsetup_r+0xc6>
 8006828:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800682c:	d1ba      	bne.n	80067a4 <__swsetup_r+0x30>
 800682e:	bd70      	pop	{r4, r5, r6, pc}
 8006830:	0781      	lsls	r1, r0, #30
 8006832:	bf58      	it	pl
 8006834:	6963      	ldrpl	r3, [r4, #20]
 8006836:	60a3      	str	r3, [r4, #8]
 8006838:	e7f4      	b.n	8006824 <__swsetup_r+0xb0>
 800683a:	2000      	movs	r0, #0
 800683c:	e7f7      	b.n	800682e <__swsetup_r+0xba>
 800683e:	bf00      	nop
 8006840:	20000010 	.word	0x20000010
 8006844:	08009aac 	.word	0x08009aac
 8006848:	08009acc 	.word	0x08009acc
 800684c:	08009a8c 	.word	0x08009a8c

08006850 <quorem>:
 8006850:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006854:	6903      	ldr	r3, [r0, #16]
 8006856:	690c      	ldr	r4, [r1, #16]
 8006858:	42a3      	cmp	r3, r4
 800685a:	4607      	mov	r7, r0
 800685c:	f2c0 8081 	blt.w	8006962 <quorem+0x112>
 8006860:	3c01      	subs	r4, #1
 8006862:	f101 0814 	add.w	r8, r1, #20
 8006866:	f100 0514 	add.w	r5, r0, #20
 800686a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800686e:	9301      	str	r3, [sp, #4]
 8006870:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006874:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006878:	3301      	adds	r3, #1
 800687a:	429a      	cmp	r2, r3
 800687c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006880:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006884:	fbb2 f6f3 	udiv	r6, r2, r3
 8006888:	d331      	bcc.n	80068ee <quorem+0x9e>
 800688a:	f04f 0e00 	mov.w	lr, #0
 800688e:	4640      	mov	r0, r8
 8006890:	46ac      	mov	ip, r5
 8006892:	46f2      	mov	sl, lr
 8006894:	f850 2b04 	ldr.w	r2, [r0], #4
 8006898:	b293      	uxth	r3, r2
 800689a:	fb06 e303 	mla	r3, r6, r3, lr
 800689e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80068a2:	b29b      	uxth	r3, r3
 80068a4:	ebaa 0303 	sub.w	r3, sl, r3
 80068a8:	f8dc a000 	ldr.w	sl, [ip]
 80068ac:	0c12      	lsrs	r2, r2, #16
 80068ae:	fa13 f38a 	uxtah	r3, r3, sl
 80068b2:	fb06 e202 	mla	r2, r6, r2, lr
 80068b6:	9300      	str	r3, [sp, #0]
 80068b8:	9b00      	ldr	r3, [sp, #0]
 80068ba:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80068be:	b292      	uxth	r2, r2
 80068c0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 80068c4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80068c8:	f8bd 3000 	ldrh.w	r3, [sp]
 80068cc:	4581      	cmp	r9, r0
 80068ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80068d2:	f84c 3b04 	str.w	r3, [ip], #4
 80068d6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80068da:	d2db      	bcs.n	8006894 <quorem+0x44>
 80068dc:	f855 300b 	ldr.w	r3, [r5, fp]
 80068e0:	b92b      	cbnz	r3, 80068ee <quorem+0x9e>
 80068e2:	9b01      	ldr	r3, [sp, #4]
 80068e4:	3b04      	subs	r3, #4
 80068e6:	429d      	cmp	r5, r3
 80068e8:	461a      	mov	r2, r3
 80068ea:	d32e      	bcc.n	800694a <quorem+0xfa>
 80068ec:	613c      	str	r4, [r7, #16]
 80068ee:	4638      	mov	r0, r7
 80068f0:	f001 fea0 	bl	8008634 <__mcmp>
 80068f4:	2800      	cmp	r0, #0
 80068f6:	db24      	blt.n	8006942 <quorem+0xf2>
 80068f8:	3601      	adds	r6, #1
 80068fa:	4628      	mov	r0, r5
 80068fc:	f04f 0c00 	mov.w	ip, #0
 8006900:	f858 2b04 	ldr.w	r2, [r8], #4
 8006904:	f8d0 e000 	ldr.w	lr, [r0]
 8006908:	b293      	uxth	r3, r2
 800690a:	ebac 0303 	sub.w	r3, ip, r3
 800690e:	0c12      	lsrs	r2, r2, #16
 8006910:	fa13 f38e 	uxtah	r3, r3, lr
 8006914:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006918:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800691c:	b29b      	uxth	r3, r3
 800691e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006922:	45c1      	cmp	r9, r8
 8006924:	f840 3b04 	str.w	r3, [r0], #4
 8006928:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800692c:	d2e8      	bcs.n	8006900 <quorem+0xb0>
 800692e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006932:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006936:	b922      	cbnz	r2, 8006942 <quorem+0xf2>
 8006938:	3b04      	subs	r3, #4
 800693a:	429d      	cmp	r5, r3
 800693c:	461a      	mov	r2, r3
 800693e:	d30a      	bcc.n	8006956 <quorem+0x106>
 8006940:	613c      	str	r4, [r7, #16]
 8006942:	4630      	mov	r0, r6
 8006944:	b003      	add	sp, #12
 8006946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800694a:	6812      	ldr	r2, [r2, #0]
 800694c:	3b04      	subs	r3, #4
 800694e:	2a00      	cmp	r2, #0
 8006950:	d1cc      	bne.n	80068ec <quorem+0x9c>
 8006952:	3c01      	subs	r4, #1
 8006954:	e7c7      	b.n	80068e6 <quorem+0x96>
 8006956:	6812      	ldr	r2, [r2, #0]
 8006958:	3b04      	subs	r3, #4
 800695a:	2a00      	cmp	r2, #0
 800695c:	d1f0      	bne.n	8006940 <quorem+0xf0>
 800695e:	3c01      	subs	r4, #1
 8006960:	e7eb      	b.n	800693a <quorem+0xea>
 8006962:	2000      	movs	r0, #0
 8006964:	e7ee      	b.n	8006944 <quorem+0xf4>
	...

08006968 <_dtoa_r>:
 8006968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800696c:	ed2d 8b04 	vpush	{d8-d9}
 8006970:	ec57 6b10 	vmov	r6, r7, d0
 8006974:	b093      	sub	sp, #76	; 0x4c
 8006976:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006978:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800697c:	9106      	str	r1, [sp, #24]
 800697e:	ee10 aa10 	vmov	sl, s0
 8006982:	4604      	mov	r4, r0
 8006984:	9209      	str	r2, [sp, #36]	; 0x24
 8006986:	930c      	str	r3, [sp, #48]	; 0x30
 8006988:	46bb      	mov	fp, r7
 800698a:	b975      	cbnz	r5, 80069aa <_dtoa_r+0x42>
 800698c:	2010      	movs	r0, #16
 800698e:	f001 fb6b 	bl	8008068 <malloc>
 8006992:	4602      	mov	r2, r0
 8006994:	6260      	str	r0, [r4, #36]	; 0x24
 8006996:	b920      	cbnz	r0, 80069a2 <_dtoa_r+0x3a>
 8006998:	4ba7      	ldr	r3, [pc, #668]	; (8006c38 <_dtoa_r+0x2d0>)
 800699a:	21ea      	movs	r1, #234	; 0xea
 800699c:	48a7      	ldr	r0, [pc, #668]	; (8006c3c <_dtoa_r+0x2d4>)
 800699e:	f002 fb21 	bl	8008fe4 <__assert_func>
 80069a2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80069a6:	6005      	str	r5, [r0, #0]
 80069a8:	60c5      	str	r5, [r0, #12]
 80069aa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069ac:	6819      	ldr	r1, [r3, #0]
 80069ae:	b151      	cbz	r1, 80069c6 <_dtoa_r+0x5e>
 80069b0:	685a      	ldr	r2, [r3, #4]
 80069b2:	604a      	str	r2, [r1, #4]
 80069b4:	2301      	movs	r3, #1
 80069b6:	4093      	lsls	r3, r2
 80069b8:	608b      	str	r3, [r1, #8]
 80069ba:	4620      	mov	r0, r4
 80069bc:	f001 fbae 	bl	800811c <_Bfree>
 80069c0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80069c2:	2200      	movs	r2, #0
 80069c4:	601a      	str	r2, [r3, #0]
 80069c6:	1e3b      	subs	r3, r7, #0
 80069c8:	bfaa      	itet	ge
 80069ca:	2300      	movge	r3, #0
 80069cc:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 80069d0:	f8c8 3000 	strge.w	r3, [r8]
 80069d4:	4b9a      	ldr	r3, [pc, #616]	; (8006c40 <_dtoa_r+0x2d8>)
 80069d6:	bfbc      	itt	lt
 80069d8:	2201      	movlt	r2, #1
 80069da:	f8c8 2000 	strlt.w	r2, [r8]
 80069de:	ea33 030b 	bics.w	r3, r3, fp
 80069e2:	d11b      	bne.n	8006a1c <_dtoa_r+0xb4>
 80069e4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80069e6:	f242 730f 	movw	r3, #9999	; 0x270f
 80069ea:	6013      	str	r3, [r2, #0]
 80069ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80069f0:	4333      	orrs	r3, r6
 80069f2:	f000 8592 	beq.w	800751a <_dtoa_r+0xbb2>
 80069f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80069f8:	b963      	cbnz	r3, 8006a14 <_dtoa_r+0xac>
 80069fa:	4b92      	ldr	r3, [pc, #584]	; (8006c44 <_dtoa_r+0x2dc>)
 80069fc:	e022      	b.n	8006a44 <_dtoa_r+0xdc>
 80069fe:	4b92      	ldr	r3, [pc, #584]	; (8006c48 <_dtoa_r+0x2e0>)
 8006a00:	9301      	str	r3, [sp, #4]
 8006a02:	3308      	adds	r3, #8
 8006a04:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006a06:	6013      	str	r3, [r2, #0]
 8006a08:	9801      	ldr	r0, [sp, #4]
 8006a0a:	b013      	add	sp, #76	; 0x4c
 8006a0c:	ecbd 8b04 	vpop	{d8-d9}
 8006a10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a14:	4b8b      	ldr	r3, [pc, #556]	; (8006c44 <_dtoa_r+0x2dc>)
 8006a16:	9301      	str	r3, [sp, #4]
 8006a18:	3303      	adds	r3, #3
 8006a1a:	e7f3      	b.n	8006a04 <_dtoa_r+0x9c>
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	2300      	movs	r3, #0
 8006a20:	4650      	mov	r0, sl
 8006a22:	4659      	mov	r1, fp
 8006a24:	f7fa f860 	bl	8000ae8 <__aeabi_dcmpeq>
 8006a28:	ec4b ab19 	vmov	d9, sl, fp
 8006a2c:	4680      	mov	r8, r0
 8006a2e:	b158      	cbz	r0, 8006a48 <_dtoa_r+0xe0>
 8006a30:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006a32:	2301      	movs	r3, #1
 8006a34:	6013      	str	r3, [r2, #0]
 8006a36:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	f000 856b 	beq.w	8007514 <_dtoa_r+0xbac>
 8006a3e:	4883      	ldr	r0, [pc, #524]	; (8006c4c <_dtoa_r+0x2e4>)
 8006a40:	6018      	str	r0, [r3, #0]
 8006a42:	1e43      	subs	r3, r0, #1
 8006a44:	9301      	str	r3, [sp, #4]
 8006a46:	e7df      	b.n	8006a08 <_dtoa_r+0xa0>
 8006a48:	ec4b ab10 	vmov	d0, sl, fp
 8006a4c:	aa10      	add	r2, sp, #64	; 0x40
 8006a4e:	a911      	add	r1, sp, #68	; 0x44
 8006a50:	4620      	mov	r0, r4
 8006a52:	f001 ff11 	bl	8008878 <__d2b>
 8006a56:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8006a5a:	ee08 0a10 	vmov	s16, r0
 8006a5e:	2d00      	cmp	r5, #0
 8006a60:	f000 8084 	beq.w	8006b6c <_dtoa_r+0x204>
 8006a64:	ee19 3a90 	vmov	r3, s19
 8006a68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a6c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006a70:	4656      	mov	r6, sl
 8006a72:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006a76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006a7a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8006a7e:	4b74      	ldr	r3, [pc, #464]	; (8006c50 <_dtoa_r+0x2e8>)
 8006a80:	2200      	movs	r2, #0
 8006a82:	4630      	mov	r0, r6
 8006a84:	4639      	mov	r1, r7
 8006a86:	f7f9 fc0f 	bl	80002a8 <__aeabi_dsub>
 8006a8a:	a365      	add	r3, pc, #404	; (adr r3, 8006c20 <_dtoa_r+0x2b8>)
 8006a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a90:	f7f9 fdc2 	bl	8000618 <__aeabi_dmul>
 8006a94:	a364      	add	r3, pc, #400	; (adr r3, 8006c28 <_dtoa_r+0x2c0>)
 8006a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a9a:	f7f9 fc07 	bl	80002ac <__adddf3>
 8006a9e:	4606      	mov	r6, r0
 8006aa0:	4628      	mov	r0, r5
 8006aa2:	460f      	mov	r7, r1
 8006aa4:	f7f9 fd4e 	bl	8000544 <__aeabi_i2d>
 8006aa8:	a361      	add	r3, pc, #388	; (adr r3, 8006c30 <_dtoa_r+0x2c8>)
 8006aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aae:	f7f9 fdb3 	bl	8000618 <__aeabi_dmul>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	4630      	mov	r0, r6
 8006ab8:	4639      	mov	r1, r7
 8006aba:	f7f9 fbf7 	bl	80002ac <__adddf3>
 8006abe:	4606      	mov	r6, r0
 8006ac0:	460f      	mov	r7, r1
 8006ac2:	f7fa f859 	bl	8000b78 <__aeabi_d2iz>
 8006ac6:	2200      	movs	r2, #0
 8006ac8:	9000      	str	r0, [sp, #0]
 8006aca:	2300      	movs	r3, #0
 8006acc:	4630      	mov	r0, r6
 8006ace:	4639      	mov	r1, r7
 8006ad0:	f7fa f814 	bl	8000afc <__aeabi_dcmplt>
 8006ad4:	b150      	cbz	r0, 8006aec <_dtoa_r+0x184>
 8006ad6:	9800      	ldr	r0, [sp, #0]
 8006ad8:	f7f9 fd34 	bl	8000544 <__aeabi_i2d>
 8006adc:	4632      	mov	r2, r6
 8006ade:	463b      	mov	r3, r7
 8006ae0:	f7fa f802 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ae4:	b910      	cbnz	r0, 8006aec <_dtoa_r+0x184>
 8006ae6:	9b00      	ldr	r3, [sp, #0]
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	9300      	str	r3, [sp, #0]
 8006aec:	9b00      	ldr	r3, [sp, #0]
 8006aee:	2b16      	cmp	r3, #22
 8006af0:	d85a      	bhi.n	8006ba8 <_dtoa_r+0x240>
 8006af2:	9a00      	ldr	r2, [sp, #0]
 8006af4:	4b57      	ldr	r3, [pc, #348]	; (8006c54 <_dtoa_r+0x2ec>)
 8006af6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006afa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006afe:	ec51 0b19 	vmov	r0, r1, d9
 8006b02:	f7f9 fffb 	bl	8000afc <__aeabi_dcmplt>
 8006b06:	2800      	cmp	r0, #0
 8006b08:	d050      	beq.n	8006bac <_dtoa_r+0x244>
 8006b0a:	9b00      	ldr	r3, [sp, #0]
 8006b0c:	3b01      	subs	r3, #1
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	2300      	movs	r3, #0
 8006b12:	930b      	str	r3, [sp, #44]	; 0x2c
 8006b14:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006b16:	1b5d      	subs	r5, r3, r5
 8006b18:	1e6b      	subs	r3, r5, #1
 8006b1a:	9305      	str	r3, [sp, #20]
 8006b1c:	bf45      	ittet	mi
 8006b1e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006b22:	9304      	strmi	r3, [sp, #16]
 8006b24:	2300      	movpl	r3, #0
 8006b26:	2300      	movmi	r3, #0
 8006b28:	bf4c      	ite	mi
 8006b2a:	9305      	strmi	r3, [sp, #20]
 8006b2c:	9304      	strpl	r3, [sp, #16]
 8006b2e:	9b00      	ldr	r3, [sp, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	db3d      	blt.n	8006bb0 <_dtoa_r+0x248>
 8006b34:	9b05      	ldr	r3, [sp, #20]
 8006b36:	9a00      	ldr	r2, [sp, #0]
 8006b38:	920a      	str	r2, [sp, #40]	; 0x28
 8006b3a:	4413      	add	r3, r2
 8006b3c:	9305      	str	r3, [sp, #20]
 8006b3e:	2300      	movs	r3, #0
 8006b40:	9307      	str	r3, [sp, #28]
 8006b42:	9b06      	ldr	r3, [sp, #24]
 8006b44:	2b09      	cmp	r3, #9
 8006b46:	f200 8089 	bhi.w	8006c5c <_dtoa_r+0x2f4>
 8006b4a:	2b05      	cmp	r3, #5
 8006b4c:	bfc4      	itt	gt
 8006b4e:	3b04      	subgt	r3, #4
 8006b50:	9306      	strgt	r3, [sp, #24]
 8006b52:	9b06      	ldr	r3, [sp, #24]
 8006b54:	f1a3 0302 	sub.w	r3, r3, #2
 8006b58:	bfcc      	ite	gt
 8006b5a:	2500      	movgt	r5, #0
 8006b5c:	2501      	movle	r5, #1
 8006b5e:	2b03      	cmp	r3, #3
 8006b60:	f200 8087 	bhi.w	8006c72 <_dtoa_r+0x30a>
 8006b64:	e8df f003 	tbb	[pc, r3]
 8006b68:	59383a2d 	.word	0x59383a2d
 8006b6c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8006b70:	441d      	add	r5, r3
 8006b72:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8006b76:	2b20      	cmp	r3, #32
 8006b78:	bfc1      	itttt	gt
 8006b7a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8006b7e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8006b82:	fa0b f303 	lslgt.w	r3, fp, r3
 8006b86:	fa26 f000 	lsrgt.w	r0, r6, r0
 8006b8a:	bfda      	itte	le
 8006b8c:	f1c3 0320 	rsble	r3, r3, #32
 8006b90:	fa06 f003 	lslle.w	r0, r6, r3
 8006b94:	4318      	orrgt	r0, r3
 8006b96:	f7f9 fcc5 	bl	8000524 <__aeabi_ui2d>
 8006b9a:	2301      	movs	r3, #1
 8006b9c:	4606      	mov	r6, r0
 8006b9e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8006ba2:	3d01      	subs	r5, #1
 8006ba4:	930e      	str	r3, [sp, #56]	; 0x38
 8006ba6:	e76a      	b.n	8006a7e <_dtoa_r+0x116>
 8006ba8:	2301      	movs	r3, #1
 8006baa:	e7b2      	b.n	8006b12 <_dtoa_r+0x1aa>
 8006bac:	900b      	str	r0, [sp, #44]	; 0x2c
 8006bae:	e7b1      	b.n	8006b14 <_dtoa_r+0x1ac>
 8006bb0:	9b04      	ldr	r3, [sp, #16]
 8006bb2:	9a00      	ldr	r2, [sp, #0]
 8006bb4:	1a9b      	subs	r3, r3, r2
 8006bb6:	9304      	str	r3, [sp, #16]
 8006bb8:	4253      	negs	r3, r2
 8006bba:	9307      	str	r3, [sp, #28]
 8006bbc:	2300      	movs	r3, #0
 8006bbe:	930a      	str	r3, [sp, #40]	; 0x28
 8006bc0:	e7bf      	b.n	8006b42 <_dtoa_r+0x1da>
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	9308      	str	r3, [sp, #32]
 8006bc6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	dc55      	bgt.n	8006c78 <_dtoa_r+0x310>
 8006bcc:	2301      	movs	r3, #1
 8006bce:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006bd2:	461a      	mov	r2, r3
 8006bd4:	9209      	str	r2, [sp, #36]	; 0x24
 8006bd6:	e00c      	b.n	8006bf2 <_dtoa_r+0x28a>
 8006bd8:	2301      	movs	r3, #1
 8006bda:	e7f3      	b.n	8006bc4 <_dtoa_r+0x25c>
 8006bdc:	2300      	movs	r3, #0
 8006bde:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006be0:	9308      	str	r3, [sp, #32]
 8006be2:	9b00      	ldr	r3, [sp, #0]
 8006be4:	4413      	add	r3, r2
 8006be6:	9302      	str	r3, [sp, #8]
 8006be8:	3301      	adds	r3, #1
 8006bea:	2b01      	cmp	r3, #1
 8006bec:	9303      	str	r3, [sp, #12]
 8006bee:	bfb8      	it	lt
 8006bf0:	2301      	movlt	r3, #1
 8006bf2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	6042      	str	r2, [r0, #4]
 8006bf8:	2204      	movs	r2, #4
 8006bfa:	f102 0614 	add.w	r6, r2, #20
 8006bfe:	429e      	cmp	r6, r3
 8006c00:	6841      	ldr	r1, [r0, #4]
 8006c02:	d93d      	bls.n	8006c80 <_dtoa_r+0x318>
 8006c04:	4620      	mov	r0, r4
 8006c06:	f001 fa49 	bl	800809c <_Balloc>
 8006c0a:	9001      	str	r0, [sp, #4]
 8006c0c:	2800      	cmp	r0, #0
 8006c0e:	d13b      	bne.n	8006c88 <_dtoa_r+0x320>
 8006c10:	4b11      	ldr	r3, [pc, #68]	; (8006c58 <_dtoa_r+0x2f0>)
 8006c12:	4602      	mov	r2, r0
 8006c14:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006c18:	e6c0      	b.n	800699c <_dtoa_r+0x34>
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	e7df      	b.n	8006bde <_dtoa_r+0x276>
 8006c1e:	bf00      	nop
 8006c20:	636f4361 	.word	0x636f4361
 8006c24:	3fd287a7 	.word	0x3fd287a7
 8006c28:	8b60c8b3 	.word	0x8b60c8b3
 8006c2c:	3fc68a28 	.word	0x3fc68a28
 8006c30:	509f79fb 	.word	0x509f79fb
 8006c34:	3fd34413 	.word	0x3fd34413
 8006c38:	08009a06 	.word	0x08009a06
 8006c3c:	08009a1d 	.word	0x08009a1d
 8006c40:	7ff00000 	.word	0x7ff00000
 8006c44:	08009a02 	.word	0x08009a02
 8006c48:	080099f9 	.word	0x080099f9
 8006c4c:	0800987d 	.word	0x0800987d
 8006c50:	3ff80000 	.word	0x3ff80000
 8006c54:	08009bf0 	.word	0x08009bf0
 8006c58:	08009a78 	.word	0x08009a78
 8006c5c:	2501      	movs	r5, #1
 8006c5e:	2300      	movs	r3, #0
 8006c60:	9306      	str	r3, [sp, #24]
 8006c62:	9508      	str	r5, [sp, #32]
 8006c64:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8006c68:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	2312      	movs	r3, #18
 8006c70:	e7b0      	b.n	8006bd4 <_dtoa_r+0x26c>
 8006c72:	2301      	movs	r3, #1
 8006c74:	9308      	str	r3, [sp, #32]
 8006c76:	e7f5      	b.n	8006c64 <_dtoa_r+0x2fc>
 8006c78:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c7a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006c7e:	e7b8      	b.n	8006bf2 <_dtoa_r+0x28a>
 8006c80:	3101      	adds	r1, #1
 8006c82:	6041      	str	r1, [r0, #4]
 8006c84:	0052      	lsls	r2, r2, #1
 8006c86:	e7b8      	b.n	8006bfa <_dtoa_r+0x292>
 8006c88:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006c8a:	9a01      	ldr	r2, [sp, #4]
 8006c8c:	601a      	str	r2, [r3, #0]
 8006c8e:	9b03      	ldr	r3, [sp, #12]
 8006c90:	2b0e      	cmp	r3, #14
 8006c92:	f200 809d 	bhi.w	8006dd0 <_dtoa_r+0x468>
 8006c96:	2d00      	cmp	r5, #0
 8006c98:	f000 809a 	beq.w	8006dd0 <_dtoa_r+0x468>
 8006c9c:	9b00      	ldr	r3, [sp, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	dd32      	ble.n	8006d08 <_dtoa_r+0x3a0>
 8006ca2:	4ab7      	ldr	r2, [pc, #732]	; (8006f80 <_dtoa_r+0x618>)
 8006ca4:	f003 030f 	and.w	r3, r3, #15
 8006ca8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8006cac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006cb0:	9b00      	ldr	r3, [sp, #0]
 8006cb2:	05d8      	lsls	r0, r3, #23
 8006cb4:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006cb8:	d516      	bpl.n	8006ce8 <_dtoa_r+0x380>
 8006cba:	4bb2      	ldr	r3, [pc, #712]	; (8006f84 <_dtoa_r+0x61c>)
 8006cbc:	ec51 0b19 	vmov	r0, r1, d9
 8006cc0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006cc4:	f7f9 fdd2 	bl	800086c <__aeabi_ddiv>
 8006cc8:	f007 070f 	and.w	r7, r7, #15
 8006ccc:	4682      	mov	sl, r0
 8006cce:	468b      	mov	fp, r1
 8006cd0:	2503      	movs	r5, #3
 8006cd2:	4eac      	ldr	r6, [pc, #688]	; (8006f84 <_dtoa_r+0x61c>)
 8006cd4:	b957      	cbnz	r7, 8006cec <_dtoa_r+0x384>
 8006cd6:	4642      	mov	r2, r8
 8006cd8:	464b      	mov	r3, r9
 8006cda:	4650      	mov	r0, sl
 8006cdc:	4659      	mov	r1, fp
 8006cde:	f7f9 fdc5 	bl	800086c <__aeabi_ddiv>
 8006ce2:	4682      	mov	sl, r0
 8006ce4:	468b      	mov	fp, r1
 8006ce6:	e028      	b.n	8006d3a <_dtoa_r+0x3d2>
 8006ce8:	2502      	movs	r5, #2
 8006cea:	e7f2      	b.n	8006cd2 <_dtoa_r+0x36a>
 8006cec:	07f9      	lsls	r1, r7, #31
 8006cee:	d508      	bpl.n	8006d02 <_dtoa_r+0x39a>
 8006cf0:	4640      	mov	r0, r8
 8006cf2:	4649      	mov	r1, r9
 8006cf4:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006cf8:	f7f9 fc8e 	bl	8000618 <__aeabi_dmul>
 8006cfc:	3501      	adds	r5, #1
 8006cfe:	4680      	mov	r8, r0
 8006d00:	4689      	mov	r9, r1
 8006d02:	107f      	asrs	r7, r7, #1
 8006d04:	3608      	adds	r6, #8
 8006d06:	e7e5      	b.n	8006cd4 <_dtoa_r+0x36c>
 8006d08:	f000 809b 	beq.w	8006e42 <_dtoa_r+0x4da>
 8006d0c:	9b00      	ldr	r3, [sp, #0]
 8006d0e:	4f9d      	ldr	r7, [pc, #628]	; (8006f84 <_dtoa_r+0x61c>)
 8006d10:	425e      	negs	r6, r3
 8006d12:	4b9b      	ldr	r3, [pc, #620]	; (8006f80 <_dtoa_r+0x618>)
 8006d14:	f006 020f 	and.w	r2, r6, #15
 8006d18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d20:	ec51 0b19 	vmov	r0, r1, d9
 8006d24:	f7f9 fc78 	bl	8000618 <__aeabi_dmul>
 8006d28:	1136      	asrs	r6, r6, #4
 8006d2a:	4682      	mov	sl, r0
 8006d2c:	468b      	mov	fp, r1
 8006d2e:	2300      	movs	r3, #0
 8006d30:	2502      	movs	r5, #2
 8006d32:	2e00      	cmp	r6, #0
 8006d34:	d17a      	bne.n	8006e2c <_dtoa_r+0x4c4>
 8006d36:	2b00      	cmp	r3, #0
 8006d38:	d1d3      	bne.n	8006ce2 <_dtoa_r+0x37a>
 8006d3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	f000 8082 	beq.w	8006e46 <_dtoa_r+0x4de>
 8006d42:	4b91      	ldr	r3, [pc, #580]	; (8006f88 <_dtoa_r+0x620>)
 8006d44:	2200      	movs	r2, #0
 8006d46:	4650      	mov	r0, sl
 8006d48:	4659      	mov	r1, fp
 8006d4a:	f7f9 fed7 	bl	8000afc <__aeabi_dcmplt>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	d079      	beq.n	8006e46 <_dtoa_r+0x4de>
 8006d52:	9b03      	ldr	r3, [sp, #12]
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d076      	beq.n	8006e46 <_dtoa_r+0x4de>
 8006d58:	9b02      	ldr	r3, [sp, #8]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	dd36      	ble.n	8006dcc <_dtoa_r+0x464>
 8006d5e:	9b00      	ldr	r3, [sp, #0]
 8006d60:	4650      	mov	r0, sl
 8006d62:	4659      	mov	r1, fp
 8006d64:	1e5f      	subs	r7, r3, #1
 8006d66:	2200      	movs	r2, #0
 8006d68:	4b88      	ldr	r3, [pc, #544]	; (8006f8c <_dtoa_r+0x624>)
 8006d6a:	f7f9 fc55 	bl	8000618 <__aeabi_dmul>
 8006d6e:	9e02      	ldr	r6, [sp, #8]
 8006d70:	4682      	mov	sl, r0
 8006d72:	468b      	mov	fp, r1
 8006d74:	3501      	adds	r5, #1
 8006d76:	4628      	mov	r0, r5
 8006d78:	f7f9 fbe4 	bl	8000544 <__aeabi_i2d>
 8006d7c:	4652      	mov	r2, sl
 8006d7e:	465b      	mov	r3, fp
 8006d80:	f7f9 fc4a 	bl	8000618 <__aeabi_dmul>
 8006d84:	4b82      	ldr	r3, [pc, #520]	; (8006f90 <_dtoa_r+0x628>)
 8006d86:	2200      	movs	r2, #0
 8006d88:	f7f9 fa90 	bl	80002ac <__adddf3>
 8006d8c:	46d0      	mov	r8, sl
 8006d8e:	46d9      	mov	r9, fp
 8006d90:	4682      	mov	sl, r0
 8006d92:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8006d96:	2e00      	cmp	r6, #0
 8006d98:	d158      	bne.n	8006e4c <_dtoa_r+0x4e4>
 8006d9a:	4b7e      	ldr	r3, [pc, #504]	; (8006f94 <_dtoa_r+0x62c>)
 8006d9c:	2200      	movs	r2, #0
 8006d9e:	4640      	mov	r0, r8
 8006da0:	4649      	mov	r1, r9
 8006da2:	f7f9 fa81 	bl	80002a8 <__aeabi_dsub>
 8006da6:	4652      	mov	r2, sl
 8006da8:	465b      	mov	r3, fp
 8006daa:	4680      	mov	r8, r0
 8006dac:	4689      	mov	r9, r1
 8006dae:	f7f9 fec3 	bl	8000b38 <__aeabi_dcmpgt>
 8006db2:	2800      	cmp	r0, #0
 8006db4:	f040 8295 	bne.w	80072e2 <_dtoa_r+0x97a>
 8006db8:	4652      	mov	r2, sl
 8006dba:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006dbe:	4640      	mov	r0, r8
 8006dc0:	4649      	mov	r1, r9
 8006dc2:	f7f9 fe9b 	bl	8000afc <__aeabi_dcmplt>
 8006dc6:	2800      	cmp	r0, #0
 8006dc8:	f040 8289 	bne.w	80072de <_dtoa_r+0x976>
 8006dcc:	ec5b ab19 	vmov	sl, fp, d9
 8006dd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	f2c0 8148 	blt.w	8007068 <_dtoa_r+0x700>
 8006dd8:	9a00      	ldr	r2, [sp, #0]
 8006dda:	2a0e      	cmp	r2, #14
 8006ddc:	f300 8144 	bgt.w	8007068 <_dtoa_r+0x700>
 8006de0:	4b67      	ldr	r3, [pc, #412]	; (8006f80 <_dtoa_r+0x618>)
 8006de2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006de6:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	f280 80d5 	bge.w	8006f9c <_dtoa_r+0x634>
 8006df2:	9b03      	ldr	r3, [sp, #12]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f300 80d1 	bgt.w	8006f9c <_dtoa_r+0x634>
 8006dfa:	f040 826f 	bne.w	80072dc <_dtoa_r+0x974>
 8006dfe:	4b65      	ldr	r3, [pc, #404]	; (8006f94 <_dtoa_r+0x62c>)
 8006e00:	2200      	movs	r2, #0
 8006e02:	4640      	mov	r0, r8
 8006e04:	4649      	mov	r1, r9
 8006e06:	f7f9 fc07 	bl	8000618 <__aeabi_dmul>
 8006e0a:	4652      	mov	r2, sl
 8006e0c:	465b      	mov	r3, fp
 8006e0e:	f7f9 fe89 	bl	8000b24 <__aeabi_dcmpge>
 8006e12:	9e03      	ldr	r6, [sp, #12]
 8006e14:	4637      	mov	r7, r6
 8006e16:	2800      	cmp	r0, #0
 8006e18:	f040 8245 	bne.w	80072a6 <_dtoa_r+0x93e>
 8006e1c:	9d01      	ldr	r5, [sp, #4]
 8006e1e:	2331      	movs	r3, #49	; 0x31
 8006e20:	f805 3b01 	strb.w	r3, [r5], #1
 8006e24:	9b00      	ldr	r3, [sp, #0]
 8006e26:	3301      	adds	r3, #1
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	e240      	b.n	80072ae <_dtoa_r+0x946>
 8006e2c:	07f2      	lsls	r2, r6, #31
 8006e2e:	d505      	bpl.n	8006e3c <_dtoa_r+0x4d4>
 8006e30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006e34:	f7f9 fbf0 	bl	8000618 <__aeabi_dmul>
 8006e38:	3501      	adds	r5, #1
 8006e3a:	2301      	movs	r3, #1
 8006e3c:	1076      	asrs	r6, r6, #1
 8006e3e:	3708      	adds	r7, #8
 8006e40:	e777      	b.n	8006d32 <_dtoa_r+0x3ca>
 8006e42:	2502      	movs	r5, #2
 8006e44:	e779      	b.n	8006d3a <_dtoa_r+0x3d2>
 8006e46:	9f00      	ldr	r7, [sp, #0]
 8006e48:	9e03      	ldr	r6, [sp, #12]
 8006e4a:	e794      	b.n	8006d76 <_dtoa_r+0x40e>
 8006e4c:	9901      	ldr	r1, [sp, #4]
 8006e4e:	4b4c      	ldr	r3, [pc, #304]	; (8006f80 <_dtoa_r+0x618>)
 8006e50:	4431      	add	r1, r6
 8006e52:	910d      	str	r1, [sp, #52]	; 0x34
 8006e54:	9908      	ldr	r1, [sp, #32]
 8006e56:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006e5a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006e5e:	2900      	cmp	r1, #0
 8006e60:	d043      	beq.n	8006eea <_dtoa_r+0x582>
 8006e62:	494d      	ldr	r1, [pc, #308]	; (8006f98 <_dtoa_r+0x630>)
 8006e64:	2000      	movs	r0, #0
 8006e66:	f7f9 fd01 	bl	800086c <__aeabi_ddiv>
 8006e6a:	4652      	mov	r2, sl
 8006e6c:	465b      	mov	r3, fp
 8006e6e:	f7f9 fa1b 	bl	80002a8 <__aeabi_dsub>
 8006e72:	9d01      	ldr	r5, [sp, #4]
 8006e74:	4682      	mov	sl, r0
 8006e76:	468b      	mov	fp, r1
 8006e78:	4649      	mov	r1, r9
 8006e7a:	4640      	mov	r0, r8
 8006e7c:	f7f9 fe7c 	bl	8000b78 <__aeabi_d2iz>
 8006e80:	4606      	mov	r6, r0
 8006e82:	f7f9 fb5f 	bl	8000544 <__aeabi_i2d>
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4640      	mov	r0, r8
 8006e8c:	4649      	mov	r1, r9
 8006e8e:	f7f9 fa0b 	bl	80002a8 <__aeabi_dsub>
 8006e92:	3630      	adds	r6, #48	; 0x30
 8006e94:	f805 6b01 	strb.w	r6, [r5], #1
 8006e98:	4652      	mov	r2, sl
 8006e9a:	465b      	mov	r3, fp
 8006e9c:	4680      	mov	r8, r0
 8006e9e:	4689      	mov	r9, r1
 8006ea0:	f7f9 fe2c 	bl	8000afc <__aeabi_dcmplt>
 8006ea4:	2800      	cmp	r0, #0
 8006ea6:	d163      	bne.n	8006f70 <_dtoa_r+0x608>
 8006ea8:	4642      	mov	r2, r8
 8006eaa:	464b      	mov	r3, r9
 8006eac:	4936      	ldr	r1, [pc, #216]	; (8006f88 <_dtoa_r+0x620>)
 8006eae:	2000      	movs	r0, #0
 8006eb0:	f7f9 f9fa 	bl	80002a8 <__aeabi_dsub>
 8006eb4:	4652      	mov	r2, sl
 8006eb6:	465b      	mov	r3, fp
 8006eb8:	f7f9 fe20 	bl	8000afc <__aeabi_dcmplt>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	f040 80b5 	bne.w	800702c <_dtoa_r+0x6c4>
 8006ec2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ec4:	429d      	cmp	r5, r3
 8006ec6:	d081      	beq.n	8006dcc <_dtoa_r+0x464>
 8006ec8:	4b30      	ldr	r3, [pc, #192]	; (8006f8c <_dtoa_r+0x624>)
 8006eca:	2200      	movs	r2, #0
 8006ecc:	4650      	mov	r0, sl
 8006ece:	4659      	mov	r1, fp
 8006ed0:	f7f9 fba2 	bl	8000618 <__aeabi_dmul>
 8006ed4:	4b2d      	ldr	r3, [pc, #180]	; (8006f8c <_dtoa_r+0x624>)
 8006ed6:	4682      	mov	sl, r0
 8006ed8:	468b      	mov	fp, r1
 8006eda:	4640      	mov	r0, r8
 8006edc:	4649      	mov	r1, r9
 8006ede:	2200      	movs	r2, #0
 8006ee0:	f7f9 fb9a 	bl	8000618 <__aeabi_dmul>
 8006ee4:	4680      	mov	r8, r0
 8006ee6:	4689      	mov	r9, r1
 8006ee8:	e7c6      	b.n	8006e78 <_dtoa_r+0x510>
 8006eea:	4650      	mov	r0, sl
 8006eec:	4659      	mov	r1, fp
 8006eee:	f7f9 fb93 	bl	8000618 <__aeabi_dmul>
 8006ef2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ef4:	9d01      	ldr	r5, [sp, #4]
 8006ef6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006ef8:	4682      	mov	sl, r0
 8006efa:	468b      	mov	fp, r1
 8006efc:	4649      	mov	r1, r9
 8006efe:	4640      	mov	r0, r8
 8006f00:	f7f9 fe3a 	bl	8000b78 <__aeabi_d2iz>
 8006f04:	4606      	mov	r6, r0
 8006f06:	f7f9 fb1d 	bl	8000544 <__aeabi_i2d>
 8006f0a:	3630      	adds	r6, #48	; 0x30
 8006f0c:	4602      	mov	r2, r0
 8006f0e:	460b      	mov	r3, r1
 8006f10:	4640      	mov	r0, r8
 8006f12:	4649      	mov	r1, r9
 8006f14:	f7f9 f9c8 	bl	80002a8 <__aeabi_dsub>
 8006f18:	f805 6b01 	strb.w	r6, [r5], #1
 8006f1c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f1e:	429d      	cmp	r5, r3
 8006f20:	4680      	mov	r8, r0
 8006f22:	4689      	mov	r9, r1
 8006f24:	f04f 0200 	mov.w	r2, #0
 8006f28:	d124      	bne.n	8006f74 <_dtoa_r+0x60c>
 8006f2a:	4b1b      	ldr	r3, [pc, #108]	; (8006f98 <_dtoa_r+0x630>)
 8006f2c:	4650      	mov	r0, sl
 8006f2e:	4659      	mov	r1, fp
 8006f30:	f7f9 f9bc 	bl	80002ac <__adddf3>
 8006f34:	4602      	mov	r2, r0
 8006f36:	460b      	mov	r3, r1
 8006f38:	4640      	mov	r0, r8
 8006f3a:	4649      	mov	r1, r9
 8006f3c:	f7f9 fdfc 	bl	8000b38 <__aeabi_dcmpgt>
 8006f40:	2800      	cmp	r0, #0
 8006f42:	d173      	bne.n	800702c <_dtoa_r+0x6c4>
 8006f44:	4652      	mov	r2, sl
 8006f46:	465b      	mov	r3, fp
 8006f48:	4913      	ldr	r1, [pc, #76]	; (8006f98 <_dtoa_r+0x630>)
 8006f4a:	2000      	movs	r0, #0
 8006f4c:	f7f9 f9ac 	bl	80002a8 <__aeabi_dsub>
 8006f50:	4602      	mov	r2, r0
 8006f52:	460b      	mov	r3, r1
 8006f54:	4640      	mov	r0, r8
 8006f56:	4649      	mov	r1, r9
 8006f58:	f7f9 fdd0 	bl	8000afc <__aeabi_dcmplt>
 8006f5c:	2800      	cmp	r0, #0
 8006f5e:	f43f af35 	beq.w	8006dcc <_dtoa_r+0x464>
 8006f62:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006f64:	1e6b      	subs	r3, r5, #1
 8006f66:	930f      	str	r3, [sp, #60]	; 0x3c
 8006f68:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006f6c:	2b30      	cmp	r3, #48	; 0x30
 8006f6e:	d0f8      	beq.n	8006f62 <_dtoa_r+0x5fa>
 8006f70:	9700      	str	r7, [sp, #0]
 8006f72:	e049      	b.n	8007008 <_dtoa_r+0x6a0>
 8006f74:	4b05      	ldr	r3, [pc, #20]	; (8006f8c <_dtoa_r+0x624>)
 8006f76:	f7f9 fb4f 	bl	8000618 <__aeabi_dmul>
 8006f7a:	4680      	mov	r8, r0
 8006f7c:	4689      	mov	r9, r1
 8006f7e:	e7bd      	b.n	8006efc <_dtoa_r+0x594>
 8006f80:	08009bf0 	.word	0x08009bf0
 8006f84:	08009bc8 	.word	0x08009bc8
 8006f88:	3ff00000 	.word	0x3ff00000
 8006f8c:	40240000 	.word	0x40240000
 8006f90:	401c0000 	.word	0x401c0000
 8006f94:	40140000 	.word	0x40140000
 8006f98:	3fe00000 	.word	0x3fe00000
 8006f9c:	9d01      	ldr	r5, [sp, #4]
 8006f9e:	4656      	mov	r6, sl
 8006fa0:	465f      	mov	r7, fp
 8006fa2:	4642      	mov	r2, r8
 8006fa4:	464b      	mov	r3, r9
 8006fa6:	4630      	mov	r0, r6
 8006fa8:	4639      	mov	r1, r7
 8006faa:	f7f9 fc5f 	bl	800086c <__aeabi_ddiv>
 8006fae:	f7f9 fde3 	bl	8000b78 <__aeabi_d2iz>
 8006fb2:	4682      	mov	sl, r0
 8006fb4:	f7f9 fac6 	bl	8000544 <__aeabi_i2d>
 8006fb8:	4642      	mov	r2, r8
 8006fba:	464b      	mov	r3, r9
 8006fbc:	f7f9 fb2c 	bl	8000618 <__aeabi_dmul>
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	4630      	mov	r0, r6
 8006fc6:	4639      	mov	r1, r7
 8006fc8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006fcc:	f7f9 f96c 	bl	80002a8 <__aeabi_dsub>
 8006fd0:	f805 6b01 	strb.w	r6, [r5], #1
 8006fd4:	9e01      	ldr	r6, [sp, #4]
 8006fd6:	9f03      	ldr	r7, [sp, #12]
 8006fd8:	1bae      	subs	r6, r5, r6
 8006fda:	42b7      	cmp	r7, r6
 8006fdc:	4602      	mov	r2, r0
 8006fde:	460b      	mov	r3, r1
 8006fe0:	d135      	bne.n	800704e <_dtoa_r+0x6e6>
 8006fe2:	f7f9 f963 	bl	80002ac <__adddf3>
 8006fe6:	4642      	mov	r2, r8
 8006fe8:	464b      	mov	r3, r9
 8006fea:	4606      	mov	r6, r0
 8006fec:	460f      	mov	r7, r1
 8006fee:	f7f9 fda3 	bl	8000b38 <__aeabi_dcmpgt>
 8006ff2:	b9d0      	cbnz	r0, 800702a <_dtoa_r+0x6c2>
 8006ff4:	4642      	mov	r2, r8
 8006ff6:	464b      	mov	r3, r9
 8006ff8:	4630      	mov	r0, r6
 8006ffa:	4639      	mov	r1, r7
 8006ffc:	f7f9 fd74 	bl	8000ae8 <__aeabi_dcmpeq>
 8007000:	b110      	cbz	r0, 8007008 <_dtoa_r+0x6a0>
 8007002:	f01a 0f01 	tst.w	sl, #1
 8007006:	d110      	bne.n	800702a <_dtoa_r+0x6c2>
 8007008:	4620      	mov	r0, r4
 800700a:	ee18 1a10 	vmov	r1, s16
 800700e:	f001 f885 	bl	800811c <_Bfree>
 8007012:	2300      	movs	r3, #0
 8007014:	9800      	ldr	r0, [sp, #0]
 8007016:	702b      	strb	r3, [r5, #0]
 8007018:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800701a:	3001      	adds	r0, #1
 800701c:	6018      	str	r0, [r3, #0]
 800701e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007020:	2b00      	cmp	r3, #0
 8007022:	f43f acf1 	beq.w	8006a08 <_dtoa_r+0xa0>
 8007026:	601d      	str	r5, [r3, #0]
 8007028:	e4ee      	b.n	8006a08 <_dtoa_r+0xa0>
 800702a:	9f00      	ldr	r7, [sp, #0]
 800702c:	462b      	mov	r3, r5
 800702e:	461d      	mov	r5, r3
 8007030:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007034:	2a39      	cmp	r2, #57	; 0x39
 8007036:	d106      	bne.n	8007046 <_dtoa_r+0x6de>
 8007038:	9a01      	ldr	r2, [sp, #4]
 800703a:	429a      	cmp	r2, r3
 800703c:	d1f7      	bne.n	800702e <_dtoa_r+0x6c6>
 800703e:	9901      	ldr	r1, [sp, #4]
 8007040:	2230      	movs	r2, #48	; 0x30
 8007042:	3701      	adds	r7, #1
 8007044:	700a      	strb	r2, [r1, #0]
 8007046:	781a      	ldrb	r2, [r3, #0]
 8007048:	3201      	adds	r2, #1
 800704a:	701a      	strb	r2, [r3, #0]
 800704c:	e790      	b.n	8006f70 <_dtoa_r+0x608>
 800704e:	4ba6      	ldr	r3, [pc, #664]	; (80072e8 <_dtoa_r+0x980>)
 8007050:	2200      	movs	r2, #0
 8007052:	f7f9 fae1 	bl	8000618 <__aeabi_dmul>
 8007056:	2200      	movs	r2, #0
 8007058:	2300      	movs	r3, #0
 800705a:	4606      	mov	r6, r0
 800705c:	460f      	mov	r7, r1
 800705e:	f7f9 fd43 	bl	8000ae8 <__aeabi_dcmpeq>
 8007062:	2800      	cmp	r0, #0
 8007064:	d09d      	beq.n	8006fa2 <_dtoa_r+0x63a>
 8007066:	e7cf      	b.n	8007008 <_dtoa_r+0x6a0>
 8007068:	9a08      	ldr	r2, [sp, #32]
 800706a:	2a00      	cmp	r2, #0
 800706c:	f000 80d7 	beq.w	800721e <_dtoa_r+0x8b6>
 8007070:	9a06      	ldr	r2, [sp, #24]
 8007072:	2a01      	cmp	r2, #1
 8007074:	f300 80ba 	bgt.w	80071ec <_dtoa_r+0x884>
 8007078:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800707a:	2a00      	cmp	r2, #0
 800707c:	f000 80b2 	beq.w	80071e4 <_dtoa_r+0x87c>
 8007080:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007084:	9e07      	ldr	r6, [sp, #28]
 8007086:	9d04      	ldr	r5, [sp, #16]
 8007088:	9a04      	ldr	r2, [sp, #16]
 800708a:	441a      	add	r2, r3
 800708c:	9204      	str	r2, [sp, #16]
 800708e:	9a05      	ldr	r2, [sp, #20]
 8007090:	2101      	movs	r1, #1
 8007092:	441a      	add	r2, r3
 8007094:	4620      	mov	r0, r4
 8007096:	9205      	str	r2, [sp, #20]
 8007098:	f001 f942 	bl	8008320 <__i2b>
 800709c:	4607      	mov	r7, r0
 800709e:	2d00      	cmp	r5, #0
 80070a0:	dd0c      	ble.n	80070bc <_dtoa_r+0x754>
 80070a2:	9b05      	ldr	r3, [sp, #20]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	dd09      	ble.n	80070bc <_dtoa_r+0x754>
 80070a8:	42ab      	cmp	r3, r5
 80070aa:	9a04      	ldr	r2, [sp, #16]
 80070ac:	bfa8      	it	ge
 80070ae:	462b      	movge	r3, r5
 80070b0:	1ad2      	subs	r2, r2, r3
 80070b2:	9204      	str	r2, [sp, #16]
 80070b4:	9a05      	ldr	r2, [sp, #20]
 80070b6:	1aed      	subs	r5, r5, r3
 80070b8:	1ad3      	subs	r3, r2, r3
 80070ba:	9305      	str	r3, [sp, #20]
 80070bc:	9b07      	ldr	r3, [sp, #28]
 80070be:	b31b      	cbz	r3, 8007108 <_dtoa_r+0x7a0>
 80070c0:	9b08      	ldr	r3, [sp, #32]
 80070c2:	2b00      	cmp	r3, #0
 80070c4:	f000 80af 	beq.w	8007226 <_dtoa_r+0x8be>
 80070c8:	2e00      	cmp	r6, #0
 80070ca:	dd13      	ble.n	80070f4 <_dtoa_r+0x78c>
 80070cc:	4639      	mov	r1, r7
 80070ce:	4632      	mov	r2, r6
 80070d0:	4620      	mov	r0, r4
 80070d2:	f001 f9e5 	bl	80084a0 <__pow5mult>
 80070d6:	ee18 2a10 	vmov	r2, s16
 80070da:	4601      	mov	r1, r0
 80070dc:	4607      	mov	r7, r0
 80070de:	4620      	mov	r0, r4
 80070e0:	f001 f934 	bl	800834c <__multiply>
 80070e4:	ee18 1a10 	vmov	r1, s16
 80070e8:	4680      	mov	r8, r0
 80070ea:	4620      	mov	r0, r4
 80070ec:	f001 f816 	bl	800811c <_Bfree>
 80070f0:	ee08 8a10 	vmov	s16, r8
 80070f4:	9b07      	ldr	r3, [sp, #28]
 80070f6:	1b9a      	subs	r2, r3, r6
 80070f8:	d006      	beq.n	8007108 <_dtoa_r+0x7a0>
 80070fa:	ee18 1a10 	vmov	r1, s16
 80070fe:	4620      	mov	r0, r4
 8007100:	f001 f9ce 	bl	80084a0 <__pow5mult>
 8007104:	ee08 0a10 	vmov	s16, r0
 8007108:	2101      	movs	r1, #1
 800710a:	4620      	mov	r0, r4
 800710c:	f001 f908 	bl	8008320 <__i2b>
 8007110:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007112:	2b00      	cmp	r3, #0
 8007114:	4606      	mov	r6, r0
 8007116:	f340 8088 	ble.w	800722a <_dtoa_r+0x8c2>
 800711a:	461a      	mov	r2, r3
 800711c:	4601      	mov	r1, r0
 800711e:	4620      	mov	r0, r4
 8007120:	f001 f9be 	bl	80084a0 <__pow5mult>
 8007124:	9b06      	ldr	r3, [sp, #24]
 8007126:	2b01      	cmp	r3, #1
 8007128:	4606      	mov	r6, r0
 800712a:	f340 8081 	ble.w	8007230 <_dtoa_r+0x8c8>
 800712e:	f04f 0800 	mov.w	r8, #0
 8007132:	6933      	ldr	r3, [r6, #16]
 8007134:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007138:	6918      	ldr	r0, [r3, #16]
 800713a:	f001 f8a1 	bl	8008280 <__hi0bits>
 800713e:	f1c0 0020 	rsb	r0, r0, #32
 8007142:	9b05      	ldr	r3, [sp, #20]
 8007144:	4418      	add	r0, r3
 8007146:	f010 001f 	ands.w	r0, r0, #31
 800714a:	f000 8092 	beq.w	8007272 <_dtoa_r+0x90a>
 800714e:	f1c0 0320 	rsb	r3, r0, #32
 8007152:	2b04      	cmp	r3, #4
 8007154:	f340 808a 	ble.w	800726c <_dtoa_r+0x904>
 8007158:	f1c0 001c 	rsb	r0, r0, #28
 800715c:	9b04      	ldr	r3, [sp, #16]
 800715e:	4403      	add	r3, r0
 8007160:	9304      	str	r3, [sp, #16]
 8007162:	9b05      	ldr	r3, [sp, #20]
 8007164:	4403      	add	r3, r0
 8007166:	4405      	add	r5, r0
 8007168:	9305      	str	r3, [sp, #20]
 800716a:	9b04      	ldr	r3, [sp, #16]
 800716c:	2b00      	cmp	r3, #0
 800716e:	dd07      	ble.n	8007180 <_dtoa_r+0x818>
 8007170:	ee18 1a10 	vmov	r1, s16
 8007174:	461a      	mov	r2, r3
 8007176:	4620      	mov	r0, r4
 8007178:	f001 f9ec 	bl	8008554 <__lshift>
 800717c:	ee08 0a10 	vmov	s16, r0
 8007180:	9b05      	ldr	r3, [sp, #20]
 8007182:	2b00      	cmp	r3, #0
 8007184:	dd05      	ble.n	8007192 <_dtoa_r+0x82a>
 8007186:	4631      	mov	r1, r6
 8007188:	461a      	mov	r2, r3
 800718a:	4620      	mov	r0, r4
 800718c:	f001 f9e2 	bl	8008554 <__lshift>
 8007190:	4606      	mov	r6, r0
 8007192:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007194:	2b00      	cmp	r3, #0
 8007196:	d06e      	beq.n	8007276 <_dtoa_r+0x90e>
 8007198:	ee18 0a10 	vmov	r0, s16
 800719c:	4631      	mov	r1, r6
 800719e:	f001 fa49 	bl	8008634 <__mcmp>
 80071a2:	2800      	cmp	r0, #0
 80071a4:	da67      	bge.n	8007276 <_dtoa_r+0x90e>
 80071a6:	9b00      	ldr	r3, [sp, #0]
 80071a8:	3b01      	subs	r3, #1
 80071aa:	ee18 1a10 	vmov	r1, s16
 80071ae:	9300      	str	r3, [sp, #0]
 80071b0:	220a      	movs	r2, #10
 80071b2:	2300      	movs	r3, #0
 80071b4:	4620      	mov	r0, r4
 80071b6:	f000 ffd3 	bl	8008160 <__multadd>
 80071ba:	9b08      	ldr	r3, [sp, #32]
 80071bc:	ee08 0a10 	vmov	s16, r0
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	f000 81b1 	beq.w	8007528 <_dtoa_r+0xbc0>
 80071c6:	2300      	movs	r3, #0
 80071c8:	4639      	mov	r1, r7
 80071ca:	220a      	movs	r2, #10
 80071cc:	4620      	mov	r0, r4
 80071ce:	f000 ffc7 	bl	8008160 <__multadd>
 80071d2:	9b02      	ldr	r3, [sp, #8]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	4607      	mov	r7, r0
 80071d8:	f300 808e 	bgt.w	80072f8 <_dtoa_r+0x990>
 80071dc:	9b06      	ldr	r3, [sp, #24]
 80071de:	2b02      	cmp	r3, #2
 80071e0:	dc51      	bgt.n	8007286 <_dtoa_r+0x91e>
 80071e2:	e089      	b.n	80072f8 <_dtoa_r+0x990>
 80071e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80071e6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80071ea:	e74b      	b.n	8007084 <_dtoa_r+0x71c>
 80071ec:	9b03      	ldr	r3, [sp, #12]
 80071ee:	1e5e      	subs	r6, r3, #1
 80071f0:	9b07      	ldr	r3, [sp, #28]
 80071f2:	42b3      	cmp	r3, r6
 80071f4:	bfbf      	itttt	lt
 80071f6:	9b07      	ldrlt	r3, [sp, #28]
 80071f8:	9607      	strlt	r6, [sp, #28]
 80071fa:	1af2      	sublt	r2, r6, r3
 80071fc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80071fe:	bfb6      	itet	lt
 8007200:	189b      	addlt	r3, r3, r2
 8007202:	1b9e      	subge	r6, r3, r6
 8007204:	930a      	strlt	r3, [sp, #40]	; 0x28
 8007206:	9b03      	ldr	r3, [sp, #12]
 8007208:	bfb8      	it	lt
 800720a:	2600      	movlt	r6, #0
 800720c:	2b00      	cmp	r3, #0
 800720e:	bfb7      	itett	lt
 8007210:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8007214:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8007218:	1a9d      	sublt	r5, r3, r2
 800721a:	2300      	movlt	r3, #0
 800721c:	e734      	b.n	8007088 <_dtoa_r+0x720>
 800721e:	9e07      	ldr	r6, [sp, #28]
 8007220:	9d04      	ldr	r5, [sp, #16]
 8007222:	9f08      	ldr	r7, [sp, #32]
 8007224:	e73b      	b.n	800709e <_dtoa_r+0x736>
 8007226:	9a07      	ldr	r2, [sp, #28]
 8007228:	e767      	b.n	80070fa <_dtoa_r+0x792>
 800722a:	9b06      	ldr	r3, [sp, #24]
 800722c:	2b01      	cmp	r3, #1
 800722e:	dc18      	bgt.n	8007262 <_dtoa_r+0x8fa>
 8007230:	f1ba 0f00 	cmp.w	sl, #0
 8007234:	d115      	bne.n	8007262 <_dtoa_r+0x8fa>
 8007236:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800723a:	b993      	cbnz	r3, 8007262 <_dtoa_r+0x8fa>
 800723c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007240:	0d1b      	lsrs	r3, r3, #20
 8007242:	051b      	lsls	r3, r3, #20
 8007244:	b183      	cbz	r3, 8007268 <_dtoa_r+0x900>
 8007246:	9b04      	ldr	r3, [sp, #16]
 8007248:	3301      	adds	r3, #1
 800724a:	9304      	str	r3, [sp, #16]
 800724c:	9b05      	ldr	r3, [sp, #20]
 800724e:	3301      	adds	r3, #1
 8007250:	9305      	str	r3, [sp, #20]
 8007252:	f04f 0801 	mov.w	r8, #1
 8007256:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007258:	2b00      	cmp	r3, #0
 800725a:	f47f af6a 	bne.w	8007132 <_dtoa_r+0x7ca>
 800725e:	2001      	movs	r0, #1
 8007260:	e76f      	b.n	8007142 <_dtoa_r+0x7da>
 8007262:	f04f 0800 	mov.w	r8, #0
 8007266:	e7f6      	b.n	8007256 <_dtoa_r+0x8ee>
 8007268:	4698      	mov	r8, r3
 800726a:	e7f4      	b.n	8007256 <_dtoa_r+0x8ee>
 800726c:	f43f af7d 	beq.w	800716a <_dtoa_r+0x802>
 8007270:	4618      	mov	r0, r3
 8007272:	301c      	adds	r0, #28
 8007274:	e772      	b.n	800715c <_dtoa_r+0x7f4>
 8007276:	9b03      	ldr	r3, [sp, #12]
 8007278:	2b00      	cmp	r3, #0
 800727a:	dc37      	bgt.n	80072ec <_dtoa_r+0x984>
 800727c:	9b06      	ldr	r3, [sp, #24]
 800727e:	2b02      	cmp	r3, #2
 8007280:	dd34      	ble.n	80072ec <_dtoa_r+0x984>
 8007282:	9b03      	ldr	r3, [sp, #12]
 8007284:	9302      	str	r3, [sp, #8]
 8007286:	9b02      	ldr	r3, [sp, #8]
 8007288:	b96b      	cbnz	r3, 80072a6 <_dtoa_r+0x93e>
 800728a:	4631      	mov	r1, r6
 800728c:	2205      	movs	r2, #5
 800728e:	4620      	mov	r0, r4
 8007290:	f000 ff66 	bl	8008160 <__multadd>
 8007294:	4601      	mov	r1, r0
 8007296:	4606      	mov	r6, r0
 8007298:	ee18 0a10 	vmov	r0, s16
 800729c:	f001 f9ca 	bl	8008634 <__mcmp>
 80072a0:	2800      	cmp	r0, #0
 80072a2:	f73f adbb 	bgt.w	8006e1c <_dtoa_r+0x4b4>
 80072a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a8:	9d01      	ldr	r5, [sp, #4]
 80072aa:	43db      	mvns	r3, r3
 80072ac:	9300      	str	r3, [sp, #0]
 80072ae:	f04f 0800 	mov.w	r8, #0
 80072b2:	4631      	mov	r1, r6
 80072b4:	4620      	mov	r0, r4
 80072b6:	f000 ff31 	bl	800811c <_Bfree>
 80072ba:	2f00      	cmp	r7, #0
 80072bc:	f43f aea4 	beq.w	8007008 <_dtoa_r+0x6a0>
 80072c0:	f1b8 0f00 	cmp.w	r8, #0
 80072c4:	d005      	beq.n	80072d2 <_dtoa_r+0x96a>
 80072c6:	45b8      	cmp	r8, r7
 80072c8:	d003      	beq.n	80072d2 <_dtoa_r+0x96a>
 80072ca:	4641      	mov	r1, r8
 80072cc:	4620      	mov	r0, r4
 80072ce:	f000 ff25 	bl	800811c <_Bfree>
 80072d2:	4639      	mov	r1, r7
 80072d4:	4620      	mov	r0, r4
 80072d6:	f000 ff21 	bl	800811c <_Bfree>
 80072da:	e695      	b.n	8007008 <_dtoa_r+0x6a0>
 80072dc:	2600      	movs	r6, #0
 80072de:	4637      	mov	r7, r6
 80072e0:	e7e1      	b.n	80072a6 <_dtoa_r+0x93e>
 80072e2:	9700      	str	r7, [sp, #0]
 80072e4:	4637      	mov	r7, r6
 80072e6:	e599      	b.n	8006e1c <_dtoa_r+0x4b4>
 80072e8:	40240000 	.word	0x40240000
 80072ec:	9b08      	ldr	r3, [sp, #32]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	f000 80ca 	beq.w	8007488 <_dtoa_r+0xb20>
 80072f4:	9b03      	ldr	r3, [sp, #12]
 80072f6:	9302      	str	r3, [sp, #8]
 80072f8:	2d00      	cmp	r5, #0
 80072fa:	dd05      	ble.n	8007308 <_dtoa_r+0x9a0>
 80072fc:	4639      	mov	r1, r7
 80072fe:	462a      	mov	r2, r5
 8007300:	4620      	mov	r0, r4
 8007302:	f001 f927 	bl	8008554 <__lshift>
 8007306:	4607      	mov	r7, r0
 8007308:	f1b8 0f00 	cmp.w	r8, #0
 800730c:	d05b      	beq.n	80073c6 <_dtoa_r+0xa5e>
 800730e:	6879      	ldr	r1, [r7, #4]
 8007310:	4620      	mov	r0, r4
 8007312:	f000 fec3 	bl	800809c <_Balloc>
 8007316:	4605      	mov	r5, r0
 8007318:	b928      	cbnz	r0, 8007326 <_dtoa_r+0x9be>
 800731a:	4b87      	ldr	r3, [pc, #540]	; (8007538 <_dtoa_r+0xbd0>)
 800731c:	4602      	mov	r2, r0
 800731e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007322:	f7ff bb3b 	b.w	800699c <_dtoa_r+0x34>
 8007326:	693a      	ldr	r2, [r7, #16]
 8007328:	3202      	adds	r2, #2
 800732a:	0092      	lsls	r2, r2, #2
 800732c:	f107 010c 	add.w	r1, r7, #12
 8007330:	300c      	adds	r0, #12
 8007332:	f7fd fbbf 	bl	8004ab4 <memcpy>
 8007336:	2201      	movs	r2, #1
 8007338:	4629      	mov	r1, r5
 800733a:	4620      	mov	r0, r4
 800733c:	f001 f90a 	bl	8008554 <__lshift>
 8007340:	9b01      	ldr	r3, [sp, #4]
 8007342:	f103 0901 	add.w	r9, r3, #1
 8007346:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800734a:	4413      	add	r3, r2
 800734c:	9305      	str	r3, [sp, #20]
 800734e:	f00a 0301 	and.w	r3, sl, #1
 8007352:	46b8      	mov	r8, r7
 8007354:	9304      	str	r3, [sp, #16]
 8007356:	4607      	mov	r7, r0
 8007358:	4631      	mov	r1, r6
 800735a:	ee18 0a10 	vmov	r0, s16
 800735e:	f7ff fa77 	bl	8006850 <quorem>
 8007362:	4641      	mov	r1, r8
 8007364:	9002      	str	r0, [sp, #8]
 8007366:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800736a:	ee18 0a10 	vmov	r0, s16
 800736e:	f001 f961 	bl	8008634 <__mcmp>
 8007372:	463a      	mov	r2, r7
 8007374:	9003      	str	r0, [sp, #12]
 8007376:	4631      	mov	r1, r6
 8007378:	4620      	mov	r0, r4
 800737a:	f001 f977 	bl	800866c <__mdiff>
 800737e:	68c2      	ldr	r2, [r0, #12]
 8007380:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8007384:	4605      	mov	r5, r0
 8007386:	bb02      	cbnz	r2, 80073ca <_dtoa_r+0xa62>
 8007388:	4601      	mov	r1, r0
 800738a:	ee18 0a10 	vmov	r0, s16
 800738e:	f001 f951 	bl	8008634 <__mcmp>
 8007392:	4602      	mov	r2, r0
 8007394:	4629      	mov	r1, r5
 8007396:	4620      	mov	r0, r4
 8007398:	9207      	str	r2, [sp, #28]
 800739a:	f000 febf 	bl	800811c <_Bfree>
 800739e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80073a2:	ea43 0102 	orr.w	r1, r3, r2
 80073a6:	9b04      	ldr	r3, [sp, #16]
 80073a8:	430b      	orrs	r3, r1
 80073aa:	464d      	mov	r5, r9
 80073ac:	d10f      	bne.n	80073ce <_dtoa_r+0xa66>
 80073ae:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80073b2:	d02a      	beq.n	800740a <_dtoa_r+0xaa2>
 80073b4:	9b03      	ldr	r3, [sp, #12]
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	dd02      	ble.n	80073c0 <_dtoa_r+0xa58>
 80073ba:	9b02      	ldr	r3, [sp, #8]
 80073bc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80073c0:	f88b a000 	strb.w	sl, [fp]
 80073c4:	e775      	b.n	80072b2 <_dtoa_r+0x94a>
 80073c6:	4638      	mov	r0, r7
 80073c8:	e7ba      	b.n	8007340 <_dtoa_r+0x9d8>
 80073ca:	2201      	movs	r2, #1
 80073cc:	e7e2      	b.n	8007394 <_dtoa_r+0xa2c>
 80073ce:	9b03      	ldr	r3, [sp, #12]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	db04      	blt.n	80073de <_dtoa_r+0xa76>
 80073d4:	9906      	ldr	r1, [sp, #24]
 80073d6:	430b      	orrs	r3, r1
 80073d8:	9904      	ldr	r1, [sp, #16]
 80073da:	430b      	orrs	r3, r1
 80073dc:	d122      	bne.n	8007424 <_dtoa_r+0xabc>
 80073de:	2a00      	cmp	r2, #0
 80073e0:	ddee      	ble.n	80073c0 <_dtoa_r+0xa58>
 80073e2:	ee18 1a10 	vmov	r1, s16
 80073e6:	2201      	movs	r2, #1
 80073e8:	4620      	mov	r0, r4
 80073ea:	f001 f8b3 	bl	8008554 <__lshift>
 80073ee:	4631      	mov	r1, r6
 80073f0:	ee08 0a10 	vmov	s16, r0
 80073f4:	f001 f91e 	bl	8008634 <__mcmp>
 80073f8:	2800      	cmp	r0, #0
 80073fa:	dc03      	bgt.n	8007404 <_dtoa_r+0xa9c>
 80073fc:	d1e0      	bne.n	80073c0 <_dtoa_r+0xa58>
 80073fe:	f01a 0f01 	tst.w	sl, #1
 8007402:	d0dd      	beq.n	80073c0 <_dtoa_r+0xa58>
 8007404:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007408:	d1d7      	bne.n	80073ba <_dtoa_r+0xa52>
 800740a:	2339      	movs	r3, #57	; 0x39
 800740c:	f88b 3000 	strb.w	r3, [fp]
 8007410:	462b      	mov	r3, r5
 8007412:	461d      	mov	r5, r3
 8007414:	3b01      	subs	r3, #1
 8007416:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800741a:	2a39      	cmp	r2, #57	; 0x39
 800741c:	d071      	beq.n	8007502 <_dtoa_r+0xb9a>
 800741e:	3201      	adds	r2, #1
 8007420:	701a      	strb	r2, [r3, #0]
 8007422:	e746      	b.n	80072b2 <_dtoa_r+0x94a>
 8007424:	2a00      	cmp	r2, #0
 8007426:	dd07      	ble.n	8007438 <_dtoa_r+0xad0>
 8007428:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800742c:	d0ed      	beq.n	800740a <_dtoa_r+0xaa2>
 800742e:	f10a 0301 	add.w	r3, sl, #1
 8007432:	f88b 3000 	strb.w	r3, [fp]
 8007436:	e73c      	b.n	80072b2 <_dtoa_r+0x94a>
 8007438:	9b05      	ldr	r3, [sp, #20]
 800743a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800743e:	4599      	cmp	r9, r3
 8007440:	d047      	beq.n	80074d2 <_dtoa_r+0xb6a>
 8007442:	ee18 1a10 	vmov	r1, s16
 8007446:	2300      	movs	r3, #0
 8007448:	220a      	movs	r2, #10
 800744a:	4620      	mov	r0, r4
 800744c:	f000 fe88 	bl	8008160 <__multadd>
 8007450:	45b8      	cmp	r8, r7
 8007452:	ee08 0a10 	vmov	s16, r0
 8007456:	f04f 0300 	mov.w	r3, #0
 800745a:	f04f 020a 	mov.w	r2, #10
 800745e:	4641      	mov	r1, r8
 8007460:	4620      	mov	r0, r4
 8007462:	d106      	bne.n	8007472 <_dtoa_r+0xb0a>
 8007464:	f000 fe7c 	bl	8008160 <__multadd>
 8007468:	4680      	mov	r8, r0
 800746a:	4607      	mov	r7, r0
 800746c:	f109 0901 	add.w	r9, r9, #1
 8007470:	e772      	b.n	8007358 <_dtoa_r+0x9f0>
 8007472:	f000 fe75 	bl	8008160 <__multadd>
 8007476:	4639      	mov	r1, r7
 8007478:	4680      	mov	r8, r0
 800747a:	2300      	movs	r3, #0
 800747c:	220a      	movs	r2, #10
 800747e:	4620      	mov	r0, r4
 8007480:	f000 fe6e 	bl	8008160 <__multadd>
 8007484:	4607      	mov	r7, r0
 8007486:	e7f1      	b.n	800746c <_dtoa_r+0xb04>
 8007488:	9b03      	ldr	r3, [sp, #12]
 800748a:	9302      	str	r3, [sp, #8]
 800748c:	9d01      	ldr	r5, [sp, #4]
 800748e:	ee18 0a10 	vmov	r0, s16
 8007492:	4631      	mov	r1, r6
 8007494:	f7ff f9dc 	bl	8006850 <quorem>
 8007498:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800749c:	9b01      	ldr	r3, [sp, #4]
 800749e:	f805 ab01 	strb.w	sl, [r5], #1
 80074a2:	1aea      	subs	r2, r5, r3
 80074a4:	9b02      	ldr	r3, [sp, #8]
 80074a6:	4293      	cmp	r3, r2
 80074a8:	dd09      	ble.n	80074be <_dtoa_r+0xb56>
 80074aa:	ee18 1a10 	vmov	r1, s16
 80074ae:	2300      	movs	r3, #0
 80074b0:	220a      	movs	r2, #10
 80074b2:	4620      	mov	r0, r4
 80074b4:	f000 fe54 	bl	8008160 <__multadd>
 80074b8:	ee08 0a10 	vmov	s16, r0
 80074bc:	e7e7      	b.n	800748e <_dtoa_r+0xb26>
 80074be:	9b02      	ldr	r3, [sp, #8]
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	bfc8      	it	gt
 80074c4:	461d      	movgt	r5, r3
 80074c6:	9b01      	ldr	r3, [sp, #4]
 80074c8:	bfd8      	it	le
 80074ca:	2501      	movle	r5, #1
 80074cc:	441d      	add	r5, r3
 80074ce:	f04f 0800 	mov.w	r8, #0
 80074d2:	ee18 1a10 	vmov	r1, s16
 80074d6:	2201      	movs	r2, #1
 80074d8:	4620      	mov	r0, r4
 80074da:	f001 f83b 	bl	8008554 <__lshift>
 80074de:	4631      	mov	r1, r6
 80074e0:	ee08 0a10 	vmov	s16, r0
 80074e4:	f001 f8a6 	bl	8008634 <__mcmp>
 80074e8:	2800      	cmp	r0, #0
 80074ea:	dc91      	bgt.n	8007410 <_dtoa_r+0xaa8>
 80074ec:	d102      	bne.n	80074f4 <_dtoa_r+0xb8c>
 80074ee:	f01a 0f01 	tst.w	sl, #1
 80074f2:	d18d      	bne.n	8007410 <_dtoa_r+0xaa8>
 80074f4:	462b      	mov	r3, r5
 80074f6:	461d      	mov	r5, r3
 80074f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80074fc:	2a30      	cmp	r2, #48	; 0x30
 80074fe:	d0fa      	beq.n	80074f6 <_dtoa_r+0xb8e>
 8007500:	e6d7      	b.n	80072b2 <_dtoa_r+0x94a>
 8007502:	9a01      	ldr	r2, [sp, #4]
 8007504:	429a      	cmp	r2, r3
 8007506:	d184      	bne.n	8007412 <_dtoa_r+0xaaa>
 8007508:	9b00      	ldr	r3, [sp, #0]
 800750a:	3301      	adds	r3, #1
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	2331      	movs	r3, #49	; 0x31
 8007510:	7013      	strb	r3, [r2, #0]
 8007512:	e6ce      	b.n	80072b2 <_dtoa_r+0x94a>
 8007514:	4b09      	ldr	r3, [pc, #36]	; (800753c <_dtoa_r+0xbd4>)
 8007516:	f7ff ba95 	b.w	8006a44 <_dtoa_r+0xdc>
 800751a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800751c:	2b00      	cmp	r3, #0
 800751e:	f47f aa6e 	bne.w	80069fe <_dtoa_r+0x96>
 8007522:	4b07      	ldr	r3, [pc, #28]	; (8007540 <_dtoa_r+0xbd8>)
 8007524:	f7ff ba8e 	b.w	8006a44 <_dtoa_r+0xdc>
 8007528:	9b02      	ldr	r3, [sp, #8]
 800752a:	2b00      	cmp	r3, #0
 800752c:	dcae      	bgt.n	800748c <_dtoa_r+0xb24>
 800752e:	9b06      	ldr	r3, [sp, #24]
 8007530:	2b02      	cmp	r3, #2
 8007532:	f73f aea8 	bgt.w	8007286 <_dtoa_r+0x91e>
 8007536:	e7a9      	b.n	800748c <_dtoa_r+0xb24>
 8007538:	08009a78 	.word	0x08009a78
 800753c:	0800987c 	.word	0x0800987c
 8007540:	080099f9 	.word	0x080099f9

08007544 <__sflush_r>:
 8007544:	898a      	ldrh	r2, [r1, #12]
 8007546:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800754a:	4605      	mov	r5, r0
 800754c:	0710      	lsls	r0, r2, #28
 800754e:	460c      	mov	r4, r1
 8007550:	d458      	bmi.n	8007604 <__sflush_r+0xc0>
 8007552:	684b      	ldr	r3, [r1, #4]
 8007554:	2b00      	cmp	r3, #0
 8007556:	dc05      	bgt.n	8007564 <__sflush_r+0x20>
 8007558:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800755a:	2b00      	cmp	r3, #0
 800755c:	dc02      	bgt.n	8007564 <__sflush_r+0x20>
 800755e:	2000      	movs	r0, #0
 8007560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007564:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007566:	2e00      	cmp	r6, #0
 8007568:	d0f9      	beq.n	800755e <__sflush_r+0x1a>
 800756a:	2300      	movs	r3, #0
 800756c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007570:	682f      	ldr	r7, [r5, #0]
 8007572:	602b      	str	r3, [r5, #0]
 8007574:	d032      	beq.n	80075dc <__sflush_r+0x98>
 8007576:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007578:	89a3      	ldrh	r3, [r4, #12]
 800757a:	075a      	lsls	r2, r3, #29
 800757c:	d505      	bpl.n	800758a <__sflush_r+0x46>
 800757e:	6863      	ldr	r3, [r4, #4]
 8007580:	1ac0      	subs	r0, r0, r3
 8007582:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007584:	b10b      	cbz	r3, 800758a <__sflush_r+0x46>
 8007586:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007588:	1ac0      	subs	r0, r0, r3
 800758a:	2300      	movs	r3, #0
 800758c:	4602      	mov	r2, r0
 800758e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007590:	6a21      	ldr	r1, [r4, #32]
 8007592:	4628      	mov	r0, r5
 8007594:	47b0      	blx	r6
 8007596:	1c43      	adds	r3, r0, #1
 8007598:	89a3      	ldrh	r3, [r4, #12]
 800759a:	d106      	bne.n	80075aa <__sflush_r+0x66>
 800759c:	6829      	ldr	r1, [r5, #0]
 800759e:	291d      	cmp	r1, #29
 80075a0:	d82c      	bhi.n	80075fc <__sflush_r+0xb8>
 80075a2:	4a2a      	ldr	r2, [pc, #168]	; (800764c <__sflush_r+0x108>)
 80075a4:	40ca      	lsrs	r2, r1
 80075a6:	07d6      	lsls	r6, r2, #31
 80075a8:	d528      	bpl.n	80075fc <__sflush_r+0xb8>
 80075aa:	2200      	movs	r2, #0
 80075ac:	6062      	str	r2, [r4, #4]
 80075ae:	04d9      	lsls	r1, r3, #19
 80075b0:	6922      	ldr	r2, [r4, #16]
 80075b2:	6022      	str	r2, [r4, #0]
 80075b4:	d504      	bpl.n	80075c0 <__sflush_r+0x7c>
 80075b6:	1c42      	adds	r2, r0, #1
 80075b8:	d101      	bne.n	80075be <__sflush_r+0x7a>
 80075ba:	682b      	ldr	r3, [r5, #0]
 80075bc:	b903      	cbnz	r3, 80075c0 <__sflush_r+0x7c>
 80075be:	6560      	str	r0, [r4, #84]	; 0x54
 80075c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80075c2:	602f      	str	r7, [r5, #0]
 80075c4:	2900      	cmp	r1, #0
 80075c6:	d0ca      	beq.n	800755e <__sflush_r+0x1a>
 80075c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80075cc:	4299      	cmp	r1, r3
 80075ce:	d002      	beq.n	80075d6 <__sflush_r+0x92>
 80075d0:	4628      	mov	r0, r5
 80075d2:	f001 fa3b 	bl	8008a4c <_free_r>
 80075d6:	2000      	movs	r0, #0
 80075d8:	6360      	str	r0, [r4, #52]	; 0x34
 80075da:	e7c1      	b.n	8007560 <__sflush_r+0x1c>
 80075dc:	6a21      	ldr	r1, [r4, #32]
 80075de:	2301      	movs	r3, #1
 80075e0:	4628      	mov	r0, r5
 80075e2:	47b0      	blx	r6
 80075e4:	1c41      	adds	r1, r0, #1
 80075e6:	d1c7      	bne.n	8007578 <__sflush_r+0x34>
 80075e8:	682b      	ldr	r3, [r5, #0]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d0c4      	beq.n	8007578 <__sflush_r+0x34>
 80075ee:	2b1d      	cmp	r3, #29
 80075f0:	d001      	beq.n	80075f6 <__sflush_r+0xb2>
 80075f2:	2b16      	cmp	r3, #22
 80075f4:	d101      	bne.n	80075fa <__sflush_r+0xb6>
 80075f6:	602f      	str	r7, [r5, #0]
 80075f8:	e7b1      	b.n	800755e <__sflush_r+0x1a>
 80075fa:	89a3      	ldrh	r3, [r4, #12]
 80075fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007600:	81a3      	strh	r3, [r4, #12]
 8007602:	e7ad      	b.n	8007560 <__sflush_r+0x1c>
 8007604:	690f      	ldr	r7, [r1, #16]
 8007606:	2f00      	cmp	r7, #0
 8007608:	d0a9      	beq.n	800755e <__sflush_r+0x1a>
 800760a:	0793      	lsls	r3, r2, #30
 800760c:	680e      	ldr	r6, [r1, #0]
 800760e:	bf08      	it	eq
 8007610:	694b      	ldreq	r3, [r1, #20]
 8007612:	600f      	str	r7, [r1, #0]
 8007614:	bf18      	it	ne
 8007616:	2300      	movne	r3, #0
 8007618:	eba6 0807 	sub.w	r8, r6, r7
 800761c:	608b      	str	r3, [r1, #8]
 800761e:	f1b8 0f00 	cmp.w	r8, #0
 8007622:	dd9c      	ble.n	800755e <__sflush_r+0x1a>
 8007624:	6a21      	ldr	r1, [r4, #32]
 8007626:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007628:	4643      	mov	r3, r8
 800762a:	463a      	mov	r2, r7
 800762c:	4628      	mov	r0, r5
 800762e:	47b0      	blx	r6
 8007630:	2800      	cmp	r0, #0
 8007632:	dc06      	bgt.n	8007642 <__sflush_r+0xfe>
 8007634:	89a3      	ldrh	r3, [r4, #12]
 8007636:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800763a:	81a3      	strh	r3, [r4, #12]
 800763c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007640:	e78e      	b.n	8007560 <__sflush_r+0x1c>
 8007642:	4407      	add	r7, r0
 8007644:	eba8 0800 	sub.w	r8, r8, r0
 8007648:	e7e9      	b.n	800761e <__sflush_r+0xda>
 800764a:	bf00      	nop
 800764c:	20400001 	.word	0x20400001

08007650 <_fflush_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	690b      	ldr	r3, [r1, #16]
 8007654:	4605      	mov	r5, r0
 8007656:	460c      	mov	r4, r1
 8007658:	b913      	cbnz	r3, 8007660 <_fflush_r+0x10>
 800765a:	2500      	movs	r5, #0
 800765c:	4628      	mov	r0, r5
 800765e:	bd38      	pop	{r3, r4, r5, pc}
 8007660:	b118      	cbz	r0, 800766a <_fflush_r+0x1a>
 8007662:	6983      	ldr	r3, [r0, #24]
 8007664:	b90b      	cbnz	r3, 800766a <_fflush_r+0x1a>
 8007666:	f000 f887 	bl	8007778 <__sinit>
 800766a:	4b14      	ldr	r3, [pc, #80]	; (80076bc <_fflush_r+0x6c>)
 800766c:	429c      	cmp	r4, r3
 800766e:	d11b      	bne.n	80076a8 <_fflush_r+0x58>
 8007670:	686c      	ldr	r4, [r5, #4]
 8007672:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007676:	2b00      	cmp	r3, #0
 8007678:	d0ef      	beq.n	800765a <_fflush_r+0xa>
 800767a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800767c:	07d0      	lsls	r0, r2, #31
 800767e:	d404      	bmi.n	800768a <_fflush_r+0x3a>
 8007680:	0599      	lsls	r1, r3, #22
 8007682:	d402      	bmi.n	800768a <_fflush_r+0x3a>
 8007684:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007686:	f000 fc88 	bl	8007f9a <__retarget_lock_acquire_recursive>
 800768a:	4628      	mov	r0, r5
 800768c:	4621      	mov	r1, r4
 800768e:	f7ff ff59 	bl	8007544 <__sflush_r>
 8007692:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007694:	07da      	lsls	r2, r3, #31
 8007696:	4605      	mov	r5, r0
 8007698:	d4e0      	bmi.n	800765c <_fflush_r+0xc>
 800769a:	89a3      	ldrh	r3, [r4, #12]
 800769c:	059b      	lsls	r3, r3, #22
 800769e:	d4dd      	bmi.n	800765c <_fflush_r+0xc>
 80076a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80076a2:	f000 fc7b 	bl	8007f9c <__retarget_lock_release_recursive>
 80076a6:	e7d9      	b.n	800765c <_fflush_r+0xc>
 80076a8:	4b05      	ldr	r3, [pc, #20]	; (80076c0 <_fflush_r+0x70>)
 80076aa:	429c      	cmp	r4, r3
 80076ac:	d101      	bne.n	80076b2 <_fflush_r+0x62>
 80076ae:	68ac      	ldr	r4, [r5, #8]
 80076b0:	e7df      	b.n	8007672 <_fflush_r+0x22>
 80076b2:	4b04      	ldr	r3, [pc, #16]	; (80076c4 <_fflush_r+0x74>)
 80076b4:	429c      	cmp	r4, r3
 80076b6:	bf08      	it	eq
 80076b8:	68ec      	ldreq	r4, [r5, #12]
 80076ba:	e7da      	b.n	8007672 <_fflush_r+0x22>
 80076bc:	08009aac 	.word	0x08009aac
 80076c0:	08009acc 	.word	0x08009acc
 80076c4:	08009a8c 	.word	0x08009a8c

080076c8 <std>:
 80076c8:	2300      	movs	r3, #0
 80076ca:	b510      	push	{r4, lr}
 80076cc:	4604      	mov	r4, r0
 80076ce:	e9c0 3300 	strd	r3, r3, [r0]
 80076d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80076d6:	6083      	str	r3, [r0, #8]
 80076d8:	8181      	strh	r1, [r0, #12]
 80076da:	6643      	str	r3, [r0, #100]	; 0x64
 80076dc:	81c2      	strh	r2, [r0, #14]
 80076de:	6183      	str	r3, [r0, #24]
 80076e0:	4619      	mov	r1, r3
 80076e2:	2208      	movs	r2, #8
 80076e4:	305c      	adds	r0, #92	; 0x5c
 80076e6:	f7fd f9f3 	bl	8004ad0 <memset>
 80076ea:	4b05      	ldr	r3, [pc, #20]	; (8007700 <std+0x38>)
 80076ec:	6263      	str	r3, [r4, #36]	; 0x24
 80076ee:	4b05      	ldr	r3, [pc, #20]	; (8007704 <std+0x3c>)
 80076f0:	62a3      	str	r3, [r4, #40]	; 0x28
 80076f2:	4b05      	ldr	r3, [pc, #20]	; (8007708 <std+0x40>)
 80076f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80076f6:	4b05      	ldr	r3, [pc, #20]	; (800770c <std+0x44>)
 80076f8:	6224      	str	r4, [r4, #32]
 80076fa:	6323      	str	r3, [r4, #48]	; 0x30
 80076fc:	bd10      	pop	{r4, pc}
 80076fe:	bf00      	nop
 8007700:	08008ef9 	.word	0x08008ef9
 8007704:	08008f1b 	.word	0x08008f1b
 8007708:	08008f53 	.word	0x08008f53
 800770c:	08008f77 	.word	0x08008f77

08007710 <_cleanup_r>:
 8007710:	4901      	ldr	r1, [pc, #4]	; (8007718 <_cleanup_r+0x8>)
 8007712:	f000 b8af 	b.w	8007874 <_fwalk_reent>
 8007716:	bf00      	nop
 8007718:	08007651 	.word	0x08007651

0800771c <__sfmoreglue>:
 800771c:	b570      	push	{r4, r5, r6, lr}
 800771e:	2268      	movs	r2, #104	; 0x68
 8007720:	1e4d      	subs	r5, r1, #1
 8007722:	4355      	muls	r5, r2
 8007724:	460e      	mov	r6, r1
 8007726:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800772a:	f001 f9fb 	bl	8008b24 <_malloc_r>
 800772e:	4604      	mov	r4, r0
 8007730:	b140      	cbz	r0, 8007744 <__sfmoreglue+0x28>
 8007732:	2100      	movs	r1, #0
 8007734:	e9c0 1600 	strd	r1, r6, [r0]
 8007738:	300c      	adds	r0, #12
 800773a:	60a0      	str	r0, [r4, #8]
 800773c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007740:	f7fd f9c6 	bl	8004ad0 <memset>
 8007744:	4620      	mov	r0, r4
 8007746:	bd70      	pop	{r4, r5, r6, pc}

08007748 <__sfp_lock_acquire>:
 8007748:	4801      	ldr	r0, [pc, #4]	; (8007750 <__sfp_lock_acquire+0x8>)
 800774a:	f000 bc26 	b.w	8007f9a <__retarget_lock_acquire_recursive>
 800774e:	bf00      	nop
 8007750:	200002b1 	.word	0x200002b1

08007754 <__sfp_lock_release>:
 8007754:	4801      	ldr	r0, [pc, #4]	; (800775c <__sfp_lock_release+0x8>)
 8007756:	f000 bc21 	b.w	8007f9c <__retarget_lock_release_recursive>
 800775a:	bf00      	nop
 800775c:	200002b1 	.word	0x200002b1

08007760 <__sinit_lock_acquire>:
 8007760:	4801      	ldr	r0, [pc, #4]	; (8007768 <__sinit_lock_acquire+0x8>)
 8007762:	f000 bc1a 	b.w	8007f9a <__retarget_lock_acquire_recursive>
 8007766:	bf00      	nop
 8007768:	200002b2 	.word	0x200002b2

0800776c <__sinit_lock_release>:
 800776c:	4801      	ldr	r0, [pc, #4]	; (8007774 <__sinit_lock_release+0x8>)
 800776e:	f000 bc15 	b.w	8007f9c <__retarget_lock_release_recursive>
 8007772:	bf00      	nop
 8007774:	200002b2 	.word	0x200002b2

08007778 <__sinit>:
 8007778:	b510      	push	{r4, lr}
 800777a:	4604      	mov	r4, r0
 800777c:	f7ff fff0 	bl	8007760 <__sinit_lock_acquire>
 8007780:	69a3      	ldr	r3, [r4, #24]
 8007782:	b11b      	cbz	r3, 800778c <__sinit+0x14>
 8007784:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007788:	f7ff bff0 	b.w	800776c <__sinit_lock_release>
 800778c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007790:	6523      	str	r3, [r4, #80]	; 0x50
 8007792:	4b13      	ldr	r3, [pc, #76]	; (80077e0 <__sinit+0x68>)
 8007794:	4a13      	ldr	r2, [pc, #76]	; (80077e4 <__sinit+0x6c>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	62a2      	str	r2, [r4, #40]	; 0x28
 800779a:	42a3      	cmp	r3, r4
 800779c:	bf04      	itt	eq
 800779e:	2301      	moveq	r3, #1
 80077a0:	61a3      	streq	r3, [r4, #24]
 80077a2:	4620      	mov	r0, r4
 80077a4:	f000 f820 	bl	80077e8 <__sfp>
 80077a8:	6060      	str	r0, [r4, #4]
 80077aa:	4620      	mov	r0, r4
 80077ac:	f000 f81c 	bl	80077e8 <__sfp>
 80077b0:	60a0      	str	r0, [r4, #8]
 80077b2:	4620      	mov	r0, r4
 80077b4:	f000 f818 	bl	80077e8 <__sfp>
 80077b8:	2200      	movs	r2, #0
 80077ba:	60e0      	str	r0, [r4, #12]
 80077bc:	2104      	movs	r1, #4
 80077be:	6860      	ldr	r0, [r4, #4]
 80077c0:	f7ff ff82 	bl	80076c8 <std>
 80077c4:	68a0      	ldr	r0, [r4, #8]
 80077c6:	2201      	movs	r2, #1
 80077c8:	2109      	movs	r1, #9
 80077ca:	f7ff ff7d 	bl	80076c8 <std>
 80077ce:	68e0      	ldr	r0, [r4, #12]
 80077d0:	2202      	movs	r2, #2
 80077d2:	2112      	movs	r1, #18
 80077d4:	f7ff ff78 	bl	80076c8 <std>
 80077d8:	2301      	movs	r3, #1
 80077da:	61a3      	str	r3, [r4, #24]
 80077dc:	e7d2      	b.n	8007784 <__sinit+0xc>
 80077de:	bf00      	nop
 80077e0:	08009868 	.word	0x08009868
 80077e4:	08007711 	.word	0x08007711

080077e8 <__sfp>:
 80077e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80077ea:	4607      	mov	r7, r0
 80077ec:	f7ff ffac 	bl	8007748 <__sfp_lock_acquire>
 80077f0:	4b1e      	ldr	r3, [pc, #120]	; (800786c <__sfp+0x84>)
 80077f2:	681e      	ldr	r6, [r3, #0]
 80077f4:	69b3      	ldr	r3, [r6, #24]
 80077f6:	b913      	cbnz	r3, 80077fe <__sfp+0x16>
 80077f8:	4630      	mov	r0, r6
 80077fa:	f7ff ffbd 	bl	8007778 <__sinit>
 80077fe:	3648      	adds	r6, #72	; 0x48
 8007800:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007804:	3b01      	subs	r3, #1
 8007806:	d503      	bpl.n	8007810 <__sfp+0x28>
 8007808:	6833      	ldr	r3, [r6, #0]
 800780a:	b30b      	cbz	r3, 8007850 <__sfp+0x68>
 800780c:	6836      	ldr	r6, [r6, #0]
 800780e:	e7f7      	b.n	8007800 <__sfp+0x18>
 8007810:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007814:	b9d5      	cbnz	r5, 800784c <__sfp+0x64>
 8007816:	4b16      	ldr	r3, [pc, #88]	; (8007870 <__sfp+0x88>)
 8007818:	60e3      	str	r3, [r4, #12]
 800781a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800781e:	6665      	str	r5, [r4, #100]	; 0x64
 8007820:	f000 fbba 	bl	8007f98 <__retarget_lock_init_recursive>
 8007824:	f7ff ff96 	bl	8007754 <__sfp_lock_release>
 8007828:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800782c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007830:	6025      	str	r5, [r4, #0]
 8007832:	61a5      	str	r5, [r4, #24]
 8007834:	2208      	movs	r2, #8
 8007836:	4629      	mov	r1, r5
 8007838:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800783c:	f7fd f948 	bl	8004ad0 <memset>
 8007840:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007844:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007848:	4620      	mov	r0, r4
 800784a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800784c:	3468      	adds	r4, #104	; 0x68
 800784e:	e7d9      	b.n	8007804 <__sfp+0x1c>
 8007850:	2104      	movs	r1, #4
 8007852:	4638      	mov	r0, r7
 8007854:	f7ff ff62 	bl	800771c <__sfmoreglue>
 8007858:	4604      	mov	r4, r0
 800785a:	6030      	str	r0, [r6, #0]
 800785c:	2800      	cmp	r0, #0
 800785e:	d1d5      	bne.n	800780c <__sfp+0x24>
 8007860:	f7ff ff78 	bl	8007754 <__sfp_lock_release>
 8007864:	230c      	movs	r3, #12
 8007866:	603b      	str	r3, [r7, #0]
 8007868:	e7ee      	b.n	8007848 <__sfp+0x60>
 800786a:	bf00      	nop
 800786c:	08009868 	.word	0x08009868
 8007870:	ffff0001 	.word	0xffff0001

08007874 <_fwalk_reent>:
 8007874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007878:	4606      	mov	r6, r0
 800787a:	4688      	mov	r8, r1
 800787c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007880:	2700      	movs	r7, #0
 8007882:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007886:	f1b9 0901 	subs.w	r9, r9, #1
 800788a:	d505      	bpl.n	8007898 <_fwalk_reent+0x24>
 800788c:	6824      	ldr	r4, [r4, #0]
 800788e:	2c00      	cmp	r4, #0
 8007890:	d1f7      	bne.n	8007882 <_fwalk_reent+0xe>
 8007892:	4638      	mov	r0, r7
 8007894:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007898:	89ab      	ldrh	r3, [r5, #12]
 800789a:	2b01      	cmp	r3, #1
 800789c:	d907      	bls.n	80078ae <_fwalk_reent+0x3a>
 800789e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80078a2:	3301      	adds	r3, #1
 80078a4:	d003      	beq.n	80078ae <_fwalk_reent+0x3a>
 80078a6:	4629      	mov	r1, r5
 80078a8:	4630      	mov	r0, r6
 80078aa:	47c0      	blx	r8
 80078ac:	4307      	orrs	r7, r0
 80078ae:	3568      	adds	r5, #104	; 0x68
 80078b0:	e7e9      	b.n	8007886 <_fwalk_reent+0x12>

080078b2 <rshift>:
 80078b2:	6903      	ldr	r3, [r0, #16]
 80078b4:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80078b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80078bc:	ea4f 1261 	mov.w	r2, r1, asr #5
 80078c0:	f100 0414 	add.w	r4, r0, #20
 80078c4:	dd45      	ble.n	8007952 <rshift+0xa0>
 80078c6:	f011 011f 	ands.w	r1, r1, #31
 80078ca:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80078ce:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80078d2:	d10c      	bne.n	80078ee <rshift+0x3c>
 80078d4:	f100 0710 	add.w	r7, r0, #16
 80078d8:	4629      	mov	r1, r5
 80078da:	42b1      	cmp	r1, r6
 80078dc:	d334      	bcc.n	8007948 <rshift+0x96>
 80078de:	1a9b      	subs	r3, r3, r2
 80078e0:	009b      	lsls	r3, r3, #2
 80078e2:	1eea      	subs	r2, r5, #3
 80078e4:	4296      	cmp	r6, r2
 80078e6:	bf38      	it	cc
 80078e8:	2300      	movcc	r3, #0
 80078ea:	4423      	add	r3, r4
 80078ec:	e015      	b.n	800791a <rshift+0x68>
 80078ee:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80078f2:	f1c1 0820 	rsb	r8, r1, #32
 80078f6:	40cf      	lsrs	r7, r1
 80078f8:	f105 0e04 	add.w	lr, r5, #4
 80078fc:	46a1      	mov	r9, r4
 80078fe:	4576      	cmp	r6, lr
 8007900:	46f4      	mov	ip, lr
 8007902:	d815      	bhi.n	8007930 <rshift+0x7e>
 8007904:	1a9a      	subs	r2, r3, r2
 8007906:	0092      	lsls	r2, r2, #2
 8007908:	3a04      	subs	r2, #4
 800790a:	3501      	adds	r5, #1
 800790c:	42ae      	cmp	r6, r5
 800790e:	bf38      	it	cc
 8007910:	2200      	movcc	r2, #0
 8007912:	18a3      	adds	r3, r4, r2
 8007914:	50a7      	str	r7, [r4, r2]
 8007916:	b107      	cbz	r7, 800791a <rshift+0x68>
 8007918:	3304      	adds	r3, #4
 800791a:	1b1a      	subs	r2, r3, r4
 800791c:	42a3      	cmp	r3, r4
 800791e:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007922:	bf08      	it	eq
 8007924:	2300      	moveq	r3, #0
 8007926:	6102      	str	r2, [r0, #16]
 8007928:	bf08      	it	eq
 800792a:	6143      	streq	r3, [r0, #20]
 800792c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007930:	f8dc c000 	ldr.w	ip, [ip]
 8007934:	fa0c fc08 	lsl.w	ip, ip, r8
 8007938:	ea4c 0707 	orr.w	r7, ip, r7
 800793c:	f849 7b04 	str.w	r7, [r9], #4
 8007940:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007944:	40cf      	lsrs	r7, r1
 8007946:	e7da      	b.n	80078fe <rshift+0x4c>
 8007948:	f851 cb04 	ldr.w	ip, [r1], #4
 800794c:	f847 cf04 	str.w	ip, [r7, #4]!
 8007950:	e7c3      	b.n	80078da <rshift+0x28>
 8007952:	4623      	mov	r3, r4
 8007954:	e7e1      	b.n	800791a <rshift+0x68>

08007956 <__hexdig_fun>:
 8007956:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800795a:	2b09      	cmp	r3, #9
 800795c:	d802      	bhi.n	8007964 <__hexdig_fun+0xe>
 800795e:	3820      	subs	r0, #32
 8007960:	b2c0      	uxtb	r0, r0
 8007962:	4770      	bx	lr
 8007964:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007968:	2b05      	cmp	r3, #5
 800796a:	d801      	bhi.n	8007970 <__hexdig_fun+0x1a>
 800796c:	3847      	subs	r0, #71	; 0x47
 800796e:	e7f7      	b.n	8007960 <__hexdig_fun+0xa>
 8007970:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007974:	2b05      	cmp	r3, #5
 8007976:	d801      	bhi.n	800797c <__hexdig_fun+0x26>
 8007978:	3827      	subs	r0, #39	; 0x27
 800797a:	e7f1      	b.n	8007960 <__hexdig_fun+0xa>
 800797c:	2000      	movs	r0, #0
 800797e:	4770      	bx	lr

08007980 <__gethex>:
 8007980:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007984:	ed2d 8b02 	vpush	{d8}
 8007988:	b089      	sub	sp, #36	; 0x24
 800798a:	ee08 0a10 	vmov	s16, r0
 800798e:	9304      	str	r3, [sp, #16]
 8007990:	4bb4      	ldr	r3, [pc, #720]	; (8007c64 <__gethex+0x2e4>)
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	9301      	str	r3, [sp, #4]
 8007996:	4618      	mov	r0, r3
 8007998:	468b      	mov	fp, r1
 800799a:	4690      	mov	r8, r2
 800799c:	f7f8 fc28 	bl	80001f0 <strlen>
 80079a0:	9b01      	ldr	r3, [sp, #4]
 80079a2:	f8db 2000 	ldr.w	r2, [fp]
 80079a6:	4403      	add	r3, r0
 80079a8:	4682      	mov	sl, r0
 80079aa:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80079ae:	9305      	str	r3, [sp, #20]
 80079b0:	1c93      	adds	r3, r2, #2
 80079b2:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80079b6:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80079ba:	32fe      	adds	r2, #254	; 0xfe
 80079bc:	18d1      	adds	r1, r2, r3
 80079be:	461f      	mov	r7, r3
 80079c0:	f813 0b01 	ldrb.w	r0, [r3], #1
 80079c4:	9100      	str	r1, [sp, #0]
 80079c6:	2830      	cmp	r0, #48	; 0x30
 80079c8:	d0f8      	beq.n	80079bc <__gethex+0x3c>
 80079ca:	f7ff ffc4 	bl	8007956 <__hexdig_fun>
 80079ce:	4604      	mov	r4, r0
 80079d0:	2800      	cmp	r0, #0
 80079d2:	d13a      	bne.n	8007a4a <__gethex+0xca>
 80079d4:	9901      	ldr	r1, [sp, #4]
 80079d6:	4652      	mov	r2, sl
 80079d8:	4638      	mov	r0, r7
 80079da:	f001 fad0 	bl	8008f7e <strncmp>
 80079de:	4605      	mov	r5, r0
 80079e0:	2800      	cmp	r0, #0
 80079e2:	d168      	bne.n	8007ab6 <__gethex+0x136>
 80079e4:	f817 000a 	ldrb.w	r0, [r7, sl]
 80079e8:	eb07 060a 	add.w	r6, r7, sl
 80079ec:	f7ff ffb3 	bl	8007956 <__hexdig_fun>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	d062      	beq.n	8007aba <__gethex+0x13a>
 80079f4:	4633      	mov	r3, r6
 80079f6:	7818      	ldrb	r0, [r3, #0]
 80079f8:	2830      	cmp	r0, #48	; 0x30
 80079fa:	461f      	mov	r7, r3
 80079fc:	f103 0301 	add.w	r3, r3, #1
 8007a00:	d0f9      	beq.n	80079f6 <__gethex+0x76>
 8007a02:	f7ff ffa8 	bl	8007956 <__hexdig_fun>
 8007a06:	2301      	movs	r3, #1
 8007a08:	fab0 f480 	clz	r4, r0
 8007a0c:	0964      	lsrs	r4, r4, #5
 8007a0e:	4635      	mov	r5, r6
 8007a10:	9300      	str	r3, [sp, #0]
 8007a12:	463a      	mov	r2, r7
 8007a14:	4616      	mov	r6, r2
 8007a16:	3201      	adds	r2, #1
 8007a18:	7830      	ldrb	r0, [r6, #0]
 8007a1a:	f7ff ff9c 	bl	8007956 <__hexdig_fun>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	d1f8      	bne.n	8007a14 <__gethex+0x94>
 8007a22:	9901      	ldr	r1, [sp, #4]
 8007a24:	4652      	mov	r2, sl
 8007a26:	4630      	mov	r0, r6
 8007a28:	f001 faa9 	bl	8008f7e <strncmp>
 8007a2c:	b980      	cbnz	r0, 8007a50 <__gethex+0xd0>
 8007a2e:	b94d      	cbnz	r5, 8007a44 <__gethex+0xc4>
 8007a30:	eb06 050a 	add.w	r5, r6, sl
 8007a34:	462a      	mov	r2, r5
 8007a36:	4616      	mov	r6, r2
 8007a38:	3201      	adds	r2, #1
 8007a3a:	7830      	ldrb	r0, [r6, #0]
 8007a3c:	f7ff ff8b 	bl	8007956 <__hexdig_fun>
 8007a40:	2800      	cmp	r0, #0
 8007a42:	d1f8      	bne.n	8007a36 <__gethex+0xb6>
 8007a44:	1bad      	subs	r5, r5, r6
 8007a46:	00ad      	lsls	r5, r5, #2
 8007a48:	e004      	b.n	8007a54 <__gethex+0xd4>
 8007a4a:	2400      	movs	r4, #0
 8007a4c:	4625      	mov	r5, r4
 8007a4e:	e7e0      	b.n	8007a12 <__gethex+0x92>
 8007a50:	2d00      	cmp	r5, #0
 8007a52:	d1f7      	bne.n	8007a44 <__gethex+0xc4>
 8007a54:	7833      	ldrb	r3, [r6, #0]
 8007a56:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007a5a:	2b50      	cmp	r3, #80	; 0x50
 8007a5c:	d13b      	bne.n	8007ad6 <__gethex+0x156>
 8007a5e:	7873      	ldrb	r3, [r6, #1]
 8007a60:	2b2b      	cmp	r3, #43	; 0x2b
 8007a62:	d02c      	beq.n	8007abe <__gethex+0x13e>
 8007a64:	2b2d      	cmp	r3, #45	; 0x2d
 8007a66:	d02e      	beq.n	8007ac6 <__gethex+0x146>
 8007a68:	1c71      	adds	r1, r6, #1
 8007a6a:	f04f 0900 	mov.w	r9, #0
 8007a6e:	7808      	ldrb	r0, [r1, #0]
 8007a70:	f7ff ff71 	bl	8007956 <__hexdig_fun>
 8007a74:	1e43      	subs	r3, r0, #1
 8007a76:	b2db      	uxtb	r3, r3
 8007a78:	2b18      	cmp	r3, #24
 8007a7a:	d82c      	bhi.n	8007ad6 <__gethex+0x156>
 8007a7c:	f1a0 0210 	sub.w	r2, r0, #16
 8007a80:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007a84:	f7ff ff67 	bl	8007956 <__hexdig_fun>
 8007a88:	1e43      	subs	r3, r0, #1
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b18      	cmp	r3, #24
 8007a8e:	d91d      	bls.n	8007acc <__gethex+0x14c>
 8007a90:	f1b9 0f00 	cmp.w	r9, #0
 8007a94:	d000      	beq.n	8007a98 <__gethex+0x118>
 8007a96:	4252      	negs	r2, r2
 8007a98:	4415      	add	r5, r2
 8007a9a:	f8cb 1000 	str.w	r1, [fp]
 8007a9e:	b1e4      	cbz	r4, 8007ada <__gethex+0x15a>
 8007aa0:	9b00      	ldr	r3, [sp, #0]
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	bf14      	ite	ne
 8007aa6:	2700      	movne	r7, #0
 8007aa8:	2706      	moveq	r7, #6
 8007aaa:	4638      	mov	r0, r7
 8007aac:	b009      	add	sp, #36	; 0x24
 8007aae:	ecbd 8b02 	vpop	{d8}
 8007ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ab6:	463e      	mov	r6, r7
 8007ab8:	4625      	mov	r5, r4
 8007aba:	2401      	movs	r4, #1
 8007abc:	e7ca      	b.n	8007a54 <__gethex+0xd4>
 8007abe:	f04f 0900 	mov.w	r9, #0
 8007ac2:	1cb1      	adds	r1, r6, #2
 8007ac4:	e7d3      	b.n	8007a6e <__gethex+0xee>
 8007ac6:	f04f 0901 	mov.w	r9, #1
 8007aca:	e7fa      	b.n	8007ac2 <__gethex+0x142>
 8007acc:	230a      	movs	r3, #10
 8007ace:	fb03 0202 	mla	r2, r3, r2, r0
 8007ad2:	3a10      	subs	r2, #16
 8007ad4:	e7d4      	b.n	8007a80 <__gethex+0x100>
 8007ad6:	4631      	mov	r1, r6
 8007ad8:	e7df      	b.n	8007a9a <__gethex+0x11a>
 8007ada:	1bf3      	subs	r3, r6, r7
 8007adc:	3b01      	subs	r3, #1
 8007ade:	4621      	mov	r1, r4
 8007ae0:	2b07      	cmp	r3, #7
 8007ae2:	dc0b      	bgt.n	8007afc <__gethex+0x17c>
 8007ae4:	ee18 0a10 	vmov	r0, s16
 8007ae8:	f000 fad8 	bl	800809c <_Balloc>
 8007aec:	4604      	mov	r4, r0
 8007aee:	b940      	cbnz	r0, 8007b02 <__gethex+0x182>
 8007af0:	4b5d      	ldr	r3, [pc, #372]	; (8007c68 <__gethex+0x2e8>)
 8007af2:	4602      	mov	r2, r0
 8007af4:	21de      	movs	r1, #222	; 0xde
 8007af6:	485d      	ldr	r0, [pc, #372]	; (8007c6c <__gethex+0x2ec>)
 8007af8:	f001 fa74 	bl	8008fe4 <__assert_func>
 8007afc:	3101      	adds	r1, #1
 8007afe:	105b      	asrs	r3, r3, #1
 8007b00:	e7ee      	b.n	8007ae0 <__gethex+0x160>
 8007b02:	f100 0914 	add.w	r9, r0, #20
 8007b06:	f04f 0b00 	mov.w	fp, #0
 8007b0a:	f1ca 0301 	rsb	r3, sl, #1
 8007b0e:	f8cd 9008 	str.w	r9, [sp, #8]
 8007b12:	f8cd b000 	str.w	fp, [sp]
 8007b16:	9306      	str	r3, [sp, #24]
 8007b18:	42b7      	cmp	r7, r6
 8007b1a:	d340      	bcc.n	8007b9e <__gethex+0x21e>
 8007b1c:	9802      	ldr	r0, [sp, #8]
 8007b1e:	9b00      	ldr	r3, [sp, #0]
 8007b20:	f840 3b04 	str.w	r3, [r0], #4
 8007b24:	eba0 0009 	sub.w	r0, r0, r9
 8007b28:	1080      	asrs	r0, r0, #2
 8007b2a:	0146      	lsls	r6, r0, #5
 8007b2c:	6120      	str	r0, [r4, #16]
 8007b2e:	4618      	mov	r0, r3
 8007b30:	f000 fba6 	bl	8008280 <__hi0bits>
 8007b34:	1a30      	subs	r0, r6, r0
 8007b36:	f8d8 6000 	ldr.w	r6, [r8]
 8007b3a:	42b0      	cmp	r0, r6
 8007b3c:	dd63      	ble.n	8007c06 <__gethex+0x286>
 8007b3e:	1b87      	subs	r7, r0, r6
 8007b40:	4639      	mov	r1, r7
 8007b42:	4620      	mov	r0, r4
 8007b44:	f000 ff4a 	bl	80089dc <__any_on>
 8007b48:	4682      	mov	sl, r0
 8007b4a:	b1a8      	cbz	r0, 8007b78 <__gethex+0x1f8>
 8007b4c:	1e7b      	subs	r3, r7, #1
 8007b4e:	1159      	asrs	r1, r3, #5
 8007b50:	f003 021f 	and.w	r2, r3, #31
 8007b54:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007b58:	f04f 0a01 	mov.w	sl, #1
 8007b5c:	fa0a f202 	lsl.w	r2, sl, r2
 8007b60:	420a      	tst	r2, r1
 8007b62:	d009      	beq.n	8007b78 <__gethex+0x1f8>
 8007b64:	4553      	cmp	r3, sl
 8007b66:	dd05      	ble.n	8007b74 <__gethex+0x1f4>
 8007b68:	1eb9      	subs	r1, r7, #2
 8007b6a:	4620      	mov	r0, r4
 8007b6c:	f000 ff36 	bl	80089dc <__any_on>
 8007b70:	2800      	cmp	r0, #0
 8007b72:	d145      	bne.n	8007c00 <__gethex+0x280>
 8007b74:	f04f 0a02 	mov.w	sl, #2
 8007b78:	4639      	mov	r1, r7
 8007b7a:	4620      	mov	r0, r4
 8007b7c:	f7ff fe99 	bl	80078b2 <rshift>
 8007b80:	443d      	add	r5, r7
 8007b82:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007b86:	42ab      	cmp	r3, r5
 8007b88:	da4c      	bge.n	8007c24 <__gethex+0x2a4>
 8007b8a:	ee18 0a10 	vmov	r0, s16
 8007b8e:	4621      	mov	r1, r4
 8007b90:	f000 fac4 	bl	800811c <_Bfree>
 8007b94:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007b96:	2300      	movs	r3, #0
 8007b98:	6013      	str	r3, [r2, #0]
 8007b9a:	27a3      	movs	r7, #163	; 0xa3
 8007b9c:	e785      	b.n	8007aaa <__gethex+0x12a>
 8007b9e:	1e73      	subs	r3, r6, #1
 8007ba0:	9a05      	ldr	r2, [sp, #20]
 8007ba2:	9303      	str	r3, [sp, #12]
 8007ba4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ba8:	4293      	cmp	r3, r2
 8007baa:	d019      	beq.n	8007be0 <__gethex+0x260>
 8007bac:	f1bb 0f20 	cmp.w	fp, #32
 8007bb0:	d107      	bne.n	8007bc2 <__gethex+0x242>
 8007bb2:	9b02      	ldr	r3, [sp, #8]
 8007bb4:	9a00      	ldr	r2, [sp, #0]
 8007bb6:	f843 2b04 	str.w	r2, [r3], #4
 8007bba:	9302      	str	r3, [sp, #8]
 8007bbc:	2300      	movs	r3, #0
 8007bbe:	9300      	str	r3, [sp, #0]
 8007bc0:	469b      	mov	fp, r3
 8007bc2:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007bc6:	f7ff fec6 	bl	8007956 <__hexdig_fun>
 8007bca:	9b00      	ldr	r3, [sp, #0]
 8007bcc:	f000 000f 	and.w	r0, r0, #15
 8007bd0:	fa00 f00b 	lsl.w	r0, r0, fp
 8007bd4:	4303      	orrs	r3, r0
 8007bd6:	9300      	str	r3, [sp, #0]
 8007bd8:	f10b 0b04 	add.w	fp, fp, #4
 8007bdc:	9b03      	ldr	r3, [sp, #12]
 8007bde:	e00d      	b.n	8007bfc <__gethex+0x27c>
 8007be0:	9b03      	ldr	r3, [sp, #12]
 8007be2:	9a06      	ldr	r2, [sp, #24]
 8007be4:	4413      	add	r3, r2
 8007be6:	42bb      	cmp	r3, r7
 8007be8:	d3e0      	bcc.n	8007bac <__gethex+0x22c>
 8007bea:	4618      	mov	r0, r3
 8007bec:	9901      	ldr	r1, [sp, #4]
 8007bee:	9307      	str	r3, [sp, #28]
 8007bf0:	4652      	mov	r2, sl
 8007bf2:	f001 f9c4 	bl	8008f7e <strncmp>
 8007bf6:	9b07      	ldr	r3, [sp, #28]
 8007bf8:	2800      	cmp	r0, #0
 8007bfa:	d1d7      	bne.n	8007bac <__gethex+0x22c>
 8007bfc:	461e      	mov	r6, r3
 8007bfe:	e78b      	b.n	8007b18 <__gethex+0x198>
 8007c00:	f04f 0a03 	mov.w	sl, #3
 8007c04:	e7b8      	b.n	8007b78 <__gethex+0x1f8>
 8007c06:	da0a      	bge.n	8007c1e <__gethex+0x29e>
 8007c08:	1a37      	subs	r7, r6, r0
 8007c0a:	4621      	mov	r1, r4
 8007c0c:	ee18 0a10 	vmov	r0, s16
 8007c10:	463a      	mov	r2, r7
 8007c12:	f000 fc9f 	bl	8008554 <__lshift>
 8007c16:	1bed      	subs	r5, r5, r7
 8007c18:	4604      	mov	r4, r0
 8007c1a:	f100 0914 	add.w	r9, r0, #20
 8007c1e:	f04f 0a00 	mov.w	sl, #0
 8007c22:	e7ae      	b.n	8007b82 <__gethex+0x202>
 8007c24:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007c28:	42a8      	cmp	r0, r5
 8007c2a:	dd72      	ble.n	8007d12 <__gethex+0x392>
 8007c2c:	1b45      	subs	r5, r0, r5
 8007c2e:	42ae      	cmp	r6, r5
 8007c30:	dc36      	bgt.n	8007ca0 <__gethex+0x320>
 8007c32:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007c36:	2b02      	cmp	r3, #2
 8007c38:	d02a      	beq.n	8007c90 <__gethex+0x310>
 8007c3a:	2b03      	cmp	r3, #3
 8007c3c:	d02c      	beq.n	8007c98 <__gethex+0x318>
 8007c3e:	2b01      	cmp	r3, #1
 8007c40:	d11c      	bne.n	8007c7c <__gethex+0x2fc>
 8007c42:	42ae      	cmp	r6, r5
 8007c44:	d11a      	bne.n	8007c7c <__gethex+0x2fc>
 8007c46:	2e01      	cmp	r6, #1
 8007c48:	d112      	bne.n	8007c70 <__gethex+0x2f0>
 8007c4a:	9a04      	ldr	r2, [sp, #16]
 8007c4c:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007c50:	6013      	str	r3, [r2, #0]
 8007c52:	2301      	movs	r3, #1
 8007c54:	6123      	str	r3, [r4, #16]
 8007c56:	f8c9 3000 	str.w	r3, [r9]
 8007c5a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007c5c:	2762      	movs	r7, #98	; 0x62
 8007c5e:	601c      	str	r4, [r3, #0]
 8007c60:	e723      	b.n	8007aaa <__gethex+0x12a>
 8007c62:	bf00      	nop
 8007c64:	08009b54 	.word	0x08009b54
 8007c68:	08009a78 	.word	0x08009a78
 8007c6c:	08009aec 	.word	0x08009aec
 8007c70:	1e71      	subs	r1, r6, #1
 8007c72:	4620      	mov	r0, r4
 8007c74:	f000 feb2 	bl	80089dc <__any_on>
 8007c78:	2800      	cmp	r0, #0
 8007c7a:	d1e6      	bne.n	8007c4a <__gethex+0x2ca>
 8007c7c:	ee18 0a10 	vmov	r0, s16
 8007c80:	4621      	mov	r1, r4
 8007c82:	f000 fa4b 	bl	800811c <_Bfree>
 8007c86:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007c88:	2300      	movs	r3, #0
 8007c8a:	6013      	str	r3, [r2, #0]
 8007c8c:	2750      	movs	r7, #80	; 0x50
 8007c8e:	e70c      	b.n	8007aaa <__gethex+0x12a>
 8007c90:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1f2      	bne.n	8007c7c <__gethex+0x2fc>
 8007c96:	e7d8      	b.n	8007c4a <__gethex+0x2ca>
 8007c98:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1d5      	bne.n	8007c4a <__gethex+0x2ca>
 8007c9e:	e7ed      	b.n	8007c7c <__gethex+0x2fc>
 8007ca0:	1e6f      	subs	r7, r5, #1
 8007ca2:	f1ba 0f00 	cmp.w	sl, #0
 8007ca6:	d131      	bne.n	8007d0c <__gethex+0x38c>
 8007ca8:	b127      	cbz	r7, 8007cb4 <__gethex+0x334>
 8007caa:	4639      	mov	r1, r7
 8007cac:	4620      	mov	r0, r4
 8007cae:	f000 fe95 	bl	80089dc <__any_on>
 8007cb2:	4682      	mov	sl, r0
 8007cb4:	117b      	asrs	r3, r7, #5
 8007cb6:	2101      	movs	r1, #1
 8007cb8:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007cbc:	f007 071f 	and.w	r7, r7, #31
 8007cc0:	fa01 f707 	lsl.w	r7, r1, r7
 8007cc4:	421f      	tst	r7, r3
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	4620      	mov	r0, r4
 8007cca:	bf18      	it	ne
 8007ccc:	f04a 0a02 	orrne.w	sl, sl, #2
 8007cd0:	1b76      	subs	r6, r6, r5
 8007cd2:	f7ff fdee 	bl	80078b2 <rshift>
 8007cd6:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007cda:	2702      	movs	r7, #2
 8007cdc:	f1ba 0f00 	cmp.w	sl, #0
 8007ce0:	d048      	beq.n	8007d74 <__gethex+0x3f4>
 8007ce2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ce6:	2b02      	cmp	r3, #2
 8007ce8:	d015      	beq.n	8007d16 <__gethex+0x396>
 8007cea:	2b03      	cmp	r3, #3
 8007cec:	d017      	beq.n	8007d1e <__gethex+0x39e>
 8007cee:	2b01      	cmp	r3, #1
 8007cf0:	d109      	bne.n	8007d06 <__gethex+0x386>
 8007cf2:	f01a 0f02 	tst.w	sl, #2
 8007cf6:	d006      	beq.n	8007d06 <__gethex+0x386>
 8007cf8:	f8d9 0000 	ldr.w	r0, [r9]
 8007cfc:	ea4a 0a00 	orr.w	sl, sl, r0
 8007d00:	f01a 0f01 	tst.w	sl, #1
 8007d04:	d10e      	bne.n	8007d24 <__gethex+0x3a4>
 8007d06:	f047 0710 	orr.w	r7, r7, #16
 8007d0a:	e033      	b.n	8007d74 <__gethex+0x3f4>
 8007d0c:	f04f 0a01 	mov.w	sl, #1
 8007d10:	e7d0      	b.n	8007cb4 <__gethex+0x334>
 8007d12:	2701      	movs	r7, #1
 8007d14:	e7e2      	b.n	8007cdc <__gethex+0x35c>
 8007d16:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d18:	f1c3 0301 	rsb	r3, r3, #1
 8007d1c:	9315      	str	r3, [sp, #84]	; 0x54
 8007d1e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d0f0      	beq.n	8007d06 <__gethex+0x386>
 8007d24:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007d28:	f104 0314 	add.w	r3, r4, #20
 8007d2c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007d30:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007d34:	f04f 0c00 	mov.w	ip, #0
 8007d38:	4618      	mov	r0, r3
 8007d3a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d3e:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8007d42:	d01c      	beq.n	8007d7e <__gethex+0x3fe>
 8007d44:	3201      	adds	r2, #1
 8007d46:	6002      	str	r2, [r0, #0]
 8007d48:	2f02      	cmp	r7, #2
 8007d4a:	f104 0314 	add.w	r3, r4, #20
 8007d4e:	d13f      	bne.n	8007dd0 <__gethex+0x450>
 8007d50:	f8d8 2000 	ldr.w	r2, [r8]
 8007d54:	3a01      	subs	r2, #1
 8007d56:	42b2      	cmp	r2, r6
 8007d58:	d10a      	bne.n	8007d70 <__gethex+0x3f0>
 8007d5a:	1171      	asrs	r1, r6, #5
 8007d5c:	2201      	movs	r2, #1
 8007d5e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007d62:	f006 061f 	and.w	r6, r6, #31
 8007d66:	fa02 f606 	lsl.w	r6, r2, r6
 8007d6a:	421e      	tst	r6, r3
 8007d6c:	bf18      	it	ne
 8007d6e:	4617      	movne	r7, r2
 8007d70:	f047 0720 	orr.w	r7, r7, #32
 8007d74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007d76:	601c      	str	r4, [r3, #0]
 8007d78:	9b04      	ldr	r3, [sp, #16]
 8007d7a:	601d      	str	r5, [r3, #0]
 8007d7c:	e695      	b.n	8007aaa <__gethex+0x12a>
 8007d7e:	4299      	cmp	r1, r3
 8007d80:	f843 cc04 	str.w	ip, [r3, #-4]
 8007d84:	d8d8      	bhi.n	8007d38 <__gethex+0x3b8>
 8007d86:	68a3      	ldr	r3, [r4, #8]
 8007d88:	459b      	cmp	fp, r3
 8007d8a:	db19      	blt.n	8007dc0 <__gethex+0x440>
 8007d8c:	6861      	ldr	r1, [r4, #4]
 8007d8e:	ee18 0a10 	vmov	r0, s16
 8007d92:	3101      	adds	r1, #1
 8007d94:	f000 f982 	bl	800809c <_Balloc>
 8007d98:	4681      	mov	r9, r0
 8007d9a:	b918      	cbnz	r0, 8007da4 <__gethex+0x424>
 8007d9c:	4b1a      	ldr	r3, [pc, #104]	; (8007e08 <__gethex+0x488>)
 8007d9e:	4602      	mov	r2, r0
 8007da0:	2184      	movs	r1, #132	; 0x84
 8007da2:	e6a8      	b.n	8007af6 <__gethex+0x176>
 8007da4:	6922      	ldr	r2, [r4, #16]
 8007da6:	3202      	adds	r2, #2
 8007da8:	f104 010c 	add.w	r1, r4, #12
 8007dac:	0092      	lsls	r2, r2, #2
 8007dae:	300c      	adds	r0, #12
 8007db0:	f7fc fe80 	bl	8004ab4 <memcpy>
 8007db4:	4621      	mov	r1, r4
 8007db6:	ee18 0a10 	vmov	r0, s16
 8007dba:	f000 f9af 	bl	800811c <_Bfree>
 8007dbe:	464c      	mov	r4, r9
 8007dc0:	6923      	ldr	r3, [r4, #16]
 8007dc2:	1c5a      	adds	r2, r3, #1
 8007dc4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007dc8:	6122      	str	r2, [r4, #16]
 8007dca:	2201      	movs	r2, #1
 8007dcc:	615a      	str	r2, [r3, #20]
 8007dce:	e7bb      	b.n	8007d48 <__gethex+0x3c8>
 8007dd0:	6922      	ldr	r2, [r4, #16]
 8007dd2:	455a      	cmp	r2, fp
 8007dd4:	dd0b      	ble.n	8007dee <__gethex+0x46e>
 8007dd6:	2101      	movs	r1, #1
 8007dd8:	4620      	mov	r0, r4
 8007dda:	f7ff fd6a 	bl	80078b2 <rshift>
 8007dde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007de2:	3501      	adds	r5, #1
 8007de4:	42ab      	cmp	r3, r5
 8007de6:	f6ff aed0 	blt.w	8007b8a <__gethex+0x20a>
 8007dea:	2701      	movs	r7, #1
 8007dec:	e7c0      	b.n	8007d70 <__gethex+0x3f0>
 8007dee:	f016 061f 	ands.w	r6, r6, #31
 8007df2:	d0fa      	beq.n	8007dea <__gethex+0x46a>
 8007df4:	4453      	add	r3, sl
 8007df6:	f1c6 0620 	rsb	r6, r6, #32
 8007dfa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007dfe:	f000 fa3f 	bl	8008280 <__hi0bits>
 8007e02:	42b0      	cmp	r0, r6
 8007e04:	dbe7      	blt.n	8007dd6 <__gethex+0x456>
 8007e06:	e7f0      	b.n	8007dea <__gethex+0x46a>
 8007e08:	08009a78 	.word	0x08009a78

08007e0c <L_shift>:
 8007e0c:	f1c2 0208 	rsb	r2, r2, #8
 8007e10:	0092      	lsls	r2, r2, #2
 8007e12:	b570      	push	{r4, r5, r6, lr}
 8007e14:	f1c2 0620 	rsb	r6, r2, #32
 8007e18:	6843      	ldr	r3, [r0, #4]
 8007e1a:	6804      	ldr	r4, [r0, #0]
 8007e1c:	fa03 f506 	lsl.w	r5, r3, r6
 8007e20:	432c      	orrs	r4, r5
 8007e22:	40d3      	lsrs	r3, r2
 8007e24:	6004      	str	r4, [r0, #0]
 8007e26:	f840 3f04 	str.w	r3, [r0, #4]!
 8007e2a:	4288      	cmp	r0, r1
 8007e2c:	d3f4      	bcc.n	8007e18 <L_shift+0xc>
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}

08007e30 <__match>:
 8007e30:	b530      	push	{r4, r5, lr}
 8007e32:	6803      	ldr	r3, [r0, #0]
 8007e34:	3301      	adds	r3, #1
 8007e36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e3a:	b914      	cbnz	r4, 8007e42 <__match+0x12>
 8007e3c:	6003      	str	r3, [r0, #0]
 8007e3e:	2001      	movs	r0, #1
 8007e40:	bd30      	pop	{r4, r5, pc}
 8007e42:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007e46:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007e4a:	2d19      	cmp	r5, #25
 8007e4c:	bf98      	it	ls
 8007e4e:	3220      	addls	r2, #32
 8007e50:	42a2      	cmp	r2, r4
 8007e52:	d0f0      	beq.n	8007e36 <__match+0x6>
 8007e54:	2000      	movs	r0, #0
 8007e56:	e7f3      	b.n	8007e40 <__match+0x10>

08007e58 <__hexnan>:
 8007e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e5c:	680b      	ldr	r3, [r1, #0]
 8007e5e:	115e      	asrs	r6, r3, #5
 8007e60:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8007e64:	f013 031f 	ands.w	r3, r3, #31
 8007e68:	b087      	sub	sp, #28
 8007e6a:	bf18      	it	ne
 8007e6c:	3604      	addne	r6, #4
 8007e6e:	2500      	movs	r5, #0
 8007e70:	1f37      	subs	r7, r6, #4
 8007e72:	4690      	mov	r8, r2
 8007e74:	6802      	ldr	r2, [r0, #0]
 8007e76:	9301      	str	r3, [sp, #4]
 8007e78:	4682      	mov	sl, r0
 8007e7a:	f846 5c04 	str.w	r5, [r6, #-4]
 8007e7e:	46b9      	mov	r9, r7
 8007e80:	463c      	mov	r4, r7
 8007e82:	9502      	str	r5, [sp, #8]
 8007e84:	46ab      	mov	fp, r5
 8007e86:	7851      	ldrb	r1, [r2, #1]
 8007e88:	1c53      	adds	r3, r2, #1
 8007e8a:	9303      	str	r3, [sp, #12]
 8007e8c:	b341      	cbz	r1, 8007ee0 <__hexnan+0x88>
 8007e8e:	4608      	mov	r0, r1
 8007e90:	9205      	str	r2, [sp, #20]
 8007e92:	9104      	str	r1, [sp, #16]
 8007e94:	f7ff fd5f 	bl	8007956 <__hexdig_fun>
 8007e98:	2800      	cmp	r0, #0
 8007e9a:	d14f      	bne.n	8007f3c <__hexnan+0xe4>
 8007e9c:	9904      	ldr	r1, [sp, #16]
 8007e9e:	9a05      	ldr	r2, [sp, #20]
 8007ea0:	2920      	cmp	r1, #32
 8007ea2:	d818      	bhi.n	8007ed6 <__hexnan+0x7e>
 8007ea4:	9b02      	ldr	r3, [sp, #8]
 8007ea6:	459b      	cmp	fp, r3
 8007ea8:	dd13      	ble.n	8007ed2 <__hexnan+0x7a>
 8007eaa:	454c      	cmp	r4, r9
 8007eac:	d206      	bcs.n	8007ebc <__hexnan+0x64>
 8007eae:	2d07      	cmp	r5, #7
 8007eb0:	dc04      	bgt.n	8007ebc <__hexnan+0x64>
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	4649      	mov	r1, r9
 8007eb6:	4620      	mov	r0, r4
 8007eb8:	f7ff ffa8 	bl	8007e0c <L_shift>
 8007ebc:	4544      	cmp	r4, r8
 8007ebe:	d950      	bls.n	8007f62 <__hexnan+0x10a>
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	f1a4 0904 	sub.w	r9, r4, #4
 8007ec6:	f844 3c04 	str.w	r3, [r4, #-4]
 8007eca:	f8cd b008 	str.w	fp, [sp, #8]
 8007ece:	464c      	mov	r4, r9
 8007ed0:	461d      	mov	r5, r3
 8007ed2:	9a03      	ldr	r2, [sp, #12]
 8007ed4:	e7d7      	b.n	8007e86 <__hexnan+0x2e>
 8007ed6:	2929      	cmp	r1, #41	; 0x29
 8007ed8:	d156      	bne.n	8007f88 <__hexnan+0x130>
 8007eda:	3202      	adds	r2, #2
 8007edc:	f8ca 2000 	str.w	r2, [sl]
 8007ee0:	f1bb 0f00 	cmp.w	fp, #0
 8007ee4:	d050      	beq.n	8007f88 <__hexnan+0x130>
 8007ee6:	454c      	cmp	r4, r9
 8007ee8:	d206      	bcs.n	8007ef8 <__hexnan+0xa0>
 8007eea:	2d07      	cmp	r5, #7
 8007eec:	dc04      	bgt.n	8007ef8 <__hexnan+0xa0>
 8007eee:	462a      	mov	r2, r5
 8007ef0:	4649      	mov	r1, r9
 8007ef2:	4620      	mov	r0, r4
 8007ef4:	f7ff ff8a 	bl	8007e0c <L_shift>
 8007ef8:	4544      	cmp	r4, r8
 8007efa:	d934      	bls.n	8007f66 <__hexnan+0x10e>
 8007efc:	f1a8 0204 	sub.w	r2, r8, #4
 8007f00:	4623      	mov	r3, r4
 8007f02:	f853 1b04 	ldr.w	r1, [r3], #4
 8007f06:	f842 1f04 	str.w	r1, [r2, #4]!
 8007f0a:	429f      	cmp	r7, r3
 8007f0c:	d2f9      	bcs.n	8007f02 <__hexnan+0xaa>
 8007f0e:	1b3b      	subs	r3, r7, r4
 8007f10:	f023 0303 	bic.w	r3, r3, #3
 8007f14:	3304      	adds	r3, #4
 8007f16:	3401      	adds	r4, #1
 8007f18:	3e03      	subs	r6, #3
 8007f1a:	42b4      	cmp	r4, r6
 8007f1c:	bf88      	it	hi
 8007f1e:	2304      	movhi	r3, #4
 8007f20:	4443      	add	r3, r8
 8007f22:	2200      	movs	r2, #0
 8007f24:	f843 2b04 	str.w	r2, [r3], #4
 8007f28:	429f      	cmp	r7, r3
 8007f2a:	d2fb      	bcs.n	8007f24 <__hexnan+0xcc>
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	b91b      	cbnz	r3, 8007f38 <__hexnan+0xe0>
 8007f30:	4547      	cmp	r7, r8
 8007f32:	d127      	bne.n	8007f84 <__hexnan+0x12c>
 8007f34:	2301      	movs	r3, #1
 8007f36:	603b      	str	r3, [r7, #0]
 8007f38:	2005      	movs	r0, #5
 8007f3a:	e026      	b.n	8007f8a <__hexnan+0x132>
 8007f3c:	3501      	adds	r5, #1
 8007f3e:	2d08      	cmp	r5, #8
 8007f40:	f10b 0b01 	add.w	fp, fp, #1
 8007f44:	dd06      	ble.n	8007f54 <__hexnan+0xfc>
 8007f46:	4544      	cmp	r4, r8
 8007f48:	d9c3      	bls.n	8007ed2 <__hexnan+0x7a>
 8007f4a:	2300      	movs	r3, #0
 8007f4c:	f844 3c04 	str.w	r3, [r4, #-4]
 8007f50:	2501      	movs	r5, #1
 8007f52:	3c04      	subs	r4, #4
 8007f54:	6822      	ldr	r2, [r4, #0]
 8007f56:	f000 000f 	and.w	r0, r0, #15
 8007f5a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007f5e:	6022      	str	r2, [r4, #0]
 8007f60:	e7b7      	b.n	8007ed2 <__hexnan+0x7a>
 8007f62:	2508      	movs	r5, #8
 8007f64:	e7b5      	b.n	8007ed2 <__hexnan+0x7a>
 8007f66:	9b01      	ldr	r3, [sp, #4]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d0df      	beq.n	8007f2c <__hexnan+0xd4>
 8007f6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007f70:	f1c3 0320 	rsb	r3, r3, #32
 8007f74:	fa22 f303 	lsr.w	r3, r2, r3
 8007f78:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007f7c:	401a      	ands	r2, r3
 8007f7e:	f846 2c04 	str.w	r2, [r6, #-4]
 8007f82:	e7d3      	b.n	8007f2c <__hexnan+0xd4>
 8007f84:	3f04      	subs	r7, #4
 8007f86:	e7d1      	b.n	8007f2c <__hexnan+0xd4>
 8007f88:	2004      	movs	r0, #4
 8007f8a:	b007      	add	sp, #28
 8007f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007f90 <_localeconv_r>:
 8007f90:	4800      	ldr	r0, [pc, #0]	; (8007f94 <_localeconv_r+0x4>)
 8007f92:	4770      	bx	lr
 8007f94:	20000168 	.word	0x20000168

08007f98 <__retarget_lock_init_recursive>:
 8007f98:	4770      	bx	lr

08007f9a <__retarget_lock_acquire_recursive>:
 8007f9a:	4770      	bx	lr

08007f9c <__retarget_lock_release_recursive>:
 8007f9c:	4770      	bx	lr

08007f9e <__swhatbuf_r>:
 8007f9e:	b570      	push	{r4, r5, r6, lr}
 8007fa0:	460e      	mov	r6, r1
 8007fa2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007fa6:	2900      	cmp	r1, #0
 8007fa8:	b096      	sub	sp, #88	; 0x58
 8007faa:	4614      	mov	r4, r2
 8007fac:	461d      	mov	r5, r3
 8007fae:	da08      	bge.n	8007fc2 <__swhatbuf_r+0x24>
 8007fb0:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007fb4:	2200      	movs	r2, #0
 8007fb6:	602a      	str	r2, [r5, #0]
 8007fb8:	061a      	lsls	r2, r3, #24
 8007fba:	d410      	bmi.n	8007fde <__swhatbuf_r+0x40>
 8007fbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007fc0:	e00e      	b.n	8007fe0 <__swhatbuf_r+0x42>
 8007fc2:	466a      	mov	r2, sp
 8007fc4:	f001 f84e 	bl	8009064 <_fstat_r>
 8007fc8:	2800      	cmp	r0, #0
 8007fca:	dbf1      	blt.n	8007fb0 <__swhatbuf_r+0x12>
 8007fcc:	9a01      	ldr	r2, [sp, #4]
 8007fce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007fd2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007fd6:	425a      	negs	r2, r3
 8007fd8:	415a      	adcs	r2, r3
 8007fda:	602a      	str	r2, [r5, #0]
 8007fdc:	e7ee      	b.n	8007fbc <__swhatbuf_r+0x1e>
 8007fde:	2340      	movs	r3, #64	; 0x40
 8007fe0:	2000      	movs	r0, #0
 8007fe2:	6023      	str	r3, [r4, #0]
 8007fe4:	b016      	add	sp, #88	; 0x58
 8007fe6:	bd70      	pop	{r4, r5, r6, pc}

08007fe8 <__smakebuf_r>:
 8007fe8:	898b      	ldrh	r3, [r1, #12]
 8007fea:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007fec:	079d      	lsls	r5, r3, #30
 8007fee:	4606      	mov	r6, r0
 8007ff0:	460c      	mov	r4, r1
 8007ff2:	d507      	bpl.n	8008004 <__smakebuf_r+0x1c>
 8007ff4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007ff8:	6023      	str	r3, [r4, #0]
 8007ffa:	6123      	str	r3, [r4, #16]
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	6163      	str	r3, [r4, #20]
 8008000:	b002      	add	sp, #8
 8008002:	bd70      	pop	{r4, r5, r6, pc}
 8008004:	ab01      	add	r3, sp, #4
 8008006:	466a      	mov	r2, sp
 8008008:	f7ff ffc9 	bl	8007f9e <__swhatbuf_r>
 800800c:	9900      	ldr	r1, [sp, #0]
 800800e:	4605      	mov	r5, r0
 8008010:	4630      	mov	r0, r6
 8008012:	f000 fd87 	bl	8008b24 <_malloc_r>
 8008016:	b948      	cbnz	r0, 800802c <__smakebuf_r+0x44>
 8008018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800801c:	059a      	lsls	r2, r3, #22
 800801e:	d4ef      	bmi.n	8008000 <__smakebuf_r+0x18>
 8008020:	f023 0303 	bic.w	r3, r3, #3
 8008024:	f043 0302 	orr.w	r3, r3, #2
 8008028:	81a3      	strh	r3, [r4, #12]
 800802a:	e7e3      	b.n	8007ff4 <__smakebuf_r+0xc>
 800802c:	4b0d      	ldr	r3, [pc, #52]	; (8008064 <__smakebuf_r+0x7c>)
 800802e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008030:	89a3      	ldrh	r3, [r4, #12]
 8008032:	6020      	str	r0, [r4, #0]
 8008034:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008038:	81a3      	strh	r3, [r4, #12]
 800803a:	9b00      	ldr	r3, [sp, #0]
 800803c:	6163      	str	r3, [r4, #20]
 800803e:	9b01      	ldr	r3, [sp, #4]
 8008040:	6120      	str	r0, [r4, #16]
 8008042:	b15b      	cbz	r3, 800805c <__smakebuf_r+0x74>
 8008044:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008048:	4630      	mov	r0, r6
 800804a:	f001 f81d 	bl	8009088 <_isatty_r>
 800804e:	b128      	cbz	r0, 800805c <__smakebuf_r+0x74>
 8008050:	89a3      	ldrh	r3, [r4, #12]
 8008052:	f023 0303 	bic.w	r3, r3, #3
 8008056:	f043 0301 	orr.w	r3, r3, #1
 800805a:	81a3      	strh	r3, [r4, #12]
 800805c:	89a0      	ldrh	r0, [r4, #12]
 800805e:	4305      	orrs	r5, r0
 8008060:	81a5      	strh	r5, [r4, #12]
 8008062:	e7cd      	b.n	8008000 <__smakebuf_r+0x18>
 8008064:	08007711 	.word	0x08007711

08008068 <malloc>:
 8008068:	4b02      	ldr	r3, [pc, #8]	; (8008074 <malloc+0xc>)
 800806a:	4601      	mov	r1, r0
 800806c:	6818      	ldr	r0, [r3, #0]
 800806e:	f000 bd59 	b.w	8008b24 <_malloc_r>
 8008072:	bf00      	nop
 8008074:	20000010 	.word	0x20000010

08008078 <__ascii_mbtowc>:
 8008078:	b082      	sub	sp, #8
 800807a:	b901      	cbnz	r1, 800807e <__ascii_mbtowc+0x6>
 800807c:	a901      	add	r1, sp, #4
 800807e:	b142      	cbz	r2, 8008092 <__ascii_mbtowc+0x1a>
 8008080:	b14b      	cbz	r3, 8008096 <__ascii_mbtowc+0x1e>
 8008082:	7813      	ldrb	r3, [r2, #0]
 8008084:	600b      	str	r3, [r1, #0]
 8008086:	7812      	ldrb	r2, [r2, #0]
 8008088:	1e10      	subs	r0, r2, #0
 800808a:	bf18      	it	ne
 800808c:	2001      	movne	r0, #1
 800808e:	b002      	add	sp, #8
 8008090:	4770      	bx	lr
 8008092:	4610      	mov	r0, r2
 8008094:	e7fb      	b.n	800808e <__ascii_mbtowc+0x16>
 8008096:	f06f 0001 	mvn.w	r0, #1
 800809a:	e7f8      	b.n	800808e <__ascii_mbtowc+0x16>

0800809c <_Balloc>:
 800809c:	b570      	push	{r4, r5, r6, lr}
 800809e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80080a0:	4604      	mov	r4, r0
 80080a2:	460d      	mov	r5, r1
 80080a4:	b976      	cbnz	r6, 80080c4 <_Balloc+0x28>
 80080a6:	2010      	movs	r0, #16
 80080a8:	f7ff ffde 	bl	8008068 <malloc>
 80080ac:	4602      	mov	r2, r0
 80080ae:	6260      	str	r0, [r4, #36]	; 0x24
 80080b0:	b920      	cbnz	r0, 80080bc <_Balloc+0x20>
 80080b2:	4b18      	ldr	r3, [pc, #96]	; (8008114 <_Balloc+0x78>)
 80080b4:	4818      	ldr	r0, [pc, #96]	; (8008118 <_Balloc+0x7c>)
 80080b6:	2166      	movs	r1, #102	; 0x66
 80080b8:	f000 ff94 	bl	8008fe4 <__assert_func>
 80080bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80080c0:	6006      	str	r6, [r0, #0]
 80080c2:	60c6      	str	r6, [r0, #12]
 80080c4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80080c6:	68f3      	ldr	r3, [r6, #12]
 80080c8:	b183      	cbz	r3, 80080ec <_Balloc+0x50>
 80080ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80080d2:	b9b8      	cbnz	r0, 8008104 <_Balloc+0x68>
 80080d4:	2101      	movs	r1, #1
 80080d6:	fa01 f605 	lsl.w	r6, r1, r5
 80080da:	1d72      	adds	r2, r6, #5
 80080dc:	0092      	lsls	r2, r2, #2
 80080de:	4620      	mov	r0, r4
 80080e0:	f000 fc9d 	bl	8008a1e <_calloc_r>
 80080e4:	b160      	cbz	r0, 8008100 <_Balloc+0x64>
 80080e6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80080ea:	e00e      	b.n	800810a <_Balloc+0x6e>
 80080ec:	2221      	movs	r2, #33	; 0x21
 80080ee:	2104      	movs	r1, #4
 80080f0:	4620      	mov	r0, r4
 80080f2:	f000 fc94 	bl	8008a1e <_calloc_r>
 80080f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80080f8:	60f0      	str	r0, [r6, #12]
 80080fa:	68db      	ldr	r3, [r3, #12]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d1e4      	bne.n	80080ca <_Balloc+0x2e>
 8008100:	2000      	movs	r0, #0
 8008102:	bd70      	pop	{r4, r5, r6, pc}
 8008104:	6802      	ldr	r2, [r0, #0]
 8008106:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800810a:	2300      	movs	r3, #0
 800810c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008110:	e7f7      	b.n	8008102 <_Balloc+0x66>
 8008112:	bf00      	nop
 8008114:	08009a06 	.word	0x08009a06
 8008118:	08009b68 	.word	0x08009b68

0800811c <_Bfree>:
 800811c:	b570      	push	{r4, r5, r6, lr}
 800811e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008120:	4605      	mov	r5, r0
 8008122:	460c      	mov	r4, r1
 8008124:	b976      	cbnz	r6, 8008144 <_Bfree+0x28>
 8008126:	2010      	movs	r0, #16
 8008128:	f7ff ff9e 	bl	8008068 <malloc>
 800812c:	4602      	mov	r2, r0
 800812e:	6268      	str	r0, [r5, #36]	; 0x24
 8008130:	b920      	cbnz	r0, 800813c <_Bfree+0x20>
 8008132:	4b09      	ldr	r3, [pc, #36]	; (8008158 <_Bfree+0x3c>)
 8008134:	4809      	ldr	r0, [pc, #36]	; (800815c <_Bfree+0x40>)
 8008136:	218a      	movs	r1, #138	; 0x8a
 8008138:	f000 ff54 	bl	8008fe4 <__assert_func>
 800813c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008140:	6006      	str	r6, [r0, #0]
 8008142:	60c6      	str	r6, [r0, #12]
 8008144:	b13c      	cbz	r4, 8008156 <_Bfree+0x3a>
 8008146:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008148:	6862      	ldr	r2, [r4, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008150:	6021      	str	r1, [r4, #0]
 8008152:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008156:	bd70      	pop	{r4, r5, r6, pc}
 8008158:	08009a06 	.word	0x08009a06
 800815c:	08009b68 	.word	0x08009b68

08008160 <__multadd>:
 8008160:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008164:	690d      	ldr	r5, [r1, #16]
 8008166:	4607      	mov	r7, r0
 8008168:	460c      	mov	r4, r1
 800816a:	461e      	mov	r6, r3
 800816c:	f101 0c14 	add.w	ip, r1, #20
 8008170:	2000      	movs	r0, #0
 8008172:	f8dc 3000 	ldr.w	r3, [ip]
 8008176:	b299      	uxth	r1, r3
 8008178:	fb02 6101 	mla	r1, r2, r1, r6
 800817c:	0c1e      	lsrs	r6, r3, #16
 800817e:	0c0b      	lsrs	r3, r1, #16
 8008180:	fb02 3306 	mla	r3, r2, r6, r3
 8008184:	b289      	uxth	r1, r1
 8008186:	3001      	adds	r0, #1
 8008188:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800818c:	4285      	cmp	r5, r0
 800818e:	f84c 1b04 	str.w	r1, [ip], #4
 8008192:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008196:	dcec      	bgt.n	8008172 <__multadd+0x12>
 8008198:	b30e      	cbz	r6, 80081de <__multadd+0x7e>
 800819a:	68a3      	ldr	r3, [r4, #8]
 800819c:	42ab      	cmp	r3, r5
 800819e:	dc19      	bgt.n	80081d4 <__multadd+0x74>
 80081a0:	6861      	ldr	r1, [r4, #4]
 80081a2:	4638      	mov	r0, r7
 80081a4:	3101      	adds	r1, #1
 80081a6:	f7ff ff79 	bl	800809c <_Balloc>
 80081aa:	4680      	mov	r8, r0
 80081ac:	b928      	cbnz	r0, 80081ba <__multadd+0x5a>
 80081ae:	4602      	mov	r2, r0
 80081b0:	4b0c      	ldr	r3, [pc, #48]	; (80081e4 <__multadd+0x84>)
 80081b2:	480d      	ldr	r0, [pc, #52]	; (80081e8 <__multadd+0x88>)
 80081b4:	21b5      	movs	r1, #181	; 0xb5
 80081b6:	f000 ff15 	bl	8008fe4 <__assert_func>
 80081ba:	6922      	ldr	r2, [r4, #16]
 80081bc:	3202      	adds	r2, #2
 80081be:	f104 010c 	add.w	r1, r4, #12
 80081c2:	0092      	lsls	r2, r2, #2
 80081c4:	300c      	adds	r0, #12
 80081c6:	f7fc fc75 	bl	8004ab4 <memcpy>
 80081ca:	4621      	mov	r1, r4
 80081cc:	4638      	mov	r0, r7
 80081ce:	f7ff ffa5 	bl	800811c <_Bfree>
 80081d2:	4644      	mov	r4, r8
 80081d4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80081d8:	3501      	adds	r5, #1
 80081da:	615e      	str	r6, [r3, #20]
 80081dc:	6125      	str	r5, [r4, #16]
 80081de:	4620      	mov	r0, r4
 80081e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081e4:	08009a78 	.word	0x08009a78
 80081e8:	08009b68 	.word	0x08009b68

080081ec <__s2b>:
 80081ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081f0:	460c      	mov	r4, r1
 80081f2:	4615      	mov	r5, r2
 80081f4:	461f      	mov	r7, r3
 80081f6:	2209      	movs	r2, #9
 80081f8:	3308      	adds	r3, #8
 80081fa:	4606      	mov	r6, r0
 80081fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8008200:	2100      	movs	r1, #0
 8008202:	2201      	movs	r2, #1
 8008204:	429a      	cmp	r2, r3
 8008206:	db09      	blt.n	800821c <__s2b+0x30>
 8008208:	4630      	mov	r0, r6
 800820a:	f7ff ff47 	bl	800809c <_Balloc>
 800820e:	b940      	cbnz	r0, 8008222 <__s2b+0x36>
 8008210:	4602      	mov	r2, r0
 8008212:	4b19      	ldr	r3, [pc, #100]	; (8008278 <__s2b+0x8c>)
 8008214:	4819      	ldr	r0, [pc, #100]	; (800827c <__s2b+0x90>)
 8008216:	21ce      	movs	r1, #206	; 0xce
 8008218:	f000 fee4 	bl	8008fe4 <__assert_func>
 800821c:	0052      	lsls	r2, r2, #1
 800821e:	3101      	adds	r1, #1
 8008220:	e7f0      	b.n	8008204 <__s2b+0x18>
 8008222:	9b08      	ldr	r3, [sp, #32]
 8008224:	6143      	str	r3, [r0, #20]
 8008226:	2d09      	cmp	r5, #9
 8008228:	f04f 0301 	mov.w	r3, #1
 800822c:	6103      	str	r3, [r0, #16]
 800822e:	dd16      	ble.n	800825e <__s2b+0x72>
 8008230:	f104 0909 	add.w	r9, r4, #9
 8008234:	46c8      	mov	r8, r9
 8008236:	442c      	add	r4, r5
 8008238:	f818 3b01 	ldrb.w	r3, [r8], #1
 800823c:	4601      	mov	r1, r0
 800823e:	3b30      	subs	r3, #48	; 0x30
 8008240:	220a      	movs	r2, #10
 8008242:	4630      	mov	r0, r6
 8008244:	f7ff ff8c 	bl	8008160 <__multadd>
 8008248:	45a0      	cmp	r8, r4
 800824a:	d1f5      	bne.n	8008238 <__s2b+0x4c>
 800824c:	f1a5 0408 	sub.w	r4, r5, #8
 8008250:	444c      	add	r4, r9
 8008252:	1b2d      	subs	r5, r5, r4
 8008254:	1963      	adds	r3, r4, r5
 8008256:	42bb      	cmp	r3, r7
 8008258:	db04      	blt.n	8008264 <__s2b+0x78>
 800825a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800825e:	340a      	adds	r4, #10
 8008260:	2509      	movs	r5, #9
 8008262:	e7f6      	b.n	8008252 <__s2b+0x66>
 8008264:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008268:	4601      	mov	r1, r0
 800826a:	3b30      	subs	r3, #48	; 0x30
 800826c:	220a      	movs	r2, #10
 800826e:	4630      	mov	r0, r6
 8008270:	f7ff ff76 	bl	8008160 <__multadd>
 8008274:	e7ee      	b.n	8008254 <__s2b+0x68>
 8008276:	bf00      	nop
 8008278:	08009a78 	.word	0x08009a78
 800827c:	08009b68 	.word	0x08009b68

08008280 <__hi0bits>:
 8008280:	0c03      	lsrs	r3, r0, #16
 8008282:	041b      	lsls	r3, r3, #16
 8008284:	b9d3      	cbnz	r3, 80082bc <__hi0bits+0x3c>
 8008286:	0400      	lsls	r0, r0, #16
 8008288:	2310      	movs	r3, #16
 800828a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800828e:	bf04      	itt	eq
 8008290:	0200      	lsleq	r0, r0, #8
 8008292:	3308      	addeq	r3, #8
 8008294:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008298:	bf04      	itt	eq
 800829a:	0100      	lsleq	r0, r0, #4
 800829c:	3304      	addeq	r3, #4
 800829e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80082a2:	bf04      	itt	eq
 80082a4:	0080      	lsleq	r0, r0, #2
 80082a6:	3302      	addeq	r3, #2
 80082a8:	2800      	cmp	r0, #0
 80082aa:	db05      	blt.n	80082b8 <__hi0bits+0x38>
 80082ac:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80082b0:	f103 0301 	add.w	r3, r3, #1
 80082b4:	bf08      	it	eq
 80082b6:	2320      	moveq	r3, #32
 80082b8:	4618      	mov	r0, r3
 80082ba:	4770      	bx	lr
 80082bc:	2300      	movs	r3, #0
 80082be:	e7e4      	b.n	800828a <__hi0bits+0xa>

080082c0 <__lo0bits>:
 80082c0:	6803      	ldr	r3, [r0, #0]
 80082c2:	f013 0207 	ands.w	r2, r3, #7
 80082c6:	4601      	mov	r1, r0
 80082c8:	d00b      	beq.n	80082e2 <__lo0bits+0x22>
 80082ca:	07da      	lsls	r2, r3, #31
 80082cc:	d423      	bmi.n	8008316 <__lo0bits+0x56>
 80082ce:	0798      	lsls	r0, r3, #30
 80082d0:	bf49      	itett	mi
 80082d2:	085b      	lsrmi	r3, r3, #1
 80082d4:	089b      	lsrpl	r3, r3, #2
 80082d6:	2001      	movmi	r0, #1
 80082d8:	600b      	strmi	r3, [r1, #0]
 80082da:	bf5c      	itt	pl
 80082dc:	600b      	strpl	r3, [r1, #0]
 80082de:	2002      	movpl	r0, #2
 80082e0:	4770      	bx	lr
 80082e2:	b298      	uxth	r0, r3
 80082e4:	b9a8      	cbnz	r0, 8008312 <__lo0bits+0x52>
 80082e6:	0c1b      	lsrs	r3, r3, #16
 80082e8:	2010      	movs	r0, #16
 80082ea:	b2da      	uxtb	r2, r3
 80082ec:	b90a      	cbnz	r2, 80082f2 <__lo0bits+0x32>
 80082ee:	3008      	adds	r0, #8
 80082f0:	0a1b      	lsrs	r3, r3, #8
 80082f2:	071a      	lsls	r2, r3, #28
 80082f4:	bf04      	itt	eq
 80082f6:	091b      	lsreq	r3, r3, #4
 80082f8:	3004      	addeq	r0, #4
 80082fa:	079a      	lsls	r2, r3, #30
 80082fc:	bf04      	itt	eq
 80082fe:	089b      	lsreq	r3, r3, #2
 8008300:	3002      	addeq	r0, #2
 8008302:	07da      	lsls	r2, r3, #31
 8008304:	d403      	bmi.n	800830e <__lo0bits+0x4e>
 8008306:	085b      	lsrs	r3, r3, #1
 8008308:	f100 0001 	add.w	r0, r0, #1
 800830c:	d005      	beq.n	800831a <__lo0bits+0x5a>
 800830e:	600b      	str	r3, [r1, #0]
 8008310:	4770      	bx	lr
 8008312:	4610      	mov	r0, r2
 8008314:	e7e9      	b.n	80082ea <__lo0bits+0x2a>
 8008316:	2000      	movs	r0, #0
 8008318:	4770      	bx	lr
 800831a:	2020      	movs	r0, #32
 800831c:	4770      	bx	lr
	...

08008320 <__i2b>:
 8008320:	b510      	push	{r4, lr}
 8008322:	460c      	mov	r4, r1
 8008324:	2101      	movs	r1, #1
 8008326:	f7ff feb9 	bl	800809c <_Balloc>
 800832a:	4602      	mov	r2, r0
 800832c:	b928      	cbnz	r0, 800833a <__i2b+0x1a>
 800832e:	4b05      	ldr	r3, [pc, #20]	; (8008344 <__i2b+0x24>)
 8008330:	4805      	ldr	r0, [pc, #20]	; (8008348 <__i2b+0x28>)
 8008332:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008336:	f000 fe55 	bl	8008fe4 <__assert_func>
 800833a:	2301      	movs	r3, #1
 800833c:	6144      	str	r4, [r0, #20]
 800833e:	6103      	str	r3, [r0, #16]
 8008340:	bd10      	pop	{r4, pc}
 8008342:	bf00      	nop
 8008344:	08009a78 	.word	0x08009a78
 8008348:	08009b68 	.word	0x08009b68

0800834c <__multiply>:
 800834c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008350:	4691      	mov	r9, r2
 8008352:	690a      	ldr	r2, [r1, #16]
 8008354:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008358:	429a      	cmp	r2, r3
 800835a:	bfb8      	it	lt
 800835c:	460b      	movlt	r3, r1
 800835e:	460c      	mov	r4, r1
 8008360:	bfbc      	itt	lt
 8008362:	464c      	movlt	r4, r9
 8008364:	4699      	movlt	r9, r3
 8008366:	6927      	ldr	r7, [r4, #16]
 8008368:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800836c:	68a3      	ldr	r3, [r4, #8]
 800836e:	6861      	ldr	r1, [r4, #4]
 8008370:	eb07 060a 	add.w	r6, r7, sl
 8008374:	42b3      	cmp	r3, r6
 8008376:	b085      	sub	sp, #20
 8008378:	bfb8      	it	lt
 800837a:	3101      	addlt	r1, #1
 800837c:	f7ff fe8e 	bl	800809c <_Balloc>
 8008380:	b930      	cbnz	r0, 8008390 <__multiply+0x44>
 8008382:	4602      	mov	r2, r0
 8008384:	4b44      	ldr	r3, [pc, #272]	; (8008498 <__multiply+0x14c>)
 8008386:	4845      	ldr	r0, [pc, #276]	; (800849c <__multiply+0x150>)
 8008388:	f240 115d 	movw	r1, #349	; 0x15d
 800838c:	f000 fe2a 	bl	8008fe4 <__assert_func>
 8008390:	f100 0514 	add.w	r5, r0, #20
 8008394:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008398:	462b      	mov	r3, r5
 800839a:	2200      	movs	r2, #0
 800839c:	4543      	cmp	r3, r8
 800839e:	d321      	bcc.n	80083e4 <__multiply+0x98>
 80083a0:	f104 0314 	add.w	r3, r4, #20
 80083a4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80083a8:	f109 0314 	add.w	r3, r9, #20
 80083ac:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80083b0:	9202      	str	r2, [sp, #8]
 80083b2:	1b3a      	subs	r2, r7, r4
 80083b4:	3a15      	subs	r2, #21
 80083b6:	f022 0203 	bic.w	r2, r2, #3
 80083ba:	3204      	adds	r2, #4
 80083bc:	f104 0115 	add.w	r1, r4, #21
 80083c0:	428f      	cmp	r7, r1
 80083c2:	bf38      	it	cc
 80083c4:	2204      	movcc	r2, #4
 80083c6:	9201      	str	r2, [sp, #4]
 80083c8:	9a02      	ldr	r2, [sp, #8]
 80083ca:	9303      	str	r3, [sp, #12]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d80c      	bhi.n	80083ea <__multiply+0x9e>
 80083d0:	2e00      	cmp	r6, #0
 80083d2:	dd03      	ble.n	80083dc <__multiply+0x90>
 80083d4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d05a      	beq.n	8008492 <__multiply+0x146>
 80083dc:	6106      	str	r6, [r0, #16]
 80083de:	b005      	add	sp, #20
 80083e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083e4:	f843 2b04 	str.w	r2, [r3], #4
 80083e8:	e7d8      	b.n	800839c <__multiply+0x50>
 80083ea:	f8b3 a000 	ldrh.w	sl, [r3]
 80083ee:	f1ba 0f00 	cmp.w	sl, #0
 80083f2:	d024      	beq.n	800843e <__multiply+0xf2>
 80083f4:	f104 0e14 	add.w	lr, r4, #20
 80083f8:	46a9      	mov	r9, r5
 80083fa:	f04f 0c00 	mov.w	ip, #0
 80083fe:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008402:	f8d9 1000 	ldr.w	r1, [r9]
 8008406:	fa1f fb82 	uxth.w	fp, r2
 800840a:	b289      	uxth	r1, r1
 800840c:	fb0a 110b 	mla	r1, sl, fp, r1
 8008410:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008414:	f8d9 2000 	ldr.w	r2, [r9]
 8008418:	4461      	add	r1, ip
 800841a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800841e:	fb0a c20b 	mla	r2, sl, fp, ip
 8008422:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008426:	b289      	uxth	r1, r1
 8008428:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800842c:	4577      	cmp	r7, lr
 800842e:	f849 1b04 	str.w	r1, [r9], #4
 8008432:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008436:	d8e2      	bhi.n	80083fe <__multiply+0xb2>
 8008438:	9a01      	ldr	r2, [sp, #4]
 800843a:	f845 c002 	str.w	ip, [r5, r2]
 800843e:	9a03      	ldr	r2, [sp, #12]
 8008440:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008444:	3304      	adds	r3, #4
 8008446:	f1b9 0f00 	cmp.w	r9, #0
 800844a:	d020      	beq.n	800848e <__multiply+0x142>
 800844c:	6829      	ldr	r1, [r5, #0]
 800844e:	f104 0c14 	add.w	ip, r4, #20
 8008452:	46ae      	mov	lr, r5
 8008454:	f04f 0a00 	mov.w	sl, #0
 8008458:	f8bc b000 	ldrh.w	fp, [ip]
 800845c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008460:	fb09 220b 	mla	r2, r9, fp, r2
 8008464:	4492      	add	sl, r2
 8008466:	b289      	uxth	r1, r1
 8008468:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800846c:	f84e 1b04 	str.w	r1, [lr], #4
 8008470:	f85c 2b04 	ldr.w	r2, [ip], #4
 8008474:	f8be 1000 	ldrh.w	r1, [lr]
 8008478:	0c12      	lsrs	r2, r2, #16
 800847a:	fb09 1102 	mla	r1, r9, r2, r1
 800847e:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8008482:	4567      	cmp	r7, ip
 8008484:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008488:	d8e6      	bhi.n	8008458 <__multiply+0x10c>
 800848a:	9a01      	ldr	r2, [sp, #4]
 800848c:	50a9      	str	r1, [r5, r2]
 800848e:	3504      	adds	r5, #4
 8008490:	e79a      	b.n	80083c8 <__multiply+0x7c>
 8008492:	3e01      	subs	r6, #1
 8008494:	e79c      	b.n	80083d0 <__multiply+0x84>
 8008496:	bf00      	nop
 8008498:	08009a78 	.word	0x08009a78
 800849c:	08009b68 	.word	0x08009b68

080084a0 <__pow5mult>:
 80084a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80084a4:	4615      	mov	r5, r2
 80084a6:	f012 0203 	ands.w	r2, r2, #3
 80084aa:	4606      	mov	r6, r0
 80084ac:	460f      	mov	r7, r1
 80084ae:	d007      	beq.n	80084c0 <__pow5mult+0x20>
 80084b0:	4c25      	ldr	r4, [pc, #148]	; (8008548 <__pow5mult+0xa8>)
 80084b2:	3a01      	subs	r2, #1
 80084b4:	2300      	movs	r3, #0
 80084b6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80084ba:	f7ff fe51 	bl	8008160 <__multadd>
 80084be:	4607      	mov	r7, r0
 80084c0:	10ad      	asrs	r5, r5, #2
 80084c2:	d03d      	beq.n	8008540 <__pow5mult+0xa0>
 80084c4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80084c6:	b97c      	cbnz	r4, 80084e8 <__pow5mult+0x48>
 80084c8:	2010      	movs	r0, #16
 80084ca:	f7ff fdcd 	bl	8008068 <malloc>
 80084ce:	4602      	mov	r2, r0
 80084d0:	6270      	str	r0, [r6, #36]	; 0x24
 80084d2:	b928      	cbnz	r0, 80084e0 <__pow5mult+0x40>
 80084d4:	4b1d      	ldr	r3, [pc, #116]	; (800854c <__pow5mult+0xac>)
 80084d6:	481e      	ldr	r0, [pc, #120]	; (8008550 <__pow5mult+0xb0>)
 80084d8:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80084dc:	f000 fd82 	bl	8008fe4 <__assert_func>
 80084e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80084e4:	6004      	str	r4, [r0, #0]
 80084e6:	60c4      	str	r4, [r0, #12]
 80084e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80084ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80084f0:	b94c      	cbnz	r4, 8008506 <__pow5mult+0x66>
 80084f2:	f240 2171 	movw	r1, #625	; 0x271
 80084f6:	4630      	mov	r0, r6
 80084f8:	f7ff ff12 	bl	8008320 <__i2b>
 80084fc:	2300      	movs	r3, #0
 80084fe:	f8c8 0008 	str.w	r0, [r8, #8]
 8008502:	4604      	mov	r4, r0
 8008504:	6003      	str	r3, [r0, #0]
 8008506:	f04f 0900 	mov.w	r9, #0
 800850a:	07eb      	lsls	r3, r5, #31
 800850c:	d50a      	bpl.n	8008524 <__pow5mult+0x84>
 800850e:	4639      	mov	r1, r7
 8008510:	4622      	mov	r2, r4
 8008512:	4630      	mov	r0, r6
 8008514:	f7ff ff1a 	bl	800834c <__multiply>
 8008518:	4639      	mov	r1, r7
 800851a:	4680      	mov	r8, r0
 800851c:	4630      	mov	r0, r6
 800851e:	f7ff fdfd 	bl	800811c <_Bfree>
 8008522:	4647      	mov	r7, r8
 8008524:	106d      	asrs	r5, r5, #1
 8008526:	d00b      	beq.n	8008540 <__pow5mult+0xa0>
 8008528:	6820      	ldr	r0, [r4, #0]
 800852a:	b938      	cbnz	r0, 800853c <__pow5mult+0x9c>
 800852c:	4622      	mov	r2, r4
 800852e:	4621      	mov	r1, r4
 8008530:	4630      	mov	r0, r6
 8008532:	f7ff ff0b 	bl	800834c <__multiply>
 8008536:	6020      	str	r0, [r4, #0]
 8008538:	f8c0 9000 	str.w	r9, [r0]
 800853c:	4604      	mov	r4, r0
 800853e:	e7e4      	b.n	800850a <__pow5mult+0x6a>
 8008540:	4638      	mov	r0, r7
 8008542:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008546:	bf00      	nop
 8008548:	08009cb8 	.word	0x08009cb8
 800854c:	08009a06 	.word	0x08009a06
 8008550:	08009b68 	.word	0x08009b68

08008554 <__lshift>:
 8008554:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008558:	460c      	mov	r4, r1
 800855a:	6849      	ldr	r1, [r1, #4]
 800855c:	6923      	ldr	r3, [r4, #16]
 800855e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008562:	68a3      	ldr	r3, [r4, #8]
 8008564:	4607      	mov	r7, r0
 8008566:	4691      	mov	r9, r2
 8008568:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800856c:	f108 0601 	add.w	r6, r8, #1
 8008570:	42b3      	cmp	r3, r6
 8008572:	db0b      	blt.n	800858c <__lshift+0x38>
 8008574:	4638      	mov	r0, r7
 8008576:	f7ff fd91 	bl	800809c <_Balloc>
 800857a:	4605      	mov	r5, r0
 800857c:	b948      	cbnz	r0, 8008592 <__lshift+0x3e>
 800857e:	4602      	mov	r2, r0
 8008580:	4b2a      	ldr	r3, [pc, #168]	; (800862c <__lshift+0xd8>)
 8008582:	482b      	ldr	r0, [pc, #172]	; (8008630 <__lshift+0xdc>)
 8008584:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008588:	f000 fd2c 	bl	8008fe4 <__assert_func>
 800858c:	3101      	adds	r1, #1
 800858e:	005b      	lsls	r3, r3, #1
 8008590:	e7ee      	b.n	8008570 <__lshift+0x1c>
 8008592:	2300      	movs	r3, #0
 8008594:	f100 0114 	add.w	r1, r0, #20
 8008598:	f100 0210 	add.w	r2, r0, #16
 800859c:	4618      	mov	r0, r3
 800859e:	4553      	cmp	r3, sl
 80085a0:	db37      	blt.n	8008612 <__lshift+0xbe>
 80085a2:	6920      	ldr	r0, [r4, #16]
 80085a4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80085a8:	f104 0314 	add.w	r3, r4, #20
 80085ac:	f019 091f 	ands.w	r9, r9, #31
 80085b0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80085b4:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80085b8:	d02f      	beq.n	800861a <__lshift+0xc6>
 80085ba:	f1c9 0e20 	rsb	lr, r9, #32
 80085be:	468a      	mov	sl, r1
 80085c0:	f04f 0c00 	mov.w	ip, #0
 80085c4:	681a      	ldr	r2, [r3, #0]
 80085c6:	fa02 f209 	lsl.w	r2, r2, r9
 80085ca:	ea42 020c 	orr.w	r2, r2, ip
 80085ce:	f84a 2b04 	str.w	r2, [sl], #4
 80085d2:	f853 2b04 	ldr.w	r2, [r3], #4
 80085d6:	4298      	cmp	r0, r3
 80085d8:	fa22 fc0e 	lsr.w	ip, r2, lr
 80085dc:	d8f2      	bhi.n	80085c4 <__lshift+0x70>
 80085de:	1b03      	subs	r3, r0, r4
 80085e0:	3b15      	subs	r3, #21
 80085e2:	f023 0303 	bic.w	r3, r3, #3
 80085e6:	3304      	adds	r3, #4
 80085e8:	f104 0215 	add.w	r2, r4, #21
 80085ec:	4290      	cmp	r0, r2
 80085ee:	bf38      	it	cc
 80085f0:	2304      	movcc	r3, #4
 80085f2:	f841 c003 	str.w	ip, [r1, r3]
 80085f6:	f1bc 0f00 	cmp.w	ip, #0
 80085fa:	d001      	beq.n	8008600 <__lshift+0xac>
 80085fc:	f108 0602 	add.w	r6, r8, #2
 8008600:	3e01      	subs	r6, #1
 8008602:	4638      	mov	r0, r7
 8008604:	612e      	str	r6, [r5, #16]
 8008606:	4621      	mov	r1, r4
 8008608:	f7ff fd88 	bl	800811c <_Bfree>
 800860c:	4628      	mov	r0, r5
 800860e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008612:	f842 0f04 	str.w	r0, [r2, #4]!
 8008616:	3301      	adds	r3, #1
 8008618:	e7c1      	b.n	800859e <__lshift+0x4a>
 800861a:	3904      	subs	r1, #4
 800861c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008620:	f841 2f04 	str.w	r2, [r1, #4]!
 8008624:	4298      	cmp	r0, r3
 8008626:	d8f9      	bhi.n	800861c <__lshift+0xc8>
 8008628:	e7ea      	b.n	8008600 <__lshift+0xac>
 800862a:	bf00      	nop
 800862c:	08009a78 	.word	0x08009a78
 8008630:	08009b68 	.word	0x08009b68

08008634 <__mcmp>:
 8008634:	b530      	push	{r4, r5, lr}
 8008636:	6902      	ldr	r2, [r0, #16]
 8008638:	690c      	ldr	r4, [r1, #16]
 800863a:	1b12      	subs	r2, r2, r4
 800863c:	d10e      	bne.n	800865c <__mcmp+0x28>
 800863e:	f100 0314 	add.w	r3, r0, #20
 8008642:	3114      	adds	r1, #20
 8008644:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008648:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800864c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008650:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008654:	42a5      	cmp	r5, r4
 8008656:	d003      	beq.n	8008660 <__mcmp+0x2c>
 8008658:	d305      	bcc.n	8008666 <__mcmp+0x32>
 800865a:	2201      	movs	r2, #1
 800865c:	4610      	mov	r0, r2
 800865e:	bd30      	pop	{r4, r5, pc}
 8008660:	4283      	cmp	r3, r0
 8008662:	d3f3      	bcc.n	800864c <__mcmp+0x18>
 8008664:	e7fa      	b.n	800865c <__mcmp+0x28>
 8008666:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800866a:	e7f7      	b.n	800865c <__mcmp+0x28>

0800866c <__mdiff>:
 800866c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008670:	460c      	mov	r4, r1
 8008672:	4606      	mov	r6, r0
 8008674:	4611      	mov	r1, r2
 8008676:	4620      	mov	r0, r4
 8008678:	4690      	mov	r8, r2
 800867a:	f7ff ffdb 	bl	8008634 <__mcmp>
 800867e:	1e05      	subs	r5, r0, #0
 8008680:	d110      	bne.n	80086a4 <__mdiff+0x38>
 8008682:	4629      	mov	r1, r5
 8008684:	4630      	mov	r0, r6
 8008686:	f7ff fd09 	bl	800809c <_Balloc>
 800868a:	b930      	cbnz	r0, 800869a <__mdiff+0x2e>
 800868c:	4b3a      	ldr	r3, [pc, #232]	; (8008778 <__mdiff+0x10c>)
 800868e:	4602      	mov	r2, r0
 8008690:	f240 2132 	movw	r1, #562	; 0x232
 8008694:	4839      	ldr	r0, [pc, #228]	; (800877c <__mdiff+0x110>)
 8008696:	f000 fca5 	bl	8008fe4 <__assert_func>
 800869a:	2301      	movs	r3, #1
 800869c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80086a0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086a4:	bfa4      	itt	ge
 80086a6:	4643      	movge	r3, r8
 80086a8:	46a0      	movge	r8, r4
 80086aa:	4630      	mov	r0, r6
 80086ac:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80086b0:	bfa6      	itte	ge
 80086b2:	461c      	movge	r4, r3
 80086b4:	2500      	movge	r5, #0
 80086b6:	2501      	movlt	r5, #1
 80086b8:	f7ff fcf0 	bl	800809c <_Balloc>
 80086bc:	b920      	cbnz	r0, 80086c8 <__mdiff+0x5c>
 80086be:	4b2e      	ldr	r3, [pc, #184]	; (8008778 <__mdiff+0x10c>)
 80086c0:	4602      	mov	r2, r0
 80086c2:	f44f 7110 	mov.w	r1, #576	; 0x240
 80086c6:	e7e5      	b.n	8008694 <__mdiff+0x28>
 80086c8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80086cc:	6926      	ldr	r6, [r4, #16]
 80086ce:	60c5      	str	r5, [r0, #12]
 80086d0:	f104 0914 	add.w	r9, r4, #20
 80086d4:	f108 0514 	add.w	r5, r8, #20
 80086d8:	f100 0e14 	add.w	lr, r0, #20
 80086dc:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80086e0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80086e4:	f108 0210 	add.w	r2, r8, #16
 80086e8:	46f2      	mov	sl, lr
 80086ea:	2100      	movs	r1, #0
 80086ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80086f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80086f4:	fa1f f883 	uxth.w	r8, r3
 80086f8:	fa11 f18b 	uxtah	r1, r1, fp
 80086fc:	0c1b      	lsrs	r3, r3, #16
 80086fe:	eba1 0808 	sub.w	r8, r1, r8
 8008702:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008706:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800870a:	fa1f f888 	uxth.w	r8, r8
 800870e:	1419      	asrs	r1, r3, #16
 8008710:	454e      	cmp	r6, r9
 8008712:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008716:	f84a 3b04 	str.w	r3, [sl], #4
 800871a:	d8e7      	bhi.n	80086ec <__mdiff+0x80>
 800871c:	1b33      	subs	r3, r6, r4
 800871e:	3b15      	subs	r3, #21
 8008720:	f023 0303 	bic.w	r3, r3, #3
 8008724:	3304      	adds	r3, #4
 8008726:	3415      	adds	r4, #21
 8008728:	42a6      	cmp	r6, r4
 800872a:	bf38      	it	cc
 800872c:	2304      	movcc	r3, #4
 800872e:	441d      	add	r5, r3
 8008730:	4473      	add	r3, lr
 8008732:	469e      	mov	lr, r3
 8008734:	462e      	mov	r6, r5
 8008736:	4566      	cmp	r6, ip
 8008738:	d30e      	bcc.n	8008758 <__mdiff+0xec>
 800873a:	f10c 0203 	add.w	r2, ip, #3
 800873e:	1b52      	subs	r2, r2, r5
 8008740:	f022 0203 	bic.w	r2, r2, #3
 8008744:	3d03      	subs	r5, #3
 8008746:	45ac      	cmp	ip, r5
 8008748:	bf38      	it	cc
 800874a:	2200      	movcc	r2, #0
 800874c:	441a      	add	r2, r3
 800874e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008752:	b17b      	cbz	r3, 8008774 <__mdiff+0x108>
 8008754:	6107      	str	r7, [r0, #16]
 8008756:	e7a3      	b.n	80086a0 <__mdiff+0x34>
 8008758:	f856 8b04 	ldr.w	r8, [r6], #4
 800875c:	fa11 f288 	uxtah	r2, r1, r8
 8008760:	1414      	asrs	r4, r2, #16
 8008762:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008766:	b292      	uxth	r2, r2
 8008768:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800876c:	f84e 2b04 	str.w	r2, [lr], #4
 8008770:	1421      	asrs	r1, r4, #16
 8008772:	e7e0      	b.n	8008736 <__mdiff+0xca>
 8008774:	3f01      	subs	r7, #1
 8008776:	e7ea      	b.n	800874e <__mdiff+0xe2>
 8008778:	08009a78 	.word	0x08009a78
 800877c:	08009b68 	.word	0x08009b68

08008780 <__ulp>:
 8008780:	b082      	sub	sp, #8
 8008782:	ed8d 0b00 	vstr	d0, [sp]
 8008786:	9b01      	ldr	r3, [sp, #4]
 8008788:	4912      	ldr	r1, [pc, #72]	; (80087d4 <__ulp+0x54>)
 800878a:	4019      	ands	r1, r3
 800878c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8008790:	2900      	cmp	r1, #0
 8008792:	dd05      	ble.n	80087a0 <__ulp+0x20>
 8008794:	2200      	movs	r2, #0
 8008796:	460b      	mov	r3, r1
 8008798:	ec43 2b10 	vmov	d0, r2, r3
 800879c:	b002      	add	sp, #8
 800879e:	4770      	bx	lr
 80087a0:	4249      	negs	r1, r1
 80087a2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 80087a6:	ea4f 5021 	mov.w	r0, r1, asr #20
 80087aa:	f04f 0200 	mov.w	r2, #0
 80087ae:	f04f 0300 	mov.w	r3, #0
 80087b2:	da04      	bge.n	80087be <__ulp+0x3e>
 80087b4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 80087b8:	fa41 f300 	asr.w	r3, r1, r0
 80087bc:	e7ec      	b.n	8008798 <__ulp+0x18>
 80087be:	f1a0 0114 	sub.w	r1, r0, #20
 80087c2:	291e      	cmp	r1, #30
 80087c4:	bfda      	itte	le
 80087c6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 80087ca:	fa20 f101 	lsrle.w	r1, r0, r1
 80087ce:	2101      	movgt	r1, #1
 80087d0:	460a      	mov	r2, r1
 80087d2:	e7e1      	b.n	8008798 <__ulp+0x18>
 80087d4:	7ff00000 	.word	0x7ff00000

080087d8 <__b2d>:
 80087d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087da:	6905      	ldr	r5, [r0, #16]
 80087dc:	f100 0714 	add.w	r7, r0, #20
 80087e0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 80087e4:	1f2e      	subs	r6, r5, #4
 80087e6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80087ea:	4620      	mov	r0, r4
 80087ec:	f7ff fd48 	bl	8008280 <__hi0bits>
 80087f0:	f1c0 0320 	rsb	r3, r0, #32
 80087f4:	280a      	cmp	r0, #10
 80087f6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8008874 <__b2d+0x9c>
 80087fa:	600b      	str	r3, [r1, #0]
 80087fc:	dc14      	bgt.n	8008828 <__b2d+0x50>
 80087fe:	f1c0 0e0b 	rsb	lr, r0, #11
 8008802:	fa24 f10e 	lsr.w	r1, r4, lr
 8008806:	42b7      	cmp	r7, r6
 8008808:	ea41 030c 	orr.w	r3, r1, ip
 800880c:	bf34      	ite	cc
 800880e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008812:	2100      	movcs	r1, #0
 8008814:	3015      	adds	r0, #21
 8008816:	fa04 f000 	lsl.w	r0, r4, r0
 800881a:	fa21 f10e 	lsr.w	r1, r1, lr
 800881e:	ea40 0201 	orr.w	r2, r0, r1
 8008822:	ec43 2b10 	vmov	d0, r2, r3
 8008826:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008828:	42b7      	cmp	r7, r6
 800882a:	bf3a      	itte	cc
 800882c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008830:	f1a5 0608 	subcc.w	r6, r5, #8
 8008834:	2100      	movcs	r1, #0
 8008836:	380b      	subs	r0, #11
 8008838:	d017      	beq.n	800886a <__b2d+0x92>
 800883a:	f1c0 0c20 	rsb	ip, r0, #32
 800883e:	fa04 f500 	lsl.w	r5, r4, r0
 8008842:	42be      	cmp	r6, r7
 8008844:	fa21 f40c 	lsr.w	r4, r1, ip
 8008848:	ea45 0504 	orr.w	r5, r5, r4
 800884c:	bf8c      	ite	hi
 800884e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8008852:	2400      	movls	r4, #0
 8008854:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008858:	fa01 f000 	lsl.w	r0, r1, r0
 800885c:	fa24 f40c 	lsr.w	r4, r4, ip
 8008860:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008864:	ea40 0204 	orr.w	r2, r0, r4
 8008868:	e7db      	b.n	8008822 <__b2d+0x4a>
 800886a:	ea44 030c 	orr.w	r3, r4, ip
 800886e:	460a      	mov	r2, r1
 8008870:	e7d7      	b.n	8008822 <__b2d+0x4a>
 8008872:	bf00      	nop
 8008874:	3ff00000 	.word	0x3ff00000

08008878 <__d2b>:
 8008878:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800887c:	4689      	mov	r9, r1
 800887e:	2101      	movs	r1, #1
 8008880:	ec57 6b10 	vmov	r6, r7, d0
 8008884:	4690      	mov	r8, r2
 8008886:	f7ff fc09 	bl	800809c <_Balloc>
 800888a:	4604      	mov	r4, r0
 800888c:	b930      	cbnz	r0, 800889c <__d2b+0x24>
 800888e:	4602      	mov	r2, r0
 8008890:	4b25      	ldr	r3, [pc, #148]	; (8008928 <__d2b+0xb0>)
 8008892:	4826      	ldr	r0, [pc, #152]	; (800892c <__d2b+0xb4>)
 8008894:	f240 310a 	movw	r1, #778	; 0x30a
 8008898:	f000 fba4 	bl	8008fe4 <__assert_func>
 800889c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80088a0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80088a4:	bb35      	cbnz	r5, 80088f4 <__d2b+0x7c>
 80088a6:	2e00      	cmp	r6, #0
 80088a8:	9301      	str	r3, [sp, #4]
 80088aa:	d028      	beq.n	80088fe <__d2b+0x86>
 80088ac:	4668      	mov	r0, sp
 80088ae:	9600      	str	r6, [sp, #0]
 80088b0:	f7ff fd06 	bl	80082c0 <__lo0bits>
 80088b4:	9900      	ldr	r1, [sp, #0]
 80088b6:	b300      	cbz	r0, 80088fa <__d2b+0x82>
 80088b8:	9a01      	ldr	r2, [sp, #4]
 80088ba:	f1c0 0320 	rsb	r3, r0, #32
 80088be:	fa02 f303 	lsl.w	r3, r2, r3
 80088c2:	430b      	orrs	r3, r1
 80088c4:	40c2      	lsrs	r2, r0
 80088c6:	6163      	str	r3, [r4, #20]
 80088c8:	9201      	str	r2, [sp, #4]
 80088ca:	9b01      	ldr	r3, [sp, #4]
 80088cc:	61a3      	str	r3, [r4, #24]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	bf14      	ite	ne
 80088d2:	2202      	movne	r2, #2
 80088d4:	2201      	moveq	r2, #1
 80088d6:	6122      	str	r2, [r4, #16]
 80088d8:	b1d5      	cbz	r5, 8008910 <__d2b+0x98>
 80088da:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80088de:	4405      	add	r5, r0
 80088e0:	f8c9 5000 	str.w	r5, [r9]
 80088e4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80088e8:	f8c8 0000 	str.w	r0, [r8]
 80088ec:	4620      	mov	r0, r4
 80088ee:	b003      	add	sp, #12
 80088f0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80088f4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80088f8:	e7d5      	b.n	80088a6 <__d2b+0x2e>
 80088fa:	6161      	str	r1, [r4, #20]
 80088fc:	e7e5      	b.n	80088ca <__d2b+0x52>
 80088fe:	a801      	add	r0, sp, #4
 8008900:	f7ff fcde 	bl	80082c0 <__lo0bits>
 8008904:	9b01      	ldr	r3, [sp, #4]
 8008906:	6163      	str	r3, [r4, #20]
 8008908:	2201      	movs	r2, #1
 800890a:	6122      	str	r2, [r4, #16]
 800890c:	3020      	adds	r0, #32
 800890e:	e7e3      	b.n	80088d8 <__d2b+0x60>
 8008910:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008914:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008918:	f8c9 0000 	str.w	r0, [r9]
 800891c:	6918      	ldr	r0, [r3, #16]
 800891e:	f7ff fcaf 	bl	8008280 <__hi0bits>
 8008922:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008926:	e7df      	b.n	80088e8 <__d2b+0x70>
 8008928:	08009a78 	.word	0x08009a78
 800892c:	08009b68 	.word	0x08009b68

08008930 <__ratio>:
 8008930:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008934:	4688      	mov	r8, r1
 8008936:	4669      	mov	r1, sp
 8008938:	4681      	mov	r9, r0
 800893a:	f7ff ff4d 	bl	80087d8 <__b2d>
 800893e:	a901      	add	r1, sp, #4
 8008940:	4640      	mov	r0, r8
 8008942:	ec55 4b10 	vmov	r4, r5, d0
 8008946:	f7ff ff47 	bl	80087d8 <__b2d>
 800894a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800894e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008952:	eba3 0c02 	sub.w	ip, r3, r2
 8008956:	e9dd 3200 	ldrd	r3, r2, [sp]
 800895a:	1a9b      	subs	r3, r3, r2
 800895c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008960:	ec51 0b10 	vmov	r0, r1, d0
 8008964:	2b00      	cmp	r3, #0
 8008966:	bfd6      	itet	le
 8008968:	460a      	movle	r2, r1
 800896a:	462a      	movgt	r2, r5
 800896c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008970:	468b      	mov	fp, r1
 8008972:	462f      	mov	r7, r5
 8008974:	bfd4      	ite	le
 8008976:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800897a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800897e:	4620      	mov	r0, r4
 8008980:	ee10 2a10 	vmov	r2, s0
 8008984:	465b      	mov	r3, fp
 8008986:	4639      	mov	r1, r7
 8008988:	f7f7 ff70 	bl	800086c <__aeabi_ddiv>
 800898c:	ec41 0b10 	vmov	d0, r0, r1
 8008990:	b003      	add	sp, #12
 8008992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008996 <__copybits>:
 8008996:	3901      	subs	r1, #1
 8008998:	b570      	push	{r4, r5, r6, lr}
 800899a:	1149      	asrs	r1, r1, #5
 800899c:	6914      	ldr	r4, [r2, #16]
 800899e:	3101      	adds	r1, #1
 80089a0:	f102 0314 	add.w	r3, r2, #20
 80089a4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80089a8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80089ac:	1f05      	subs	r5, r0, #4
 80089ae:	42a3      	cmp	r3, r4
 80089b0:	d30c      	bcc.n	80089cc <__copybits+0x36>
 80089b2:	1aa3      	subs	r3, r4, r2
 80089b4:	3b11      	subs	r3, #17
 80089b6:	f023 0303 	bic.w	r3, r3, #3
 80089ba:	3211      	adds	r2, #17
 80089bc:	42a2      	cmp	r2, r4
 80089be:	bf88      	it	hi
 80089c0:	2300      	movhi	r3, #0
 80089c2:	4418      	add	r0, r3
 80089c4:	2300      	movs	r3, #0
 80089c6:	4288      	cmp	r0, r1
 80089c8:	d305      	bcc.n	80089d6 <__copybits+0x40>
 80089ca:	bd70      	pop	{r4, r5, r6, pc}
 80089cc:	f853 6b04 	ldr.w	r6, [r3], #4
 80089d0:	f845 6f04 	str.w	r6, [r5, #4]!
 80089d4:	e7eb      	b.n	80089ae <__copybits+0x18>
 80089d6:	f840 3b04 	str.w	r3, [r0], #4
 80089da:	e7f4      	b.n	80089c6 <__copybits+0x30>

080089dc <__any_on>:
 80089dc:	f100 0214 	add.w	r2, r0, #20
 80089e0:	6900      	ldr	r0, [r0, #16]
 80089e2:	114b      	asrs	r3, r1, #5
 80089e4:	4298      	cmp	r0, r3
 80089e6:	b510      	push	{r4, lr}
 80089e8:	db11      	blt.n	8008a0e <__any_on+0x32>
 80089ea:	dd0a      	ble.n	8008a02 <__any_on+0x26>
 80089ec:	f011 011f 	ands.w	r1, r1, #31
 80089f0:	d007      	beq.n	8008a02 <__any_on+0x26>
 80089f2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80089f6:	fa24 f001 	lsr.w	r0, r4, r1
 80089fa:	fa00 f101 	lsl.w	r1, r0, r1
 80089fe:	428c      	cmp	r4, r1
 8008a00:	d10b      	bne.n	8008a1a <__any_on+0x3e>
 8008a02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d803      	bhi.n	8008a12 <__any_on+0x36>
 8008a0a:	2000      	movs	r0, #0
 8008a0c:	bd10      	pop	{r4, pc}
 8008a0e:	4603      	mov	r3, r0
 8008a10:	e7f7      	b.n	8008a02 <__any_on+0x26>
 8008a12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008a16:	2900      	cmp	r1, #0
 8008a18:	d0f5      	beq.n	8008a06 <__any_on+0x2a>
 8008a1a:	2001      	movs	r0, #1
 8008a1c:	e7f6      	b.n	8008a0c <__any_on+0x30>

08008a1e <_calloc_r>:
 8008a1e:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a20:	fba1 2402 	umull	r2, r4, r1, r2
 8008a24:	b94c      	cbnz	r4, 8008a3a <_calloc_r+0x1c>
 8008a26:	4611      	mov	r1, r2
 8008a28:	9201      	str	r2, [sp, #4]
 8008a2a:	f000 f87b 	bl	8008b24 <_malloc_r>
 8008a2e:	9a01      	ldr	r2, [sp, #4]
 8008a30:	4605      	mov	r5, r0
 8008a32:	b930      	cbnz	r0, 8008a42 <_calloc_r+0x24>
 8008a34:	4628      	mov	r0, r5
 8008a36:	b003      	add	sp, #12
 8008a38:	bd30      	pop	{r4, r5, pc}
 8008a3a:	220c      	movs	r2, #12
 8008a3c:	6002      	str	r2, [r0, #0]
 8008a3e:	2500      	movs	r5, #0
 8008a40:	e7f8      	b.n	8008a34 <_calloc_r+0x16>
 8008a42:	4621      	mov	r1, r4
 8008a44:	f7fc f844 	bl	8004ad0 <memset>
 8008a48:	e7f4      	b.n	8008a34 <_calloc_r+0x16>
	...

08008a4c <_free_r>:
 8008a4c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008a4e:	2900      	cmp	r1, #0
 8008a50:	d044      	beq.n	8008adc <_free_r+0x90>
 8008a52:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008a56:	9001      	str	r0, [sp, #4]
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	f1a1 0404 	sub.w	r4, r1, #4
 8008a5e:	bfb8      	it	lt
 8008a60:	18e4      	addlt	r4, r4, r3
 8008a62:	f000 fb4d 	bl	8009100 <__malloc_lock>
 8008a66:	4a1e      	ldr	r2, [pc, #120]	; (8008ae0 <_free_r+0x94>)
 8008a68:	9801      	ldr	r0, [sp, #4]
 8008a6a:	6813      	ldr	r3, [r2, #0]
 8008a6c:	b933      	cbnz	r3, 8008a7c <_free_r+0x30>
 8008a6e:	6063      	str	r3, [r4, #4]
 8008a70:	6014      	str	r4, [r2, #0]
 8008a72:	b003      	add	sp, #12
 8008a74:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008a78:	f000 bb48 	b.w	800910c <__malloc_unlock>
 8008a7c:	42a3      	cmp	r3, r4
 8008a7e:	d908      	bls.n	8008a92 <_free_r+0x46>
 8008a80:	6825      	ldr	r5, [r4, #0]
 8008a82:	1961      	adds	r1, r4, r5
 8008a84:	428b      	cmp	r3, r1
 8008a86:	bf01      	itttt	eq
 8008a88:	6819      	ldreq	r1, [r3, #0]
 8008a8a:	685b      	ldreq	r3, [r3, #4]
 8008a8c:	1949      	addeq	r1, r1, r5
 8008a8e:	6021      	streq	r1, [r4, #0]
 8008a90:	e7ed      	b.n	8008a6e <_free_r+0x22>
 8008a92:	461a      	mov	r2, r3
 8008a94:	685b      	ldr	r3, [r3, #4]
 8008a96:	b10b      	cbz	r3, 8008a9c <_free_r+0x50>
 8008a98:	42a3      	cmp	r3, r4
 8008a9a:	d9fa      	bls.n	8008a92 <_free_r+0x46>
 8008a9c:	6811      	ldr	r1, [r2, #0]
 8008a9e:	1855      	adds	r5, r2, r1
 8008aa0:	42a5      	cmp	r5, r4
 8008aa2:	d10b      	bne.n	8008abc <_free_r+0x70>
 8008aa4:	6824      	ldr	r4, [r4, #0]
 8008aa6:	4421      	add	r1, r4
 8008aa8:	1854      	adds	r4, r2, r1
 8008aaa:	42a3      	cmp	r3, r4
 8008aac:	6011      	str	r1, [r2, #0]
 8008aae:	d1e0      	bne.n	8008a72 <_free_r+0x26>
 8008ab0:	681c      	ldr	r4, [r3, #0]
 8008ab2:	685b      	ldr	r3, [r3, #4]
 8008ab4:	6053      	str	r3, [r2, #4]
 8008ab6:	4421      	add	r1, r4
 8008ab8:	6011      	str	r1, [r2, #0]
 8008aba:	e7da      	b.n	8008a72 <_free_r+0x26>
 8008abc:	d902      	bls.n	8008ac4 <_free_r+0x78>
 8008abe:	230c      	movs	r3, #12
 8008ac0:	6003      	str	r3, [r0, #0]
 8008ac2:	e7d6      	b.n	8008a72 <_free_r+0x26>
 8008ac4:	6825      	ldr	r5, [r4, #0]
 8008ac6:	1961      	adds	r1, r4, r5
 8008ac8:	428b      	cmp	r3, r1
 8008aca:	bf04      	itt	eq
 8008acc:	6819      	ldreq	r1, [r3, #0]
 8008ace:	685b      	ldreq	r3, [r3, #4]
 8008ad0:	6063      	str	r3, [r4, #4]
 8008ad2:	bf04      	itt	eq
 8008ad4:	1949      	addeq	r1, r1, r5
 8008ad6:	6021      	streq	r1, [r4, #0]
 8008ad8:	6054      	str	r4, [r2, #4]
 8008ada:	e7ca      	b.n	8008a72 <_free_r+0x26>
 8008adc:	b003      	add	sp, #12
 8008ade:	bd30      	pop	{r4, r5, pc}
 8008ae0:	200002b4 	.word	0x200002b4

08008ae4 <sbrk_aligned>:
 8008ae4:	b570      	push	{r4, r5, r6, lr}
 8008ae6:	4e0e      	ldr	r6, [pc, #56]	; (8008b20 <sbrk_aligned+0x3c>)
 8008ae8:	460c      	mov	r4, r1
 8008aea:	6831      	ldr	r1, [r6, #0]
 8008aec:	4605      	mov	r5, r0
 8008aee:	b911      	cbnz	r1, 8008af6 <sbrk_aligned+0x12>
 8008af0:	f000 f9f2 	bl	8008ed8 <_sbrk_r>
 8008af4:	6030      	str	r0, [r6, #0]
 8008af6:	4621      	mov	r1, r4
 8008af8:	4628      	mov	r0, r5
 8008afa:	f000 f9ed 	bl	8008ed8 <_sbrk_r>
 8008afe:	1c43      	adds	r3, r0, #1
 8008b00:	d00a      	beq.n	8008b18 <sbrk_aligned+0x34>
 8008b02:	1cc4      	adds	r4, r0, #3
 8008b04:	f024 0403 	bic.w	r4, r4, #3
 8008b08:	42a0      	cmp	r0, r4
 8008b0a:	d007      	beq.n	8008b1c <sbrk_aligned+0x38>
 8008b0c:	1a21      	subs	r1, r4, r0
 8008b0e:	4628      	mov	r0, r5
 8008b10:	f000 f9e2 	bl	8008ed8 <_sbrk_r>
 8008b14:	3001      	adds	r0, #1
 8008b16:	d101      	bne.n	8008b1c <sbrk_aligned+0x38>
 8008b18:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8008b1c:	4620      	mov	r0, r4
 8008b1e:	bd70      	pop	{r4, r5, r6, pc}
 8008b20:	200002b8 	.word	0x200002b8

08008b24 <_malloc_r>:
 8008b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b28:	1ccd      	adds	r5, r1, #3
 8008b2a:	f025 0503 	bic.w	r5, r5, #3
 8008b2e:	3508      	adds	r5, #8
 8008b30:	2d0c      	cmp	r5, #12
 8008b32:	bf38      	it	cc
 8008b34:	250c      	movcc	r5, #12
 8008b36:	2d00      	cmp	r5, #0
 8008b38:	4607      	mov	r7, r0
 8008b3a:	db01      	blt.n	8008b40 <_malloc_r+0x1c>
 8008b3c:	42a9      	cmp	r1, r5
 8008b3e:	d905      	bls.n	8008b4c <_malloc_r+0x28>
 8008b40:	230c      	movs	r3, #12
 8008b42:	603b      	str	r3, [r7, #0]
 8008b44:	2600      	movs	r6, #0
 8008b46:	4630      	mov	r0, r6
 8008b48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b4c:	4e2e      	ldr	r6, [pc, #184]	; (8008c08 <_malloc_r+0xe4>)
 8008b4e:	f000 fad7 	bl	8009100 <__malloc_lock>
 8008b52:	6833      	ldr	r3, [r6, #0]
 8008b54:	461c      	mov	r4, r3
 8008b56:	bb34      	cbnz	r4, 8008ba6 <_malloc_r+0x82>
 8008b58:	4629      	mov	r1, r5
 8008b5a:	4638      	mov	r0, r7
 8008b5c:	f7ff ffc2 	bl	8008ae4 <sbrk_aligned>
 8008b60:	1c43      	adds	r3, r0, #1
 8008b62:	4604      	mov	r4, r0
 8008b64:	d14d      	bne.n	8008c02 <_malloc_r+0xde>
 8008b66:	6834      	ldr	r4, [r6, #0]
 8008b68:	4626      	mov	r6, r4
 8008b6a:	2e00      	cmp	r6, #0
 8008b6c:	d140      	bne.n	8008bf0 <_malloc_r+0xcc>
 8008b6e:	6823      	ldr	r3, [r4, #0]
 8008b70:	4631      	mov	r1, r6
 8008b72:	4638      	mov	r0, r7
 8008b74:	eb04 0803 	add.w	r8, r4, r3
 8008b78:	f000 f9ae 	bl	8008ed8 <_sbrk_r>
 8008b7c:	4580      	cmp	r8, r0
 8008b7e:	d13a      	bne.n	8008bf6 <_malloc_r+0xd2>
 8008b80:	6821      	ldr	r1, [r4, #0]
 8008b82:	3503      	adds	r5, #3
 8008b84:	1a6d      	subs	r5, r5, r1
 8008b86:	f025 0503 	bic.w	r5, r5, #3
 8008b8a:	3508      	adds	r5, #8
 8008b8c:	2d0c      	cmp	r5, #12
 8008b8e:	bf38      	it	cc
 8008b90:	250c      	movcc	r5, #12
 8008b92:	4629      	mov	r1, r5
 8008b94:	4638      	mov	r0, r7
 8008b96:	f7ff ffa5 	bl	8008ae4 <sbrk_aligned>
 8008b9a:	3001      	adds	r0, #1
 8008b9c:	d02b      	beq.n	8008bf6 <_malloc_r+0xd2>
 8008b9e:	6823      	ldr	r3, [r4, #0]
 8008ba0:	442b      	add	r3, r5
 8008ba2:	6023      	str	r3, [r4, #0]
 8008ba4:	e00e      	b.n	8008bc4 <_malloc_r+0xa0>
 8008ba6:	6822      	ldr	r2, [r4, #0]
 8008ba8:	1b52      	subs	r2, r2, r5
 8008baa:	d41e      	bmi.n	8008bea <_malloc_r+0xc6>
 8008bac:	2a0b      	cmp	r2, #11
 8008bae:	d916      	bls.n	8008bde <_malloc_r+0xba>
 8008bb0:	1961      	adds	r1, r4, r5
 8008bb2:	42a3      	cmp	r3, r4
 8008bb4:	6025      	str	r5, [r4, #0]
 8008bb6:	bf18      	it	ne
 8008bb8:	6059      	strne	r1, [r3, #4]
 8008bba:	6863      	ldr	r3, [r4, #4]
 8008bbc:	bf08      	it	eq
 8008bbe:	6031      	streq	r1, [r6, #0]
 8008bc0:	5162      	str	r2, [r4, r5]
 8008bc2:	604b      	str	r3, [r1, #4]
 8008bc4:	4638      	mov	r0, r7
 8008bc6:	f104 060b 	add.w	r6, r4, #11
 8008bca:	f000 fa9f 	bl	800910c <__malloc_unlock>
 8008bce:	f026 0607 	bic.w	r6, r6, #7
 8008bd2:	1d23      	adds	r3, r4, #4
 8008bd4:	1af2      	subs	r2, r6, r3
 8008bd6:	d0b6      	beq.n	8008b46 <_malloc_r+0x22>
 8008bd8:	1b9b      	subs	r3, r3, r6
 8008bda:	50a3      	str	r3, [r4, r2]
 8008bdc:	e7b3      	b.n	8008b46 <_malloc_r+0x22>
 8008bde:	6862      	ldr	r2, [r4, #4]
 8008be0:	42a3      	cmp	r3, r4
 8008be2:	bf0c      	ite	eq
 8008be4:	6032      	streq	r2, [r6, #0]
 8008be6:	605a      	strne	r2, [r3, #4]
 8008be8:	e7ec      	b.n	8008bc4 <_malloc_r+0xa0>
 8008bea:	4623      	mov	r3, r4
 8008bec:	6864      	ldr	r4, [r4, #4]
 8008bee:	e7b2      	b.n	8008b56 <_malloc_r+0x32>
 8008bf0:	4634      	mov	r4, r6
 8008bf2:	6876      	ldr	r6, [r6, #4]
 8008bf4:	e7b9      	b.n	8008b6a <_malloc_r+0x46>
 8008bf6:	230c      	movs	r3, #12
 8008bf8:	603b      	str	r3, [r7, #0]
 8008bfa:	4638      	mov	r0, r7
 8008bfc:	f000 fa86 	bl	800910c <__malloc_unlock>
 8008c00:	e7a1      	b.n	8008b46 <_malloc_r+0x22>
 8008c02:	6025      	str	r5, [r4, #0]
 8008c04:	e7de      	b.n	8008bc4 <_malloc_r+0xa0>
 8008c06:	bf00      	nop
 8008c08:	200002b4 	.word	0x200002b4

08008c0c <__ssputs_r>:
 8008c0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c10:	688e      	ldr	r6, [r1, #8]
 8008c12:	429e      	cmp	r6, r3
 8008c14:	4682      	mov	sl, r0
 8008c16:	460c      	mov	r4, r1
 8008c18:	4690      	mov	r8, r2
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	d838      	bhi.n	8008c90 <__ssputs_r+0x84>
 8008c1e:	898a      	ldrh	r2, [r1, #12]
 8008c20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008c24:	d032      	beq.n	8008c8c <__ssputs_r+0x80>
 8008c26:	6825      	ldr	r5, [r4, #0]
 8008c28:	6909      	ldr	r1, [r1, #16]
 8008c2a:	eba5 0901 	sub.w	r9, r5, r1
 8008c2e:	6965      	ldr	r5, [r4, #20]
 8008c30:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008c34:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008c38:	3301      	adds	r3, #1
 8008c3a:	444b      	add	r3, r9
 8008c3c:	106d      	asrs	r5, r5, #1
 8008c3e:	429d      	cmp	r5, r3
 8008c40:	bf38      	it	cc
 8008c42:	461d      	movcc	r5, r3
 8008c44:	0553      	lsls	r3, r2, #21
 8008c46:	d531      	bpl.n	8008cac <__ssputs_r+0xa0>
 8008c48:	4629      	mov	r1, r5
 8008c4a:	f7ff ff6b 	bl	8008b24 <_malloc_r>
 8008c4e:	4606      	mov	r6, r0
 8008c50:	b950      	cbnz	r0, 8008c68 <__ssputs_r+0x5c>
 8008c52:	230c      	movs	r3, #12
 8008c54:	f8ca 3000 	str.w	r3, [sl]
 8008c58:	89a3      	ldrh	r3, [r4, #12]
 8008c5a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c5e:	81a3      	strh	r3, [r4, #12]
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008c64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c68:	6921      	ldr	r1, [r4, #16]
 8008c6a:	464a      	mov	r2, r9
 8008c6c:	f7fb ff22 	bl	8004ab4 <memcpy>
 8008c70:	89a3      	ldrh	r3, [r4, #12]
 8008c72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008c76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008c7a:	81a3      	strh	r3, [r4, #12]
 8008c7c:	6126      	str	r6, [r4, #16]
 8008c7e:	6165      	str	r5, [r4, #20]
 8008c80:	444e      	add	r6, r9
 8008c82:	eba5 0509 	sub.w	r5, r5, r9
 8008c86:	6026      	str	r6, [r4, #0]
 8008c88:	60a5      	str	r5, [r4, #8]
 8008c8a:	463e      	mov	r6, r7
 8008c8c:	42be      	cmp	r6, r7
 8008c8e:	d900      	bls.n	8008c92 <__ssputs_r+0x86>
 8008c90:	463e      	mov	r6, r7
 8008c92:	6820      	ldr	r0, [r4, #0]
 8008c94:	4632      	mov	r2, r6
 8008c96:	4641      	mov	r1, r8
 8008c98:	f000 fa18 	bl	80090cc <memmove>
 8008c9c:	68a3      	ldr	r3, [r4, #8]
 8008c9e:	1b9b      	subs	r3, r3, r6
 8008ca0:	60a3      	str	r3, [r4, #8]
 8008ca2:	6823      	ldr	r3, [r4, #0]
 8008ca4:	4433      	add	r3, r6
 8008ca6:	6023      	str	r3, [r4, #0]
 8008ca8:	2000      	movs	r0, #0
 8008caa:	e7db      	b.n	8008c64 <__ssputs_r+0x58>
 8008cac:	462a      	mov	r2, r5
 8008cae:	f000 fa33 	bl	8009118 <_realloc_r>
 8008cb2:	4606      	mov	r6, r0
 8008cb4:	2800      	cmp	r0, #0
 8008cb6:	d1e1      	bne.n	8008c7c <__ssputs_r+0x70>
 8008cb8:	6921      	ldr	r1, [r4, #16]
 8008cba:	4650      	mov	r0, sl
 8008cbc:	f7ff fec6 	bl	8008a4c <_free_r>
 8008cc0:	e7c7      	b.n	8008c52 <__ssputs_r+0x46>
	...

08008cc4 <_svfiprintf_r>:
 8008cc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cc8:	4698      	mov	r8, r3
 8008cca:	898b      	ldrh	r3, [r1, #12]
 8008ccc:	061b      	lsls	r3, r3, #24
 8008cce:	b09d      	sub	sp, #116	; 0x74
 8008cd0:	4607      	mov	r7, r0
 8008cd2:	460d      	mov	r5, r1
 8008cd4:	4614      	mov	r4, r2
 8008cd6:	d50e      	bpl.n	8008cf6 <_svfiprintf_r+0x32>
 8008cd8:	690b      	ldr	r3, [r1, #16]
 8008cda:	b963      	cbnz	r3, 8008cf6 <_svfiprintf_r+0x32>
 8008cdc:	2140      	movs	r1, #64	; 0x40
 8008cde:	f7ff ff21 	bl	8008b24 <_malloc_r>
 8008ce2:	6028      	str	r0, [r5, #0]
 8008ce4:	6128      	str	r0, [r5, #16]
 8008ce6:	b920      	cbnz	r0, 8008cf2 <_svfiprintf_r+0x2e>
 8008ce8:	230c      	movs	r3, #12
 8008cea:	603b      	str	r3, [r7, #0]
 8008cec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008cf0:	e0d1      	b.n	8008e96 <_svfiprintf_r+0x1d2>
 8008cf2:	2340      	movs	r3, #64	; 0x40
 8008cf4:	616b      	str	r3, [r5, #20]
 8008cf6:	2300      	movs	r3, #0
 8008cf8:	9309      	str	r3, [sp, #36]	; 0x24
 8008cfa:	2320      	movs	r3, #32
 8008cfc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008d00:	f8cd 800c 	str.w	r8, [sp, #12]
 8008d04:	2330      	movs	r3, #48	; 0x30
 8008d06:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8008eb0 <_svfiprintf_r+0x1ec>
 8008d0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008d0e:	f04f 0901 	mov.w	r9, #1
 8008d12:	4623      	mov	r3, r4
 8008d14:	469a      	mov	sl, r3
 8008d16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d1a:	b10a      	cbz	r2, 8008d20 <_svfiprintf_r+0x5c>
 8008d1c:	2a25      	cmp	r2, #37	; 0x25
 8008d1e:	d1f9      	bne.n	8008d14 <_svfiprintf_r+0x50>
 8008d20:	ebba 0b04 	subs.w	fp, sl, r4
 8008d24:	d00b      	beq.n	8008d3e <_svfiprintf_r+0x7a>
 8008d26:	465b      	mov	r3, fp
 8008d28:	4622      	mov	r2, r4
 8008d2a:	4629      	mov	r1, r5
 8008d2c:	4638      	mov	r0, r7
 8008d2e:	f7ff ff6d 	bl	8008c0c <__ssputs_r>
 8008d32:	3001      	adds	r0, #1
 8008d34:	f000 80aa 	beq.w	8008e8c <_svfiprintf_r+0x1c8>
 8008d38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008d3a:	445a      	add	r2, fp
 8008d3c:	9209      	str	r2, [sp, #36]	; 0x24
 8008d3e:	f89a 3000 	ldrb.w	r3, [sl]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	f000 80a2 	beq.w	8008e8c <_svfiprintf_r+0x1c8>
 8008d48:	2300      	movs	r3, #0
 8008d4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008d4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008d52:	f10a 0a01 	add.w	sl, sl, #1
 8008d56:	9304      	str	r3, [sp, #16]
 8008d58:	9307      	str	r3, [sp, #28]
 8008d5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008d5e:	931a      	str	r3, [sp, #104]	; 0x68
 8008d60:	4654      	mov	r4, sl
 8008d62:	2205      	movs	r2, #5
 8008d64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d68:	4851      	ldr	r0, [pc, #324]	; (8008eb0 <_svfiprintf_r+0x1ec>)
 8008d6a:	f7f7 fa49 	bl	8000200 <memchr>
 8008d6e:	9a04      	ldr	r2, [sp, #16]
 8008d70:	b9d8      	cbnz	r0, 8008daa <_svfiprintf_r+0xe6>
 8008d72:	06d0      	lsls	r0, r2, #27
 8008d74:	bf44      	itt	mi
 8008d76:	2320      	movmi	r3, #32
 8008d78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d7c:	0711      	lsls	r1, r2, #28
 8008d7e:	bf44      	itt	mi
 8008d80:	232b      	movmi	r3, #43	; 0x2b
 8008d82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008d86:	f89a 3000 	ldrb.w	r3, [sl]
 8008d8a:	2b2a      	cmp	r3, #42	; 0x2a
 8008d8c:	d015      	beq.n	8008dba <_svfiprintf_r+0xf6>
 8008d8e:	9a07      	ldr	r2, [sp, #28]
 8008d90:	4654      	mov	r4, sl
 8008d92:	2000      	movs	r0, #0
 8008d94:	f04f 0c0a 	mov.w	ip, #10
 8008d98:	4621      	mov	r1, r4
 8008d9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d9e:	3b30      	subs	r3, #48	; 0x30
 8008da0:	2b09      	cmp	r3, #9
 8008da2:	d94e      	bls.n	8008e42 <_svfiprintf_r+0x17e>
 8008da4:	b1b0      	cbz	r0, 8008dd4 <_svfiprintf_r+0x110>
 8008da6:	9207      	str	r2, [sp, #28]
 8008da8:	e014      	b.n	8008dd4 <_svfiprintf_r+0x110>
 8008daa:	eba0 0308 	sub.w	r3, r0, r8
 8008dae:	fa09 f303 	lsl.w	r3, r9, r3
 8008db2:	4313      	orrs	r3, r2
 8008db4:	9304      	str	r3, [sp, #16]
 8008db6:	46a2      	mov	sl, r4
 8008db8:	e7d2      	b.n	8008d60 <_svfiprintf_r+0x9c>
 8008dba:	9b03      	ldr	r3, [sp, #12]
 8008dbc:	1d19      	adds	r1, r3, #4
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	9103      	str	r1, [sp, #12]
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	bfbb      	ittet	lt
 8008dc6:	425b      	neglt	r3, r3
 8008dc8:	f042 0202 	orrlt.w	r2, r2, #2
 8008dcc:	9307      	strge	r3, [sp, #28]
 8008dce:	9307      	strlt	r3, [sp, #28]
 8008dd0:	bfb8      	it	lt
 8008dd2:	9204      	strlt	r2, [sp, #16]
 8008dd4:	7823      	ldrb	r3, [r4, #0]
 8008dd6:	2b2e      	cmp	r3, #46	; 0x2e
 8008dd8:	d10c      	bne.n	8008df4 <_svfiprintf_r+0x130>
 8008dda:	7863      	ldrb	r3, [r4, #1]
 8008ddc:	2b2a      	cmp	r3, #42	; 0x2a
 8008dde:	d135      	bne.n	8008e4c <_svfiprintf_r+0x188>
 8008de0:	9b03      	ldr	r3, [sp, #12]
 8008de2:	1d1a      	adds	r2, r3, #4
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	9203      	str	r2, [sp, #12]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	bfb8      	it	lt
 8008dec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8008df0:	3402      	adds	r4, #2
 8008df2:	9305      	str	r3, [sp, #20]
 8008df4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8008ec0 <_svfiprintf_r+0x1fc>
 8008df8:	7821      	ldrb	r1, [r4, #0]
 8008dfa:	2203      	movs	r2, #3
 8008dfc:	4650      	mov	r0, sl
 8008dfe:	f7f7 f9ff 	bl	8000200 <memchr>
 8008e02:	b140      	cbz	r0, 8008e16 <_svfiprintf_r+0x152>
 8008e04:	2340      	movs	r3, #64	; 0x40
 8008e06:	eba0 000a 	sub.w	r0, r0, sl
 8008e0a:	fa03 f000 	lsl.w	r0, r3, r0
 8008e0e:	9b04      	ldr	r3, [sp, #16]
 8008e10:	4303      	orrs	r3, r0
 8008e12:	3401      	adds	r4, #1
 8008e14:	9304      	str	r3, [sp, #16]
 8008e16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e1a:	4826      	ldr	r0, [pc, #152]	; (8008eb4 <_svfiprintf_r+0x1f0>)
 8008e1c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008e20:	2206      	movs	r2, #6
 8008e22:	f7f7 f9ed 	bl	8000200 <memchr>
 8008e26:	2800      	cmp	r0, #0
 8008e28:	d038      	beq.n	8008e9c <_svfiprintf_r+0x1d8>
 8008e2a:	4b23      	ldr	r3, [pc, #140]	; (8008eb8 <_svfiprintf_r+0x1f4>)
 8008e2c:	bb1b      	cbnz	r3, 8008e76 <_svfiprintf_r+0x1b2>
 8008e2e:	9b03      	ldr	r3, [sp, #12]
 8008e30:	3307      	adds	r3, #7
 8008e32:	f023 0307 	bic.w	r3, r3, #7
 8008e36:	3308      	adds	r3, #8
 8008e38:	9303      	str	r3, [sp, #12]
 8008e3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e3c:	4433      	add	r3, r6
 8008e3e:	9309      	str	r3, [sp, #36]	; 0x24
 8008e40:	e767      	b.n	8008d12 <_svfiprintf_r+0x4e>
 8008e42:	fb0c 3202 	mla	r2, ip, r2, r3
 8008e46:	460c      	mov	r4, r1
 8008e48:	2001      	movs	r0, #1
 8008e4a:	e7a5      	b.n	8008d98 <_svfiprintf_r+0xd4>
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	3401      	adds	r4, #1
 8008e50:	9305      	str	r3, [sp, #20]
 8008e52:	4619      	mov	r1, r3
 8008e54:	f04f 0c0a 	mov.w	ip, #10
 8008e58:	4620      	mov	r0, r4
 8008e5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008e5e:	3a30      	subs	r2, #48	; 0x30
 8008e60:	2a09      	cmp	r2, #9
 8008e62:	d903      	bls.n	8008e6c <_svfiprintf_r+0x1a8>
 8008e64:	2b00      	cmp	r3, #0
 8008e66:	d0c5      	beq.n	8008df4 <_svfiprintf_r+0x130>
 8008e68:	9105      	str	r1, [sp, #20]
 8008e6a:	e7c3      	b.n	8008df4 <_svfiprintf_r+0x130>
 8008e6c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008e70:	4604      	mov	r4, r0
 8008e72:	2301      	movs	r3, #1
 8008e74:	e7f0      	b.n	8008e58 <_svfiprintf_r+0x194>
 8008e76:	ab03      	add	r3, sp, #12
 8008e78:	9300      	str	r3, [sp, #0]
 8008e7a:	462a      	mov	r2, r5
 8008e7c:	4b0f      	ldr	r3, [pc, #60]	; (8008ebc <_svfiprintf_r+0x1f8>)
 8008e7e:	a904      	add	r1, sp, #16
 8008e80:	4638      	mov	r0, r7
 8008e82:	f7fb fecd 	bl	8004c20 <_printf_float>
 8008e86:	1c42      	adds	r2, r0, #1
 8008e88:	4606      	mov	r6, r0
 8008e8a:	d1d6      	bne.n	8008e3a <_svfiprintf_r+0x176>
 8008e8c:	89ab      	ldrh	r3, [r5, #12]
 8008e8e:	065b      	lsls	r3, r3, #25
 8008e90:	f53f af2c 	bmi.w	8008cec <_svfiprintf_r+0x28>
 8008e94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e96:	b01d      	add	sp, #116	; 0x74
 8008e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9c:	ab03      	add	r3, sp, #12
 8008e9e:	9300      	str	r3, [sp, #0]
 8008ea0:	462a      	mov	r2, r5
 8008ea2:	4b06      	ldr	r3, [pc, #24]	; (8008ebc <_svfiprintf_r+0x1f8>)
 8008ea4:	a904      	add	r1, sp, #16
 8008ea6:	4638      	mov	r0, r7
 8008ea8:	f7fc f95e 	bl	8005168 <_printf_i>
 8008eac:	e7eb      	b.n	8008e86 <_svfiprintf_r+0x1c2>
 8008eae:	bf00      	nop
 8008eb0:	08009cc4 	.word	0x08009cc4
 8008eb4:	08009cce 	.word	0x08009cce
 8008eb8:	08004c21 	.word	0x08004c21
 8008ebc:	08008c0d 	.word	0x08008c0d
 8008ec0:	08009cca 	.word	0x08009cca
 8008ec4:	00000000 	.word	0x00000000

08008ec8 <nan>:
 8008ec8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8008ed0 <nan+0x8>
 8008ecc:	4770      	bx	lr
 8008ece:	bf00      	nop
 8008ed0:	00000000 	.word	0x00000000
 8008ed4:	7ff80000 	.word	0x7ff80000

08008ed8 <_sbrk_r>:
 8008ed8:	b538      	push	{r3, r4, r5, lr}
 8008eda:	4d06      	ldr	r5, [pc, #24]	; (8008ef4 <_sbrk_r+0x1c>)
 8008edc:	2300      	movs	r3, #0
 8008ede:	4604      	mov	r4, r0
 8008ee0:	4608      	mov	r0, r1
 8008ee2:	602b      	str	r3, [r5, #0]
 8008ee4:	f7f8 ff68 	bl	8001db8 <_sbrk>
 8008ee8:	1c43      	adds	r3, r0, #1
 8008eea:	d102      	bne.n	8008ef2 <_sbrk_r+0x1a>
 8008eec:	682b      	ldr	r3, [r5, #0]
 8008eee:	b103      	cbz	r3, 8008ef2 <_sbrk_r+0x1a>
 8008ef0:	6023      	str	r3, [r4, #0]
 8008ef2:	bd38      	pop	{r3, r4, r5, pc}
 8008ef4:	200002bc 	.word	0x200002bc

08008ef8 <__sread>:
 8008ef8:	b510      	push	{r4, lr}
 8008efa:	460c      	mov	r4, r1
 8008efc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f00:	f000 fa92 	bl	8009428 <_read_r>
 8008f04:	2800      	cmp	r0, #0
 8008f06:	bfab      	itete	ge
 8008f08:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008f0a:	89a3      	ldrhlt	r3, [r4, #12]
 8008f0c:	181b      	addge	r3, r3, r0
 8008f0e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008f12:	bfac      	ite	ge
 8008f14:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f16:	81a3      	strhlt	r3, [r4, #12]
 8008f18:	bd10      	pop	{r4, pc}

08008f1a <__swrite>:
 8008f1a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f1e:	461f      	mov	r7, r3
 8008f20:	898b      	ldrh	r3, [r1, #12]
 8008f22:	05db      	lsls	r3, r3, #23
 8008f24:	4605      	mov	r5, r0
 8008f26:	460c      	mov	r4, r1
 8008f28:	4616      	mov	r6, r2
 8008f2a:	d505      	bpl.n	8008f38 <__swrite+0x1e>
 8008f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f30:	2302      	movs	r3, #2
 8008f32:	2200      	movs	r2, #0
 8008f34:	f000 f8b8 	bl	80090a8 <_lseek_r>
 8008f38:	89a3      	ldrh	r3, [r4, #12]
 8008f3a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f3e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f42:	81a3      	strh	r3, [r4, #12]
 8008f44:	4632      	mov	r2, r6
 8008f46:	463b      	mov	r3, r7
 8008f48:	4628      	mov	r0, r5
 8008f4a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f4e:	f000 b837 	b.w	8008fc0 <_write_r>

08008f52 <__sseek>:
 8008f52:	b510      	push	{r4, lr}
 8008f54:	460c      	mov	r4, r1
 8008f56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f5a:	f000 f8a5 	bl	80090a8 <_lseek_r>
 8008f5e:	1c43      	adds	r3, r0, #1
 8008f60:	89a3      	ldrh	r3, [r4, #12]
 8008f62:	bf15      	itete	ne
 8008f64:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f66:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f6a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f6e:	81a3      	strheq	r3, [r4, #12]
 8008f70:	bf18      	it	ne
 8008f72:	81a3      	strhne	r3, [r4, #12]
 8008f74:	bd10      	pop	{r4, pc}

08008f76 <__sclose>:
 8008f76:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f7a:	f000 b851 	b.w	8009020 <_close_r>

08008f7e <strncmp>:
 8008f7e:	b510      	push	{r4, lr}
 8008f80:	b17a      	cbz	r2, 8008fa2 <strncmp+0x24>
 8008f82:	4603      	mov	r3, r0
 8008f84:	3901      	subs	r1, #1
 8008f86:	1884      	adds	r4, r0, r2
 8008f88:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008f8c:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8008f90:	4290      	cmp	r0, r2
 8008f92:	d101      	bne.n	8008f98 <strncmp+0x1a>
 8008f94:	42a3      	cmp	r3, r4
 8008f96:	d101      	bne.n	8008f9c <strncmp+0x1e>
 8008f98:	1a80      	subs	r0, r0, r2
 8008f9a:	bd10      	pop	{r4, pc}
 8008f9c:	2800      	cmp	r0, #0
 8008f9e:	d1f3      	bne.n	8008f88 <strncmp+0xa>
 8008fa0:	e7fa      	b.n	8008f98 <strncmp+0x1a>
 8008fa2:	4610      	mov	r0, r2
 8008fa4:	e7f9      	b.n	8008f9a <strncmp+0x1c>

08008fa6 <__ascii_wctomb>:
 8008fa6:	b149      	cbz	r1, 8008fbc <__ascii_wctomb+0x16>
 8008fa8:	2aff      	cmp	r2, #255	; 0xff
 8008faa:	bf85      	ittet	hi
 8008fac:	238a      	movhi	r3, #138	; 0x8a
 8008fae:	6003      	strhi	r3, [r0, #0]
 8008fb0:	700a      	strbls	r2, [r1, #0]
 8008fb2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008fb6:	bf98      	it	ls
 8008fb8:	2001      	movls	r0, #1
 8008fba:	4770      	bx	lr
 8008fbc:	4608      	mov	r0, r1
 8008fbe:	4770      	bx	lr

08008fc0 <_write_r>:
 8008fc0:	b538      	push	{r3, r4, r5, lr}
 8008fc2:	4d07      	ldr	r5, [pc, #28]	; (8008fe0 <_write_r+0x20>)
 8008fc4:	4604      	mov	r4, r0
 8008fc6:	4608      	mov	r0, r1
 8008fc8:	4611      	mov	r1, r2
 8008fca:	2200      	movs	r2, #0
 8008fcc:	602a      	str	r2, [r5, #0]
 8008fce:	461a      	mov	r2, r3
 8008fd0:	f7f8 fea1 	bl	8001d16 <_write>
 8008fd4:	1c43      	adds	r3, r0, #1
 8008fd6:	d102      	bne.n	8008fde <_write_r+0x1e>
 8008fd8:	682b      	ldr	r3, [r5, #0]
 8008fda:	b103      	cbz	r3, 8008fde <_write_r+0x1e>
 8008fdc:	6023      	str	r3, [r4, #0]
 8008fde:	bd38      	pop	{r3, r4, r5, pc}
 8008fe0:	200002bc 	.word	0x200002bc

08008fe4 <__assert_func>:
 8008fe4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008fe6:	4614      	mov	r4, r2
 8008fe8:	461a      	mov	r2, r3
 8008fea:	4b09      	ldr	r3, [pc, #36]	; (8009010 <__assert_func+0x2c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	4605      	mov	r5, r0
 8008ff0:	68d8      	ldr	r0, [r3, #12]
 8008ff2:	b14c      	cbz	r4, 8009008 <__assert_func+0x24>
 8008ff4:	4b07      	ldr	r3, [pc, #28]	; (8009014 <__assert_func+0x30>)
 8008ff6:	9100      	str	r1, [sp, #0]
 8008ff8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ffc:	4906      	ldr	r1, [pc, #24]	; (8009018 <__assert_func+0x34>)
 8008ffe:	462b      	mov	r3, r5
 8009000:	f000 f81e 	bl	8009040 <fiprintf>
 8009004:	f000 fa22 	bl	800944c <abort>
 8009008:	4b04      	ldr	r3, [pc, #16]	; (800901c <__assert_func+0x38>)
 800900a:	461c      	mov	r4, r3
 800900c:	e7f3      	b.n	8008ff6 <__assert_func+0x12>
 800900e:	bf00      	nop
 8009010:	20000010 	.word	0x20000010
 8009014:	08009cd5 	.word	0x08009cd5
 8009018:	08009ce2 	.word	0x08009ce2
 800901c:	08009d10 	.word	0x08009d10

08009020 <_close_r>:
 8009020:	b538      	push	{r3, r4, r5, lr}
 8009022:	4d06      	ldr	r5, [pc, #24]	; (800903c <_close_r+0x1c>)
 8009024:	2300      	movs	r3, #0
 8009026:	4604      	mov	r4, r0
 8009028:	4608      	mov	r0, r1
 800902a:	602b      	str	r3, [r5, #0]
 800902c:	f7f8 fe8f 	bl	8001d4e <_close>
 8009030:	1c43      	adds	r3, r0, #1
 8009032:	d102      	bne.n	800903a <_close_r+0x1a>
 8009034:	682b      	ldr	r3, [r5, #0]
 8009036:	b103      	cbz	r3, 800903a <_close_r+0x1a>
 8009038:	6023      	str	r3, [r4, #0]
 800903a:	bd38      	pop	{r3, r4, r5, pc}
 800903c:	200002bc 	.word	0x200002bc

08009040 <fiprintf>:
 8009040:	b40e      	push	{r1, r2, r3}
 8009042:	b503      	push	{r0, r1, lr}
 8009044:	4601      	mov	r1, r0
 8009046:	ab03      	add	r3, sp, #12
 8009048:	4805      	ldr	r0, [pc, #20]	; (8009060 <fiprintf+0x20>)
 800904a:	f853 2b04 	ldr.w	r2, [r3], #4
 800904e:	6800      	ldr	r0, [r0, #0]
 8009050:	9301      	str	r3, [sp, #4]
 8009052:	f000 f8b9 	bl	80091c8 <_vfiprintf_r>
 8009056:	b002      	add	sp, #8
 8009058:	f85d eb04 	ldr.w	lr, [sp], #4
 800905c:	b003      	add	sp, #12
 800905e:	4770      	bx	lr
 8009060:	20000010 	.word	0x20000010

08009064 <_fstat_r>:
 8009064:	b538      	push	{r3, r4, r5, lr}
 8009066:	4d07      	ldr	r5, [pc, #28]	; (8009084 <_fstat_r+0x20>)
 8009068:	2300      	movs	r3, #0
 800906a:	4604      	mov	r4, r0
 800906c:	4608      	mov	r0, r1
 800906e:	4611      	mov	r1, r2
 8009070:	602b      	str	r3, [r5, #0]
 8009072:	f7f8 fe78 	bl	8001d66 <_fstat>
 8009076:	1c43      	adds	r3, r0, #1
 8009078:	d102      	bne.n	8009080 <_fstat_r+0x1c>
 800907a:	682b      	ldr	r3, [r5, #0]
 800907c:	b103      	cbz	r3, 8009080 <_fstat_r+0x1c>
 800907e:	6023      	str	r3, [r4, #0]
 8009080:	bd38      	pop	{r3, r4, r5, pc}
 8009082:	bf00      	nop
 8009084:	200002bc 	.word	0x200002bc

08009088 <_isatty_r>:
 8009088:	b538      	push	{r3, r4, r5, lr}
 800908a:	4d06      	ldr	r5, [pc, #24]	; (80090a4 <_isatty_r+0x1c>)
 800908c:	2300      	movs	r3, #0
 800908e:	4604      	mov	r4, r0
 8009090:	4608      	mov	r0, r1
 8009092:	602b      	str	r3, [r5, #0]
 8009094:	f7f8 fe77 	bl	8001d86 <_isatty>
 8009098:	1c43      	adds	r3, r0, #1
 800909a:	d102      	bne.n	80090a2 <_isatty_r+0x1a>
 800909c:	682b      	ldr	r3, [r5, #0]
 800909e:	b103      	cbz	r3, 80090a2 <_isatty_r+0x1a>
 80090a0:	6023      	str	r3, [r4, #0]
 80090a2:	bd38      	pop	{r3, r4, r5, pc}
 80090a4:	200002bc 	.word	0x200002bc

080090a8 <_lseek_r>:
 80090a8:	b538      	push	{r3, r4, r5, lr}
 80090aa:	4d07      	ldr	r5, [pc, #28]	; (80090c8 <_lseek_r+0x20>)
 80090ac:	4604      	mov	r4, r0
 80090ae:	4608      	mov	r0, r1
 80090b0:	4611      	mov	r1, r2
 80090b2:	2200      	movs	r2, #0
 80090b4:	602a      	str	r2, [r5, #0]
 80090b6:	461a      	mov	r2, r3
 80090b8:	f7f8 fe70 	bl	8001d9c <_lseek>
 80090bc:	1c43      	adds	r3, r0, #1
 80090be:	d102      	bne.n	80090c6 <_lseek_r+0x1e>
 80090c0:	682b      	ldr	r3, [r5, #0]
 80090c2:	b103      	cbz	r3, 80090c6 <_lseek_r+0x1e>
 80090c4:	6023      	str	r3, [r4, #0]
 80090c6:	bd38      	pop	{r3, r4, r5, pc}
 80090c8:	200002bc 	.word	0x200002bc

080090cc <memmove>:
 80090cc:	4288      	cmp	r0, r1
 80090ce:	b510      	push	{r4, lr}
 80090d0:	eb01 0402 	add.w	r4, r1, r2
 80090d4:	d902      	bls.n	80090dc <memmove+0x10>
 80090d6:	4284      	cmp	r4, r0
 80090d8:	4623      	mov	r3, r4
 80090da:	d807      	bhi.n	80090ec <memmove+0x20>
 80090dc:	1e43      	subs	r3, r0, #1
 80090de:	42a1      	cmp	r1, r4
 80090e0:	d008      	beq.n	80090f4 <memmove+0x28>
 80090e2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090e6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090ea:	e7f8      	b.n	80090de <memmove+0x12>
 80090ec:	4402      	add	r2, r0
 80090ee:	4601      	mov	r1, r0
 80090f0:	428a      	cmp	r2, r1
 80090f2:	d100      	bne.n	80090f6 <memmove+0x2a>
 80090f4:	bd10      	pop	{r4, pc}
 80090f6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090fa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090fe:	e7f7      	b.n	80090f0 <memmove+0x24>

08009100 <__malloc_lock>:
 8009100:	4801      	ldr	r0, [pc, #4]	; (8009108 <__malloc_lock+0x8>)
 8009102:	f7fe bf4a 	b.w	8007f9a <__retarget_lock_acquire_recursive>
 8009106:	bf00      	nop
 8009108:	200002b0 	.word	0x200002b0

0800910c <__malloc_unlock>:
 800910c:	4801      	ldr	r0, [pc, #4]	; (8009114 <__malloc_unlock+0x8>)
 800910e:	f7fe bf45 	b.w	8007f9c <__retarget_lock_release_recursive>
 8009112:	bf00      	nop
 8009114:	200002b0 	.word	0x200002b0

08009118 <_realloc_r>:
 8009118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800911c:	4680      	mov	r8, r0
 800911e:	4614      	mov	r4, r2
 8009120:	460e      	mov	r6, r1
 8009122:	b921      	cbnz	r1, 800912e <_realloc_r+0x16>
 8009124:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009128:	4611      	mov	r1, r2
 800912a:	f7ff bcfb 	b.w	8008b24 <_malloc_r>
 800912e:	b92a      	cbnz	r2, 800913c <_realloc_r+0x24>
 8009130:	f7ff fc8c 	bl	8008a4c <_free_r>
 8009134:	4625      	mov	r5, r4
 8009136:	4628      	mov	r0, r5
 8009138:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800913c:	f000 f98d 	bl	800945a <_malloc_usable_size_r>
 8009140:	4284      	cmp	r4, r0
 8009142:	4607      	mov	r7, r0
 8009144:	d802      	bhi.n	800914c <_realloc_r+0x34>
 8009146:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800914a:	d812      	bhi.n	8009172 <_realloc_r+0x5a>
 800914c:	4621      	mov	r1, r4
 800914e:	4640      	mov	r0, r8
 8009150:	f7ff fce8 	bl	8008b24 <_malloc_r>
 8009154:	4605      	mov	r5, r0
 8009156:	2800      	cmp	r0, #0
 8009158:	d0ed      	beq.n	8009136 <_realloc_r+0x1e>
 800915a:	42bc      	cmp	r4, r7
 800915c:	4622      	mov	r2, r4
 800915e:	4631      	mov	r1, r6
 8009160:	bf28      	it	cs
 8009162:	463a      	movcs	r2, r7
 8009164:	f7fb fca6 	bl	8004ab4 <memcpy>
 8009168:	4631      	mov	r1, r6
 800916a:	4640      	mov	r0, r8
 800916c:	f7ff fc6e 	bl	8008a4c <_free_r>
 8009170:	e7e1      	b.n	8009136 <_realloc_r+0x1e>
 8009172:	4635      	mov	r5, r6
 8009174:	e7df      	b.n	8009136 <_realloc_r+0x1e>

08009176 <__sfputc_r>:
 8009176:	6893      	ldr	r3, [r2, #8]
 8009178:	3b01      	subs	r3, #1
 800917a:	2b00      	cmp	r3, #0
 800917c:	b410      	push	{r4}
 800917e:	6093      	str	r3, [r2, #8]
 8009180:	da08      	bge.n	8009194 <__sfputc_r+0x1e>
 8009182:	6994      	ldr	r4, [r2, #24]
 8009184:	42a3      	cmp	r3, r4
 8009186:	db01      	blt.n	800918c <__sfputc_r+0x16>
 8009188:	290a      	cmp	r1, #10
 800918a:	d103      	bne.n	8009194 <__sfputc_r+0x1e>
 800918c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009190:	f7fd ba9e 	b.w	80066d0 <__swbuf_r>
 8009194:	6813      	ldr	r3, [r2, #0]
 8009196:	1c58      	adds	r0, r3, #1
 8009198:	6010      	str	r0, [r2, #0]
 800919a:	7019      	strb	r1, [r3, #0]
 800919c:	4608      	mov	r0, r1
 800919e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80091a2:	4770      	bx	lr

080091a4 <__sfputs_r>:
 80091a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091a6:	4606      	mov	r6, r0
 80091a8:	460f      	mov	r7, r1
 80091aa:	4614      	mov	r4, r2
 80091ac:	18d5      	adds	r5, r2, r3
 80091ae:	42ac      	cmp	r4, r5
 80091b0:	d101      	bne.n	80091b6 <__sfputs_r+0x12>
 80091b2:	2000      	movs	r0, #0
 80091b4:	e007      	b.n	80091c6 <__sfputs_r+0x22>
 80091b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ba:	463a      	mov	r2, r7
 80091bc:	4630      	mov	r0, r6
 80091be:	f7ff ffda 	bl	8009176 <__sfputc_r>
 80091c2:	1c43      	adds	r3, r0, #1
 80091c4:	d1f3      	bne.n	80091ae <__sfputs_r+0xa>
 80091c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080091c8 <_vfiprintf_r>:
 80091c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091cc:	460d      	mov	r5, r1
 80091ce:	b09d      	sub	sp, #116	; 0x74
 80091d0:	4614      	mov	r4, r2
 80091d2:	4698      	mov	r8, r3
 80091d4:	4606      	mov	r6, r0
 80091d6:	b118      	cbz	r0, 80091e0 <_vfiprintf_r+0x18>
 80091d8:	6983      	ldr	r3, [r0, #24]
 80091da:	b90b      	cbnz	r3, 80091e0 <_vfiprintf_r+0x18>
 80091dc:	f7fe facc 	bl	8007778 <__sinit>
 80091e0:	4b89      	ldr	r3, [pc, #548]	; (8009408 <_vfiprintf_r+0x240>)
 80091e2:	429d      	cmp	r5, r3
 80091e4:	d11b      	bne.n	800921e <_vfiprintf_r+0x56>
 80091e6:	6875      	ldr	r5, [r6, #4]
 80091e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091ea:	07d9      	lsls	r1, r3, #31
 80091ec:	d405      	bmi.n	80091fa <_vfiprintf_r+0x32>
 80091ee:	89ab      	ldrh	r3, [r5, #12]
 80091f0:	059a      	lsls	r2, r3, #22
 80091f2:	d402      	bmi.n	80091fa <_vfiprintf_r+0x32>
 80091f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091f6:	f7fe fed0 	bl	8007f9a <__retarget_lock_acquire_recursive>
 80091fa:	89ab      	ldrh	r3, [r5, #12]
 80091fc:	071b      	lsls	r3, r3, #28
 80091fe:	d501      	bpl.n	8009204 <_vfiprintf_r+0x3c>
 8009200:	692b      	ldr	r3, [r5, #16]
 8009202:	b9eb      	cbnz	r3, 8009240 <_vfiprintf_r+0x78>
 8009204:	4629      	mov	r1, r5
 8009206:	4630      	mov	r0, r6
 8009208:	f7fd fab4 	bl	8006774 <__swsetup_r>
 800920c:	b1c0      	cbz	r0, 8009240 <_vfiprintf_r+0x78>
 800920e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009210:	07dc      	lsls	r4, r3, #31
 8009212:	d50e      	bpl.n	8009232 <_vfiprintf_r+0x6a>
 8009214:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009218:	b01d      	add	sp, #116	; 0x74
 800921a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800921e:	4b7b      	ldr	r3, [pc, #492]	; (800940c <_vfiprintf_r+0x244>)
 8009220:	429d      	cmp	r5, r3
 8009222:	d101      	bne.n	8009228 <_vfiprintf_r+0x60>
 8009224:	68b5      	ldr	r5, [r6, #8]
 8009226:	e7df      	b.n	80091e8 <_vfiprintf_r+0x20>
 8009228:	4b79      	ldr	r3, [pc, #484]	; (8009410 <_vfiprintf_r+0x248>)
 800922a:	429d      	cmp	r5, r3
 800922c:	bf08      	it	eq
 800922e:	68f5      	ldreq	r5, [r6, #12]
 8009230:	e7da      	b.n	80091e8 <_vfiprintf_r+0x20>
 8009232:	89ab      	ldrh	r3, [r5, #12]
 8009234:	0598      	lsls	r0, r3, #22
 8009236:	d4ed      	bmi.n	8009214 <_vfiprintf_r+0x4c>
 8009238:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800923a:	f7fe feaf 	bl	8007f9c <__retarget_lock_release_recursive>
 800923e:	e7e9      	b.n	8009214 <_vfiprintf_r+0x4c>
 8009240:	2300      	movs	r3, #0
 8009242:	9309      	str	r3, [sp, #36]	; 0x24
 8009244:	2320      	movs	r3, #32
 8009246:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800924a:	f8cd 800c 	str.w	r8, [sp, #12]
 800924e:	2330      	movs	r3, #48	; 0x30
 8009250:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009414 <_vfiprintf_r+0x24c>
 8009254:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009258:	f04f 0901 	mov.w	r9, #1
 800925c:	4623      	mov	r3, r4
 800925e:	469a      	mov	sl, r3
 8009260:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009264:	b10a      	cbz	r2, 800926a <_vfiprintf_r+0xa2>
 8009266:	2a25      	cmp	r2, #37	; 0x25
 8009268:	d1f9      	bne.n	800925e <_vfiprintf_r+0x96>
 800926a:	ebba 0b04 	subs.w	fp, sl, r4
 800926e:	d00b      	beq.n	8009288 <_vfiprintf_r+0xc0>
 8009270:	465b      	mov	r3, fp
 8009272:	4622      	mov	r2, r4
 8009274:	4629      	mov	r1, r5
 8009276:	4630      	mov	r0, r6
 8009278:	f7ff ff94 	bl	80091a4 <__sfputs_r>
 800927c:	3001      	adds	r0, #1
 800927e:	f000 80aa 	beq.w	80093d6 <_vfiprintf_r+0x20e>
 8009282:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009284:	445a      	add	r2, fp
 8009286:	9209      	str	r2, [sp, #36]	; 0x24
 8009288:	f89a 3000 	ldrb.w	r3, [sl]
 800928c:	2b00      	cmp	r3, #0
 800928e:	f000 80a2 	beq.w	80093d6 <_vfiprintf_r+0x20e>
 8009292:	2300      	movs	r3, #0
 8009294:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009298:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800929c:	f10a 0a01 	add.w	sl, sl, #1
 80092a0:	9304      	str	r3, [sp, #16]
 80092a2:	9307      	str	r3, [sp, #28]
 80092a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80092a8:	931a      	str	r3, [sp, #104]	; 0x68
 80092aa:	4654      	mov	r4, sl
 80092ac:	2205      	movs	r2, #5
 80092ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092b2:	4858      	ldr	r0, [pc, #352]	; (8009414 <_vfiprintf_r+0x24c>)
 80092b4:	f7f6 ffa4 	bl	8000200 <memchr>
 80092b8:	9a04      	ldr	r2, [sp, #16]
 80092ba:	b9d8      	cbnz	r0, 80092f4 <_vfiprintf_r+0x12c>
 80092bc:	06d1      	lsls	r1, r2, #27
 80092be:	bf44      	itt	mi
 80092c0:	2320      	movmi	r3, #32
 80092c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092c6:	0713      	lsls	r3, r2, #28
 80092c8:	bf44      	itt	mi
 80092ca:	232b      	movmi	r3, #43	; 0x2b
 80092cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80092d0:	f89a 3000 	ldrb.w	r3, [sl]
 80092d4:	2b2a      	cmp	r3, #42	; 0x2a
 80092d6:	d015      	beq.n	8009304 <_vfiprintf_r+0x13c>
 80092d8:	9a07      	ldr	r2, [sp, #28]
 80092da:	4654      	mov	r4, sl
 80092dc:	2000      	movs	r0, #0
 80092de:	f04f 0c0a 	mov.w	ip, #10
 80092e2:	4621      	mov	r1, r4
 80092e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092e8:	3b30      	subs	r3, #48	; 0x30
 80092ea:	2b09      	cmp	r3, #9
 80092ec:	d94e      	bls.n	800938c <_vfiprintf_r+0x1c4>
 80092ee:	b1b0      	cbz	r0, 800931e <_vfiprintf_r+0x156>
 80092f0:	9207      	str	r2, [sp, #28]
 80092f2:	e014      	b.n	800931e <_vfiprintf_r+0x156>
 80092f4:	eba0 0308 	sub.w	r3, r0, r8
 80092f8:	fa09 f303 	lsl.w	r3, r9, r3
 80092fc:	4313      	orrs	r3, r2
 80092fe:	9304      	str	r3, [sp, #16]
 8009300:	46a2      	mov	sl, r4
 8009302:	e7d2      	b.n	80092aa <_vfiprintf_r+0xe2>
 8009304:	9b03      	ldr	r3, [sp, #12]
 8009306:	1d19      	adds	r1, r3, #4
 8009308:	681b      	ldr	r3, [r3, #0]
 800930a:	9103      	str	r1, [sp, #12]
 800930c:	2b00      	cmp	r3, #0
 800930e:	bfbb      	ittet	lt
 8009310:	425b      	neglt	r3, r3
 8009312:	f042 0202 	orrlt.w	r2, r2, #2
 8009316:	9307      	strge	r3, [sp, #28]
 8009318:	9307      	strlt	r3, [sp, #28]
 800931a:	bfb8      	it	lt
 800931c:	9204      	strlt	r2, [sp, #16]
 800931e:	7823      	ldrb	r3, [r4, #0]
 8009320:	2b2e      	cmp	r3, #46	; 0x2e
 8009322:	d10c      	bne.n	800933e <_vfiprintf_r+0x176>
 8009324:	7863      	ldrb	r3, [r4, #1]
 8009326:	2b2a      	cmp	r3, #42	; 0x2a
 8009328:	d135      	bne.n	8009396 <_vfiprintf_r+0x1ce>
 800932a:	9b03      	ldr	r3, [sp, #12]
 800932c:	1d1a      	adds	r2, r3, #4
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	9203      	str	r2, [sp, #12]
 8009332:	2b00      	cmp	r3, #0
 8009334:	bfb8      	it	lt
 8009336:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800933a:	3402      	adds	r4, #2
 800933c:	9305      	str	r3, [sp, #20]
 800933e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009424 <_vfiprintf_r+0x25c>
 8009342:	7821      	ldrb	r1, [r4, #0]
 8009344:	2203      	movs	r2, #3
 8009346:	4650      	mov	r0, sl
 8009348:	f7f6 ff5a 	bl	8000200 <memchr>
 800934c:	b140      	cbz	r0, 8009360 <_vfiprintf_r+0x198>
 800934e:	2340      	movs	r3, #64	; 0x40
 8009350:	eba0 000a 	sub.w	r0, r0, sl
 8009354:	fa03 f000 	lsl.w	r0, r3, r0
 8009358:	9b04      	ldr	r3, [sp, #16]
 800935a:	4303      	orrs	r3, r0
 800935c:	3401      	adds	r4, #1
 800935e:	9304      	str	r3, [sp, #16]
 8009360:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009364:	482c      	ldr	r0, [pc, #176]	; (8009418 <_vfiprintf_r+0x250>)
 8009366:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800936a:	2206      	movs	r2, #6
 800936c:	f7f6 ff48 	bl	8000200 <memchr>
 8009370:	2800      	cmp	r0, #0
 8009372:	d03f      	beq.n	80093f4 <_vfiprintf_r+0x22c>
 8009374:	4b29      	ldr	r3, [pc, #164]	; (800941c <_vfiprintf_r+0x254>)
 8009376:	bb1b      	cbnz	r3, 80093c0 <_vfiprintf_r+0x1f8>
 8009378:	9b03      	ldr	r3, [sp, #12]
 800937a:	3307      	adds	r3, #7
 800937c:	f023 0307 	bic.w	r3, r3, #7
 8009380:	3308      	adds	r3, #8
 8009382:	9303      	str	r3, [sp, #12]
 8009384:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009386:	443b      	add	r3, r7
 8009388:	9309      	str	r3, [sp, #36]	; 0x24
 800938a:	e767      	b.n	800925c <_vfiprintf_r+0x94>
 800938c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009390:	460c      	mov	r4, r1
 8009392:	2001      	movs	r0, #1
 8009394:	e7a5      	b.n	80092e2 <_vfiprintf_r+0x11a>
 8009396:	2300      	movs	r3, #0
 8009398:	3401      	adds	r4, #1
 800939a:	9305      	str	r3, [sp, #20]
 800939c:	4619      	mov	r1, r3
 800939e:	f04f 0c0a 	mov.w	ip, #10
 80093a2:	4620      	mov	r0, r4
 80093a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80093a8:	3a30      	subs	r2, #48	; 0x30
 80093aa:	2a09      	cmp	r2, #9
 80093ac:	d903      	bls.n	80093b6 <_vfiprintf_r+0x1ee>
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d0c5      	beq.n	800933e <_vfiprintf_r+0x176>
 80093b2:	9105      	str	r1, [sp, #20]
 80093b4:	e7c3      	b.n	800933e <_vfiprintf_r+0x176>
 80093b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80093ba:	4604      	mov	r4, r0
 80093bc:	2301      	movs	r3, #1
 80093be:	e7f0      	b.n	80093a2 <_vfiprintf_r+0x1da>
 80093c0:	ab03      	add	r3, sp, #12
 80093c2:	9300      	str	r3, [sp, #0]
 80093c4:	462a      	mov	r2, r5
 80093c6:	4b16      	ldr	r3, [pc, #88]	; (8009420 <_vfiprintf_r+0x258>)
 80093c8:	a904      	add	r1, sp, #16
 80093ca:	4630      	mov	r0, r6
 80093cc:	f7fb fc28 	bl	8004c20 <_printf_float>
 80093d0:	4607      	mov	r7, r0
 80093d2:	1c78      	adds	r0, r7, #1
 80093d4:	d1d6      	bne.n	8009384 <_vfiprintf_r+0x1bc>
 80093d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80093d8:	07d9      	lsls	r1, r3, #31
 80093da:	d405      	bmi.n	80093e8 <_vfiprintf_r+0x220>
 80093dc:	89ab      	ldrh	r3, [r5, #12]
 80093de:	059a      	lsls	r2, r3, #22
 80093e0:	d402      	bmi.n	80093e8 <_vfiprintf_r+0x220>
 80093e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093e4:	f7fe fdda 	bl	8007f9c <__retarget_lock_release_recursive>
 80093e8:	89ab      	ldrh	r3, [r5, #12]
 80093ea:	065b      	lsls	r3, r3, #25
 80093ec:	f53f af12 	bmi.w	8009214 <_vfiprintf_r+0x4c>
 80093f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093f2:	e711      	b.n	8009218 <_vfiprintf_r+0x50>
 80093f4:	ab03      	add	r3, sp, #12
 80093f6:	9300      	str	r3, [sp, #0]
 80093f8:	462a      	mov	r2, r5
 80093fa:	4b09      	ldr	r3, [pc, #36]	; (8009420 <_vfiprintf_r+0x258>)
 80093fc:	a904      	add	r1, sp, #16
 80093fe:	4630      	mov	r0, r6
 8009400:	f7fb feb2 	bl	8005168 <_printf_i>
 8009404:	e7e4      	b.n	80093d0 <_vfiprintf_r+0x208>
 8009406:	bf00      	nop
 8009408:	08009aac 	.word	0x08009aac
 800940c:	08009acc 	.word	0x08009acc
 8009410:	08009a8c 	.word	0x08009a8c
 8009414:	08009cc4 	.word	0x08009cc4
 8009418:	08009cce 	.word	0x08009cce
 800941c:	08004c21 	.word	0x08004c21
 8009420:	080091a5 	.word	0x080091a5
 8009424:	08009cca 	.word	0x08009cca

08009428 <_read_r>:
 8009428:	b538      	push	{r3, r4, r5, lr}
 800942a:	4d07      	ldr	r5, [pc, #28]	; (8009448 <_read_r+0x20>)
 800942c:	4604      	mov	r4, r0
 800942e:	4608      	mov	r0, r1
 8009430:	4611      	mov	r1, r2
 8009432:	2200      	movs	r2, #0
 8009434:	602a      	str	r2, [r5, #0]
 8009436:	461a      	mov	r2, r3
 8009438:	f7f8 fc50 	bl	8001cdc <_read>
 800943c:	1c43      	adds	r3, r0, #1
 800943e:	d102      	bne.n	8009446 <_read_r+0x1e>
 8009440:	682b      	ldr	r3, [r5, #0]
 8009442:	b103      	cbz	r3, 8009446 <_read_r+0x1e>
 8009444:	6023      	str	r3, [r4, #0]
 8009446:	bd38      	pop	{r3, r4, r5, pc}
 8009448:	200002bc 	.word	0x200002bc

0800944c <abort>:
 800944c:	b508      	push	{r3, lr}
 800944e:	2006      	movs	r0, #6
 8009450:	f000 f834 	bl	80094bc <raise>
 8009454:	2001      	movs	r0, #1
 8009456:	f7f8 fc37 	bl	8001cc8 <_exit>

0800945a <_malloc_usable_size_r>:
 800945a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800945e:	1f18      	subs	r0, r3, #4
 8009460:	2b00      	cmp	r3, #0
 8009462:	bfbc      	itt	lt
 8009464:	580b      	ldrlt	r3, [r1, r0]
 8009466:	18c0      	addlt	r0, r0, r3
 8009468:	4770      	bx	lr

0800946a <_raise_r>:
 800946a:	291f      	cmp	r1, #31
 800946c:	b538      	push	{r3, r4, r5, lr}
 800946e:	4604      	mov	r4, r0
 8009470:	460d      	mov	r5, r1
 8009472:	d904      	bls.n	800947e <_raise_r+0x14>
 8009474:	2316      	movs	r3, #22
 8009476:	6003      	str	r3, [r0, #0]
 8009478:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800947c:	bd38      	pop	{r3, r4, r5, pc}
 800947e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009480:	b112      	cbz	r2, 8009488 <_raise_r+0x1e>
 8009482:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009486:	b94b      	cbnz	r3, 800949c <_raise_r+0x32>
 8009488:	4620      	mov	r0, r4
 800948a:	f000 f831 	bl	80094f0 <_getpid_r>
 800948e:	462a      	mov	r2, r5
 8009490:	4601      	mov	r1, r0
 8009492:	4620      	mov	r0, r4
 8009494:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009498:	f000 b818 	b.w	80094cc <_kill_r>
 800949c:	2b01      	cmp	r3, #1
 800949e:	d00a      	beq.n	80094b6 <_raise_r+0x4c>
 80094a0:	1c59      	adds	r1, r3, #1
 80094a2:	d103      	bne.n	80094ac <_raise_r+0x42>
 80094a4:	2316      	movs	r3, #22
 80094a6:	6003      	str	r3, [r0, #0]
 80094a8:	2001      	movs	r0, #1
 80094aa:	e7e7      	b.n	800947c <_raise_r+0x12>
 80094ac:	2400      	movs	r4, #0
 80094ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094b2:	4628      	mov	r0, r5
 80094b4:	4798      	blx	r3
 80094b6:	2000      	movs	r0, #0
 80094b8:	e7e0      	b.n	800947c <_raise_r+0x12>
	...

080094bc <raise>:
 80094bc:	4b02      	ldr	r3, [pc, #8]	; (80094c8 <raise+0xc>)
 80094be:	4601      	mov	r1, r0
 80094c0:	6818      	ldr	r0, [r3, #0]
 80094c2:	f7ff bfd2 	b.w	800946a <_raise_r>
 80094c6:	bf00      	nop
 80094c8:	20000010 	.word	0x20000010

080094cc <_kill_r>:
 80094cc:	b538      	push	{r3, r4, r5, lr}
 80094ce:	4d07      	ldr	r5, [pc, #28]	; (80094ec <_kill_r+0x20>)
 80094d0:	2300      	movs	r3, #0
 80094d2:	4604      	mov	r4, r0
 80094d4:	4608      	mov	r0, r1
 80094d6:	4611      	mov	r1, r2
 80094d8:	602b      	str	r3, [r5, #0]
 80094da:	f7f8 fbe5 	bl	8001ca8 <_kill>
 80094de:	1c43      	adds	r3, r0, #1
 80094e0:	d102      	bne.n	80094e8 <_kill_r+0x1c>
 80094e2:	682b      	ldr	r3, [r5, #0]
 80094e4:	b103      	cbz	r3, 80094e8 <_kill_r+0x1c>
 80094e6:	6023      	str	r3, [r4, #0]
 80094e8:	bd38      	pop	{r3, r4, r5, pc}
 80094ea:	bf00      	nop
 80094ec:	200002bc 	.word	0x200002bc

080094f0 <_getpid_r>:
 80094f0:	f7f8 bbd2 	b.w	8001c98 <_getpid>

080094f4 <_init>:
 80094f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80094f6:	bf00      	nop
 80094f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80094fa:	bc08      	pop	{r3}
 80094fc:	469e      	mov	lr, r3
 80094fe:	4770      	bx	lr

08009500 <_fini>:
 8009500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009502:	bf00      	nop
 8009504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009506:	bc08      	pop	{r3}
 8009508:	469e      	mov	lr, r3
 800950a:	4770      	bx	lr
