

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    1 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_wfteP5
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_DbMG50"
Running: cat _ptx_DbMG50 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_GtWiQW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_GtWiQW --output-file  /dev/null 2> _ptx_DbMG50info"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_DbMG50 _ptx2_GtWiQW _ptx_DbMG50info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 20:30:19 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(20,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(73,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(5,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(64,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(13,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(75,0,0) tid=(127,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 662944 (ipc=442.0) sim_rate=220981 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 20:30:20 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(30,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(41,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 905216 (ipc=362.1) sim_rate=226304 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 20:30:21 2016
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(14,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(68,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1047488 (ipc=232.8) sim_rate=209497 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 20:30:22 2016
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(9,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 1185440 (ipc=182.4) sim_rate=197573 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 20:30:23 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(28,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(29,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(42,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 1411360 (ipc=166.0) sim_rate=201622 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 20:30:24 2016
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(37,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 1566912 (ipc=156.7) sim_rate=195864 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 20:30:25 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(17,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(9,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 1773504 (ipc=147.8) sim_rate=197056 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 20:30:26 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 2003104 (ipc=143.1) sim_rate=200310 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 20:30:27 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(6,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 2168128 (ipc=139.9) sim_rate=197102 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 20:30:28 2016
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(7,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(30,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 2372096 (ipc=135.5) sim_rate=197674 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 20:30:29 2016
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(7,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 2563072 (ipc=131.4) sim_rate=197159 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 20:30:30 2016
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(25,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(23,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 2725344 (ipc=129.8) sim_rate=194667 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 20:30:31 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(21,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(68,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 2936960 (ipc=127.7) sim_rate=195797 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 20:30:32 2016
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(10,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(34,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 3123904 (ipc=125.0) sim_rate=195244 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 20:30:33 2016
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(34,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(42,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 3269600 (ipc=123.4) sim_rate=192329 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 20:30:34 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(21,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 3476128 (ipc=122.0) sim_rate=193118 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 20:30:35 2016
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(26,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 3681568 (ipc=122.7) sim_rate=193766 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 20:30:36 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(70,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(47,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(39,0,0) tid=(50,0,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 3970560 (ipc=124.1) sim_rate=198528 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 20:30:37 2016
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(3,0,0) tid=(147,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(72,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 4177291 (ipc=124.7) sim_rate=198918 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 20:30:38 2016
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(5,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(60,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(14,0,0) tid=(47,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 4473169 (ipc=126.0) sim_rate=203325 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 20:30:39 2016
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(61,0,0) tid=(83,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(24,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(28,0,0) tid=(173,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 4685037 (ipc=126.6) sim_rate=203697 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 20:30:40 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(2,0,0) tid=(114,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(36,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 4949132 (ipc=128.5) sim_rate=206213 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 20:30:41 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(43,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(20,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 5283154 (ipc=130.4) sim_rate=211326 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 20:30:42 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(82,0,0) tid=(149,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(0,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(16,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 5536562 (ipc=131.8) sim_rate=212944 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 20:30:43 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(25,0,0) tid=(228,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(21,0,0) tid=(193,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(44,0,0) tid=(242,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 5974150 (ipc=135.8) sim_rate=221264 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 20:30:44 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(21,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(19,0,0) tid=(185,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(31,0,0) tid=(185,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 6248146 (ipc=137.3) sim_rate=223148 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 20:30:45 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(44,0,0) tid=(110,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(20,0,0) tid=(141,0,0)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(37,0,0) tid=(246,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(36,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 6595754 (ipc=138.9) sim_rate=227439 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 20:30:46 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(73,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(20,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 6812326 (ipc=139.0) sim_rate=227077 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 20:30:47 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(17,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(9,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(32,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 7127847 (ipc=139.8) sim_rate=229930 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 20:30:48 2016
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(54,0,0) tid=(166,0,0)
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(2,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(41,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 7364286 (ipc=140.3) sim_rate=230133 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 20:30:49 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(40,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(53,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(13,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 7694760 (ipc=141.2) sim_rate=233174 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 20:30:50 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(43,0,0) tid=(220,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(28,0,0) tid=(154,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(24,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 7934956 (ipc=141.7) sim_rate=233381 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 20:30:51 2016
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(38,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 8257164 (ipc=142.4) sim_rate=235918 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 20:30:52 2016
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(38,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(20,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(28,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 8499548 (ipc=142.8) sim_rate=236098 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 20:30:53 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(28,0,0) tid=(167,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 8764984 (ipc=142.5) sim_rate=236891 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 20:30:54 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(21,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(22,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(9,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (62924,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(62925,0)
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 9023324 (ipc=143.2) sim_rate=237455 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 20:30:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (63207,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(63208,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(91,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(3,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (63879,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(63880,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (64120,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(64121,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(15,0,0) tid=(69,0,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(38,0,0) tid=(99,0,0)
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 9395434 (ipc=144.5) sim_rate=240908 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 20:30:56 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(18,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(59,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(24,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 9648894 (ipc=145.1) sim_rate=241222 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 20:30:57 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(50,0,0) tid=(82,0,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(68,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(65,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (67980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(67981,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 9976543 (ipc=146.7) sim_rate=243330 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 20:30:58 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(30,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (68417,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(68418,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (68513,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(68514,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (68538,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(68539,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(93,0,0) tid=(192,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(69,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(51,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 10322759 (ipc=148.5) sim_rate=245779 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 20:30:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (69739,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(69740,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(5,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(27,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (70169,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(70170,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(58,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (70701,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(70702,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(66,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 10746600 (ipc=151.4) sim_rate=249920 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 20:31:00 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(89,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (71487,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(71488,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(52,0,0) tid=(211,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(68,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71990,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71991,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (72053,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(72054,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(30,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (72370,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(72371,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 11129531 (ipc=153.5) sim_rate=252943 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 20:31:01 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(19,0,0) tid=(87,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73175,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(73176,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(67,0,0) tid=(30,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (73303,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(73304,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(64,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (73804,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(73805,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (73845,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(73846,0)
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 11414518 (ipc=154.3) sim_rate=253655 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 20:31:02 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(7,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (74188,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(74189,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(72,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(1,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(76,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (75422,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(75423,0)
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 11771578 (ipc=155.9) sim_rate=255903 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 20:31:03 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(7,0,0) tid=(196,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75941,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(75942,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (76323,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(76324,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(29,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(45,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 12033785 (ipc=156.3) sim_rate=256037 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 20:31:04 2016
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(23,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(34,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (78353,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(78354,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(55,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 12310279 (ipc=156.8) sim_rate=256464 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 20:31:05 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78692,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(78693,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(63,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(78,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (79521,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(79522,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (79943,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(79944,0)
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 12584447 (ipc=157.3) sim_rate=256825 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 20:31:06 2016
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(64,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (80515,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(80516,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(78,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(50,0,0) tid=(245,0,0)
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 12828581 (ipc=157.4) sim_rate=256571 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 20:31:07 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (81870,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(81871,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(85,0,0) tid=(177,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(118,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (82672,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(82673,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(46,0,0) tid=(105,0,0)
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 13124576 (ipc=158.1) sim_rate=257344 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 20:31:08 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(119,0,0) tid=(133,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (83317,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(83318,0)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(110,0,0) tid=(121,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(45,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 13440863 (ipc=159.1) sim_rate=258478 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 20:31:09 2016
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(110,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(33,0,0) tid=(158,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (85617,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(85618,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(112,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 13680078 (ipc=159.1) sim_rate=258114 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 20:31:10 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (86006,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(86007,0)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(38,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (86569,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(86570,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (86596,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(86597,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (86908,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(86909,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(47,0,0) tid=(231,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (87219,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(87220,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(124,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 13954196 (ipc=158.6) sim_rate=258411 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 20:31:11 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(37,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(82,0,0) tid=(143,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(55,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 14220568 (ipc=158.9) sim_rate=258555 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 20:31:12 2016
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(41,0,0) tid=(16,0,0)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(82,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (90879,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(90880,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(120,0,0) tid=(45,0,0)
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 14517426 (ipc=159.5) sim_rate=259239 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 20:31:13 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (91356,0), 5 CTAs running
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(54,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (91644,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (92001,0), 4 CTAs running
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(83,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 14740589 (ipc=159.4) sim_rate=258606 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 20:31:14 2016
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(56,0,0) tid=(187,0,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(83,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(74,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (93832,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 15020691 (ipc=159.8) sim_rate=258977 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 20:31:15 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(62,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (94664,0), 5 CTAs running
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(50,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(127,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 15291114 (ipc=160.1) sim_rate=259171 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 20:31:16 2016
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(64,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (96200,0), 5 CTAs running
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(112,0,0) tid=(145,0,0)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(114,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(75,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(79,0,0) tid=(76,0,0)
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 15738832 (ipc=161.4) sim_rate=262313 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 20:31:17 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(87,0,0) tid=(140,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (98101,0), 5 CTAs running
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(126,0,0) tid=(177,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (98296,0), 5 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(71,0,0) tid=(144,0,0)
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 16046416 (ipc=162.9) sim_rate=263056 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 20:31:18 2016
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(54,0,0) tid=(77,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(113,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (99422,0), 4 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(87,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (99746,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (99752,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (99754,0), 4 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(54,0,0) tid=(13,0,0)
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 16419159 (ipc=163.4) sim_rate=264825 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 20:31:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (100882,0), 4 CTAs running
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(78,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (101535,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 16595207 (ipc=162.7) sim_rate=263415 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 20:31:20 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(107,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (102659,0), 4 CTAs running
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(90,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (103002,0), 5 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(93,0,0) tid=(45,0,0)
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(45,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 16893095 (ipc=162.4) sim_rate=263954 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 20:31:21 2016
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(102,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(46,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (105149,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (105407,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 17140465 (ipc=162.5) sim_rate=263699 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 20:31:22 2016
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(61,0,0) tid=(255,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (105997,0), 2 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(85,0,0) tid=(213,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (106312,0), 4 CTAs running
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(51,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(126,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 17504624 (ipc=162.8) sim_rate=265221 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 20:31:23 2016
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(92,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (107813,0), 3 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(92,0,0) tid=(7,0,0)
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(90,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 17812389 (ipc=163.4) sim_rate=265856 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 20:31:24 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (109021,0), 5 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(124,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (109158,0), 4 CTAs running
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(71,0,0) tid=(175,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (110066,0), 4 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(93,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (110918,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 18101042 (ipc=163.1) sim_rate=266191 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 20:31:25 2016
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(101,0,0) tid=(203,0,0)
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(78,0,0) tid=(53,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(46,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (112600,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (112738,0), 4 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(108,0,0) tid=(59,0,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 18462674 (ipc=163.4) sim_rate=267574 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 20:31:26 2016
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(88,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (113512,0), 3 CTAs running
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(92,0,0) tid=(89,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (114273,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (114279,0), 4 CTAs running
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(74,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 18702826 (ipc=163.3) sim_rate=267183 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 20:31:27 2016
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(63,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (114931,0), 2 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(84,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(116,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(91,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (116381,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116467,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 19158127 (ipc=164.4) sim_rate=269832 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 20:31:28 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(116,0,0) tid=(29,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(104,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(78,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(80,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (118416,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 19517364 (ipc=164.7) sim_rate=271074 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 20:31:29 2016
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(100,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (119115,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (119233,0), 3 CTAs running
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(85,0,0) tid=(92,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (119671,0), 3 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(121,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(85,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 19901629 (ipc=165.2) sim_rate=272625 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 20:31:30 2016
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(117,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(122,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (121181,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (121498,0), 4 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(115,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (121641,0), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(115,0,0) tid=(93,0,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 20238875 (ipc=165.9) sim_rate=273498 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 20:31:31 2016
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(97,0,0) tid=(125,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(102,0,0) tid=(52,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (123065,0), 2 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(92,0,0) tid=(203,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (123193,0), 4 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(118,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 20691047 (ipc=166.9) sim_rate=275880 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 20:31:32 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(112,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (124182,0), 3 CTAs running
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(73,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (124599,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (124855,0), 4 CTAs running
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(73,0,0) tid=(183,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(71,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (125600,0), 3 CTAs running
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(87,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(103,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 21183485 (ipc=168.1) sim_rate=278730 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 20:31:33 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (126094,0), 2 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(104,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (126767,0), 3 CTAs running
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(120,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (127217,0), 2 CTAs running
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(123,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (127645,0), 2 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(97,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 21591244 (ipc=168.7) sim_rate=280405 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 20:31:34 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (128113,0), 2 CTAs running
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(108,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(95,0,0) tid=(253,0,0)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(108,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(119,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (129120,0), 3 CTAs running
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(101,0,0) tid=(97,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (129429,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 22100072 (ipc=170.7) sim_rate=283334 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 20:31:35 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (129598,0), 1 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(101,0,0) tid=(174,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (129803,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (129911,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (130031,0), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(94,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (130149,0), 1 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(117,0,0) tid=(115,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (130875,0), 3 CTAs running
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(96,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(103,0,0) tid=(88,0,0)
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 22537112 (ipc=170.7) sim_rate=285279 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 20:31:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (132145,0), 1 CTAs running
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(91,0,0) tid=(111,0,0)
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(102,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (132926,0), 2 CTAs running
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(111,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(94,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (133493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (133583,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (133764,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(105,0,0) tid=(97,0,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 23049030 (ipc=172.0) sim_rate=288112 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 20:31:37 2016
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(124,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (134234,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(95,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (135007,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (135007,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (135077,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(111,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (135367,0), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(127,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 23449201 (ipc=171.8) sim_rate=289496 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 20:31:38 2016
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(110,0,0) tid=(217,0,0)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(106,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (137580,0), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(115,0,0) tid=(150,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (137797,0), 1 CTAs running
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(106,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (138318,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (138641,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (138643,0), 1 CTAs running
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(114,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 23932030 (ipc=172.2) sim_rate=291854 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 20:31:39 2016
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(98,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (139309,0), 2 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(106,0,0) tid=(129,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (139645,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (139675,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (139820,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(119,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (140208,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (140378,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (140427,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (140505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (140548,0), 1 CTAs running
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(105,0,0) tid=(5,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (141310,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (141619,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(126,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (142231,0), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 24388388 (ipc=171.1) sim_rate=293836 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 20:31:40 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (142880,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(122,0,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (143020,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (143294,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (144094,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 4.
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 144095
gpu_sim_insn = 24441600
gpu_ipc =     169.6214
gpu_tot_sim_cycle = 144095
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     169.6214
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 256038
gpu_stall_icnt2sh    = 277
gpu_total_sim_rate=294477

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 1940
	L1I_total_cache_miss_rate = 0.0042
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6695
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 109214
	L1D_cache_core[1]: Access = 3598, Miss = 3598, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 81050
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100474
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102758
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 102745
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100696
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100814
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 100093
	L1D_cache_core[8]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 98251
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 92712
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 101958
	L1D_cache_core[11]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 113895
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 105216
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 106445
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 103679
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1520000
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.031
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3519
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1519063
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3519
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 937
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461676
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1940
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6695
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 1523519
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3519
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3519
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1520000
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2394549	W0_Idle:39504	W0_Scoreboard:931325	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 6005 
maxdqlatency = 0 
maxmflatency = 6831 
averagemflatency = 821 
max_icnt2mem_latency = 776 
max_icnt2sh_latency = 144094 
mrq_lat_table:30432 	461 	449 	858 	3145 	5566 	7742 	6372 	4205 	3041 	2252 	996 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	131 	16851 	35614 	10632 	2388 	191 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53115 	3745 	1791 	2312 	3152 	1648 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	57566 	7933 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	54 	166 	36 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2 	30 	252 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         8         6         6         4         4         6         8         6         5         5         5         6         5         4         6         8 
dram[1]:         5         6         6         5         5         5         6         6         5         5         4         5         4         4         6         6 
dram[2]:         6         4         5         5         4         6         6         8         5         5         4         6         4         6         6         6 
dram[3]:         4         4         6         6         4         6         6         6         5         6         4         4         5         4         6         6 
dram[4]:         6         7         6         4         4         5         6         6         5         5         6         5         4         5         6         6 
dram[5]:         4         4         6         5         4         5         6         6         4         5         6         4         4         4         6         8 
maximum service time to same row:
dram[0]:      1914      2138      1963      1957      1982      2433      2339      2372      1947      1976      2388      3931      1981      1975      2150      2807 
dram[1]:      1837      1994      2323      1962      1988      2007      2033      2720      1951      1981      1966      3261      2474      1979      2238      2435 
dram[2]:      1954      1965      1972      2159      1991      1944      3222      2886      1956      2019      3473      3660      1990      1988      2251      2182 
dram[3]:      1957      1969      1976      1975      2182      1947      2169      2618      1960      1951      1974      2071      1996      1992      2784      2617 
dram[4]:      3006      1972      2370      2094      1991      1951      1963      3119      1965      1957      3553      3623      1966      1998      2051      3011 
dram[5]:      1984      1976      1985      1982      1996      1956      1966      2943      1972      1962      3353      1997      1971      2007      1950      2786 
average row accesses per activate:
dram[0]:  1.285714  1.320236  1.272727  1.304854  1.334638  1.332031  1.733990  2.338871  1.266187  1.351248  1.333333  1.327553  1.379877  1.467249  1.577465  2.000000 
dram[1]:  1.313840  1.309942  1.315068  1.226277  1.291667  1.366733  1.725490  2.278317  1.318352  1.261649  1.285714  1.296786  1.363083  1.360324  1.663366  2.100000 
dram[2]:  1.301158  1.280000  1.280000  1.322835  1.319149  1.343811  1.782279  2.308197  1.294118  1.277677  1.261993  1.369478  1.391304  1.442060  1.667494  2.067692 
dram[3]:  1.306796  1.307393  1.228519  1.317647  1.316602  1.359841  1.712895  2.370370  1.261649  1.313433  1.295455  1.326848  1.312500  1.400000  1.631068  2.126582 
dram[4]:  1.309942  1.292308  1.270321  1.282443  1.281955  1.333333  1.777778  2.452962  1.254902  1.275362  1.403651  1.274766  1.330693  1.464052  1.467249  2.086957 
dram[5]:  1.377049  1.282443  1.307393  1.244444  1.267658  1.376258  1.717073  2.362416  1.325800  1.259392  1.360396  1.284369  1.374233  1.320236  1.611511  2.042553 
average row locality = 65570/45979 = 1.426086
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65552
bank skew: 704/672 = 1.05
chip skew: 10927/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         3         0         0         0         0         0 
total reads: 18
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        777       724       828       785       895       877       968      1678       782       749       777      1020       838       858      1028      1734
dram[1]:        551       561       572       604       625       707       747      1541       548       554       572       677       623       675       773      1650
dram[2]:        482       631       498       647       544       742       693      1448       482       609       512       654       583       776       693      1574
dram[3]:        508       598       531       618       578       709       692      1587       499       569       534       618       590       694       684      1596
dram[4]:        768       758       779       786       832       890      1070      1615       742       736       983       773       838       899      1020      1593
dram[5]:        608       691       638       746       700       888       908      1560       596       677       728       717       676       785       922      1664
maximum mf latency per bank:
dram[0]:       1476      1270      1539      1451      2048      1881      3116      6104      1503      1359      1579      5210      1917      1833      2297      5616
dram[1]:       1080      1158      1146      1231      1298      1634      2168      6831      1156      1038      1045      3673      1522      1894      2115      5283
dram[2]:       1106      1494      1011      1799      1071      1985      1989      5877      1163      1441      1492      1383      1597      2390      2656      4946
dram[3]:        862      1230      1081      1649      1126      2262      2534      5473       963      1252      1076      1547      1512      1470      1741      5300
dram[4]:       1310      1451      1414      1570      1626      1792      2358      5538      1257      1534      4280      1707      1743      2127      2577      5362
dram[5]:       1174      1358      1202      1596      1743      2661      3169      5101      1096      1329      3776      1561      1560      1676      2641      5596

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190205 n_nop=87543 n_act=7623 n_pre=7607 n_req=10932 n_rd=87416 n_write=16 bw_util=0.9193
n_activity=183578 dram_eff=0.9525
bk0: 5400a 130831i bk1: 5376a 122803i bk2: 5376a 119655i bk3: 5376a 108496i bk4: 5456a 96899i bk5: 5456a 85668i bk6: 5632a 72350i bk7: 5632a 32466i bk8: 5632a 127976i bk9: 5632a 121730i bk10: 5472a 117645i bk11: 5472a 91965i bk12: 5376a 102772i bk13: 5376a 86087i bk14: 5376a 64517i bk15: 5376a 33219i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.7182
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190205 n_nop=87423 n_act=7693 n_pre=7677 n_req=10928 n_rd=87408 n_write=4 bw_util=0.9191
n_activity=182630 dram_eff=0.9573
bk0: 5392a 131835i bk1: 5376a 123296i bk2: 5376a 119016i bk3: 5376a 108804i bk4: 5456a 97398i bk5: 5456a 85883i bk6: 5632a 70851i bk7: 5632a 33167i bk8: 5632a 130983i bk9: 5632a 122706i bk10: 5472a 117961i bk11: 5472a 101832i bk12: 5376a 99652i bk13: 5376a 84627i bk14: 5376a 72224i bk15: 5376a 36536i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.1618
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190205 n_nop=87585 n_act=7614 n_pre=7598 n_req=10926 n_rd=87408 n_write=0 bw_util=0.9191
n_activity=183307 dram_eff=0.9537
bk0: 5392a 131838i bk1: 5376a 126023i bk2: 5376a 120671i bk3: 5376a 112323i bk4: 5456a 101784i bk5: 5472a 85127i bk6: 5632a 76495i bk7: 5632a 36618i bk8: 5632a 129583i bk9: 5632a 123777i bk10: 5472a 117642i bk11: 5456a 113038i bk12: 5376a 101102i bk13: 5376a 86259i bk14: 5376a 72042i bk15: 5376a 32320i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=12.6408
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190205 n_nop=87479 n_act=7671 n_pre=7655 n_req=10925 n_rd=87400 n_write=0 bw_util=0.919
n_activity=182628 dram_eff=0.9571
bk0: 5384a 131944i bk1: 5376a 122114i bk2: 5376a 115226i bk3: 5376a 107723i bk4: 5456a 99829i bk5: 5472a 80978i bk6: 5632a 66316i bk7: 5632a 28259i bk8: 5632a 128990i bk9: 5632a 121484i bk10: 5472a 116736i bk11: 5456a 109690i bk12: 5376a 99944i bk13: 5376a 85841i bk14: 5376a 76274i bk15: 5376a 33876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=13.533
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190205 n_nop=87403 n_act=7699 n_pre=7683 n_req=10932 n_rd=87392 n_write=28 bw_util=0.9192
n_activity=183497 dram_eff=0.9528
bk0: 5376a 130956i bk1: 5376a 124476i bk2: 5376a 115816i bk3: 5376a 108822i bk4: 5456a 94905i bk5: 5472a 81689i bk6: 5632a 63084i bk7: 5632a 31787i bk8: 5632a 126600i bk9: 5632a 121545i bk10: 5472a 104063i bk11: 5456a 106371i bk12: 5376a 97026i bk13: 5376a 85025i bk14: 5376a 66848i bk15: 5376a 40603i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.0069
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=1 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=190205 n_nop=87465 n_act=7679 n_pre=7663 n_req=10927 n_rd=87392 n_write=6 bw_util=0.919
n_activity=182579 dram_eff=0.9574
bk0: 5376a 131991i bk1: 5376a 122903i bk2: 5376a 120355i bk3: 5376a 107992i bk4: 5456a 94281i bk5: 5472a 81536i bk6: 5632a 63489i bk7: 5632a 28166i bk8: 5632a 128952i bk9: 5632a 120878i bk10: 5472a 106812i bk11: 5456a 106936i bk12: 5376a 97628i bk13: 5376a 83657i bk14: 5376a 64732i bk15: 5376a 30802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=14.4125

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 3110
L2_cache_bank[1]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 77615
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 1646
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 42737
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 1, Reservation_fails = 1182
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 45281
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 1460
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 43044
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 7112
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 55009
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 1, Reservation_fails = 4133
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51279
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65552
L2_total_cache_miss_rate = 0.9945
L2_total_cache_pending_hits = 24
L2_total_cache_reservation_fails = 333608
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 332925
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 241
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 48
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 84
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 14
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 508
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.152

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.53067
	minimum = 6
	maximum = 387
Network latency average = 9.42332
	minimum = 6
	maximum = 387
Slowest packet = 1451
Flit latency average = 7.13376
	minimum = 6
	maximum = 387
Slowest flit = 3401
Fragmentation average = 0.000197233
	minimum = 0
	maximum = 26
Injected packet rate average = 0.033883
	minimum = 0.0250252 (at node 1)
	maximum = 0.0383358 (at node 16)
Accepted packet rate average = 0.033883
	minimum = 0.0250252 (at node 1)
	maximum = 0.0383358 (at node 16)
Injected flit rate average = 0.101444
	minimum = 0.0251223 (at node 1)
	maximum = 0.190881 (at node 15)
Accepted flit rate average= 0.101444
	minimum = 0.0379055 (at node 20)
	maximum = 0.160283 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.53067 (1 samples)
	minimum = 6 (1 samples)
	maximum = 387 (1 samples)
Network latency average = 9.42332 (1 samples)
	minimum = 6 (1 samples)
	maximum = 387 (1 samples)
Flit latency average = 7.13376 (1 samples)
	minimum = 6 (1 samples)
	maximum = 387 (1 samples)
Fragmentation average = 0.000197233 (1 samples)
	minimum = 0 (1 samples)
	maximum = 26 (1 samples)
Injected packet rate average = 0.033883 (1 samples)
	minimum = 0.0250252 (1 samples)
	maximum = 0.0383358 (1 samples)
Accepted packet rate average = 0.033883 (1 samples)
	minimum = 0.0250252 (1 samples)
	maximum = 0.0383358 (1 samples)
Injected flit rate average = 0.101444 (1 samples)
	minimum = 0.0251223 (1 samples)
	maximum = 0.190881 (1 samples)
Accepted flit rate average = 0.101444 (1 samples)
	minimum = 0.0379055 (1 samples)
	maximum = 0.160283 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 23 sec (83 sec)
gpgpu_simulation_rate = 294477 (inst/sec)
gpgpu_simulation_rate = 1736 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 81095.226562 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
