Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Sep 26 03:32:06 2024
| Host         : JoshsArchUSB running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file Lab_2_wrapper_timing_summary_routed.rpt -pb Lab_2_wrapper_timing_summary_routed.pb -rpx Lab_2_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab_2_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[4][1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 60 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.339        0.000                      0                 1425        0.069        0.000                      0                 1425        4.020        0.000                       0                   687  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.339        0.000                      0                 1425        0.069        0.000                      0                 1425        4.020        0.000                       0                   687  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.339ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.069ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.339ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.419ns  (logic 2.662ns (31.618%)  route 5.757ns (68.382%))
  Logic Levels:           10  (LDCE=3 LUT2=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns = ( 12.657 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.650     2.944    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y91         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=9, routed)           0.920     4.320    Lab_2_i/ALU_0/U0/ALUS/A[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.444 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]_i_2/O
                         net (fo=3, routed)           0.607     5.051    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]_i_2_n_0
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.175    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[3]_i_1_n_0
    SLICE_X48Y92         LDCE (DToQ_ldce_D_Q)         0.373     5.548 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[3]/Q
                         net (fo=3, routed)           0.514     6.062    Lab_2_i/ALU_0/U0/ALUS/L_3[3]
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.186 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[3]_i_1/O
                         net (fo=1, routed)           0.520     6.706    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[3]_i_1_n_0
    SLICE_X48Y93         LDCE (DToQ_ldce_D_Q)         0.469     7.175 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[3]/Q
                         net (fo=2, routed)           0.628     7.803    Lab_2_i/ALU_0/U0/ALUS/L_4[3]
    SLICE_X44Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.927 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[3]_i_1/O
                         net (fo=1, routed)           0.488     8.415    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[3]_i_1_n_0
    SLICE_X42Y93         LDCE (DToQ_ldce_D_Q)         0.496     8.911 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[3]/Q
                         net (fo=1, routed)           0.422     9.333    Lab_2_i/ALU_0/U0/ALUS/L_5[3]
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.457 r  Lab_2_i/ALU_0/U0/ALUS/R[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.561    10.018    Lab_2_i/ALU_0/U0/ALUS/R[3]_INST_0_i_1_n_0
    SLICE_X37Y92         LUT5 (Prop_lut5_I0_O)        0.124    10.142 r  Lab_2_i/ALU_0/U0/ALUS/R[3]_INST_0/O
                         net (fo=1, routed)           0.569    10.711    Lab_2_i/axi_regmap_0/U0/REG2_IN[3]
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.835 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.528    11.363    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X32Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.478    12.657    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism              0.229    12.886    
                         clock uncertainty           -0.154    12.732    
    SLICE_X32Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.702    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         12.702    
                         arrival time                         -11.363    
  -------------------------------------------------------------------
                         slack                                  1.339    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.145ns  (logic 2.827ns (34.708%)  route 5.318ns (65.292%))
  Logic Levels:           9  (LDCE=3 LUT2=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.649     2.943    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X41Y90         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/Q
                         net (fo=10, routed)          0.843     4.242    Lab_2_i/ALU_0/U0/ALUS/A[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.366 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.476     4.842    Lab_2_i/ALU_0/U0/ALUS/L_2_reg[1]_i_1_n_0
    SLICE_X45Y91         LDCE (DToQ_ldce_D_Q)         0.463     5.305 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[1]/Q
                         net (fo=3, routed)           0.442     5.747    Lab_2_i/ALU_0/U0/ALUS/L_2[1]
    SLICE_X47Y92         LUT4 (Prop_lut4_I2_O)        0.124     5.871 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[5]_i_1/O
                         net (fo=1, routed)           0.331     6.202    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[5]_i_1_n_0
    SLICE_X47Y93         LDCE (DToQ_ldce_D_Q)         0.463     6.665 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[5]/Q
                         net (fo=2, routed)           0.588     7.253    Lab_2_i/ALU_0/U0/ALUS/L_4[5]
    SLICE_X42Y93         LUT2 (Prop_lut2_I0_O)        0.116     7.369 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[5]_i_1/O
                         net (fo=1, routed)           0.382     7.751    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[5]_i_1_n_0
    SLICE_X42Y93         LDCE (DToQ_ldce_D_Q)         0.683     8.434 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[5]/Q
                         net (fo=1, routed)           0.669     9.104    Lab_2_i/ALU_0/U0/ALUS/L_5[5]
    SLICE_X42Y93         LUT6 (Prop_lut6_I4_O)        0.124     9.228 r  Lab_2_i/ALU_0/U0/ALUS/R[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.658     9.886    Lab_2_i/ALU_0/U0/ALUS/R[5]_INST_0_i_1_n_0
    SLICE_X38Y91         LUT5 (Prop_lut5_I0_O)        0.124    10.010 r  Lab_2_i/ALU_0/U0/ALUS/R[5]_INST_0/O
                         net (fo=1, routed)           0.735    10.745    Lab_2_i/axi_regmap_0/U0/REG2_IN[5]
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.150    10.895 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[5]_INST_0/O
                         net (fo=1, routed)           0.193    11.088    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[5]
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.479    12.658    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.221    12.512    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                         -11.088    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.480ns  (logic 3.218ns (37.948%)  route 5.262ns (62.052%))
  Logic Levels:           12  (LDCE=4 LUT2=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.650     2.944    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X41Y92         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/Q
                         net (fo=69, routed)          0.758     4.158    Lab_2_i/ALU_0/U0/ALUS/SHAMT[0]
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.502     4.784    Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]_i_1_n_0
    SLICE_X45Y91         LDCE (DToQ_ldce_D_Q)         0.469     5.253 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]/Q
                         net (fo=3, routed)           0.425     5.678    Lab_2_i/ALU_0/U0/ALUS/L_2[0]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.118     5.796 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.796    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[0]_i_1_n_0
    SLICE_X45Y90         LDCE (DToQ_ldce_D_Q)         0.355     6.151 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[0]/Q
                         net (fo=3, routed)           0.504     6.655    Lab_2_i/ALU_0/U0/ALUS/L_3[0]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.779 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[0]_i_1/O
                         net (fo=1, routed)           0.195     6.974    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[0]_i_1_n_0
    SLICE_X44Y90         LDCE (DToQ_ldce_D_Q)         0.469     7.443 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[0]/Q
                         net (fo=2, routed)           0.418     7.861    Lab_2_i/ALU_0/U0/ALUS/L_4[0]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.985 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[0]_i_1/O
                         net (fo=1, routed)           0.356     8.341    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[0]_i_1_n_0
    SLICE_X43Y91         LDCE (DToQ_ldce_D_Q)         0.483     8.824 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[0]/Q
                         net (fo=1, routed)           0.436     9.260    Lab_2_i/ALU_0/U0/ALUS/L_5[0]
    SLICE_X41Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.384 r  Lab_2_i/ALU_0/U0/ALUS/R[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.438     9.822    Lab_2_i/ALU_0/U0/ALUS/R[0]_INST_0_i_1_n_0
    SLICE_X38Y91         LUT6 (Prop_lut6_I0_O)        0.124     9.946 r  Lab_2_i/ALU_0/U0/ALUS/R[0]_INST_0/O
                         net (fo=1, routed)           0.471    10.417    Lab_2_i/axi_regmap_0/U0/REG2_IN[0]
    SLICE_X35Y90         LUT2 (Prop_lut2_I0_O)        0.124    10.541 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.428    10.969    Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0_i_1_n_0
    SLICE_X33Y91         LUT2 (Prop_lut2_I0_O)        0.124    11.093 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[0]_INST_0/O
                         net (fo=1, routed)           0.331    11.424    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X32Y90         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.477    12.656    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y90         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X32Y90         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.890    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         12.890    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.629ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.117ns  (logic 3.023ns (37.243%)  route 5.094ns (62.757%))
  Logic Levels:           11  (LDCE=4 LUT2=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.649     2.943    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X41Y90         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][1]/Q
                         net (fo=10, routed)          0.843     4.242    Lab_2_i/ALU_0/U0/ALUS/A[1]
    SLICE_X42Y91         LUT4 (Prop_lut4_I0_O)        0.124     4.366 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[1]_i_1/O
                         net (fo=1, routed)           0.476     4.842    Lab_2_i/ALU_0/U0/ALUS/L_2_reg[1]_i_1_n_0
    SLICE_X45Y91         LDCE (DToQ_ldce_D_Q)         0.463     5.305 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[1]/Q
                         net (fo=3, routed)           0.466     5.770    Lab_2_i/ALU_0/U0/ALUS/L_2[1]
    SLICE_X47Y91         LUT2 (Prop_lut2_I0_O)        0.124     5.894 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.894    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[1]_i_1_n_0
    SLICE_X47Y91         LDCE (DToQ_ldce_D_Q)         0.373     6.267 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[1]/Q
                         net (fo=3, routed)           0.297     6.565    Lab_2_i/ALU_0/U0/ALUS/L_3[1]
    SLICE_X46Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.689 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[1]_i_1/O
                         net (fo=1, routed)           0.663     7.352    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[1]_i_1_n_0
    SLICE_X46Y92         LDCE (DToQ_ldce_D_Q)         0.482     7.834 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[1]/Q
                         net (fo=2, routed)           0.639     8.473    Lab_2_i/ALU_0/U0/ALUS/L_4[1]
    SLICE_X45Y92         LUT2 (Prop_lut2_I0_O)        0.150     8.623 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.623    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[1]_i_1_n_0
    SLICE_X45Y92         LDCE (DToQ_ldce_D_Q)         0.355     8.978 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[1]/Q
                         net (fo=1, routed)           0.299     9.277    Lab_2_i/ALU_0/U0/ALUS/L_5[1]
    SLICE_X43Y92         LUT6 (Prop_lut6_I4_O)        0.124     9.401 r  Lab_2_i/ALU_0/U0/ALUS/R[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.454     9.854    Lab_2_i/ALU_0/U0/ALUS/R[1]_INST_0_i_1_n_0
    SLICE_X37Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.978 r  Lab_2_i/ALU_0/U0/ALUS/R[1]_INST_0/O
                         net (fo=1, routed)           0.579    10.558    Lab_2_i/axi_regmap_0/U0/REG2_IN[1]
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.682 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.378    11.060    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.479    12.658    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044    12.689    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         12.689    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.629    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 2.646ns (33.174%)  route 5.330ns (66.826%))
  Logic Levels:           9  (LDCE=3 LUT2=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.651     2.945    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X39Y92         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/Q
                         net (fo=11, routed)          1.041     4.442    Lab_2_i/ALU_0/U0/ALUS/A[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.566 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[2]_i_1/O
                         net (fo=1, routed)           0.568     5.134    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[2]_i_1_n_0
    SLICE_X42Y90         LDCE (DToQ_ldce_D_Q)         0.482     5.616 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[2]/Q
                         net (fo=3, routed)           0.597     6.212    Lab_2_i/ALU_0/U0/ALUS/L_3[2]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[2]_i_1/O
                         net (fo=1, routed)           0.354     6.691    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[2]_i_1_n_0
    SLICE_X46Y90         LDCE (DToQ_ldce_D_Q)         0.482     7.173 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[2]/Q
                         net (fo=2, routed)           0.424     7.597    Lab_2_i/ALU_0/U0/ALUS/L_4[2]
    SLICE_X46Y91         LUT2 (Prop_lut2_I0_O)        0.124     7.721 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[2]_i_1/O
                         net (fo=1, routed)           0.529     8.250    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[2]_i_1_n_0
    SLICE_X46Y91         LDCE (DToQ_ldce_D_Q)         0.482     8.732 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[2]/Q
                         net (fo=1, routed)           0.437     9.170    Lab_2_i/ALU_0/U0/ALUS/L_5[2]
    SLICE_X43Y91         LUT5 (Prop_lut5_I4_O)        0.124     9.294 r  Lab_2_i/ALU_0/U0/ALUS/R[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.482     9.775    Lab_2_i/ALU_0/U0/ALUS/R[2]_INST_0_i_1_n_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.899 r  Lab_2_i/ALU_0/U0/ALUS/R[2]_INST_0/O
                         net (fo=1, routed)           0.708    10.607    Lab_2_i/axi_regmap_0/U0/REG2_IN[2]
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124    10.731 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.190    10.921    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.479    12.658    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.703    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -10.921    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.945ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 2.388ns (31.351%)  route 5.229ns (68.649%))
  Logic Levels:           8  (LDCE=2 LUT2=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.650     2.944    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X41Y91         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][1]/Q
                         net (fo=71, routed)          0.905     4.305    Lab_2_i/ALU_0/U0/ALUS/SHAMT[1]
    SLICE_X41Y92         LUT6 (Prop_lut6_I2_O)        0.124     4.429 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[11]_i_3/O
                         net (fo=5, routed)           1.122     5.551    Lab_2_i/ALU_0/U0/ALUS/A_4_sn_1
    SLICE_X48Y92         LUT4 (Prop_lut4_I0_O)        0.150     5.701 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]_i_1/O
                         net (fo=1, routed)           0.344     6.046    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]_i_1_n_0
    SLICE_X46Y92         LDCE (DToQ_ldce_D_Q)         0.698     6.744 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]/Q
                         net (fo=2, routed)           0.426     7.170    Lab_2_i/ALU_0/U0/ALUS/L_4[7]
    SLICE_X46Y93         LUT2 (Prop_lut2_I0_O)        0.124     7.294 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[7]_i_1/O
                         net (fo=1, routed)           0.323     7.617    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[7]_i_1_n_0
    SLICE_X45Y93         LDCE (DToQ_ldce_D_Q)         0.469     8.086 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[7]/Q
                         net (fo=1, routed)           0.403     8.489    Lab_2_i/ALU_0/U0/ALUS/L_5[7]
    SLICE_X45Y93         LUT5 (Prop_lut5_I4_O)        0.124     8.613 r  Lab_2_i/ALU_0/U0/ALUS/R[7]_INST_0_i_1/O
                         net (fo=1, routed)           0.756     9.368    Lab_2_i/ALU_0/U0/ALUS/R[7]_INST_0_i_1_n_0
    SLICE_X38Y92         LUT5 (Prop_lut5_I0_O)        0.124     9.492 r  Lab_2_i/ALU_0/U0/ALUS/R[7]_INST_0/O
                         net (fo=1, routed)           0.567    10.059    Lab_2_i/axi_regmap_0/U0/REG2_IN[7]
    SLICE_X35Y92         LUT2 (Prop_lut2_I0_O)        0.119    10.178 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[7]_INST_0/O
                         net (fo=1, routed)           0.383    10.561    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X34Y92         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.479    12.658    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y92         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y92         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.227    12.506    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         12.506    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  1.945    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.359ns (32.068%)  route 4.997ns (67.932%))
  Logic Levels:           8  (LDCE=2 LUT2=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.651     2.945    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X39Y92         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][2]/Q
                         net (fo=11, routed)          1.041     4.442    Lab_2_i/ALU_0/U0/ALUS/A[2]
    SLICE_X42Y90         LUT6 (Prop_lut6_I0_O)        0.124     4.566 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[2]_i_1/O
                         net (fo=1, routed)           0.568     5.134    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[2]_i_1_n_0
    SLICE_X42Y90         LDCE (DToQ_ldce_D_Q)         0.482     5.616 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[2]/Q
                         net (fo=3, routed)           0.597     6.212    Lab_2_i/ALU_0/U0/ALUS/L_3[2]
    SLICE_X48Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.336 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[2]_i_1/O
                         net (fo=1, routed)           0.354     6.691    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[2]_i_1_n_0
    SLICE_X46Y90         LDCE (DToQ_ldce_D_Q)         0.482     7.173 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[2]/Q
                         net (fo=2, routed)           0.424     7.597    Lab_2_i/ALU_0/U0/ALUS/L_4[2]
    SLICE_X46Y91         LUT5 (Prop_lut5_I0_O)        0.117     7.714 r  Lab_2_i/ALU_0/U0/ALUS/R[18]_INST_0_i_4/O
                         net (fo=1, routed)           0.448     8.162    Lab_2_i/ALU_0/U0/ALUS/R[18]_INST_0_i_4_n_0
    SLICE_X43Y93         LUT6 (Prop_lut6_I5_O)        0.331     8.493 r  Lab_2_i/ALU_0/U0/ALUS/R[18]_INST_0_i_1/O
                         net (fo=1, routed)           0.444     8.937    Lab_2_i/ALU_0/U0/ALUS/R[18]_INST_0_i_1_n_0
    SLICE_X38Y93         LUT5 (Prop_lut5_I0_O)        0.124     9.061 r  Lab_2_i/ALU_0/U0/ALUS/R[18]_INST_0/O
                         net (fo=1, routed)           0.503     9.564    Lab_2_i/axi_regmap_0/U0/REG2_IN[18]
    SLICE_X38Y93         LUT2 (Prop_lut2_I0_O)        0.119     9.683 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[18]_INST_0/O
                         net (fo=1, routed)           0.618    10.301    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[18]
    SLICE_X34Y94         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.480    12.659    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.275    12.459    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32
  -------------------------------------------------------------------
                         required time                         12.459    
                         arrival time                         -10.301    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.490ns  (logic 2.611ns (34.858%)  route 4.879ns (65.142%))
  Logic Levels:           10  (LDCE=3 LUT2=3 LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.650     2.944    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X41Y92         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/Q
                         net (fo=69, routed)          0.758     4.158    Lab_2_i/ALU_0/U0/ALUS/SHAMT[0]
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.502     4.784    Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]_i_1_n_0
    SLICE_X45Y91         LDCE (DToQ_ldce_D_Q)         0.469     5.253 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]/Q
                         net (fo=3, routed)           0.425     5.678    Lab_2_i/ALU_0/U0/ALUS/L_2[0]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.118     5.796 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.796    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[0]_i_1_n_0
    SLICE_X45Y90         LDCE (DToQ_ldce_D_Q)         0.355     6.151 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[0]/Q
                         net (fo=3, routed)           0.504     6.655    Lab_2_i/ALU_0/U0/ALUS/L_3[0]
    SLICE_X45Y90         LUT2 (Prop_lut2_I0_O)        0.124     6.779 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[0]_i_1/O
                         net (fo=1, routed)           0.195     6.974    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[0]_i_1_n_0
    SLICE_X44Y90         LDCE (DToQ_ldce_D_Q)         0.469     7.443 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[0]/Q
                         net (fo=2, routed)           0.471     7.914    Lab_2_i/ALU_0/U0/ALUS/L_4[0]
    SLICE_X43Y91         LUT5 (Prop_lut5_I0_O)        0.124     8.038 r  Lab_2_i/ALU_0/U0/ALUS/R[16]_INST_0_i_4/O
                         net (fo=1, routed)           0.568     8.606    Lab_2_i/ALU_0/U0/ALUS/R[16]_INST_0_i_4_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I5_O)        0.124     8.730 r  Lab_2_i/ALU_0/U0/ALUS/R[16]_INST_0_i_1/O
                         net (fo=1, routed)           0.451     9.181    Lab_2_i/ALU_0/U0/ALUS/R[16]_INST_0_i_1_n_0
    SLICE_X36Y94         LUT5 (Prop_lut5_I0_O)        0.124     9.305 r  Lab_2_i/ALU_0/U0/ALUS/R[16]_INST_0/O
                         net (fo=1, routed)           0.492     9.797    Lab_2_i/axi_regmap_0/U0/REG2_IN[16]
    SLICE_X36Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.921 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[16]_INST_0/O
                         net (fo=1, routed)           0.514    10.434    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X32Y93         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.479    12.658    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X32Y93         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X32Y93         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019    12.714    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         12.714    
                         arrival time                         -10.434    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.571ns  (logic 2.621ns (34.618%)  route 4.950ns (65.382%))
  Logic Levels:           9  (LDCE=3 LUT2=2 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.650     2.944    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X41Y92         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y92         FDRE (Prop_fdre_C_Q)         0.456     3.400 f  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[3][0]/Q
                         net (fo=69, routed)          0.758     4.158    Lab_2_i/ALU_0/U0/ALUS/SHAMT[0]
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.124     4.282 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]_i_1/O
                         net (fo=1, routed)           0.502     4.784    Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]_i_1_n_0
    SLICE_X45Y91         LDCE (DToQ_ldce_D_Q)         0.469     5.253 r  Lab_2_i/ALU_0/U0/ALUS/L_2_reg[0]/Q
                         net (fo=3, routed)           0.476     5.729    Lab_2_i/ALU_0/U0/ALUS/L_2[0]
    SLICE_X45Y90         LUT4 (Prop_lut4_I2_O)        0.124     5.853 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[4]_i_1/O
                         net (fo=1, routed)           0.332     6.184    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[4]_i_1_n_0
    SLICE_X44Y90         LDCE (DToQ_ldce_D_Q)         0.483     6.667 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[4]/Q
                         net (fo=2, routed)           0.467     7.134    Lab_2_i/ALU_0/U0/ALUS/L_4[4]
    SLICE_X44Y90         LUT2 (Prop_lut2_I0_O)        0.124     7.258 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[4]_i_1/O
                         net (fo=1, routed)           0.337     7.595    Lab_2_i/ALU_0/U0/ALUS/L_5_reg[4]_i_1_n_0
    SLICE_X44Y91         LDCE (DToQ_ldce_D_Q)         0.469     8.064 r  Lab_2_i/ALU_0/U0/ALUS/L_5_reg[4]/Q
                         net (fo=1, routed)           0.453     8.517    Lab_2_i/ALU_0/U0/ALUS/L_5[4]
    SLICE_X42Y91         LUT5 (Prop_lut5_I4_O)        0.124     8.641 r  Lab_2_i/ALU_0/U0/ALUS/R[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.409     9.050    Lab_2_i/ALU_0/U0/ALUS/R[4]_INST_0_i_1_n_0
    SLICE_X40Y91         LUT5 (Prop_lut5_I0_O)        0.124     9.174 r  Lab_2_i/ALU_0/U0/ALUS/R[4]_INST_0/O
                         net (fo=1, routed)           0.604     9.778    Lab_2_i/axi_regmap_0/U0/REG2_IN[4]
    SLICE_X35Y91         LUT2 (Prop_lut2_I0_O)        0.124     9.902 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.613    10.515    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.479    12.658    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y91         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X34Y91         SRLC32E (Setup_srlc32e_CLK_D)
                                                      0.159    12.892    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         12.892    
                         arrival time                         -10.515    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.400ns  (required time - arrival time)
  Source:                 Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 2.369ns (32.188%)  route 4.991ns (67.812%))
  Logic Levels:           9  (LDCE=2 LUT2=3 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.650     2.944    Lab_2_i/axi_regmap_0/U0/MM_i/S_AXI_ACLK
    SLICE_X40Y91         FDRE                                         r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.456     3.400 r  Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[0][0]/Q
                         net (fo=9, routed)           0.920     4.320    Lab_2_i/ALU_0/U0/ALUS/A[0]
    SLICE_X41Y91         LUT6 (Prop_lut6_I0_O)        0.124     4.444 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]_i_2/O
                         net (fo=3, routed)           0.607     5.051    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[7]_i_2_n_0
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     5.175    Lab_2_i/ALU_0/U0/ALUS/L_3_reg[3]_i_1_n_0
    SLICE_X48Y92         LDCE (DToQ_ldce_D_Q)         0.373     5.548 r  Lab_2_i/ALU_0/U0/ALUS/L_3_reg[3]/Q
                         net (fo=3, routed)           0.514     6.062    Lab_2_i/ALU_0/U0/ALUS/L_3[3]
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.186 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[3]_i_1/O
                         net (fo=1, routed)           0.520     6.706    Lab_2_i/ALU_0/U0/ALUS/L_4_reg[3]_i_1_n_0
    SLICE_X48Y93         LDCE (DToQ_ldce_D_Q)         0.469     7.175 r  Lab_2_i/ALU_0/U0/ALUS/L_4_reg[3]/Q
                         net (fo=2, routed)           0.628     7.803    Lab_2_i/ALU_0/U0/ALUS/L_4[3]
    SLICE_X44Y93         LUT5 (Prop_lut5_I0_O)        0.119     7.922 r  Lab_2_i/ALU_0/U0/ALUS/R[19]_INST_0_i_5/O
                         net (fo=1, routed)           0.614     8.536    Lab_2_i/ALU_0/U0/ALUS/R[19]_INST_0_i_5_n_0
    SLICE_X42Y94         LUT6 (Prop_lut6_I5_O)        0.332     8.868 r  Lab_2_i/ALU_0/U0/ALUS/R[19]_INST_0_i_1/O
                         net (fo=1, routed)           0.291     9.159    Lab_2_i/ALU_0/U0/ALUS/R[19]_INST_0_i_1_n_0
    SLICE_X40Y94         LUT5 (Prop_lut5_I0_O)        0.124     9.283 r  Lab_2_i/ALU_0/U0/ALUS/R[19]_INST_0/O
                         net (fo=1, routed)           0.416     9.699    Lab_2_i/axi_regmap_0/U0/REG2_IN[19]
    SLICE_X37Y94         LUT2 (Prop_lut2_I0_O)        0.124     9.823 r  Lab_2_i/axi_regmap_0/U0/S_AXI_RDATA[19]_INST_0/O
                         net (fo=1, routed)           0.481    10.304    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X34Y94         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         1.480    12.659    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y94         SRLC32E                                      r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y94         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030    12.704    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         12.704    
                         arrival time                         -10.304    
  -------------------------------------------------------------------
                         slack                                  2.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.656     0.992    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.129     1.285    Lab_2_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  Lab_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.885     1.251    Lab_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.216    Lab_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.164ns (56.013%)  route 0.129ns (43.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.251ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.656     0.992    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.129     1.285    Lab_2_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  Lab_2_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.885     1.251    Lab_2_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  Lab_2_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.216    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.216    Lab_2_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.190ns (48.463%)  route 0.202ns (51.537%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.641     0.977    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.202     1.320    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.049     1.369 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     1.369    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.826     1.192    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.107     1.264    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.192ns (48.724%)  route 0.202ns (51.276%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.641     0.977    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.202     1.320    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.051     1.371 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     1.371    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.826     1.192    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.107     1.264    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.264    
                         arrival time                           1.371    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.931%)  route 0.202ns (52.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.641     0.977    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.202     1.320    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.365 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.365    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.826     1.192    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.931%)  route 0.202ns (52.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.641     0.977    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg/Q
                         net (fo=15, routed)          0.202     1.320    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/sel_first_reg_0
    SLICE_X33Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.365 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     1.365    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.826     1.192    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X33Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.365    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.676%)  route 0.204ns (52.324%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.656     0.992    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.204     1.337    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.382 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.382    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.844     1.210    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.180ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.549     0.885    Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X35Y79         FDRE                                         r  Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y79         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/EXT_LPF[2].exr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.092    Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/p_3_out[1]
    SLICE_X34Y79         LUT5 (Prop_lut5_I1_O)        0.045     1.137 r  Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/lpf_exr_i_1/O
                         net (fo=1, routed)           0.000     1.137    Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT_n_0
    SLICE_X34Y79         FDRE                                         r  Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.814     1.180    Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X34Y79         FDRE                                         r  Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg/C
                         clock pessimism             -0.282     0.898    
    SLICE_X34Y79         FDRE (Hold_fdre_C_D)         0.121     1.019    Lab_2_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_exr_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.659     0.995    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y100        FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.248    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[1]
    SLICE_X30Y101        SRL16E                                       r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.931     1.297    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y101        SRL16E                                       r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y101        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.248    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.574     0.910    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y97         FDRE                                         r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.112     1.163    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X26Y98         SRL16E                                       r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    Lab_2_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=687, routed)         0.844     1.210    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.284     0.926    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.035    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.035    
                         arrival time                           1.163    
  -------------------------------------------------------------------
                         slack                                  0.128    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Lab_2_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Lab_2_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y95    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][21]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y96    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][23]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y98    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][24]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y96    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][25]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y96    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][26]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X39Y96    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][27]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][28]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y97    Lab_2_i/axi_regmap_0/U0/MM_i/slv_out_reg[1][29]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y92    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y101   Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y91    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    Lab_2_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK



