// Seed: 2305197638
`define pp_2 0
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  input id_1;
  logic id_2 = 1, id_3;
endmodule
`default_nettype wire `timescale 1ps / 1ps `timescale 1 ps / 1 ps
