

================================================================
== Vitis HLS Report for 'Self_attention_Pipeline_l_mh_merge_i_m_l_j_m'
================================================================
* Date:           Tue Sep  5 02:11:11 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.907 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_mh_merge_i_m_l_j_m  |      769|      769|         3|          1|          1|   768|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    100|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      76|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      76|    260|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------+---------------+---------+----+---+----+-----+
    |       Instance      |     Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+---------------+---------+----+---+----+-----+
    |mux_42_24_1_1_U1463  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1464  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1465  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1466  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    |mux_42_24_1_1_U1467  |mux_42_24_1_1  |        0|   0|  0|  20|    0|
    +---------------------+---------------+---------+----+---+----+-----+
    |Total                |               |        0|   0|  0| 100|    0|
    +---------------------+---------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln207_1_fu_534_p2     |         +|   0|  0|  13|          10|           1|
    |add_ln207_fu_546_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln208_fu_630_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln211_fu_719_p2       |         +|   0|  0|  13|          10|          10|
    |icmp_ln207_fu_528_p2      |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln208_fu_552_p2      |      icmp|   0|  0|  11|           7|           8|
    |select_ln207_1_fu_566_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln207_fu_558_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0|  88|          51|          38|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_m_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_j_m_load               |   9|          2|    7|         14|
    |i_m_fu_132                              |   9|          2|    4|          8|
    |indvar_flatten14_fu_136                 |   9|          2|   10|         20|
    |j_m_fu_128                              |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   44|         88|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                             |   1|   0|    1|          0|
    |ap_done_reg                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg      |   1|   0|    1|          0|
    |i_m_fu_132                            |   4|   0|    4|          0|
    |indvar_flatten14_fu_136               |  10|   0|   10|          0|
    |j_m_fu_128                            |   7|   0|    7|          0|
    |select_ln207_1_reg_775                |   4|   0|    4|          0|
    |select_ln207_1_reg_775_pp0_iter1_reg  |   4|   0|    4|          0|
    |select_ln207_reg_770                  |   7|   0|    7|          0|
    |select_ln207_reg_770_pp0_iter1_reg    |   7|   0|    7|          0|
    |tmp_43_reg_872                        |  24|   0|   24|          0|
    |trunc_ln207_reg_779                   |   2|   0|    2|          0|
    |trunc_ln208_reg_784                   |   2|   0|    2|          0|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 |  76|   0|   76|          0|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+-------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  Self_attention_Pipeline_l_mh_merge_i_m_l_j_m|  return value|
|v102_0_0_address0  |  out|    6|   ap_memory|                                      v102_0_0|         array|
|v102_0_0_ce0       |  out|    1|   ap_memory|                                      v102_0_0|         array|
|v102_0_0_q0        |   in|   24|   ap_memory|                                      v102_0_0|         array|
|v102_0_1_address0  |  out|    6|   ap_memory|                                      v102_0_1|         array|
|v102_0_1_ce0       |  out|    1|   ap_memory|                                      v102_0_1|         array|
|v102_0_1_q0        |   in|   24|   ap_memory|                                      v102_0_1|         array|
|v102_0_2_address0  |  out|    6|   ap_memory|                                      v102_0_2|         array|
|v102_0_2_ce0       |  out|    1|   ap_memory|                                      v102_0_2|         array|
|v102_0_2_q0        |   in|   24|   ap_memory|                                      v102_0_2|         array|
|v102_0_3_address0  |  out|    6|   ap_memory|                                      v102_0_3|         array|
|v102_0_3_ce0       |  out|    1|   ap_memory|                                      v102_0_3|         array|
|v102_0_3_q0        |   in|   24|   ap_memory|                                      v102_0_3|         array|
|v102_1_0_address0  |  out|    6|   ap_memory|                                      v102_1_0|         array|
|v102_1_0_ce0       |  out|    1|   ap_memory|                                      v102_1_0|         array|
|v102_1_0_q0        |   in|   24|   ap_memory|                                      v102_1_0|         array|
|v102_1_1_address0  |  out|    6|   ap_memory|                                      v102_1_1|         array|
|v102_1_1_ce0       |  out|    1|   ap_memory|                                      v102_1_1|         array|
|v102_1_1_q0        |   in|   24|   ap_memory|                                      v102_1_1|         array|
|v102_1_2_address0  |  out|    6|   ap_memory|                                      v102_1_2|         array|
|v102_1_2_ce0       |  out|    1|   ap_memory|                                      v102_1_2|         array|
|v102_1_2_q0        |   in|   24|   ap_memory|                                      v102_1_2|         array|
|v102_1_3_address0  |  out|    6|   ap_memory|                                      v102_1_3|         array|
|v102_1_3_ce0       |  out|    1|   ap_memory|                                      v102_1_3|         array|
|v102_1_3_q0        |   in|   24|   ap_memory|                                      v102_1_3|         array|
|v102_2_0_address0  |  out|    6|   ap_memory|                                      v102_2_0|         array|
|v102_2_0_ce0       |  out|    1|   ap_memory|                                      v102_2_0|         array|
|v102_2_0_q0        |   in|   24|   ap_memory|                                      v102_2_0|         array|
|v102_2_1_address0  |  out|    6|   ap_memory|                                      v102_2_1|         array|
|v102_2_1_ce0       |  out|    1|   ap_memory|                                      v102_2_1|         array|
|v102_2_1_q0        |   in|   24|   ap_memory|                                      v102_2_1|         array|
|v102_2_2_address0  |  out|    6|   ap_memory|                                      v102_2_2|         array|
|v102_2_2_ce0       |  out|    1|   ap_memory|                                      v102_2_2|         array|
|v102_2_2_q0        |   in|   24|   ap_memory|                                      v102_2_2|         array|
|v102_2_3_address0  |  out|    6|   ap_memory|                                      v102_2_3|         array|
|v102_2_3_ce0       |  out|    1|   ap_memory|                                      v102_2_3|         array|
|v102_2_3_q0        |   in|   24|   ap_memory|                                      v102_2_3|         array|
|v102_3_0_address0  |  out|    6|   ap_memory|                                      v102_3_0|         array|
|v102_3_0_ce0       |  out|    1|   ap_memory|                                      v102_3_0|         array|
|v102_3_0_q0        |   in|   24|   ap_memory|                                      v102_3_0|         array|
|v102_3_1_address0  |  out|    6|   ap_memory|                                      v102_3_1|         array|
|v102_3_1_ce0       |  out|    1|   ap_memory|                                      v102_3_1|         array|
|v102_3_1_q0        |   in|   24|   ap_memory|                                      v102_3_1|         array|
|v102_3_2_address0  |  out|    6|   ap_memory|                                      v102_3_2|         array|
|v102_3_2_ce0       |  out|    1|   ap_memory|                                      v102_3_2|         array|
|v102_3_2_q0        |   in|   24|   ap_memory|                                      v102_3_2|         array|
|v102_3_3_address0  |  out|    6|   ap_memory|                                      v102_3_3|         array|
|v102_3_3_ce0       |  out|    1|   ap_memory|                                      v102_3_3|         array|
|v102_3_3_q0        |   in|   24|   ap_memory|                                      v102_3_3|         array|
|tmp_44             |   in|   10|     ap_none|                                        tmp_44|        scalar|
|v90_0_address0     |  out|   10|   ap_memory|                                         v90_0|         array|
|v90_0_ce0          |  out|    1|   ap_memory|                                         v90_0|         array|
|v90_0_we0          |  out|    1|   ap_memory|                                         v90_0|         array|
|v90_0_d0           |  out|   24|   ap_memory|                                         v90_0|         array|
|v90_1_address0     |  out|   10|   ap_memory|                                         v90_1|         array|
|v90_1_ce0          |  out|    1|   ap_memory|                                         v90_1|         array|
|v90_1_we0          |  out|    1|   ap_memory|                                         v90_1|         array|
|v90_1_d0           |  out|   24|   ap_memory|                                         v90_1|         array|
|v90_2_address0     |  out|   10|   ap_memory|                                         v90_2|         array|
|v90_2_ce0          |  out|    1|   ap_memory|                                         v90_2|         array|
|v90_2_we0          |  out|    1|   ap_memory|                                         v90_2|         array|
|v90_2_d0           |  out|   24|   ap_memory|                                         v90_2|         array|
|v90_3_address0     |  out|   10|   ap_memory|                                         v90_3|         array|
|v90_3_ce0          |  out|    1|   ap_memory|                                         v90_3|         array|
|v90_3_we0          |  out|    1|   ap_memory|                                         v90_3|         array|
|v90_3_d0           |  out|   24|   ap_memory|                                         v90_3|         array|
|v90_4_address0     |  out|   10|   ap_memory|                                         v90_4|         array|
|v90_4_ce0          |  out|    1|   ap_memory|                                         v90_4|         array|
|v90_4_we0          |  out|    1|   ap_memory|                                         v90_4|         array|
|v90_4_d0           |  out|   24|   ap_memory|                                         v90_4|         array|
|v90_5_address0     |  out|   10|   ap_memory|                                         v90_5|         array|
|v90_5_ce0          |  out|    1|   ap_memory|                                         v90_5|         array|
|v90_5_we0          |  out|    1|   ap_memory|                                         v90_5|         array|
|v90_5_d0           |  out|   24|   ap_memory|                                         v90_5|         array|
|v90_6_address0     |  out|   10|   ap_memory|                                         v90_6|         array|
|v90_6_ce0          |  out|    1|   ap_memory|                                         v90_6|         array|
|v90_6_we0          |  out|    1|   ap_memory|                                         v90_6|         array|
|v90_6_d0           |  out|   24|   ap_memory|                                         v90_6|         array|
|v90_7_address0     |  out|   10|   ap_memory|                                         v90_7|         array|
|v90_7_ce0          |  out|    1|   ap_memory|                                         v90_7|         array|
|v90_7_we0          |  out|    1|   ap_memory|                                         v90_7|         array|
|v90_7_d0           |  out|   24|   ap_memory|                                         v90_7|         array|
|v90_8_address0     |  out|   10|   ap_memory|                                         v90_8|         array|
|v90_8_ce0          |  out|    1|   ap_memory|                                         v90_8|         array|
|v90_8_we0          |  out|    1|   ap_memory|                                         v90_8|         array|
|v90_8_d0           |  out|   24|   ap_memory|                                         v90_8|         array|
|v90_9_address0     |  out|   10|   ap_memory|                                         v90_9|         array|
|v90_9_ce0          |  out|    1|   ap_memory|                                         v90_9|         array|
|v90_9_we0          |  out|    1|   ap_memory|                                         v90_9|         array|
|v90_9_d0           |  out|   24|   ap_memory|                                         v90_9|         array|
|v90_10_address0    |  out|   10|   ap_memory|                                        v90_10|         array|
|v90_10_ce0         |  out|    1|   ap_memory|                                        v90_10|         array|
|v90_10_we0         |  out|    1|   ap_memory|                                        v90_10|         array|
|v90_10_d0          |  out|   24|   ap_memory|                                        v90_10|         array|
|v90_11_address0    |  out|   10|   ap_memory|                                        v90_11|         array|
|v90_11_ce0         |  out|    1|   ap_memory|                                        v90_11|         array|
|v90_11_we0         |  out|    1|   ap_memory|                                        v90_11|         array|
|v90_11_d0          |  out|   24|   ap_memory|                                        v90_11|         array|
+-------------------+-----+-----+------------+----------------------------------------------+--------------+

