Library ieee;
use ieee.std_logic_1164.all;

entity or32 is
	port(
		input:      in STD_LOGIC_VECTOR(31 downto 0);
		output: out STD_LOGIC
	);
end entity;

architecture arch_or32 of or32 is 


begin

end architecture;