Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar 12 18:35:04 2020
| Host         : Monotonous running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sorter_timing_summary_routed.rpt -pb sorter_timing_summary_routed.pb -rpx sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.068        0.000                      0                  689        0.082        0.000                      0                  689       48.750        0.000                       0                   317  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clock  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              95.068        0.000                      0                  689        0.082        0.000                      0                  689       48.750        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       95.068ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.082ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.068ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/temp_index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/Example/after_page_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.983ns  (logic 1.194ns (23.959%)  route 3.789ns (76.041%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 105.166 - 100.000 ) 
    Source Clock Delay      (SCD):    5.550ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.788     5.550    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X105Y19        FDRE                                         r  oled_ctrl0/Example/temp_index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y19        FDRE (Prop_fdre_C_Q)         0.419     5.969 r  oled_ctrl0/Example/temp_index_reg[1]/Q
                         net (fo=30, routed)          1.535     7.505    oled_ctrl0/Example/temp_index[1]
    SLICE_X102Y19        LUT4 (Prop_lut4_I0_O)        0.323     7.828 r  oled_ctrl0/Example/after_char_state[0]_i_1/O
                         net (fo=2, routed)           0.758     8.585    oled_ctrl0/Example/after_char_state[0]
    SLICE_X105Y21        LUT5 (Prop_lut5_I4_O)        0.328     8.913 r  oled_ctrl0/Example/after_page_state[4]_i_1/O
                         net (fo=7, routed)           1.497    10.410    oled_ctrl0/Example/after_page_state
    SLICE_X108Y22        LUT6 (Prop_lut6_I4_O)        0.124    10.534 r  oled_ctrl0/Example/after_page_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.534    oled_ctrl0/Example/after_page_state[0]_i_1_n_0
    SLICE_X108Y22        FDRE                                         r  oled_ctrl0/Example/after_page_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.683   105.166    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X108Y22        FDRE                                         r  oled_ctrl0/Example/after_page_state_reg[0]/C
                         clock pessimism              0.394   105.560    
                         clock uncertainty           -0.035   105.525    
    SLICE_X108Y22        FDRE (Setup_fdre_C_D)        0.077   105.602    oled_ctrl0/Example/after_page_state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.602    
                         arrival time                         -10.534    
  -------------------------------------------------------------------
                         slack                                 95.068    

Slack (MET) :             95.404ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/FSM_onehot_current_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.966ns (22.908%)  route 3.251ns (77.092%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 105.090 - 100.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.861     5.623    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  oled_ctrl0/Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.419     6.042 r  oled_ctrl0/Example/current_state_reg[1]/Q
                         net (fo=60, routed)          1.695     7.737    oled_ctrl0/Example/current_state_reg_n_0_[1]
    SLICE_X104Y22        LUT2 (Prop_lut2_I0_O)        0.299     8.036 f  oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2/O
                         net (fo=2, routed)           0.744     8.780    oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2_n_0
    SLICE_X103Y23        LUT6 (Prop_lut6_I3_O)        0.124     8.904 r  oled_ctrl0/Example/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     9.337    oled_ctrl0/Initialize/FSM_onehot_current_state_reg[0]
    SLICE_X103Y23        LUT6 (Prop_lut6_I5_O)        0.124     9.461 r  oled_ctrl0/Initialize/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.840    oled_ctrl0/Initialize_n_3
    SLICE_X103Y23        FDSE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.607   105.090    oled_ctrl0/clock_IBUF_BUFG
    SLICE_X103Y23        FDSE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[0]/C
                         clock pessimism              0.394   105.484    
                         clock uncertainty           -0.035   105.449    
    SLICE_X103Y23        FDSE (Setup_fdse_C_CE)      -0.205   105.244    oled_ctrl0/FSM_onehot_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 95.404    

Slack (MET) :             95.404ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/FSM_onehot_current_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.966ns (22.908%)  route 3.251ns (77.092%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 105.090 - 100.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.861     5.623    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  oled_ctrl0/Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.419     6.042 r  oled_ctrl0/Example/current_state_reg[1]/Q
                         net (fo=60, routed)          1.695     7.737    oled_ctrl0/Example/current_state_reg_n_0_[1]
    SLICE_X104Y22        LUT2 (Prop_lut2_I0_O)        0.299     8.036 f  oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2/O
                         net (fo=2, routed)           0.744     8.780    oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2_n_0
    SLICE_X103Y23        LUT6 (Prop_lut6_I3_O)        0.124     8.904 r  oled_ctrl0/Example/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     9.337    oled_ctrl0/Initialize/FSM_onehot_current_state_reg[0]
    SLICE_X103Y23        LUT6 (Prop_lut6_I5_O)        0.124     9.461 r  oled_ctrl0/Initialize/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.840    oled_ctrl0/Initialize_n_3
    SLICE_X103Y23        FDRE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.607   105.090    oled_ctrl0/clock_IBUF_BUFG
    SLICE_X103Y23        FDRE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[1]/C
                         clock pessimism              0.394   105.484    
                         clock uncertainty           -0.035   105.449    
    SLICE_X103Y23        FDRE (Setup_fdre_C_CE)      -0.205   105.244    oled_ctrl0/FSM_onehot_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 95.404    

Slack (MET) :             95.404ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/FSM_onehot_current_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.966ns (22.908%)  route 3.251ns (77.092%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 105.090 - 100.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.861     5.623    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  oled_ctrl0/Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.419     6.042 r  oled_ctrl0/Example/current_state_reg[1]/Q
                         net (fo=60, routed)          1.695     7.737    oled_ctrl0/Example/current_state_reg_n_0_[1]
    SLICE_X104Y22        LUT2 (Prop_lut2_I0_O)        0.299     8.036 f  oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2/O
                         net (fo=2, routed)           0.744     8.780    oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2_n_0
    SLICE_X103Y23        LUT6 (Prop_lut6_I3_O)        0.124     8.904 r  oled_ctrl0/Example/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     9.337    oled_ctrl0/Initialize/FSM_onehot_current_state_reg[0]
    SLICE_X103Y23        LUT6 (Prop_lut6_I5_O)        0.124     9.461 r  oled_ctrl0/Initialize/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.840    oled_ctrl0/Initialize_n_3
    SLICE_X103Y23        FDRE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.607   105.090    oled_ctrl0/clock_IBUF_BUFG
    SLICE_X103Y23        FDRE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[2]/C
                         clock pessimism              0.394   105.484    
                         clock uncertainty           -0.035   105.449    
    SLICE_X103Y23        FDRE (Setup_fdre_C_CE)      -0.205   105.244    oled_ctrl0/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 95.404    

Slack (MET) :             95.404ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/FSM_onehot_current_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 0.966ns (22.908%)  route 3.251ns (77.092%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.090ns = ( 105.090 - 100.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.861     5.623    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  oled_ctrl0/Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.419     6.042 r  oled_ctrl0/Example/current_state_reg[1]/Q
                         net (fo=60, routed)          1.695     7.737    oled_ctrl0/Example/current_state_reg_n_0_[1]
    SLICE_X104Y22        LUT2 (Prop_lut2_I0_O)        0.299     8.036 f  oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2/O
                         net (fo=2, routed)           0.744     8.780    oled_ctrl0/Example/FSM_onehot_current_state[0]_i_2_n_0
    SLICE_X103Y23        LUT6 (Prop_lut6_I3_O)        0.124     8.904 r  oled_ctrl0/Example/FSM_onehot_current_state[3]_i_3/O
                         net (fo=1, routed)           0.433     9.337    oled_ctrl0/Initialize/FSM_onehot_current_state_reg[0]
    SLICE_X103Y23        LUT6 (Prop_lut6_I5_O)        0.124     9.461 r  oled_ctrl0/Initialize/FSM_onehot_current_state[3]_i_1/O
                         net (fo=4, routed)           0.379     9.840    oled_ctrl0/Initialize_n_3
    SLICE_X103Y23        FDRE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.607   105.090    oled_ctrl0/clock_IBUF_BUFG
    SLICE_X103Y23        FDRE                                         r  oled_ctrl0/FSM_onehot_current_state_reg[3]/C
                         clock pessimism              0.394   105.484    
                         clock uncertainty           -0.035   105.449    
    SLICE_X103Y23        FDRE (Setup_fdre_C_CE)      -0.205   105.244    oled_ctrl0/FSM_onehot_current_state_reg[3]
  -------------------------------------------------------------------
                         required time                        105.244    
                         arrival time                          -9.840    
  -------------------------------------------------------------------
                         slack                                 95.404    

Slack (MET) :             95.525ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            j_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.324%)  route 3.284ns (78.676%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.864     5.626    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X108Y21        FDRE                                         r  oled_ctrl0/Example/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y21        FDRE (Prop_fdre_C_Q)         0.518     6.144 r  oled_ctrl0/Example/counter_reg[0]/Q
                         net (fo=13, routed)          1.277     7.421    oled_ctrl0/Example/oled_r[0]
    SLICE_X111Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.545 r  oled_ctrl0/Example/FSM_onehot_state[12]_i_6/O
                         net (fo=1, routed)           0.635     8.180    oled_ctrl0/Example/FSM_onehot_state[12]_i_6_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I2_O)        0.124     8.304 r  oled_ctrl0/Example/FSM_onehot_state[12]_i_4/O
                         net (fo=3, routed)           0.823     9.128    oled_ctrl0/Example/FSM_onehot_state[12]_i_4_n_0
    SLICE_X109Y19        LUT6 (Prop_lut6_I2_O)        0.124     9.252 r  oled_ctrl0/Example/j[4]_i_1/O
                         net (fo=5, routed)           0.548     9.800    oled_ctrl0_n_8
    SLICE_X110Y20        FDRE                                         r  j_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.688   105.171    clock_IBUF_BUFG
    SLICE_X110Y20        FDRE                                         r  j_reg[2]/C
                         clock pessimism              0.394   105.565    
                         clock uncertainty           -0.035   105.530    
    SLICE_X110Y20        FDRE (Setup_fdre_C_CE)      -0.205   105.325    j_reg[2]
  -------------------------------------------------------------------
                         required time                        105.325    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 95.525    

Slack (MET) :             95.525ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            j_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.324%)  route 3.284ns (78.676%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.864     5.626    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X108Y21        FDRE                                         r  oled_ctrl0/Example/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y21        FDRE (Prop_fdre_C_Q)         0.518     6.144 r  oled_ctrl0/Example/counter_reg[0]/Q
                         net (fo=13, routed)          1.277     7.421    oled_ctrl0/Example/oled_r[0]
    SLICE_X111Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.545 r  oled_ctrl0/Example/FSM_onehot_state[12]_i_6/O
                         net (fo=1, routed)           0.635     8.180    oled_ctrl0/Example/FSM_onehot_state[12]_i_6_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I2_O)        0.124     8.304 r  oled_ctrl0/Example/FSM_onehot_state[12]_i_4/O
                         net (fo=3, routed)           0.823     9.128    oled_ctrl0/Example/FSM_onehot_state[12]_i_4_n_0
    SLICE_X109Y19        LUT6 (Prop_lut6_I2_O)        0.124     9.252 r  oled_ctrl0/Example/j[4]_i_1/O
                         net (fo=5, routed)           0.548     9.800    oled_ctrl0_n_8
    SLICE_X110Y20        FDRE                                         r  j_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.688   105.171    clock_IBUF_BUFG
    SLICE_X110Y20        FDRE                                         r  j_reg[3]/C
                         clock pessimism              0.394   105.565    
                         clock uncertainty           -0.035   105.530    
    SLICE_X110Y20        FDRE (Setup_fdre_C_CE)      -0.205   105.325    j_reg[3]
  -------------------------------------------------------------------
                         required time                        105.325    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 95.525    

Slack (MET) :             95.525ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            j_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.890ns (21.324%)  route 3.284ns (78.676%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.171ns = ( 105.171 - 100.000 ) 
    Source Clock Delay      (SCD):    5.626ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.864     5.626    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X108Y21        FDRE                                         r  oled_ctrl0/Example/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y21        FDRE (Prop_fdre_C_Q)         0.518     6.144 r  oled_ctrl0/Example/counter_reg[0]/Q
                         net (fo=13, routed)          1.277     7.421    oled_ctrl0/Example/oled_r[0]
    SLICE_X111Y21        LUT6 (Prop_lut6_I0_O)        0.124     7.545 r  oled_ctrl0/Example/FSM_onehot_state[12]_i_6/O
                         net (fo=1, routed)           0.635     8.180    oled_ctrl0/Example/FSM_onehot_state[12]_i_6_n_0
    SLICE_X110Y21        LUT6 (Prop_lut6_I2_O)        0.124     8.304 r  oled_ctrl0/Example/FSM_onehot_state[12]_i_4/O
                         net (fo=3, routed)           0.823     9.128    oled_ctrl0/Example/FSM_onehot_state[12]_i_4_n_0
    SLICE_X109Y19        LUT6 (Prop_lut6_I2_O)        0.124     9.252 r  oled_ctrl0/Example/j[4]_i_1/O
                         net (fo=5, routed)           0.548     9.800    oled_ctrl0_n_8
    SLICE_X110Y20        FDRE                                         r  j_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.688   105.171    clock_IBUF_BUFG
    SLICE_X110Y20        FDRE                                         r  j_reg[4]/C
                         clock pessimism              0.394   105.565    
                         clock uncertainty           -0.035   105.530    
    SLICE_X110Y20        FDRE (Setup_fdre_C_CE)      -0.205   105.325    j_reg[4]
  -------------------------------------------------------------------
                         required time                        105.325    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                 95.525    

Slack (MET) :             95.548ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/current_screen_reg[2,0][6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/Example/temp_char_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.357ns  (logic 1.224ns (28.095%)  route 3.133ns (71.905%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.097ns = ( 105.097 - 100.000 ) 
    Source Clock Delay      (SCD):    5.628ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.866     5.628    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X107Y19        FDRE                                         r  oled_ctrl0/Example/current_screen_reg[2,0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y19        FDRE (Prop_fdre_C_Q)         0.419     6.047 r  oled_ctrl0/Example/current_screen_reg[2,0][6]/Q
                         net (fo=40, routed)          2.184     8.231    oled_ctrl0/Example/current_screen_reg[2,0][6]
    SLICE_X102Y16        LUT6 (Prop_lut6_I2_O)        0.299     8.530 r  oled_ctrl0/Example/temp_char[2]_i_6/O
                         net (fo=1, routed)           0.000     8.530    oled_ctrl0/Example/temp_char[2]_i_6_n_0
    SLICE_X102Y16        MUXF7 (Prop_muxf7_I0_O)      0.209     8.739 r  oled_ctrl0/Example/temp_char_reg[2]_i_3/O
                         net (fo=1, routed)           0.949     9.688    oled_ctrl0/Example/temp_char_reg[2]_i_3_n_0
    SLICE_X102Y17        LUT6 (Prop_lut6_I1_O)        0.297     9.985 r  oled_ctrl0/Example/temp_char[2]_i_1/O
                         net (fo=1, routed)           0.000     9.985    oled_ctrl0/Example/temp_char[2]_i_1_n_0
    SLICE_X102Y17        FDRE                                         r  oled_ctrl0/Example/temp_char_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.614   105.097    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X102Y17        FDRE                                         r  oled_ctrl0/Example/temp_char_reg[2]/C
                         clock pessimism              0.394   105.491    
                         clock uncertainty           -0.035   105.456    
    SLICE_X102Y17        FDRE (Setup_fdre_C_D)        0.077   105.533    oled_ctrl0/Example/temp_char_reg[2]
  -------------------------------------------------------------------
                         required time                        105.533    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                 95.548    

Slack (MET) :             95.616ns  (required time - arrival time)
  Source:                 oled_ctrl0/Example/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/Example/current_screen_reg[0,0][5]/CE
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clock rise@100.000ns - clock rise@0.000ns)
  Data Path Delay:        4.047ns  (logic 0.842ns (20.807%)  route 3.205ns (79.193%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.096ns = ( 105.096 - 100.000 ) 
    Source Clock Delay      (SCD):    5.623ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.861     5.623    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X106Y22        FDRE                                         r  oled_ctrl0/Example/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y22        FDRE (Prop_fdre_C_Q)         0.419     6.042 r  oled_ctrl0/Example/current_state_reg[1]/Q
                         net (fo=60, routed)          1.075     7.118    oled_ctrl0/Example/current_state_reg_n_0_[1]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.299     7.417 r  oled_ctrl0/Example/current_screen[2,0][6]_i_4/O
                         net (fo=1, routed)           0.665     8.082    oled_ctrl0/Example/current_screen[2,0][6]_i_4_n_0
    SLICE_X109Y21        LUT6 (Prop_lut6_I3_O)        0.124     8.206 r  oled_ctrl0/Example/current_screen[2,0][6]_i_1/O
                         net (fo=35, routed)          1.464     9.670    oled_ctrl0/Example/current_screen[0,0]
    SLICE_X104Y18        FDRE                                         r  oled_ctrl0/Example/current_screen_reg[0,0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clock (IN)
                         net (fo=0)                   0.000   100.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972   103.392    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.483 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.613   105.096    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X104Y18        FDRE                                         r  oled_ctrl0/Example/current_screen_reg[0,0][5]/C
                         clock pessimism              0.394   105.490    
                         clock uncertainty           -0.035   105.455    
    SLICE_X104Y18        FDRE (Setup_fdre_C_CE)      -0.169   105.286    oled_ctrl0/Example/current_screen_reg[0,0][5]
  -------------------------------------------------------------------
                         required time                        105.286    
                         arrival time                          -9.670    
  -------------------------------------------------------------------
                         slack                                 95.616    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.265     1.985    ram0/RAM_reg_0_15_0_0/A1
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_0_0/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.903    ram0/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_1_1/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.265     1.985    ram0/RAM_reg_0_15_1_1/A1
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_1_1/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_1_1/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.903    ram0/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_2_2/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.265     1.985    ram0/RAM_reg_0_15_2_2/A1
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_2_2/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_2_2/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.903    ram0/RAM_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_3_3/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.705%)  route 0.265ns (65.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[1]/Q
                         net (fo=8, routed)           0.265     1.985    ram0/RAM_reg_0_15_3_3/A1
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_3_3/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_3_3/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.903    ram0/RAM_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_0_0/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[3]/Q
                         net (fo=8, routed)           0.207     1.927    ram0/RAM_reg_0_15_0_0/A3
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_0_0/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_0_0/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.834    ram0/RAM_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_1_1/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[3]/Q
                         net (fo=8, routed)           0.207     1.927    ram0/RAM_reg_0_15_1_1/A3
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_1_1/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_1_1/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_1_1/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.834    ram0/RAM_reg_0_15_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_2_2/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[3]/Q
                         net (fo=8, routed)           0.207     1.927    ram0/RAM_reg_0_15_2_2/A3
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_2_2/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_2_2/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_2_2/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.834    ram0/RAM_reg_0_15_2_2/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_3_3/SP/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.525%)  route 0.207ns (59.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.632     1.579    clock_IBUF_BUFG
    SLICE_X111Y19        FDRE                                         r  addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y19        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  addr_reg[3]/Q
                         net (fo=8, routed)           0.207     1.927    ram0/RAM_reg_0_15_3_3/A3
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_3_3/SP/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.902     2.096    ram0/RAM_reg_0_15_3_3/WCLK
    SLICE_X112Y18        RAMS32                                       r  ram0/RAM_reg_0_15_3_3/SP/CLK
                         clock pessimism             -0.502     1.594    
    SLICE_X112Y18        RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240     1.834    ram0/RAM_reg_0_15_3_3/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 ram_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ram0/RAM_reg_0_15_6_6/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.581ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.634     1.581    clock_IBUF_BUFG
    SLICE_X111Y17        FDRE                                         r  ram_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y17        FDRE (Prop_fdre_C_Q)         0.141     1.722 r  ram_in_reg[6]/Q
                         net (fo=1, routed)           0.101     1.823    ram0/RAM_reg_0_15_6_6/D
    SLICE_X112Y17        RAMS32                                       r  ram0/RAM_reg_0_15_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.903     2.097    ram0/RAM_reg_0_15_6_6/WCLK
    SLICE_X112Y17        RAMS32                                       r  ram0/RAM_reg_0_15_6_6/SP/CLK
                         clock pessimism             -0.502     1.595    
    SLICE_X112Y17        RAMS32 (Hold_rams32_CLK_I)
                                                      0.124     1.719    ram0/RAM_reg_0_15_6_6/SP
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 oled_ctrl0/Example/temp_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            oled_ctrl0/Example/char_lib_comp/dout_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clock  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (44.000%)  route 0.209ns (56.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.550ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.603     1.550    oled_ctrl0/Example/clock_IBUF_BUFG
    SLICE_X102Y20        FDRE                                         r  oled_ctrl0/Example/temp_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y20        FDRE (Prop_fdre_C_Q)         0.164     1.714 r  oled_ctrl0/Example/temp_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     1.923    oled_ctrl0/Example/char_lib_comp/Q[6]
    RAMB18_X5Y8          RAMB18E1                                     r  oled_ctrl0/Example/char_lib_comp/dout_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clock_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.909     2.104    oled_ctrl0/Example/char_lib_comp/clock_IBUF_BUFG
    RAMB18_X5Y8          RAMB18E1                                     r  oled_ctrl0/Example/char_lib_comp/dout_reg/CLKARDCLK
                         clock pessimism             -0.480     1.623    
    RAMB18_X5Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.806    oled_ctrl0/Example/char_lib_comp/dout_reg
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X5Y8    oled_ctrl0/Example/char_lib_comp/dout_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X109Y17  A_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X110Y18  A_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X110Y18  A_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X109Y17  A_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X110Y18  A_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X109Y17  A_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X109Y17  A_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X110Y18  A_reg[7]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_4_4/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_5_5/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_6_6/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_7_7/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_1_1/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_2_2/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_3_3/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_4_4/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_1_1/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_2_2/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_3_3/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_4_4/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_5_5/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_6_6/SP/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y17  ram0/RAM_reg_0_15_7_7/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         50.000      48.750     SLICE_X112Y18  ram0/RAM_reg_0_15_1_1/SP/CLK



