$date
	Sun Jan 18 17:23:07 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_FSM $end
$var wire 1 ! out $end
$var wire 2 " change [1:0] $end
$var reg 1 # clk $end
$var reg 2 $ in [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 2 & in [1:0] $end
$var wire 1 % rst $end
$var wire 1 ! out $end
$var wire 2 ' change [1:0] $end
$var parameter 3 ( S0 $end
$var parameter 3 ) S1 $end
$var parameter 3 * S2 $end
$var parameter 3 + S3 $end
$var parameter 3 , S4 $end
$var parameter 3 - S5 $end
$var parameter 3 . S6 $end
$var reg 3 / ns [2:0] $end
$var reg 3 0 ps [2:0] $end
$var reg 3 1 tempout [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 .
b101 -
b100 ,
b11 +
b10 *
b1 )
b0 (
$end
#0
$dumpvars
b0 1
b0 0
b0 /
b0 '
b0 &
1%
b0 $
0#
b0 "
0!
$end
#5000
1#
#10000
0#
#12000
0%
#15000
1#
#20000
0#
#22000
b1 /
b1 $
b1 &
#25000
b10 /
b1 0
1#
#30000
0#
#32000
b11 /
b10 $
b10 &
#35000
1!
b1 1
b0 /
b11 0
1#
#40000
0#
#42000
b0 /
b0 $
b0 &
#45000
0!
b0 1
b0 0
1#
#50000
0#
#55000
1#
#60000
0#
#62000
b10 /
b10 $
b10 &
#65000
b110 /
b10 0
1#
#70000
0#
#75000
1!
b1 "
b1 '
b11 1
b0 /
b110 0
1#
#80000
0#
#82000
b0 /
b0 $
b0 &
#85000
0!
b0 "
b0 '
b0 1
b0 0
1#
#90000
0#
#95000
1#
#100000
0#
#102000
b10 /
b10 $
b10 &
#105000
b110 /
b10 0
1#
#110000
0#
#115000
1!
b1 "
b1 '
b11 1
b0 /
b110 0
1#
#120000
0#
#122000
b0 /
b1 $
b1 &
#125000
0!
b0 "
b0 '
b0 1
b1 /
b0 0
1#
#130000
0#
#132000
b0 /
b0 $
b0 &
#135000
1#
#140000
0#
#145000
1#
#150000
0#
#152000
1%
#155000
1#
#160000
0#
#162000
0%
#165000
1#
#170000
0#
#175000
1#
#180000
0#
#185000
1#
#190000
0#
#192000
