Fitter report for DEMO_A
Mon Apr 17 12:53:37 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. Fitter Resource Utilization by Entity
 23. Delay Chain Summary
 24. Pad To Core Delay Chain Fanout
 25. Control Signals
 26. Global & Other Fast Signals
 27. Non-Global High Fan-Out Signals
 28. Fitter RAM Summary
 29. Other Routing Usage Summary
 30. LAB Logic Elements
 31. LAB-wide Signals
 32. LAB Signals Sourced
 33. LAB Signals Sourced Out
 34. LAB Distinct Inputs
 35. I/O Rules Summary
 36. I/O Rules Details
 37. I/O Rules Matrix
 38. Fitter Device Options
 39. Operating Settings and Conditions
 40. Estimated Delay Added for Hold Timing Summary
 41. Estimated Delay Added for Hold Timing Details
 42. Fitter Messages
 43. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Fitter Summary                                                                 ;
+------------------------------------+-------------------------------------------+
; Fitter Status                      ; Successful - Mon Apr 17 12:53:36 2017     ;
; Quartus II 64-Bit Version          ; 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name                      ; DEMO_A                                    ;
; Top-level Entity Name              ; DEMO_A                                    ;
; Family                             ; Cyclone IV E                              ;
; Device                             ; EP4CE6F17C8                               ;
; Timing Models                      ; Final                                     ;
; Total logic elements               ; 2,116 / 6,272 ( 34 % )                    ;
;     Total combinational functions  ; 1,922 / 6,272 ( 31 % )                    ;
;     Dedicated logic registers      ; 1,214 / 6,272 ( 19 % )                    ;
; Total registers                    ; 1230                                      ;
; Total pins                         ; 90 / 180 ( 50 % )                         ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 16,384 / 276,480 ( 6 % )                  ;
; Embedded Multiplier 9-bit elements ; 0 / 30 ( 0 % )                            ;
; Total PLLs                         ; 1 / 2 ( 50 % )                            ;
+------------------------------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                          ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Option                                                                     ; Setting             ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+
; Device                                                                     ; EP4CE6F17C8         ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                   ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                  ;                                       ;
; Fit Attempts to Skip                                                       ; 0                   ; 0.0                                   ;
; Device I/O Standard                                                        ; 3.3-V LVTTL         ;                                       ;
; Reserve all unused pins                                                    ; As input tri-stated ; As input tri-stated with weak pull-up ;
; Use smart compilation                                                      ; Off                 ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                  ; On                                    ;
; Enable compact report table                                                ; Off                 ; Off                                   ;
; Auto Merge PLLs                                                            ; On                  ; On                                    ;
; Router Timing Optimization Level                                           ; Normal              ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                 ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                 ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                 ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths           ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                  ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation  ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                 ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation  ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                 ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                 ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal              ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                 ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically       ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically       ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                   ; 1                                     ;
; PCI I/O                                                                    ; Off                 ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                 ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                 ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                ; Auto                                  ;
; Auto Delay Chains                                                          ; On                  ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                 ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                 ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                 ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                 ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                 ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                 ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                 ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                 ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit            ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal              ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                ; Auto                                  ;
; Auto Global Clock                                                          ; On                  ; On                                    ;
; Auto Global Register Control Signals                                       ; On                  ; On                                    ;
; Synchronizer Identification                                                ; Off                 ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                  ; On                                    ;
; Optimize Design for Metastability                                          ; On                  ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                 ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                 ; Off                                   ;
+----------------------------------------------------------------------------+---------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  11.8%      ;
+----------------------------+-------------+


+---------------------------------------+
; I/O Assignment Warnings               ;
+--------------+------------------------+
; Pin Name     ; Reason                 ;
+--------------+------------------------+
; tx           ; Missing drive strength ;
; DS1302_RST   ; Missing drive strength ;
; DS1302_SCLK  ; Missing drive strength ;
; led[0]       ; Missing drive strength ;
; led[1]       ; Missing drive strength ;
; led[2]       ; Missing drive strength ;
; led[3]       ; Missing drive strength ;
; S_CLK        ; Missing drive strength ;
; S_CKE        ; Missing drive strength ;
; S_NCS        ; Missing drive strength ;
; S_NWE        ; Missing drive strength ;
; S_NCAS       ; Missing drive strength ;
; S_NRAS       ; Missing drive strength ;
; S_DQM[0]     ; Missing drive strength ;
; S_DQM[1]     ; Missing drive strength ;
; S_BA[0]      ; Missing drive strength ;
; S_BA[1]      ; Missing drive strength ;
; S_A[0]       ; Missing drive strength ;
; S_A[1]       ; Missing drive strength ;
; S_A[2]       ; Missing drive strength ;
; S_A[3]       ; Missing drive strength ;
; S_A[4]       ; Missing drive strength ;
; S_A[5]       ; Missing drive strength ;
; S_A[6]       ; Missing drive strength ;
; S_A[7]       ; Missing drive strength ;
; S_A[8]       ; Missing drive strength ;
; S_A[9]       ; Missing drive strength ;
; S_A[10]      ; Missing drive strength ;
; S_A[11]      ; Missing drive strength ;
; S_A[12]      ; Missing drive strength ;
; vga_hs       ; Missing drive strength ;
; vga_vs       ; Missing drive strength ;
; vga_red[0]   ; Missing drive strength ;
; vga_red[1]   ; Missing drive strength ;
; vga_red[2]   ; Missing drive strength ;
; vga_red[3]   ; Missing drive strength ;
; vga_red[4]   ; Missing drive strength ;
; vga_green[0] ; Missing drive strength ;
; vga_green[1] ; Missing drive strength ;
; vga_green[2] ; Missing drive strength ;
; vga_green[3] ; Missing drive strength ;
; vga_green[4] ; Missing drive strength ;
; vga_green[5] ; Missing drive strength ;
; vga_blue[0]  ; Missing drive strength ;
; vga_blue[1]  ; Missing drive strength ;
; vga_blue[2]  ; Missing drive strength ;
; vga_blue[3]  ; Missing drive strength ;
; vga_blue[4]  ; Missing drive strength ;
; SD_clk       ; Missing drive strength ;
; SD_cs        ; Missing drive strength ;
; SD_datain    ; Missing drive strength ;
; SMG_Data[0]  ; Missing drive strength ;
; SMG_Data[1]  ; Missing drive strength ;
; SMG_Data[2]  ; Missing drive strength ;
; SMG_Data[3]  ; Missing drive strength ;
; SMG_Data[4]  ; Missing drive strength ;
; SMG_Data[5]  ; Missing drive strength ;
; SMG_Data[6]  ; Missing drive strength ;
; SMG_Data[7]  ; Missing drive strength ;
; Scan_Sig[0]  ; Missing drive strength ;
; Scan_Sig[1]  ; Missing drive strength ;
; Scan_Sig[2]  ; Missing drive strength ;
; Scan_Sig[3]  ; Missing drive strength ;
; Scan_Sig[4]  ; Missing drive strength ;
; Scan_Sig[5]  ; Missing drive strength ;
; Pin_Out      ; Missing drive strength ;
; DS1302_SIO   ; Missing drive strength ;
; S_DB[0]      ; Missing drive strength ;
; S_DB[1]      ; Missing drive strength ;
; S_DB[2]      ; Missing drive strength ;
; S_DB[3]      ; Missing drive strength ;
; S_DB[4]      ; Missing drive strength ;
; S_DB[5]      ; Missing drive strength ;
; S_DB[6]      ; Missing drive strength ;
; S_DB[7]      ; Missing drive strength ;
; S_DB[8]      ; Missing drive strength ;
; S_DB[9]      ; Missing drive strength ;
; S_DB[10]     ; Missing drive strength ;
; S_DB[11]     ; Missing drive strength ;
; S_DB[12]     ; Missing drive strength ;
; S_DB[13]     ; Missing drive strength ;
; S_DB[14]     ; Missing drive strength ;
; S_DB[15]     ; Missing drive strength ;
+--------------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------+------------------+-----------------------+
; Node                                                                                                    ; Action          ; Operation        ; Reason                          ; Node Port ; Node Port Name ; Destination Node    ; Destination Port ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------+------------------+-----------------------+
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_blue[0]~output  ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_blue[1]~output  ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_blue[2]~output  ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_blue[3]~output  ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_blue[4]~output  ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_green[0]~output ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_green[1]~output ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_green[2]~output ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_green[3]~output ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]  ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_green[4]~output ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_green[5]~output ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_red[0]~output   ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_red[1]~output   ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_red[2]~output   ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_red[3]~output   ; I                ;                       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15] ; Packed Register ; Register Packing ; Fast Output Register assignment ; Q         ;                ; vga_red[4]~output   ; I                ;                       ;
+---------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------------------+-----------+----------------+---------------------+------------------+-----------------------+


+----------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                ;
+----------------------+----------------+--------------+------------+---------------+----------------+
; Name                 ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+----------------------+----------------+--------------+------------+---------------+----------------+
; Fast Output Register ; DEMO_A         ;              ; vga_hs     ; ON            ; QSF Assignment ;
; Fast Output Register ; DEMO_A         ;              ; vga_vs     ; ON            ; QSF Assignment ;
+----------------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 3387 ( 0.00 % )    ;
;     -- Achieved     ; 0 / 3387 ( 0.00 % )    ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 3381    ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 6       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/output_files/DEMO_A.pin.


+------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                          ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Total logic elements                        ; 2,116 / 6,272 ( 34 % )   ;
;     -- Combinational with no register       ; 902                      ;
;     -- Register only                        ; 194                      ;
;     -- Combinational with a register        ; 1020                     ;
;                                             ;                          ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 825                      ;
;     -- 3 input functions                    ; 341                      ;
;     -- <=2 input functions                  ; 756                      ;
;     -- Register only                        ; 194                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 1523                     ;
;     -- arithmetic mode                      ; 399                      ;
;                                             ;                          ;
; Total registers*                            ; 1,230 / 7,124 ( 17 % )   ;
;     -- Dedicated logic registers            ; 1,214 / 6,272 ( 19 % )   ;
;     -- I/O registers                        ; 16 / 852 ( 2 % )         ;
;                                             ;                          ;
; Total LABs:  partially or completely used   ; 167 / 392 ( 43 % )       ;
; Virtual pins                                ; 0                        ;
; I/O pins                                    ; 90 / 180 ( 50 % )        ;
;     -- Clock pins                           ; 4 / 3 ( 133 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )            ;
;                                             ;                          ;
; Global signals                              ; 7                        ;
; M9Ks                                        ; 2 / 30 ( 7 % )           ;
; Total block memory bits                     ; 16,384 / 276,480 ( 6 % ) ;
; Total block memory implementation bits      ; 18,432 / 276,480 ( 7 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )           ;
; PLLs                                        ; 1 / 2 ( 50 % )           ;
; Global clocks                               ; 7 / 10 ( 70 % )          ;
; JTAGs                                       ; 0 / 1 ( 0 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )            ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )            ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )            ;
; Average interconnect usage (total/H/V)      ; 3% / 3% / 4%             ;
; Peak interconnect usage (total/H/V)         ; 6% / 6% / 6%             ;
; Maximum fan-out                             ; 537                      ;
; Highest non-global fan-out                  ; 130                      ;
; Total fan-out                               ; 10344                    ;
; Average fan-out                             ; 2.95                     ;
+---------------------------------------------+--------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 2116 / 6272 ( 34 % ) ; 0 / 6272 ( 0 % )               ;
;     -- Combinational with no register       ; 902                  ; 0                              ;
;     -- Register only                        ; 194                  ; 0                              ;
;     -- Combinational with a register        ; 1020                 ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 825                  ; 0                              ;
;     -- 3 input functions                    ; 341                  ; 0                              ;
;     -- <=2 input functions                  ; 756                  ; 0                              ;
;     -- Register only                        ; 194                  ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 1523                 ; 0                              ;
;     -- arithmetic mode                      ; 399                  ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 1230                 ; 0                              ;
;     -- Dedicated logic registers            ; 1214 / 6272 ( 19 % ) ; 0 / 6272 ( 0 % )               ;
;     -- I/O registers                        ; 32                   ; 0                              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 167 / 392 ( 43 % )   ; 0 / 392 ( 0 % )                ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 90                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 30 ( 0 % )       ; 0 / 30 ( 0 % )                 ;
; Total memory bits                           ; 16384                ; 0                              ;
; Total RAM block bits                        ; 18432                ; 0                              ;
; PLL                                         ; 0 / 2 ( 0 % )        ; 1 / 2 ( 50 % )                 ;
; M9K                                         ; 2 / 30 ( 6 % )       ; 0 / 30 ( 0 % )                 ;
; Clock control block                         ; 2 / 12 ( 16 % )      ; 5 / 12 ( 41 % )                ;
; Double Data Rate I/O output circuitry       ; 16 / 185 ( 8 % )     ; 0 / 185 ( 0 % )                ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 1195                 ; 2                              ;
;     -- Registered Input Connections         ; 1176                 ; 0                              ;
;     -- Output Connections                   ; 19                   ; 1178                           ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 10342                ; 1186                           ;
;     -- Registered Connections               ; 5424                 ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 34                   ; 1180                           ;
;     -- hard_block:auto_generated_inst       ; 1180                 ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 7                    ; 2                              ;
;     -- Output Ports                         ; 66                   ; 5                              ;
;     -- Bidir Ports                          ; 17                   ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                      ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK_50M    ; E1    ; 1        ; 0            ; 11           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; RSTn       ; N13   ; 5        ; 34           ; 2            ; 21           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; SD_dataout ; E15   ; 6        ; 34           ; 12           ; 0            ; 10                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key_in[0]  ; M15   ; 5        ; 34           ; 12           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key_in[1]  ; M16   ; 5        ; 34           ; 12           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; key_in[2]  ; E16   ; 6        ; 34           ; 12           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
; rx         ; M2    ; 2        ; 0            ; 11           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; DS1302_RST   ; N8    ; 3        ; 16           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; DS1302_SCLK  ; P6    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Pin_Out      ; C11   ; 7        ; 23           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_clk       ; D12   ; 7        ; 30           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_cs        ; D11   ; 7        ; 32           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SD_datain    ; F10   ; 7        ; 23           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[0]  ; R14   ; 4        ; 30           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[1]  ; N16   ; 5        ; 34           ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[2]  ; P16   ; 5        ; 34           ; 5            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[3]  ; T15   ; 4        ; 30           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[4]  ; P15   ; 5        ; 34           ; 4            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[5]  ; N12   ; 4        ; 32           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[6]  ; N15   ; 5        ; 34           ; 7            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SMG_Data[7]  ; R16   ; 5        ; 34           ; 5            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[0]       ; F11   ; 7        ; 23           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[10]      ; F14   ; 6        ; 34           ; 19           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[11]      ; D16   ; 6        ; 34           ; 19           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[12]      ; F15   ; 6        ; 34           ; 18           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[1]       ; E11   ; 7        ; 28           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[2]       ; D14   ; 7        ; 32           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[3]       ; C14   ; 7        ; 32           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[4]       ; A14   ; 7        ; 28           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[5]       ; A15   ; 7        ; 21           ; 24           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[6]       ; B16   ; 6        ; 34           ; 18           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[7]       ; C15   ; 6        ; 34           ; 20           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[8]       ; C16   ; 6        ; 34           ; 20           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_A[9]       ; D15   ; 6        ; 34           ; 19           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[0]      ; G11   ; 6        ; 34           ; 20           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_BA[1]      ; F13   ; 6        ; 34           ; 17           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CKE        ; F16   ; 6        ; 34           ; 18           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_CLK        ; B14   ; 7        ; 28           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[0]     ; J14   ; 5        ; 34           ; 10           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_DQM[1]     ; G15   ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCAS       ; J12   ; 5        ; 34           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NCS        ; K10   ; 4        ; 25           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NRAS       ; K11   ; 5        ; 34           ; 6            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; S_NWE        ; J13   ; 5        ; 34           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Scan_Sig[0]  ; M11   ; 4        ; 32           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Scan_Sig[1]  ; P11   ; 4        ; 28           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Scan_Sig[2]  ; N11   ; 4        ; 30           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Scan_Sig[3]  ; M10   ; 4        ; 28           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Scan_Sig[4]  ; P9    ; 4        ; 25           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; Scan_Sig[5]  ; N9    ; 4        ; 21           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[0]       ; E10   ; 7        ; 28           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[1]       ; F9    ; 7        ; 23           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[2]       ; C9    ; 7        ; 18           ; 24           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; led[3]       ; D9    ; 7        ; 18           ; 24           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx           ; N1    ; 2        ; 0            ; 7            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blue[0]  ; C3    ; 8        ; 1            ; 24           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blue[1]  ; D4    ; 1        ; 0            ; 23           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blue[2]  ; D3    ; 8        ; 1            ; 24           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blue[3]  ; E5    ; 1        ; 0            ; 23           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_blue[4]  ; F6    ; 8        ; 11           ; 24           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_green[0] ; F5    ; 1        ; 0            ; 23           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_green[1] ; G5    ; 1        ; 0            ; 19           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_green[2] ; F7    ; 8        ; 11           ; 24           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_green[3] ; K8    ; 3        ; 9            ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_green[4] ; L8    ; 3        ; 13           ; 0            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_green[5] ; J6    ; 2        ; 0            ; 10           ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_hs       ; L6    ; 2        ; 0            ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_red[0]   ; K6    ; 2        ; 0            ; 9            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_red[1]   ; K5    ; 2        ; 0            ; 6            ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_red[2]   ; L7    ; 3        ; 11           ; 0            ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_red[3]   ; L3    ; 2        ; 0            ; 7            ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_red[4]   ; L4    ; 2        ; 0            ; 6            ; 21           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; vga_vs       ; N3    ; 3        ; 1            ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Location assigned by ; Load ; Output Enable Source                                                                                                                               ; Output Enable Group ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; DS1302_SIO ; M8    ; 3        ; 13           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut (inverted)                                                                               ; -                   ;
; S_DB[0]    ; P14   ; 4        ; 32           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[10]   ; J16   ; 5        ; 34           ; 9            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[11]   ; J15   ; 5        ; 34           ; 10           ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[12]   ; K16   ; 5        ; 34           ; 9            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[13]   ; K15   ; 5        ; 34           ; 9            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[14]   ; L16   ; 5        ; 34           ; 8            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[15]   ; L15   ; 5        ; 34           ; 8            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[1]    ; M12   ; 5        ; 34           ; 2            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[2]    ; N14   ; 5        ; 34           ; 4            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[3]    ; L12   ; 5        ; 34           ; 3            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[4]    ; L13   ; 5        ; 34           ; 8            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[5]    ; L14   ; 5        ; 34           ; 7            ; 7            ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[6]    ; L11   ; 4        ; 32           ; 0            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[7]    ; K12   ; 5        ; 34           ; 3            ; 14           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[8]    ; G16   ; 6        ; 34           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
; S_DB[9]    ; J11   ; 5        ; 34           ; 9            ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; User                 ; 0 pF ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink (inverted) ; -                   ;
+------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                          ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; Location ; Pin Name              ; Reserved As            ; User Signal Name ; Pin Type                  ;
+----------+-----------------------+------------------------+------------------+---------------------------+
; F4       ; nSTATUS               ; -                      ; -                ; Dedicated Programming Pin ;
; H5       ; nCONFIG               ; -                      ; -                ; Dedicated Programming Pin ;
; J3       ; nCE                   ; -                      ; -                ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R7n, DEV_OE    ; Use as regular IO      ; S_DB[10]         ; Dual Purpose Pin          ;
; J15      ; DIFFIO_R7p, DEV_CLRn  ; Use as regular IO      ; S_DB[11]         ; Dual Purpose Pin          ;
; H14      ; CONF_DONE             ; -                      ; -                ; Dedicated Programming Pin ;
; H13      ; MSEL0                 ; -                      ; -                ; Dedicated Programming Pin ;
; H12      ; MSEL1                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL2                 ; -                      ; -                ; Dedicated Programming Pin ;
; G12      ; MSEL3                 ; -                      ; -                ; Dedicated Programming Pin ;
; G16      ; DIFFIO_R4n, INIT_DONE ; Use as regular IO      ; S_DB[8]          ; Dual Purpose Pin          ;
; G15      ; DIFFIO_R4p, CRC_ERROR ; Use as regular IO      ; S_DQM[1]         ; Dual Purpose Pin          ;
; F16      ; DIFFIO_R3n, nCEO      ; Use as programming pin ; S_CKE            ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R3p, CLKUSR    ; Use as regular IO      ; S_A[12]          ; Dual Purpose Pin          ;
+----------+-----------------------+------------------------+------------------+---------------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 5 / 17 ( 29 % )   ; 3.3V          ; --           ;
; 2        ; 8 / 19 ( 42 % )   ; 3.3V          ; --           ;
; 3        ; 7 / 26 ( 27 % )   ; 3.3V          ; --           ;
; 4        ; 12 / 27 ( 44 % )  ; 3.3V          ; --           ;
; 5        ; 25 / 25 ( 100 % ) ; 3.3V          ; --           ;
; 6        ; 14 / 14 ( 100 % ) ; 3.3V          ; --           ;
; 7        ; 15 / 26 ( 58 % )  ; 3.3V          ; --           ;
; 8        ; 4 / 26 ( 15 % )   ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 194        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A3       ; 200        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 196        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 192        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 188        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 183        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 177        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 175        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 168        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 161        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 159        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 153        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 155        ; 7        ; S_A[4]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ; 167        ; 7        ; S_A[5]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B1       ; 3          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 201        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 197        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 195        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 189        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 184        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 178        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 176        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 169        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 162        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 160        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 154        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 156        ; 7        ; S_CLK          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 141        ; 6        ; S_A[6]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C1       ; 5          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 4          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 202        ; 8        ; vga_blue[0]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C4       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 187        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 179        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C9       ; 172        ; 7        ; led[2]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 163        ; 7        ; Pin_Out        ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C14      ; 149        ; 7        ; S_A[3]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C15      ; 147        ; 6        ; S_A[7]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C16      ; 146        ; 6        ; S_A[8]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D1       ; 8          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 7          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 203        ; 8        ; vga_blue[2]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ; 0          ; 1        ; vga_blue[1]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 198        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 199        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 180        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 173        ; 7        ; led[3]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 151        ; 7        ; SD_cs          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 152        ; 7        ; SD_clk         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 150        ; 7        ; S_A[2]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 144        ; 6        ; S_A[9]         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D16      ; 143        ; 6        ; S_A[11]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 24         ; 1        ; CLK_50M        ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 1          ; 1        ; vga_blue[3]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ; 191        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E7       ; 190        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 181        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 174        ; 7        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ; 158        ; 7        ; led[0]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ; 157        ; 7        ; S_A[1]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E12      ;            ;          ; GNDA2          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 128        ; 6        ; SD_dataout     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 127        ; 6        ; key_in[2]      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 12         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 11         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 6          ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 9          ; 1        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ; 2          ; 1        ; vga_green[0]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F6       ; 185        ; 8        ; vga_blue[4]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F7       ; 186        ; 8        ; vga_green[2]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F8       ; 182        ; 8        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 165        ; 7        ; led[1]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 164        ; 7        ; SD_datain      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 166        ; 7        ; S_A[0]         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ;            ; --       ; VCCA2          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 138        ; 6        ; S_BA[1]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F14      ; 142        ; 6        ; S_A[10]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F15      ; 140        ; 6        ; S_A[12]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F16      ; 139        ; 6        ; S_CKE          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 14         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 13         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 10         ; 1        ; vga_green[1]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ; 145        ; 6        ; S_BA[0]        ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G12      ; 132        ; 6        ; ^MSEL2         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 133        ; 6        ; ^MSEL3         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 137        ; 6        ; S_DQM[1]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G16      ; 136        ; 6        ; S_DB[8]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 15         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; --       ; Off          ;
; H2       ; 16         ; 1        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 19         ; 1        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 18         ; 1        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 17         ; 1        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 131        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 130        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 129        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 28         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 27         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 22         ; 1        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 21         ; 1        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; J5       ; 20         ; 1        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ; 29         ; 2        ; vga_green[5]   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ; 117        ; 5        ; S_DB[9]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J12      ; 123        ; 5        ; S_NCAS         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J13      ; 124        ; 5        ; S_NWE          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 122        ; 5        ; S_DQM[0]       ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 121        ; 5        ; S_DB[11]       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J16      ; 120        ; 5        ; S_DB[10]       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 33         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 32         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 39         ; 2        ; vga_red[1]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 30         ; 2        ; vga_red[0]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ; 60         ; 3        ; vga_green[3]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K9       ; 76         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ; 87         ; 4        ; S_NCS          ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K11      ; 110        ; 5        ; S_NRAS         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K12      ; 105        ; 5        ; S_DB[7]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 119        ; 5        ; S_DB[13]       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 118        ; 5        ; S_DB[12]       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 35         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 34         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 36         ; 2        ; vga_red[3]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 40         ; 2        ; vga_red[4]     ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ; --       ; VCCA1          ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ; 31         ; 2        ; vga_hs         ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 65         ; 3        ; vga_red[2]     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L8       ; 68         ; 3        ; vga_green[4]   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L9       ; 77         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L10      ; 88         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; L11      ; 99         ; 4        ; S_DB[6]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; L12      ; 104        ; 5        ; S_DB[3]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L13      ; 114        ; 5        ; S_DB[4]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 113        ; 5        ; S_DB[5]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 116        ; 5        ; S_DB[15]       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 115        ; 5        ; S_DB[14]       ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 26         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 25         ; 2        ; rx             ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1          ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 57         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M7       ; 59         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M8       ; 69         ; 3        ; DS1302_SIO     ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M9       ; 78         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; M10      ; 93         ; 4        ; Scan_Sig[3]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M11      ; 100        ; 4        ; Scan_Sig[0]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; M12      ; 103        ; 5        ; S_DB[1]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M13      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 126        ; 5        ; key_in[0]      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M16      ; 125        ; 5        ; key_in[1]      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 38         ; 2        ; tx             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 37         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 45         ; 3        ; vga_vs         ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N4       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 55         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N6       ; 56         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 70         ; 3        ; DS1302_RST     ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N9       ; 79         ; 4        ; Scan_Sig[5]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 94         ; 4        ; Scan_Sig[2]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N12      ; 101        ; 4        ; SMG_Data[5]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; N13      ; 102        ; 5        ; RSTn           ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N14      ; 106        ; 5        ; S_DB[2]        ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N15      ; 112        ; 5        ; SMG_Data[6]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 111        ; 5        ; SMG_Data[1]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 44         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 43         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 46         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P4       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 58         ; 3        ; DS1302_SCLK    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 71         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 89         ; 4        ; Scan_Sig[4]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 90         ; 4        ; Scan_Sig[1]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P12      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P14      ; 98         ; 4        ; S_DB[0]        ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 107        ; 5        ; SMG_Data[4]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P16      ; 108        ; 5        ; SMG_Data[2]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 42         ; 2        ; RESERVED_INPUT ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 47         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 53         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 61         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 63         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 66         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 72         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 74         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 80         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 83         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 85         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 91         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 97         ; 4        ; SMG_Data[0]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 109        ; 5        ; SMG_Data[7]    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 52         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T3       ; 48         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 54         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 62         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 64         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 67         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 73         ; 3        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 75         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T10      ; 81         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 84         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 86         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 92         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 95         ; 4        ; RESERVED_INPUT ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ; 96         ; 4        ; SMG_Data[3]    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                                                                   ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; Name                          ; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|pll1 ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------+
; SDC pin name                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1                                                ;
; PLL mode                      ; Normal                                                                                                        ;
; Compensate clock              ; clock0                                                                                                        ;
; Compensated input/output pins ; --                                                                                                            ;
; Switchover type               ; --                                                                                                            ;
; Input frequency 0             ; 50.0 MHz                                                                                                      ;
; Input frequency 1             ; --                                                                                                            ;
; Nominal PFD frequency         ; 50.0 MHz                                                                                                      ;
; Nominal VCO frequency         ; 1300.4 MHz                                                                                                    ;
; VCO post scale K counter      ; --                                                                                                            ;
; VCO frequency control         ; Auto                                                                                                          ;
; VCO phase shift step          ; 96 ps                                                                                                         ;
; VCO multiply                  ; --                                                                                                            ;
; VCO divide                    ; --                                                                                                            ;
; Freq min lock                 ; 23.09 MHz                                                                                                     ;
; Freq max lock                 ; 50.02 MHz                                                                                                     ;
; M VCO Tap                     ; 0                                                                                                             ;
; M Initial                     ; 1                                                                                                             ;
; M value                       ; 26                                                                                                            ;
; N value                       ; 1                                                                                                             ;
; Charge pump current           ; setting 1                                                                                                     ;
; Loop filter resistance        ; setting 27                                                                                                    ;
; Loop filter capacitance       ; setting 0                                                                                                     ;
; Bandwidth                     ; 680 kHz to 980 kHz                                                                                            ;
; Bandwidth type                ; Medium                                                                                                        ;
; Real time reconfigurable      ; Off                                                                                                           ;
; Scan chain MIF file           ; --                                                                                                            ;
; Preserve PLL counter order    ; Off                                                                                                           ;
; PLL location                  ; PLL_1                                                                                                         ;
; Inclk0 signal                 ; CLK_50M                                                                                                       ;
; Inclk1 signal                 ; --                                                                                                            ;
; Inclk0 signal type            ; Dedicated Pin                                                                                                 ;
; Inclk1 signal type            ; --                                                                                                            ;
+-------------------------------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; Name                                                                                                                      ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                                          ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] ; clock0       ; 13   ; 10  ; 65.0 MHz         ; 0 (0 ps)    ; 2.25 (96 ps)     ; 50/50      ; C0      ; 20            ; 10/10 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[1] ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 3.46 (96 ps)     ; 50/50      ; C3      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[2] ; clock2       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)    ; 3.46 (96 ps)     ; 50/50      ; C2      ; 13            ; 7/6 Odd    ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[3] ; clock3       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 0.87 (96 ps)     ; 50/50      ; C1      ; 52            ; 26/26 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[4] ; clock4       ; 1    ; 1   ; 50.0 MHz         ; 0 (0 ps)    ; 1.73 (96 ps)     ; 50/50      ; C4      ; 26            ; 13/13 Even ; --            ; 1       ; 0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------------------------------------------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                   ; Library Name ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DEMO_A                                                   ; 2116 (1)    ; 1214 (0)                  ; 16 (16)       ; 16384       ; 2    ; 0            ; 0       ; 0         ; 90   ; 0            ; 902 (1)      ; 194 (0)           ; 1020 (0)         ; |DEMO_A                                                                                                                                                                                                                               ;              ;
;    |key_test:u6|                                          ; 47 (47)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 5 (5)             ; 24 (24)          ; |DEMO_A|key_test:u6                                                                                                                                                                                                                   ;              ;
;    |led_test:u2|                                          ; 64 (64)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 36 (36)          ; |DEMO_A|led_test:u2                                                                                                                                                                                                                   ;              ;
;    |rtc_test:u1|                                          ; 377 (82)    ; 157 (44)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (36)     ; 19 (3)            ; 138 (57)         ; |DEMO_A|rtc_test:u1                                                                                                                                                                                                                   ;              ;
;       |clkdiv:u0|                                         ; 29 (29)     ; 17 (17)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 17 (17)          ; |DEMO_A|rtc_test:u1|clkdiv:u0                                                                                                                                                                                                         ;              ;
;       |rtc_time:U2|                                       ; 220 (45)    ; 82 (37)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 137 (7)      ; 15 (6)            ; 68 (32)          ; |DEMO_A|rtc_test:u1|rtc_time:U2                                                                                                                                                                                                       ;              ;
;          |ds1302_module:U1|                               ; 175 (0)     ; 45 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (0)      ; 9 (0)             ; 36 (0)           ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1                                                                                                                                                                                      ;              ;
;             |cmd_control:U1|                              ; 39 (39)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 9 (9)             ; 12 (12)          ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1                                                                                                                                                                       ;              ;
;             |i2c_com:U2|                                  ; 137 (137)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 112 (112)    ; 0 (0)             ; 25 (25)          ; |DEMO_A|rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2                                                                                                                                                                           ;              ;
;       |uarttx:u1|                                         ; 49 (49)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (35)      ; 1 (1)             ; 13 (13)          ; |DEMO_A|rtc_test:u1|uarttx:u1                                                                                                                                                                                                         ;              ;
;    |sd_sdram_vga:u3|                                      ; 1320 (0)    ; 810 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 507 (0)      ; 154 (0)           ; 659 (0)          ; |DEMO_A|sd_sdram_vga:u3                                                                                                                                                                                                               ;              ;
;       |SD_TOP:u_SD_TOP|                                   ; 689 (2)     ; 458 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 231 (2)      ; 63 (0)            ; 395 (0)          ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP                                                                                                                                                                                               ;              ;
;          |SD_initial:SD_initial_inst|                     ; 420 (420)   ; 276 (276)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 144 (144)    ; 47 (47)           ; 229 (229)        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst                                                                                                                                                                    ;              ;
;          |SD_read:SD_read_inst|                           ; 267 (267)   ; 182 (182)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (85)      ; 16 (16)           ; 166 (166)        ; |DEMO_A|sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst                                                                                                                                                                          ;              ;
;       |sdram_vga_top:u_sdram_vga_top|                     ; 631 (0)     ; 352 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 276 (0)      ; 91 (0)            ; 264 (0)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top                                                                                                                                                                                 ;              ;
;          |lcd_top:u_lcd_top|                              ; 128 (0)     ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (0)       ; 1 (0)             ; 30 (0)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top                                                                                                                                                               ;              ;
;             |lcd_driver:u_lcd_driver|                     ; 128 (128)   ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 97 (97)      ; 1 (1)             ; 30 (30)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver                                                                                                                                       ;              ;
;          |sdram_2fifo_top:u_sdram_2fifo_top|              ; 504 (0)     ; 325 (0)                   ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 179 (0)      ; 90 (0)            ; 235 (0)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top                                                                                                                                               ;              ;
;             |dcfifo_ctrl:u_dcfifo_ctrl|                   ; 300 (45)    ; 215 (35)                  ; 0 (0)         ; 16384       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 85 (10)      ; 56 (1)            ; 159 (34)         ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl                                                                                                                     ;              ;
;                |rdfifo:u_rdfifo|                          ; 124 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 24 (0)            ; 66 (0)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo                                                                                                     ;              ;
;                   |dcfifo:dcfifo_component|               ; 124 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (0)       ; 24 (0)            ; 66 (0)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                      |dcfifo_mvo1:auto_generated|         ; 124 (48)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 34 (14)      ; 24 (10)           ; 66 (3)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated                                                  ;              ;
;                         |a_gray2bin_6ib:wrptr_g_gray2bin| ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin                  ;              ;
;                         |a_gray2bin_6ib:ws_dgrp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin                  ;              ;
;                         |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                         |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                         |alt_synch_pipe_1e8:ws_dgrp|      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (0)             ; 2 (0)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp                       ;              ;
;                            |dffpipe_ue9:dffpipe14|        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (8)             ; 2 (2)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14 ;              ;
;                         |altsyncram_rf51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                         |dffpipe_oe9:ws_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp                               ;              ;
;                         |dffpipe_oe9:ws_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 6 (6)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp                               ;              ;
;                         |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                         |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                         |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                         |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 4 (4)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;                |wrfifo:u_wrfifo|                          ; 131 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 31 (0)            ; 59 (0)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo                                                                                                     ;              ;
;                   |dcfifo:dcfifo_component|               ; 131 (0)     ; 90 (0)                    ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (0)       ; 31 (0)            ; 59 (0)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component                                                                             ;              ;
;                      |dcfifo_mvo1:auto_generated|         ; 131 (47)    ; 90 (34)                   ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (10)      ; 31 (20)           ; 59 (6)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated                                                  ;              ;
;                         |a_gray2bin_6ib:rdptr_g_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin                  ;              ;
;                         |a_gray2bin_6ib:rs_dgwp_gray2bin| ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin                  ;              ;
;                         |a_graycounter_1lc:wrptr_g1p|     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p                      ;              ;
;                         |a_graycounter_577:rdptr_g1p|     ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 14 (14)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p                      ;              ;
;                         |alt_synch_pipe_0e8:rs_dgwp|      ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 1 (0)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp                       ;              ;
;                            |dffpipe_te9:dffpipe12|        ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 1 (1)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12 ;              ;
;                         |altsyncram_rf51:fifo_ram|        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram                         ;              ;
;                         |dffpipe_oe9:rs_brp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp                               ;              ;
;                         |dffpipe_oe9:rs_bwp|              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp                               ;              ;
;                         |mux_j28:rdemp_eq_comp_lsb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_lsb_mux                    ;              ;
;                         |mux_j28:rdemp_eq_comp_msb_mux|   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 2 (2)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:rdemp_eq_comp_msb_mux                    ;              ;
;                         |mux_j28:wrfull_eq_comp_lsb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_lsb_mux                   ;              ;
;                         |mux_j28:wrfull_eq_comp_msb_mux|  ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 3 (3)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|mux_j28:wrfull_eq_comp_msb_mux                   ;              ;
;             |sdram_top:u_sdramtop|                        ; 205 (0)     ; 110 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 94 (0)       ; 34 (0)            ; 77 (0)           ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop                                                                                                                          ;              ;
;                |sdram_cmd:module_002|                     ; 57 (57)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 38 (38)      ; 0 (0)             ; 19 (19)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002                                                                                                     ;              ;
;                |sdram_ctrl:module_001|                    ; 111 (111)   ; 58 (58)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 1 (1)             ; 58 (58)          ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001                                                                                                    ;              ;
;                |sdram_wr_data:module_003|                 ; 37 (37)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 33 (33)           ; 0 (0)            ; |DEMO_A|sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003                                                                                                 ;              ;
;    |smg_interface_demo:u4|                                ; 181 (0)     ; 109 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (0)       ; 16 (0)            ; 93 (0)           ; |DEMO_A|smg_interface_demo:u4                                                                                                                                                                                                         ;              ;
;       |demo_control_module:U1|                            ; 125 (125)   ; 73 (73)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 16 (16)           ; 57 (57)          ; |DEMO_A|smg_interface_demo:u4|demo_control_module:U1                                                                                                                                                                                  ;              ;
;       |smg_interface:U2|                                  ; 64 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 0 (0)             ; 44 (0)           ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2                                                                                                                                                                                        ;              ;
;          |smg_control_module:U1|                          ; 38 (38)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 31 (31)          ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1                                                                                                                                                                  ;              ;
;          |smg_encode_module:U2|                           ; 8 (8)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 7 (7)            ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2                                                                                                                                                                   ;              ;
;          |smg_scan_module:U3|                             ; 18 (18)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 6 (6)            ; |DEMO_A|smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3                                                                                                                                                                     ;              ;
;    |sos_generator_module:u5|                              ; 115 (0)     ; 62 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 53 (0)       ; 0 (0)             ; 62 (0)           ; |DEMO_A|sos_generator_module:u5                                                                                                                                                                                                       ;              ;
;       |control_module:U1|                                 ; 40 (40)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 29 (29)          ; |DEMO_A|sos_generator_module:u5|control_module:U1                                                                                                                                                                                     ;              ;
;       |sos_module:U2|                                     ; 75 (75)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 0 (0)             ; 33 (33)          ; |DEMO_A|sos_generator_module:u5|sos_module:U2                                                                                                                                                                                         ;              ;
;    |system_ctrl:u_system_ctrl|                            ; 14 (14)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 11 (11)          ; |DEMO_A|system_ctrl:u_system_ctrl                                                                                                                                                                                                     ;              ;
;       |sdram_pll:u_sdram_pll|                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll                                                                                                                                                                               ;              ;
;          |altpll:altpll_component|                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component                                                                                                                                                       ;              ;
;             |sdram_pll_altpll1:auto_generated|            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DEMO_A|system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated                                                                                                                      ;              ;
+-----------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                               ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+
; Name         ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+
; rx           ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; tx           ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DS1302_RST   ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DS1302_SCLK  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led[2]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; led[3]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_CLK        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_CKE        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_NCS        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_NWE        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_NCAS       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_NRAS       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_DQM[0]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_DQM[1]     ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_BA[0]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_BA[1]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[0]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[1]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[2]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[3]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[4]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[5]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[6]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[7]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[8]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[9]       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[10]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[11]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; S_A[12]      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; vga_hs       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; vga_vs       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; vga_red[0]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_red[1]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_red[2]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_red[3]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_red[4]   ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_green[0] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_green[1] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_green[2] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_green[3] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_green[4] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_green[5] ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_blue[0]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_blue[1]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_blue[2]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_blue[3]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; vga_blue[4]  ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; SD_clk       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SD_cs        ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SD_datain    ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[2]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[3]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[4]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[5]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[6]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; SMG_Data[7]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Scan_Sig[0]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Scan_Sig[1]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Scan_Sig[2]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Scan_Sig[3]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Scan_Sig[4]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Scan_Sig[5]  ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; Pin_Out      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; DS1302_SIO   ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[0]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[1]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[2]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[3]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[4]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[5]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[6]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[7]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[8]      ; Bidir    ; --            ; (6) 1314 ps   ; --                    ; --       ; --   ;
; S_DB[9]      ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[10]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[11]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[12]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[13]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[14]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; S_DB[15]     ; Bidir    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; RSTn         ; Input    ; (6) 1314 ps   ; --            ; --                    ; --       ; --   ;
; CLK_50M      ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; SD_dataout   ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; key_in[0]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; key_in[1]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; key_in[2]    ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
+--------------+----------+---------------+---------------+-----------------------+----------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                      ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; rx                                                                                                                                                       ;                   ;         ;
; DS1302_SIO                                                                                                                                               ;                   ;         ;
;      - rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Selector21~2                                                                                  ; 0                 ; 6       ;
;      - rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Mux1~8                                                                                        ; 0                 ; 6       ;
;      - rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~13                                                                                      ; 0                 ; 6       ;
;      - rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~25                                                                                      ; 0                 ; 6       ;
; S_DB[0]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]~feeder  ; 0                 ; 6       ;
; S_DB[1]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]         ; 0                 ; 6       ;
; S_DB[2]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]~feeder  ; 0                 ; 6       ;
; S_DB[3]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]         ; 0                 ; 6       ;
; S_DB[4]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]         ; 0                 ; 6       ;
; S_DB[5]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]         ; 0                 ; 6       ;
; S_DB[6]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]~feeder  ; 0                 ; 6       ;
; S_DB[7]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]         ; 0                 ; 6       ;
; S_DB[8]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]~feeder  ; 1                 ; 6       ;
; S_DB[9]                                                                                                                                                  ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]~feeder  ; 0                 ; 6       ;
; S_DB[10]                                                                                                                                                 ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]        ; 0                 ; 6       ;
; S_DB[11]                                                                                                                                                 ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]~feeder ; 0                 ; 6       ;
; S_DB[12]                                                                                                                                                 ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]        ; 0                 ; 6       ;
; S_DB[13]                                                                                                                                                 ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]        ; 0                 ; 6       ;
; S_DB[14]                                                                                                                                                 ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]        ; 0                 ; 6       ;
; S_DB[15]                                                                                                                                                 ;                   ;         ;
;      - sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]~feeder ; 0                 ; 6       ;
; RSTn                                                                                                                                                     ;                   ;         ;
;      - system_ctrl:u_system_ctrl|delay_done                                                                                                              ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                            ; 0                 ; 6       ;
;      - system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|pll1                                     ; 0                 ; 6       ;
; CLK_50M                                                                                                                                                  ;                   ;         ;
; SD_dataout                                                                                                                                               ;                   ;         ;
; key_in[0]                                                                                                                                                ;                   ;         ;
; key_in[1]                                                                                                                                                ;                   ;         ;
; key_in[2]                                                                                                                                                ;                   ;         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                       ; Location           ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; CLK_50M                                                                                                                                                                                    ; PIN_E1             ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; RSTn                                                                                                                                                                                       ; PIN_N13            ; 12      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; key_test:u6|Equal0~6                                                                                                                                                                       ; LCCOMB_X6_Y8_N26   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; key_test:u6|temp_value[2]~1                                                                                                                                                                ; LCCOMB_X8_Y8_N16   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; led_test:u2|led[1]~0                                                                                                                                                                       ; LCCOMB_X19_Y21_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|Time_second_reg[7]~0                                                                                                                                                           ; LCCOMB_X12_Y9_N12  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|clkdiv:u0|clkout                                                                                                                                                               ; FF_X33_Y12_N27     ; 58      ; Clock                                 ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; rtc_test:u1|k[7]~11                                                                                                                                                                        ; LCCOMB_X9_Y9_N10   ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|k[7]~12                                                                                                                                                                        ; LCCOMB_X9_Y9_N8    ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|Decoder0~1                                                                                                                                                         ; LCCOMB_X12_Y9_N0   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|Decoder0~3                                                                                                                                                         ; LCCOMB_X13_Y9_N2   ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|Decoder0~5                                                                                                                                                         ; LCCOMB_X10_Y9_N14  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]                                                                                                                         ; FF_X14_Y8_N7       ; 21      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart~2                                                                                                                          ; LCCOMB_X14_Y8_N22  ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]~5                                                                                                                         ; LCCOMB_X13_Y6_N26  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[1]~3                                                                                                                         ; LCCOMB_X14_Y8_N4   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]~2                                                                                                                         ; LCCOMB_X14_Y8_N30  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]~17                                                                                                                           ; LCCOMB_X12_Y5_N20  ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]~24                                                                                                                                ; LCCOMB_X13_Y5_N20  ; 6       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone                                                                                                                                 ; FF_X12_Y6_N9       ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut                                                                                                                                  ; FF_X12_Y6_N1       ; 3       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~11                                                                                                                               ; LCCOMB_X12_Y5_N24  ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~6                                                                                                                                ; LCCOMB_X12_Y5_N4   ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|isStart[7]~0                                                                                                                                                       ; LCCOMB_X16_Y9_N4   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|rtc_time:U2|rData[5]~1                                                                                                                                                         ; LCCOMB_X13_Y8_N4   ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|txdata[0]~10                                                                                                                                                                   ; LCCOMB_X13_Y9_N16  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|uart_cnt[13]~32                                                                                                                                                                ; LCCOMB_X13_Y9_N12  ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; rtc_test:u1|uart_cnt[13]~33                                                                                                                                                                ; LCCOMB_X13_Y9_N22  ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[47]~1                                                                                                                    ; LCCOMB_X22_Y10_N2  ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[47]~2                                                                                                                      ; LCCOMB_X22_Y9_N2   ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[47]~2                                                                                                                     ; LCCOMB_X23_Y8_N2   ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[47]~6                                                                                                                      ; LCCOMB_X21_Y9_N4   ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan1~2                                                                                                                     ; LCCOMB_X23_Y11_N26 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]~13                                                                                                                       ; LCCOMB_X21_Y8_N2   ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]~17                                                                                                                       ; LCCOMB_X21_Y10_N26 ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                          ; FF_X22_Y9_N1       ; 130     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                           ; FF_X23_Y11_N1      ; 16      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[40]~1                                                                                                                           ; LCCOMB_X22_Y13_N26 ; 47      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]~3                                                                                                                             ; LCCOMB_X22_Y13_N8  ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]~0                                                                                                                             ; LCCOMB_X23_Y12_N22 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|delay_cnt[8]~18                                                                                                                       ; LCCOMB_X22_Y13_N22 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[0]~0                                                                                                                         ; LCCOMB_X23_Y12_N28 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec[7]~34                                                                                                                             ; LCCOMB_X21_Y12_N20 ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[11]~31                                                                                                                       ; LCCOMB_X21_Y12_N14 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]~6                                                                                      ; LCCOMB_X7_Y7_N2    ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]~29                                                                                         ; LCCOMB_X9_Y7_N28   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~19                                                                                         ; LCCOMB_X5_Y5_N22   ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~20                                                                                         ; LCCOMB_X9_Y7_N24   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                           ; LCCOMB_X6_Y6_N2    ; 91      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                     ; FF_X6_Y6_N29       ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_rdreq~1 ; LCCOMB_X5_Y5_N24   ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_wrreq~0 ; LCCOMB_X6_Y5_N16   ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]~45                                                              ; LCCOMB_X6_Y6_N4    ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~38                                                              ; LCCOMB_X23_Y18_N30 ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_rdreq~1 ; LCCOMB_X21_Y16_N30 ; 21      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_wrreq~0 ; LCCOMB_X25_Y13_N0  ; 25      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~7                                                ; LCCOMB_X22_Y16_N10 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                  ; LCCOMB_X22_Y16_N8  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                     ; LCCOMB_X13_Y12_N30 ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                     ; LCCOMB_X14_Y14_N4  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~6                                                    ; LCCOMB_X17_Y10_N0  ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~1                                                     ; LCCOMB_X18_Y16_N12 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                    ; LCCOMB_X21_Y16_N20 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                    ; FF_X21_Y16_N29     ; 16      ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|Decoder0~0                                                                                                                                    ; LCCOMB_X16_Y14_N6  ; 24      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|i[1]                                                                                                                                          ; FF_X16_Y16_N31     ; 25      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|i[2]                                                                                                                                          ; FF_X16_Y14_N9      ; 29      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[0]~8                                                                                                                                     ; LCCOMB_X16_Y15_N26 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[11]~22                                                                                                                                   ; LCCOMB_X16_Y14_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[14]~13                                                                                                                                   ; LCCOMB_X16_Y13_N14 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[16]~17                                                                                                                                   ; LCCOMB_X16_Y16_N24 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[7]~4                                                                                                                                     ; LCCOMB_X16_Y14_N16 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]                                                                                                                          ; FF_X22_Y4_N27      ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3]~6                                                                                                                  ; LCCOMB_X17_Y11_N12 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]~0                                                                                                                      ; LCCOMB_X17_Y11_N26 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|Mux9~2                                                                                                                           ; LCCOMB_X22_Y4_N8   ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sos_generator_module:u5|control_module:U1|Equal1~2                                                                                                                                         ; LCCOMB_X12_Y21_N30 ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sos_generator_module:u5|sos_module:U2|Count_MS~24                                                                                                                                          ; LCCOMB_X30_Y16_N16 ; 26      ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; sos_generator_module:u5|sos_module:U2|always0~5                                                                                                                                            ; LCCOMB_X30_Y16_N2  ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sos_generator_module:u5|sos_module:U2|i[0]                                                                                                                                                 ; FF_X30_Y18_N27     ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sos_generator_module:u5|sos_module:U2|i[4]~11                                                                                                                                              ; LCCOMB_X29_Y18_N4  ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|Equal0~2                                                                                                                                                         ; LCCOMB_X16_Y8_N6   ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                       ; FF_X13_Y9_N21      ; 20      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                       ; FF_X13_Y9_N21      ; 537     ; Async. clear                          ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0]                                                                  ; PLL_1              ; 81      ; Clock                                 ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[1]                                                                  ; PLL_1              ; 265     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[3]                                                                  ; PLL_1              ; 496     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[4]                                                                  ; PLL_1              ; 335     ; Clock                                 ; yes    ; Global Clock         ; GCLK2            ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                      ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; rtc_test:u1|clkdiv:u0|clkout                                                                                              ; FF_X33_Y12_N27 ; 58      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; system_ctrl:u_system_ctrl|delay_done                                                                                      ; FF_X13_Y9_N21  ; 537     ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] ; PLL_1          ; 81      ; 1                                    ; Global Clock         ; GCLK3            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[1] ; PLL_1          ; 265     ; 172                                  ; Global Clock         ; GCLK1            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[2] ; PLL_1          ; 1       ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[3] ; PLL_1          ; 496     ; 16                                   ; Global Clock         ; GCLK4            ; --                        ;
; system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[4] ; PLL_1          ; 335     ; 217                                  ; Global Clock         ; GCLK2            ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                     ; Fan-Out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                                        ; 130     ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0                                                                                                                         ; 91      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[1]                                                                                                                                                                      ; 90      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[2]                                                                                                                                                                      ; 74      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[0]                                                                                                                                                                      ; 71      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0001                                                                                                                                                                        ; 55      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[47]~6                                                                                                                                                                    ; 47      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[47]~2                                                                                                                                                                   ; 47      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[47]~2                                                                                                                                                                    ; 47      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[47]~1                                                                                                                                                                  ; 47      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[22]~0                                                                                                                                                                  ; 47      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[40]~1                                                                                                                                                                         ; 47      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[0]                                                                                                                                                                                 ; 40      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]                                                                                                                                                                                 ; 34      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[4]                                                                                                                                                                                 ; 33      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec[7]~34                                                                                                                                                                           ; 32      ;
; ~GND                                                                                                                                                                                                                                     ; 30      ;
; smg_interface_demo:u4|demo_control_module:U1|i[2]                                                                                                                                                                                        ; 29      ;
; sos_generator_module:u5|control_module:U1|Equal1~2                                                                                                                                                                                       ; 28      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]                                                                                                                                                                                 ; 28      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_wrreq~0                                               ; 26      ;
; sos_generator_module:u5|sos_module:U2|Count_MS~24                                                                                                                                                                                        ; 26      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]                                                                                                                                                                                 ; 26      ;
; smg_interface_demo:u4|demo_control_module:U1|i[1]                                                                                                                                                                                        ; 25      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                         ; 25      ;
; smg_interface_demo:u4|demo_control_module:U1|Decoder0~0                                                                                                                                                                                  ; 24      ;
; smg_interface_demo:u4|demo_control_module:U1|i[0]                                                                                                                                                                                        ; 24      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]                                                                                                                                                                                 ; 24      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_rdreq~1                                               ; 22      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]~3                                                                                                                                                                           ; 22      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[1]~1                                                                                                                                                                            ; 22      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_rdreq~1                                               ; 22      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]~3                                                                                                                                ; 21      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]~2                                                                                                                                ; 21      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]                                                                                                                                                                       ; 21      ;
; rtc_test:u1|k[0]                                                                                                                                                                                                                         ; 21      ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|Equal0~4                                                                                                                                                                       ; 20      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; 20      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_wrreq~0                                               ; 19      ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]                                                                                                                                                                        ; 19      ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                     ; 19      ;
; rtc_test:u1|rtc_time:U2|i[2]                                                                                                                                                                                                             ; 18      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; 18      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[3]                                                                                                                                                                      ; 18      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|always0~0                                                                                                  ; 17      ;
; rtc_test:u1|rtc_time:U2|i[1]                                                                                                                                                                                                             ; 17      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; 17      ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]                                                                                                                                                                        ; 17      ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]                                                                                                                                                                        ; 17      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_en~1                                                                                                                                         ; 17      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Selector19~0                                                                                                                                                                         ; 17      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[0]~0                                                                                                                                                                       ; 16      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|delay_cnt[8]~18                                                                                                                                                                     ; 16      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal2~1                                                                                                   ; 16      ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone                                                                                                                                                                           ; 16      ;
; rtc_test:u1|rtc_time:U2|i[0]                                                                                                                                                                                                             ; 16      ;
; rtc_test:u1|uart_cnt[13]~33                                                                                                                                                                                                              ; 16      ;
; rtc_test:u1|uart_cnt[13]~32                                                                                                                                                                                                              ; 16      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dlink                                                                                                  ; 16      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|Selector38~0                                                                                                                                                                        ; 16      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                                         ; 16      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|LessThan0~2                                                                                                                                      ; 16      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|Selector37~0                                                                                                                                                                        ; 15      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan0~2                                                                                                   ; 15      ;
; rtc_test:u1|uarttx:u1|cnt[5]                                                                                                                                                                                                             ; 15      ;
; rtc_test:u1|k[2]                                                                                                                                                                                                                         ; 15      ;
; rtc_test:u1|k[1]                                                                                                                                                                                                                         ; 15      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                          ; 15      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]~38                                                                                                            ; 14      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]~45                                                                                                            ; 14      ;
; sos_generator_module:u5|sos_module:U2|i[3]                                                                                                                                                                                               ; 14      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                                        ; 14      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr7                                                                                                       ; 14      ;
; sos_generator_module:u5|sos_module:U2|i[2]                                                                                                                                                                                               ; 14      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                          ; 14      ;
; rtc_test:u1|uarttx:u1|send                                                                                                                                                                                                               ; 13      ;
; sos_generator_module:u5|sos_module:U2|i[1]                                                                                                                                                                                               ; 13      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                          ; 13      ;
; RSTn~input                                                                                                                                                                                                                               ; 12      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[11]~31                                                                                                                                                                     ; 12      ;
; rtc_test:u1|rtc_time:U2|isStart[7]                                                                                                                                                                                                       ; 12      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr16~0                                                                                                    ; 12      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17                                                                                                      ; 12      ;
; rtc_test:u1|uarttx:u1|cnt[3]                                                                                                                                                                                                             ; 12      ;
; rtc_test:u1|uarttx:u1|cnt[7]                                                                                                                                                                                                             ; 12      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                          ; 12      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|LessThan1~2                                                                                                   ; 11      ;
; smg_interface_demo:u4|demo_control_module:U1|i[3]                                                                                                                                                                                        ; 11      ;
; key_test:u6|Equal0~6                                                                                                                                                                                                                     ; 11      ;
; sos_generator_module:u5|sos_module:U2|always0~5                                                                                                                                                                                          ; 11      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan1~2                                                                                                                                                                   ; 11      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~1                                                                                                      ; 11      ;
; system_ctrl:u_system_ctrl|Equal0~2                                                                                                                                                                                                       ; 11      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~20                                                                                                                                       ; 11      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~19                                                                                                                                       ; 11      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]~29                                                                                                                                       ; 11      ;
; rtc_test:u1|k[3]                                                                                                                                                                                                                         ; 11      ;
; sos_generator_module:u5|sos_module:U2|i[0]                                                                                                                                                                                               ; 11      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                          ; 11      ;
; SD_dataout~input                                                                                                                                                                                                                         ; 10      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]~17                                                                                                                                                                     ; 10      ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]~13                                                                                                                                                                     ; 10      ;
; rtc_test:u1|rtc_time:U2|isStart[2]                                                                                                                                                                                                       ; 10      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state[3]                                                                                                 ; 10      ;
; led_test:u2|Equal3~1                                                                                                                                                                                                                     ; 10      ;
; rtc_test:u1|uarttx:u1|cnt[6]                                                                                                                                                                                                             ; 10      ;
; rtc_test:u1|uarttx:u1|cnt[4]                                                                                                                                                                                                             ; 10      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; 10      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                          ; 10      ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; 9       ;
; smg_interface_demo:u4|demo_control_module:U1|Equal0~6                                                                                                                                                                                    ; 9       ;
; smg_interface_demo:u4|demo_control_module:U1|Equal0~5                                                                                                                                                                                    ; 9       ;
; smg_interface_demo:u4|demo_control_module:U1|Equal0~4                                                                                                                                                                                    ; 9       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Mux1~6                                                                                                                                                                               ; 9       ;
; rtc_test:u1|k[7]~12                                                                                                                                                                                                                      ; 9       ;
; rtc_test:u1|k[7]~11                                                                                                                                                                                                                      ; 9       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; 9       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~6                                                                                                  ; 9       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]~3                                                                                                ; 9       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr15~0                                                                                                    ; 9       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; 9       ;
; rtc_test:u1|k[4]                                                                                                                                                                                                                         ; 9       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]                                                                                                                                                                            ; 9       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; 8       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|LessThan0~0                                                                                                                                                                          ; 8       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]~2                                                                                                                                                                       ; 8       ;
; rtc_test:u1|Time_second_reg[7]~0                                                                                                                                                                                                         ; 8       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[5]                                                                                                                                                                             ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; 8       ;
; rtc_test:u1|rtc_time:U2|Decoder0~5                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|rtc_time:U2|Decoder0~3                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|rtc_time:U2|Decoder0~1                                                                                                                                                                                                       ; 8       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0000                                                                                                                                                                        ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; 8       ;
; rtc_test:u1|rtc_time:U2|isStart[0]                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|rtc_time:U2|isStart[1]                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|rtc_time:U2|isStart[6]                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|rtc_time:U2|isStart[4]                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|rtc_time:U2|isStart[5]                                                                                                                                                                                                       ; 8       ;
; rtc_test:u1|txdata[0]~10                                                                                                                                                                                                                 ; 8       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                                                                      ; 8       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~12                                                                                                                                                                          ; 8       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|LessThan1~4                                                                                                                                                                         ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr18                                                                                                      ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ; 8       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Equal0~0                                                                                                                                                                             ; 8       ;
; sos_generator_module:u5|sos_module:U2|i[4]                                                                                                                                                                                               ; 8       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[1]                                                                                                                                                                  ; 8       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3]                                                                                                                                                                  ; 8       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2]                                                                                                                                                                  ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                          ; 8       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; 7       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Selector20~0                                                                                                                                                                         ; 7       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa~0                                                                                                                                                                                ; 7       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa~0                                                                                                                                                                          ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; 7       ;
; rtc_test:u1|txdata[0]~17                                                                                                                                                                                                                 ; 7       ;
; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]~0                                                                                                                                                                    ; 7       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                                        ; 7       ;
; key_test:u6|temp_value[2]                                                                                                                                                                                                                ; 7       ;
; key_test:u6|temp_value[0]                                                                                                                                                                                                                ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]~12                                                                                            ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; 7       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]                                                                                                                                                                             ; 7       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[0]                                                                                                                                                                  ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                          ; 7       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                          ; 7       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]~24                                                                                                                                                                              ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~11                                                                                                                                                                             ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Mux1~8                                                                                                                                                                               ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                  ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                  ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                  ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[4]                                                                                                                                                                             ; 6       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                                                                                                                                                                                    ; 6       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                                                                                                                                                                                    ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; 6       ;
; rtc_test:u1|rtc_time:U2|isStart[7]~0                                                                                                                                                                                                     ; 6       ;
; sos_generator_module:u5|sos_module:U2|i[4]~7                                                                                                                                                                                             ; 6       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan4~0                                                                                                                                                                   ; 6       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|LessThan2~0                                                                                                                                                                         ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                  ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                                  ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]~13                                                                                                                                                                              ; 6       ;
; rtc_test:u1|txdata[0]~19                                                                                                                                                                                                                 ; 6       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|Mux9~2                                                                                                                                                                         ; 6       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|Equal1~15                                                                                                                                                                           ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[1]                                                                                                                                      ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                                                      ; 6       ;
; key_test:u6|temp_value[1]                                                                                                                                                                                                                ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[11]                                                                                                                                     ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector8~1                                                                                                    ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~1                                                                                              ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ; 6       ;
; rtc_test:u1|uarttx:u1|Equal0~0                                                                                                                                                                                                           ; 6       ;
; rtc_test:u1|uarttx:u1|tx                                                                                                                                                                                                                 ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]                                                                                                                                                                             ; 6       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                                                                                                                                                                                    ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                                                                                                                                                                                 ; 6       ;
; rtc_test:u1|uart_stat.001                                                                                                                                                                                                                ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; 6       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[0]                                                                                                                                                                       ; 6       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]~17                                                                                                                                                                         ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal2~3                                                                                                      ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                  ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]                                                                                                                                                                             ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]                                                                                                                                                                             ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]                                                                                                                                                                             ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]                                                                                                                                                                             ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                                                                                                                                                                                     ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                                                                                                                                                                                    ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                                                                                                                                                                                    ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[20]                                                                                                                                                                                    ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                                                                                                                                                                                    ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                                                                                                                                                                                    ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                                                                                                                                                                                     ; 5       ;
; sos_generator_module:u5|sos_module:U2|i[4]~11                                                                                                                                                                                            ; 5       ;
; sos_generator_module:u5|sos_module:U2|isCount                                                                                                                                                                                            ; 5       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|always3~3                                                                                                                                                                     ; 5       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|always2~5                                                                                                                                                                           ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                                  ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                                  ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                                  ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                  ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                                  ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_rd_ack~0                                                                                                ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone                                                                                                                                                                               ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]                                                                                                                                                                             ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]                                                                                                                                                                             ; 5       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|WideOr11                                                                                                                                                                         ; 5       ;
; rtc_test:u1|clkdiv:u0|Equal1~2                                                                                                                                                                                                           ; 5       ;
; rtc_test:u1|txdata[0]~15                                                                                                                                                                                                                 ; 5       ;
; rtc_test:u1|uarttx:u1|cnt[4]~3                                                                                                                                                                                                           ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Mux4~2                                                                                                                                           ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Mux4~1                                                                                                                                           ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Mux4~0                                                                                                                                           ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]~7                                                                                              ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r~4                                                                                                 ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr6~0                                                                                                     ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr5~0                                                                                                     ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                                                                                                                                                                                    ; 5       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                                                                                                                                                                                    ; 5       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; 5       ;
; DS1302_SIO~input                                                                                                                                                                                                                         ; 4       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3]~6                                                                                                                                                                ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~1                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; 4       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]~5                                                                                                                                                                       ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; 4       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~8                                                                                                                                                                              ; 4       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~7                                                                                                                                                                              ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[11]~22                                                                                                                                                                                 ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[20]~18                                                                                                                                                                                 ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[16]~17                                                                                                                                                                                 ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[14]~13                                                                                                                                                                                 ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[0]~8                                                                                                                                                                                   ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[7]~4                                                                                                                                                                                   ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~0                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor3                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor3                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rdptr_g_gray2bin|xor6                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:rs_dgwp_gray2bin|xor6                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor3                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor3                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:ws_dgrp_gray2bin|xor6                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_gray2bin_6ib:wrptr_g_gray2bin|xor6                        ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                                                                                                                                                                                     ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                                                                                                                                                                                     ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[19]                                                                                                                                                                                    ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[10]                                                                                                                                                                                    ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                                                                                                                                                                                     ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[6]                                                                                                                                                                                     ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                                                                                                                                                                                     ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                                                                                                                                                                                     ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]~0                                                                                                                                                                           ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|_~2                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                                            ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan3~2                                                                                                                                                                   ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|always3~2                                                                                                                                                                     ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan3~1                                                                                                                                                                   ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|always3~1                                                                                                                                                                     ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                                                                        ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|always3~0                                                                                                                                                                     ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                                             ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~13                                                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                  ; 4       ;
; key_test:u6|key_scan[0]                                                                                                                                                                                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]~6                                                                                                                                    ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~0                                                                                                      ; 4       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST~4                                                                                                                                                                               ; 4       ;
; rtc_test:u1|txdata[0]~18                                                                                                                                                                                                                 ; 4       ;
; rtc_test:u1|rtc_time:U2|Time_second[3]                                                                                                                                                                                                   ; 4       ;
; sos_generator_module:u5|sos_module:U2|Equal1~3                                                                                                                                                                                           ; 4       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]                                                                                                                                                                       ; 4       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]                                                                                                                                                                       ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal5~14                                                                                                                                                                     ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal5~9                                                                                                                                                                      ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal5~4                                                                                                                                                                      ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|grid_data[0]                                                                                                                                     ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]~1                                                                                               ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|WideOr17~0                                                                                                    ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; 4       ;
; led_test:u2|led[1]~0                                                                                                                                                                                                                     ; 4       ;
; led_test:u2|timer[13]                                                                                                                                                                                                                    ; 4       ;
; led_test:u2|timer[17]                                                                                                                                                                                                                    ; 4       ;
; led_test:u2|timer[25]                                                                                                                                                                                                                    ; 4       ;
; led_test:u2|timer[9]                                                                                                                                                                                                                     ; 4       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Equal0~1                                                                                                                                                                             ; 4       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                                                                                                                                                                                    ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[11]                                                                                                                                                                        ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[10]                                                                                                                                                                        ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                                                        ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                                                        ; 4       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                                                        ; 4       ;
; sos_generator_module:u5|sos_module:U2|Count_MS[8]                                                                                                                                                                                        ; 4       ;
; sos_generator_module:u5|sos_module:U2|Count_MS[3]                                                                                                                                                                                        ; 4       ;
; sos_generator_module:u5|sos_module:U2|Count_MS[6]                                                                                                                                                                                        ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                         ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                          ; 4       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                          ; 4       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[1]~3                                                                                                                                                                       ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart~4                                                                                                                                                                        ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~3                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                  ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~6                                                                                                                                                                              ; 3       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[14]~10                                                                                                                                                                                 ; 3       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[7]~1                                                                                                                                                                                   ; 3       ;
; smg_interface_demo:u4|demo_control_module:U1|LessThan5~0                                                                                                                                                                                 ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|_~2                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[5] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData~4                                                                                                                                                                              ; 3       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[11]                                                                                                                                                                                    ; 3       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                                                                                                                                                                                     ; 3       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[7]                                                                                                                                                                                     ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[5]                                                                                                                                                                               ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[4]                                                                                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|_~4                             ; 3       ;
; rtc_test:u1|wrsig                                                                                                                                                                                                                        ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[0]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[4]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[5]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[1]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[6]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[2]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[3]                                                                                                                                                                         ; 3       ;
; rtc_test:u1|uart_stat.000                                                                                                                                                                                                                ; 3       ;
; rtc_test:u1|Equal3~2                                                                                                                                                                                                                     ; 3       ;
; rtc_test:u1|Equal3~0                                                                                                                                                                                                                     ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut                                                                                                                                                                                ; 3       ;
; sos_generator_module:u5|sos_module:U2|Equal3~1                                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                                    ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[4]                                                                                                                                                                         ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[5]                                                                                                                                                                         ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal0~15                                                                                                                                                                     ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state~5                                                                                                                                                                       ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                                                                        ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                                                                        ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal1~0                                                                                                                                                                      ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~15                                                                                                                                                                          ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|rx_valid                                                                                                                                                                            ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                  ; 3       ;
; key_test:u6|temp_value[2]~1                                                                                                                                                                                                              ; 3       ;
; key_test:u6|key_scan[1]                                                                                                                                                                                                                  ; 3       ;
; key_test:u6|key_scan_r[0]                                                                                                                                                                                                                ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data~4                                                                                                                                       ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal3~1                                                                                                                                         ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal8~1                                                                                                      ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal10~1                                                                                                     ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal10~0                                                                                                     ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal12~0                                                                                                     ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal6~0                                                                                                      ; 3       ;
; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[15]                                                                                                                                                                                                            ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[2]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[6]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[1]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[5]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[8]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[0]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|clkdiv:u0|cnt[7]                                                                                                                                                                                                             ; 3       ;
; rtc_test:u1|uarttx:u1|cnt[2]~12                                                                                                                                                                                                          ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[0]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[4]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[1]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[5]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[2]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[6]                                                                                                                                                                                                   ; 3       ;
; rtc_test:u1|rtc_time:U2|Time_second[7]                                                                                                                                                                                                   ; 3       ;
; sos_generator_module:u5|sos_module:U2|Equal1~0                                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal2~15                                                                                                                                                                     ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                                       ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal4~14                                                                                                                                                                     ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal4~9                                                                                                                                                                      ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal4~4                                                                                                                                                                      ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                                      ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                                       ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal5~15                                                                                                                                                                     ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                                     ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                                             ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                                              ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                                              ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]~27                                                                                                                                       ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Selector1~0                                                                                                    ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|Equal0~0                                                                                                       ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; 3       ;
; led_test:u2|Equal2~2                                                                                                                                                                                                                     ; 3       ;
; led_test:u2|Equal1~3                                                                                                                                                                                                                     ; 3       ;
; led_test:u2|Equal0~11                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[14]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[22]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[10]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[20]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[8]                                                                                                                                                                                                                     ; 3       ;
; led_test:u2|timer[16]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[24]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[12]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[11]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[7]                                                                                                                                                                                                                     ; 3       ;
; led_test:u2|timer[21]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[15]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[19]                                                                                                                                                                                                                    ; 3       ;
; led_test:u2|timer[23]                                                                                                                                                                                                                    ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST~3                                                                                                                                                                               ; 3       ;
; rtc_test:u1|uarttx:u1|presult                                                                                                                                                                                                            ; 3       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]                                                                                                                                                                       ; 3       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]                                                                                                                                                                       ; 3       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]                                                                                                                                                                       ; 3       ;
; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]                                                                                                                                                                       ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                                          ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                                          ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                                          ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                                          ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                                           ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[8]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[7]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[6]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[5]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[4]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[3]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[2]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[1]                                                                                                                                                                                      ; 3       ;
; sos_generator_module:u5|control_module:U1|Count1[0]                                                                                                                                                                                      ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                                 ; 3       ;
; rtc_test:u1|uart_cnt[6]                                                                                                                                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[5]                                                                                                                                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[4]                                                                                                                                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[3]                                                                                                                                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[2]                                                                                                                                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[1]                                                                                                                                                                                                                  ; 3       ;
; rtc_test:u1|uart_cnt[7]                                                                                                                                                                                                                  ; 3       ;
; sos_generator_module:u5|sos_module:U2|Count_MS[4]                                                                                                                                                                                        ; 3       ;
; sos_generator_module:u5|sos_module:U2|Count_MS[1]                                                                                                                                                                                        ; 3       ;
; sos_generator_module:u5|sos_module:U2|Count_MS[2]                                                                                                                                                                                        ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                                    ; 3       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                                            ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                          ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; 3       ;
; sos_generator_module:u5|sos_module:U2|rPin_Out                                                                                                                                                                                           ; 3       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                          ; 3       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]~3                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~0                  ; 2       ;
; rtc_test:u1|rtc_time:U2|rData[5]~1                                                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|cntr_cout[7]~0                  ; 2       ;
; rtc_test:u1|rtc_time:U2|rData[5]                                                                                                                                                                                                         ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]~2                                                                                                                                                                       ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]~1                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|ram_address_b[8]                                            ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|myvalid                                                                                                                                                                             ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]                                                                                                                                                                         ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Decoder0~4                                                                                                                                                                           ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]                                                                                                                                                                         ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Decoder0~2                                                                                                                                                                           ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Decoder0~0                                                                                                                                                                           ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|Add3~0                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|Add1~0                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|i[0]~5                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[20]~16                                                                                                                                                                                 ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[0]~6                                                                                                                                                                                   ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|Equal0~7                                                                                                                                                                                    ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[2]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[3]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[4]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[5]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[8]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[6]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[7]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[9]                                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[11]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[10]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[12]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[14]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[13]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[15]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[16]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[18]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[19]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[17]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[20]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[22]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|C1[21]                                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|LessThan4~0                                                                                                                                                                                 ; 2       ;
; smg_interface_demo:u4|demo_control_module:U1|rNum[7]~3                                                                                                                                                                                   ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|cntr_cout[7]~1                  ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[1] ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[4] ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7] ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[7] ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Add2~0                                                                                                                                                                               ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Mux0~3                                                                                                                                                                               ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Mux1~5                                                                                                                                                                               ; 2       ;
; sos_generator_module:u5|control_module:U1|Equal0~5                                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|Add2~0                                                                                                                                                                              ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|LessThan0~0                                                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[3]                                                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[2]                                                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[1]                                                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[0]                                                                                                                                                                               ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|_~5                             ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|valid_wrreq~1                                               ; 2       ;
; key_test:u6|count[8]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[4]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[5]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[7]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[6]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[9]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[10]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[11]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[12]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[13]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[15]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[14]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[16]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[17]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[18]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[19]                                                                                                                                                                                                                    ; 2       ;
; key_test:u6|count[0]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[1]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[2]                                                                                                                                                                                                                     ; 2       ;
; key_test:u6|count[3]                                                                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|Equal1~0                                                                                                   ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_wr_ack~1                                                                                                ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal4~0                                                                                                      ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal1~0                                                                                                      ; 2       ;
; rtc_test:u1|uart_stat~9                                                                                                                                                                                                                  ; 2       ;
; rtc_test:u1|Equal0~4                                                                                                                                                                                                                     ; 2       ;
; rtc_test:u1|Equal1~2                                                                                                                                                                                                                     ; 2       ;
; sos_generator_module:u5|sos_module:U2|Selector3~5                                                                                                                                                                                        ; 2       ;
; sos_generator_module:u5|sos_module:U2|Selector3~4                                                                                                                                                                                        ; 2       ;
; sos_generator_module:u5|sos_module:U2|i[4]~8                                                                                                                                                                                             ; 2       ;
; sos_generator_module:u5|sos_module:U2|i[4]~6                                                                                                                                                                                             ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[47]~1                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Selector97~0                                                                                                                                                                  ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]~10                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan3~3                                                                                                                                                                   ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Mux1~3                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[36]~0                                                                                                                                                                   ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]~0                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|LessThan0~0                                                                                                                                                                   ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[3]                                                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[2]                                                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[1]                                                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|aa[0]                                                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state~1                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Mux0~2                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Mux0~1                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal1~1                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[19]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[18]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[17]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[16]                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Mux1~2                                                                                                                                                                        ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~18                                                                                                                                                                          ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                                             ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate~14                                                                                                                                                                          ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|ram_address_b[8]                                            ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|ram_address_a[8]                                            ; 2       ;
; key_test:u6|key_scan[2]                                                                                                                                                                                                                  ; 2       ;
; key_test:u6|temp_value[2]~0                                                                                                                                                                                                              ; 2       ;
; key_test:u6|key_scan_r[1]                                                                                                                                                                                                                ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal2~0                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data~2                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal8~2                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal8~1                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data~0                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal7~2                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal1~3                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal1~2                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal1~1                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|Equal1~0                                                                                                                                         ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr1                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector6~0                                                                                                   ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal7~0                                                                                                      ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Equal0~4                                                                                                      ; 2       ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|Selector13~0                                                                                                  ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart~2                                                                                                                                                                        ; 2       ;
; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]~0                                                                                                                                                                       ; 2       ;
; rtc_test:u1|clkdiv:u0|Equal0~2                                                                                                                                                                                                           ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[14]                                                                                                                                                                                                            ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[13]                                                                                                                                                                                                            ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[12]                                                                                                                                                                                                            ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[11]                                                                                                                                                                                                            ; 2       ;
; rtc_test:u1|clkdiv:u0|Equal0~1                                                                                                                                                                                                           ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[10]                                                                                                                                                                                                            ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[9]                                                                                                                                                                                                             ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[3]                                                                                                                                                                                                             ; 2       ;
; rtc_test:u1|clkdiv:u0|cnt[4]                                                                                                                                                                                                             ; 2       ;
; rtc_test:u1|uarttx:u1|idle                                                                                                                                                                                                               ; 2       ;
; rtc_test:u1|uarttx:u1|Equal0~2                                                                                                                                                                                                           ; 2       ;
; rtc_test:u1|uarttx:u1|Equal0~1                                                                                                                                                                                                           ; 2       ;
; rtc_test:u1|uarttx:u1|WideOr10~0                                                                                                                                                                                                         ; 2       ;
; rtc_test:u1|uarttx:u1|presult~0                                                                                                                                                                                                          ; 2       ;
; rtc_test:u1|txdata~43                                                                                                                                                                                                                    ; 2       ;
; rtc_test:u1|txdata~41                                                                                                                                                                                                                    ; 2       ;
; rtc_test:u1|rtc_time:U2|Time_munite[4]                                                                                                                                                                                                   ; 2       ;
; rtc_test:u1|txdata~13                                                                                                                                                                                                                    ; 2       ;
; rtc_test:u1|txdata[0]~8                                                                                                                                                                                                                  ; 2       ;
; rtc_test:u1|txdata[0]~7                                                                                                                                                                                                                  ; 2       ;
; rtc_test:u1|Equal1~0                                                                                                                                                                                                                     ; 2       ;
; sos_generator_module:u5|sos_module:U2|Selector0~1                                                                                                                                                                                        ; 2       ;
; sos_generator_module:u5|sos_module:U2|Equal2~1                                                                                                                                                                                           ; 2       ;
; sos_generator_module:u5|sos_module:U2|Equal1~1                                                                                                                                                                                           ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[4]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[6]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[8]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[9]                                                                                                                                                                       ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10]                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11]                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12]                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13]                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[14]                                                                                                                                                                      ; 2       ;
; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[15]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[45]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[44]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[46]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[42]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[41]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[40]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[43]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[39]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[38]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[37]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[36]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[35]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[34]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[33]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[32]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[31]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[30]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[29]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[28]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[27]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[26]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[25]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[24]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[23]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[22]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[21]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[20]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[19]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[18]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[17]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[16]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[14]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[12]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[15]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[13]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[10]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[8]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[11]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[9]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[6]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[5]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[4]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[7]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[3]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[2]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[1]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[47]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal4~15                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[46]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[45]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[44]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[42]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[41]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[40]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[43]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[39]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[38]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[37]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[36]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[35]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[34]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[33]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[32]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[31]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[30]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[29]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[28]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[27]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[26]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[25]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[24]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[23]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[22]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[21]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[20]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[19]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[18]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[17]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[16]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[15]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[14]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[13]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[12]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[11]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[10]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[9]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[8]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[7]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[6]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[5]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[4]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[3]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[2]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[1]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[47]                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal0~14                                                                                                                                                                     ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[45]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[44]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[46]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[43]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[42]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[41]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[40]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[39]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[38]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[37]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[36]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[35]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[34]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[33]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[32]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal0~9                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[31]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[30]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[29]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[28]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[27]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[26]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[25]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[24]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[23]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[22]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[21]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[20]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[19]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[18]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[17]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[16]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|Equal0~4                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[15]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[14]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[13]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[12]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[11]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[10]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[9]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[8]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[6]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[5]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[7]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[4]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[3]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[1]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[2]                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[47]                                                                                                                                                                      ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state~0                                                                                                                                                                       ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[46]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[45]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[44]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[42]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[41]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[38]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[39]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[37]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[36]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[35]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[34]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[33]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[32]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[31]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[30]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[29]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[28]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[27]                                                                                                                                                                    ; 2       ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[26]                                                                                                                                                                    ; 2       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; Name                                                                                                                                                                                                             ; Type ; Mode             ; Clock Mode  ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X15_Y6_N0  ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; Dual Clocks ; 512          ; 16           ; 512          ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 8192 ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 1    ; None ; M9K_X27_Y13_N0 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+-------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------+
; Other Routing Usage Summary                           ;
+-----------------------------+-------------------------+
; Other Routing Resource Type ; Usage                   ;
+-----------------------------+-------------------------+
; Block interconnects         ; 2,016 / 32,401 ( 6 % )  ;
; C16 interconnects           ; 34 / 1,326 ( 3 % )      ;
; C4 interconnects            ; 838 / 21,816 ( 4 % )    ;
; Direct links                ; 616 / 32,401 ( 2 % )    ;
; Global clocks               ; 7 / 10 ( 70 % )         ;
; Local interconnects         ; 1,462 / 10,320 ( 14 % ) ;
; R24 interconnects           ; 52 / 1,289 ( 4 % )      ;
; R4 interconnects            ; 963 / 28,186 ( 3 % )    ;
+-----------------------------+-------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.67) ; Number of LABs  (Total = 167) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 13                            ;
; 2                                           ; 5                             ;
; 3                                           ; 3                             ;
; 4                                           ; 1                             ;
; 5                                           ; 4                             ;
; 6                                           ; 4                             ;
; 7                                           ; 2                             ;
; 8                                           ; 1                             ;
; 9                                           ; 2                             ;
; 10                                          ; 1                             ;
; 11                                          ; 4                             ;
; 12                                          ; 4                             ;
; 13                                          ; 12                            ;
; 14                                          ; 11                            ;
; 15                                          ; 16                            ;
; 16                                          ; 84                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.99) ; Number of LABs  (Total = 167) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 90                            ;
; 1 Clock                            ; 139                           ;
; 1 Clock enable                     ; 62                            ;
; 1 Sync. clear                      ; 15                            ;
; 1 Sync. load                       ; 6                             ;
; 2 Clock enables                    ; 8                             ;
; 2 Clocks                           ; 12                            ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 19.58) ; Number of LABs  (Total = 167) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 11                            ;
; 3                                            ; 1                             ;
; 4                                            ; 2                             ;
; 5                                            ; 2                             ;
; 6                                            ; 2                             ;
; 7                                            ; 3                             ;
; 8                                            ; 2                             ;
; 9                                            ; 1                             ;
; 10                                           ; 1                             ;
; 11                                           ; 2                             ;
; 12                                           ; 1                             ;
; 13                                           ; 0                             ;
; 14                                           ; 3                             ;
; 15                                           ; 3                             ;
; 16                                           ; 13                            ;
; 17                                           ; 3                             ;
; 18                                           ; 4                             ;
; 19                                           ; 8                             ;
; 20                                           ; 4                             ;
; 21                                           ; 8                             ;
; 22                                           ; 5                             ;
; 23                                           ; 12                            ;
; 24                                           ; 8                             ;
; 25                                           ; 6                             ;
; 26                                           ; 15                            ;
; 27                                           ; 10                            ;
; 28                                           ; 12                            ;
; 29                                           ; 6                             ;
; 30                                           ; 6                             ;
; 31                                           ; 1                             ;
; 32                                           ; 6                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 6.92) ; Number of LABs  (Total = 167) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 0                             ;
; 1                                               ; 20                            ;
; 2                                               ; 13                            ;
; 3                                               ; 8                             ;
; 4                                               ; 11                            ;
; 5                                               ; 21                            ;
; 6                                               ; 18                            ;
; 7                                               ; 11                            ;
; 8                                               ; 10                            ;
; 9                                               ; 13                            ;
; 10                                              ; 6                             ;
; 11                                              ; 9                             ;
; 12                                              ; 3                             ;
; 13                                              ; 4                             ;
; 14                                              ; 4                             ;
; 15                                              ; 5                             ;
; 16                                              ; 11                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 10.69) ; Number of LABs  (Total = 167) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 9                             ;
; 3                                            ; 10                            ;
; 4                                            ; 17                            ;
; 5                                            ; 8                             ;
; 6                                            ; 12                            ;
; 7                                            ; 13                            ;
; 8                                            ; 11                            ;
; 9                                            ; 10                            ;
; 10                                           ; 8                             ;
; 11                                           ; 5                             ;
; 12                                           ; 7                             ;
; 13                                           ; 3                             ;
; 14                                           ; 8                             ;
; 15                                           ; 3                             ;
; 16                                           ; 5                             ;
; 17                                           ; 7                             ;
; 18                                           ; 7                             ;
; 19                                           ; 3                             ;
; 20                                           ; 1                             ;
; 21                                           ; 6                             ;
; 22                                           ; 2                             ;
; 23                                           ; 1                             ;
; 24                                           ; 1                             ;
; 25                                           ; 1                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 0                             ;
; 29                                           ; 0                             ;
; 30                                           ; 0                             ;
; 31                                           ; 1                             ;
; 32                                           ; 0                             ;
; 33                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 90        ; 16           ; 90        ; 0            ; 0            ; 90        ; 90        ; 0            ; 90        ; 90        ; 0            ; 0            ; 0            ; 0            ; 24           ; 0            ; 0            ; 24           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 90        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 74           ; 0         ; 90           ; 90           ; 0         ; 0         ; 90           ; 0         ; 0         ; 90           ; 90           ; 90           ; 90           ; 66           ; 90           ; 90           ; 66           ; 90           ; 90           ; 90           ; 90           ; 90           ; 90           ; 90           ; 90           ; 90           ; 0         ; 90           ; 90           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; tx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS1302_RST         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS1302_SCLK        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; led[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_CLK              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_CKE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCS              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NWE              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NCAS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_NRAS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[0]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DQM[1]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_BA[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[0]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[1]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[2]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[3]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[4]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[5]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[6]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[7]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[8]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[9]             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[10]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[11]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_A[12]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_hs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_vs             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_red[0]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_red[1]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_red[2]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_red[3]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_red[4]         ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_green[0]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_green[1]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_green[2]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_green[3]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_green[4]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_green[5]       ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blue[0]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blue[1]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blue[2]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blue[3]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; vga_blue[4]        ; Pass      ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_clk             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_cs              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_datain          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[6]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SMG_Data[7]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Scan_Sig[0]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Scan_Sig[1]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Scan_Sig[2]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Scan_Sig[3]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Scan_Sig[4]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Scan_Sig[5]        ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; Pin_Out            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; DS1302_SIO         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[0]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[1]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[2]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[3]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[4]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[5]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[6]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[7]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[8]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[9]            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[10]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[11]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[12]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[13]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[14]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; S_DB[15]           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RSTn               ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK_50M            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SD_dataout         ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[0]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[1]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; key_in[2]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+----------------------------------------------------------------------------------+
; Fitter Device Options                                                            ;
+------------------------------------------------------------------+---------------+
; Option                                                           ; Setting       ;
+------------------------------------------------------------------+---------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off           ;
; Enable device-wide reset (DEV_CLRn)                              ; Off           ;
; Enable device-wide output enable (DEV_OE)                        ; Off           ;
; Enable INIT_DONE output                                          ; Off           ;
; Configuration scheme                                             ; Active Serial ;
; Error detection CRC                                              ; Off           ;
; Enable open drain on CRC_ERROR pin                               ; Off           ;
; Enable input tri-state on active configuration pins in user mode ; Off           ;
; Configuration Voltage Level                                      ; Auto          ;
; Force Configuration Voltage Level                                ; Off           ;
; nCEO                                                             ; Unreserved    ;
; Data[0]                                                          ; Unreserved    ;
; Data[1]/ASDO                                                     ; Unreserved    ;
; Data[7..2]                                                       ; Unreserved    ;
; FLASH_nCE/nCSO                                                   ; Unreserved    ;
; Other Active Parallel pins                                       ; Unreserved    ;
; DCLK                                                             ; Unreserved    ;
; Base pin-out file on sameframe device                            ; Off           ;
+------------------------------------------------------------------+---------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                    ; Destination Clock(s)                                                  ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]                              ; rtc_test:u1|clkdiv:u0|clkout                                          ; 24.2              ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 7.8               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4],rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout                                          ; 5.5               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]                              ; rtc_test:u1|clkdiv:u0|clkout                                          ; 4.8               ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0],rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout                                          ; 2.2               ;
+----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                         ; Destination Register                                                                                                                                                                                                                   ; Delay Added in ns ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; rtc_test:u1|rtc_time:U2|Time_second[4]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[4]                                                                                                                                                                                                         ; 1.881             ;
; rtc_test:u1|rtc_time:U2|Time_second[7]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[7]                                                                                                                                                                                                         ; 1.818             ;
; rtc_test:u1|rtc_time:U2|Time_second[2]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[2]                                                                                                                                                                                                         ; 1.818             ;
; rtc_test:u1|rtc_time:U2|Time_second[0]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[0]                                                                                                                                                                                                         ; 1.753             ;
; rtc_test:u1|rtc_time:U2|Time_second[6]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[6]                                                                                                                                                                                                         ; 1.645             ;
; rtc_test:u1|rtc_time:U2|Time_second[5]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[5]                                                                                                                                                                                                         ; 1.645             ;
; rtc_test:u1|rtc_time:U2|Time_second[3]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[3]                                                                                                                                                                                                         ; 1.645             ;
; rtc_test:u1|rtc_time:U2|Time_second[1]                                                                                                                                                  ; rtc_test:u1|Time_second_reg[1]                                                                                                                                                                                                         ; 1.645             ;
; rtc_test:u1|rtc_time:U2|Time_hour[2]                                                                                                                                                    ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 1.366             ;
; rtc_test:u1|rtc_time:U2|Time_hour[3]                                                                                                                                                    ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 1.366             ;
; rtc_test:u1|rtc_time:U2|Time_second[5]                                                                                                                                                  ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 1.325             ;
; rtc_test:u1|rtc_time:U2|Time_second[2]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 1.298             ;
; rtc_test:u1|rtc_time:U2|Time_second[1]                                                                                                                                                  ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 1.280             ;
; rtc_test:u1|rtc_time:U2|Time_second[4]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 1.258             ;
; rtc_test:u1|rtc_time:U2|Time_second[7]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 1.213             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 1.213             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 1.207             ;
; rtc_test:u1|rtc_time:U2|Time_second[0]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 1.089             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|uart_stat.010                                                                                                                                                                                                              ; 1.017             ;
; rtc_test:u1|rtc_time:U2|Time_second[3]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.994             ;
; rtc_test:u1|rtc_time:U2|Time_second[1]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.993             ;
; rtc_test:u1|rtc_time:U2|Time_second[2]                                                                                                                                                  ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.951             ;
; rtc_test:u1|rtc_time:U2|Time_second[6]                                                                                                                                                  ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.903             ;
; rtc_test:u1|uart_cnt[14]                                                                                                                                                                ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[6]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[0]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[1]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[2]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[3]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[4]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[5]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[7]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[8]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[9]                                                                                                                                                                 ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[10]                                                                                                                                                                ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[11]                                                                                                                                                                ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[12]                                                                                                                                                                ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[13]                                                                                                                                                                ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|uart_cnt[15]                                                                                                                                                                ; rtc_test:u1|wrsig                                                                                                                                                                                                                      ; 0.898             ;
; rtc_test:u1|rtc_time:U2|Time_second[5]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.883             ;
; rtc_test:u1|rtc_time:U2|Time_second[6]                                                                                                                                                  ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.879             ;
; rtc_test:u1|Time_second_reg[3]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.864             ;
; rtc_test:u1|Time_second_reg[2]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.864             ;
; rtc_test:u1|Time_second_reg[1]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.861             ;
; rtc_test:u1|Time_second_reg[0]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.861             ;
; rtc_test:u1|rtc_time:U2|Time_hour[1]                                                                                                                                                    ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 0.860             ;
; rtc_test:u1|rtc_time:U2|Time_second[4]                                                                                                                                                  ; rtc_test:u1|txdata[0]                                                                                                                                                                                                                  ; 0.846             ;
; rtc_test:u1|Time_second_reg[5]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.808             ;
; rtc_test:u1|Time_second_reg[4]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.808             ;
; rtc_test:u1|Time_second_reg[7]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.805             ;
; rtc_test:u1|Time_second_reg[6]                                                                                                                                                          ; rtc_test:u1|uart_stat.000                                                                                                                                                                                                              ; 0.805             ;
; rtc_test:u1|rtc_time:U2|Time_munite[1]                                                                                                                                                  ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 0.684             ;
; rtc_test:u1|rtc_time:U2|Time_second[2]                                                                                                                                                  ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.642             ;
; rtc_test:u1|k[2]                                                                                                                                                                        ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.625             ;
; rtc_test:u1|k[2]                                                                                                                                                                        ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 0.625             ;
; rtc_test:u1|k[1]                                                                                                                                                                        ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.625             ;
; rtc_test:u1|k[1]                                                                                                                                                                        ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 0.625             ;
; rtc_test:u1|rtc_time:U2|Time_hour[6]                                                                                                                                                    ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.625             ;
; rtc_test:u1|rtc_time:U2|Time_hour[7]                                                                                                                                                    ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 0.625             ;
; rtc_test:u1|rtc_time:U2|Time_second[4]                                                                                                                                                  ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.602             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.596             ;
; rtc_test:u1|rtc_time:U2|Time_munite[3]                                                                                                                                                  ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 0.586             ;
; rtc_test:u1|rtc_time:U2|Time_second[7]                                                                                                                                                  ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.557             ;
; rtc_test:u1|rtc_time:U2|Time_hour[5]                                                                                                                                                    ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 0.548             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.540             ;
; rtc_test:u1|rtc_time:U2|Time_second[3]                                                                                                                                                  ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 0.519             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[6]                                                                                                                        ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a6~porta_datain_reg0  ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[8]                                                                                                                        ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a8~porta_datain_reg0  ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[9]                                                                                                                        ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a9~porta_datain_reg0  ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[10]                                                                                                                       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a10~porta_datain_reg0 ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[11]                                                                                                                       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a11~porta_datain_reg0 ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[12]                                                                                                                       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a12~porta_datain_reg0 ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[13]                                                                                                                       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a13~porta_datain_reg0 ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[14]                                                                                                                       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a14~porta_datain_reg0 ; 0.487             ;
; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[15]                                                                                                                       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a15~porta_datain_reg0 ; 0.487             ;
; rtc_test:u1|k[0]                                                                                                                                                                        ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 0.474             ;
; rtc_test:u1|rtc_time:U2|Time_munite[5]                                                                                                                                                  ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 0.474             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|uart_cnt[7]                                                                                                                                                                                                                ; 0.474             ;
; rtc_test:u1|rtc_time:U2|Time_second[0]                                                                                                                                                  ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.433             ;
; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.425             ;
; rtc_test:u1|rtc_time:U2|Time_second[7]                                                                                                                                                  ; rtc_test:u1|txdata[3]                                                                                                                                                                                                                  ; 0.412             ;
; rtc_test:u1|rtc_time:U2|Time_munite[2]                                                                                                                                                  ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.357             ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; 0.345             ;
; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; 0.345             ;
; rtc_test:u1|rtc_time:U2|Time_second[3]                                                                                                                                                  ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.338             ;
; rtc_test:u1|rtc_time:U2|Time_second[1]                                                                                                                                                  ; rtc_test:u1|uart_stat.001                                                                                                                                                                                                              ; 0.337             ;
; rtc_test:u1|k[0]                                                                                                                                                                        ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.277             ;
; rtc_test:u1|rtc_time:U2|Time_munite[6]                                                                                                                                                  ; rtc_test:u1|txdata[2]                                                                                                                                                                                                                  ; 0.277             ;
; rtc_test:u1|k[4]                                                                                                                                                                        ; rtc_test:u1|txdata[1]                                                                                                                                                                                                                  ; 0.274             ;
; rtc_test:u1|rtc_time:U2|Time_munite[4]                                                                                                                                                  ; rtc_test:u1|txdata[0]                                                                                                                                                                                                                  ; 0.272             ;
; rtc_test:u1|uart_cnt[14]                                                                                                                                                                ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[6]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[0]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[1]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[2]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[3]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[4]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[5]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[7]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
; rtc_test:u1|uart_cnt[8]                                                                                                                                                                 ; rtc_test:u1|uart_cnt[15]                                                                                                                                                                                                               ; 0.270             ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 paths that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Apr 17 12:53:19 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off DEMO_A -c DEMO_A
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE6F17C8 for design "DEMO_A"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[2] port
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[3] port
    Info (15099): Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[4] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C8 is compatible
    Info (176445): Device EP4CE15F17C8 is compatible
    Info (176445): Device EP4CE22F17C8 is compatible
Info (169141): DATA[0] dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_mvo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DEMO_A.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained generated clocks found in the design
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[1] (placed in counter C3 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[3] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|wire_pll1_clk[4] (placed in counter C4 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node rtc_test:u1|clkdiv:u0|clkout 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rtc_test:u1|clkdiv:u0|clkout~0
Info (176353): Automatically promoted node system_ctrl:u_system_ctrl|delay_done 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node rtc_test:u1|uart_stat.001
        Info (176357): Destination node sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]~29
        Info (176357): Destination node sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~19
        Info (176357): Destination node sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]~20
        Info (176357): Destination node rtc_test:u1|txdata[0]~10
        Info (176357): Destination node system_ctrl:u_system_ctrl|delay_done~0
        Info (176357): Destination node sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn~1
        Info (176357): Destination node sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|comb~0
        Info (176357): Destination node rtc_test:u1|k[7]~11
        Info (176357): Destination node rtc_test:u1|k[7]~12
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Warning (176250): Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (176235): Finished register packing
    Extra Info (176218): Packed 16 registers into blocks of type I/O Output Buffer
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|pll1" output port clk[2] feeds output pin "S_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15064): PLL "system_ctrl:u_system_ctrl|sdram_pll:u_sdram_pll|altpll:altpll_component|sdram_pll_altpll1:auto_generated|pll1" output port clk[3] feeds output pin "SD_clk~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:04
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 3% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:04
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 24 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin rx uses I/O standard 3.3-V LVTTL at M2
    Info (169178): Pin DS1302_SIO uses I/O standard 3.3-V LVTTL at M8
    Info (169178): Pin S_DB[0] uses I/O standard 3.3-V LVTTL at P14
    Info (169178): Pin S_DB[1] uses I/O standard 3.3-V LVTTL at M12
    Info (169178): Pin S_DB[2] uses I/O standard 3.3-V LVTTL at N14
    Info (169178): Pin S_DB[3] uses I/O standard 3.3-V LVTTL at L12
    Info (169178): Pin S_DB[4] uses I/O standard 3.3-V LVTTL at L13
    Info (169178): Pin S_DB[5] uses I/O standard 3.3-V LVTTL at L14
    Info (169178): Pin S_DB[6] uses I/O standard 3.3-V LVTTL at L11
    Info (169178): Pin S_DB[7] uses I/O standard 3.3-V LVTTL at K12
    Info (169178): Pin S_DB[8] uses I/O standard 3.3-V LVTTL at G16
    Info (169178): Pin S_DB[9] uses I/O standard 3.3-V LVTTL at J11
    Info (169178): Pin S_DB[10] uses I/O standard 3.3-V LVTTL at J16
    Info (169178): Pin S_DB[11] uses I/O standard 3.3-V LVTTL at J15
    Info (169178): Pin S_DB[12] uses I/O standard 3.3-V LVTTL at K16
    Info (169178): Pin S_DB[13] uses I/O standard 3.3-V LVTTL at K15
    Info (169178): Pin S_DB[14] uses I/O standard 3.3-V LVTTL at L16
    Info (169178): Pin S_DB[15] uses I/O standard 3.3-V LVTTL at L15
    Info (169178): Pin RSTn uses I/O standard 3.3-V LVTTL at N13
    Info (169178): Pin CLK_50M uses I/O standard 3.3-V LVTTL at E1
    Info (169178): Pin SD_dataout uses I/O standard 3.3-V LVTTL at E15
    Info (169178): Pin key_in[0] uses I/O standard 3.3-V LVTTL at M15
    Info (169178): Pin key_in[1] uses I/O standard 3.3-V LVTTL at M16
    Info (169178): Pin key_in[2] uses I/O standard 3.3-V LVTTL at E16
Info (144001): Generated suppressed messages file Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/output_files/DEMO_A.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 742 megabytes
    Info: Processing ended: Mon Apr 17 12:53:40 2017
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in Y:/project/AX/AX4010/AX301_CD_A/02_demo/DEMO_A/DEMO_A/output_files/DEMO_A.fit.smsg.


