module i_inputRegister(
	input [`inputNumber-1:0] inputs,
	input inputReadOut,
	input [`inputAddrLen-1:0] inputReadAddr,
	input DEFAULT_CLOCK,
	input DEFAULT_RESET
);

assert property(@(posedge DEFAULT_CLOCK)  (inputs == 18) |-> (inputReadOut == 18));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 37) |-> (inputReadOut == 37));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 29) |-> (inputReadOut == 29));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 81) |-> (inputReadOut == 81));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 38) |-> (inputReadOut == 38));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 13) |-> (inputReadOut == 13));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 23) |-> (inputReadOut == 23));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 97) |-> (inputReadOut == 97));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 82) |-> (inputReadOut == 82));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 93) |-> (inputReadOut == 93));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 108) |-> (inputReadOut == 108));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 126) |-> (inputReadOut == 126));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 104) |-> (inputReadOut == 104));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 85) |-> (inputReadOut == 85));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 106) |-> (inputReadOut == 106));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 120) |-> (inputReadOut == 120));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 58) |-> (inputReadOut == 58));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 123) |-> (inputReadOut == 123));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 12) |-> (inputReadOut == 12));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 59) |-> (inputReadOut == 59));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 116) |-> (inputReadOut == 116));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 57) |-> (inputReadOut == 57));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 3) |-> (inputReadOut == 3));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 66) |-> (inputReadOut == 66));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 17) |-> (inputReadOut == 17));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 75) |-> (inputReadOut == 75));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 117) |-> (inputReadOut == 117));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 72) |-> (inputReadOut == 72));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 20) |-> (inputReadOut == 20));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 34) |-> (inputReadOut == 34));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 119) |-> (inputReadOut == 119));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 45) |-> (inputReadOut == 45));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 88) |-> (inputReadOut == 88));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 77) |-> (inputReadOut == 77));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 124) |-> (inputReadOut == 124));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 76) |-> (inputReadOut == 76));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 109) |-> (inputReadOut == 109));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 27) |-> (inputReadOut == 27));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 51) |-> (inputReadOut == 51));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 25) |-> (inputReadOut == 25));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 14) |-> (inputReadOut == 14));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 111) |-> (inputReadOut == 111));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 19) |-> (inputReadOut == 19));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 94) |-> (inputReadOut == 94));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 15) |-> (inputReadOut == 15));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 125) |-> (inputReadOut == 125));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 9) |-> (inputReadOut == 9));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 60) |-> (inputReadOut == 60));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 69) |-> (inputReadOut == 69));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 96) |-> (inputReadOut == 96));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 61) |-> (inputReadOut == 61));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 54) |-> (inputReadOut == 54));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 31) |-> (inputReadOut == 31));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 30) |-> (inputReadOut == 30));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 42) |-> (inputReadOut == 42));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 6) |-> (inputReadOut == 6));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 68) |-> (inputReadOut == 68));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 121) |-> (inputReadOut == 121));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 113) |-> (inputReadOut == 113));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 79) |-> (inputReadOut == 79));
assert property(@(posedge DEFAULT_CLOCK)              (inputs == 0) |-> (inputReadOut == 0));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 122) |-> (inputReadOut == 122));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 100) |-> (inputReadOut == 100));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 98) |-> (inputReadOut == 98));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 11) |-> (inputReadOut == 11));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 102) |-> (inputReadOut == 102));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 53) |-> (inputReadOut == 53));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 39) |-> (inputReadOut == 39));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 26) |-> (inputReadOut == 26));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 33) |-> (inputReadOut == 33));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 65) |-> (inputReadOut == 65));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 40) |-> (inputReadOut == 40));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 47) |-> (inputReadOut == 47));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 114) |-> (inputReadOut == 114));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 28) |-> (inputReadOut == 28));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 67) |-> (inputReadOut == 67));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 92) |-> (inputReadOut == 92));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 112) |-> (inputReadOut == 112));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 89) |-> (inputReadOut == 89));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 24) |-> (inputReadOut == 24));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 101) |-> (inputReadOut == 101));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 5) |-> (inputReadOut == 5));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 35) |-> (inputReadOut == 35));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 8) |-> (inputReadOut == 8));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 43) |-> (inputReadOut == 43));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 4) |-> (inputReadOut == 4));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 99) |-> (inputReadOut == 99));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 32) |-> (inputReadOut == 32));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 21) |-> (inputReadOut == 21));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 2) |-> (inputReadOut == 2));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 103) |-> (inputReadOut == 103));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 87) |-> (inputReadOut == 87));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 78) |-> (inputReadOut == 78));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 36) |-> (inputReadOut == 36));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 71) |-> (inputReadOut == 71));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 118) |-> (inputReadOut == 118));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 55) |-> (inputReadOut == 55));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 91) |-> (inputReadOut == 91));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 110) |-> (inputReadOut == 110));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 52) |-> (inputReadOut == 52));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 48) |-> (inputReadOut == 48));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 50) |-> (inputReadOut == 50));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 1) |-> (inputReadOut == 1));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 63) |-> (inputReadOut == 63));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 56) |-> (inputReadOut == 56));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 7) |-> (inputReadOut == 7));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 105) |-> (inputReadOut == 105));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 49) |-> (inputReadOut == 49));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 64) |-> (inputReadOut == 64));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 10) |-> (inputReadOut == 10));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 86) |-> (inputReadOut == 86));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 74) |-> (inputReadOut == 74));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 41) |-> (inputReadOut == 41));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 95) |-> (inputReadOut == 95));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 84) |-> (inputReadOut == 84));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 83) |-> (inputReadOut == 83));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 46) |-> (inputReadOut == 46));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 62) |-> (inputReadOut == 62));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 22) |-> (inputReadOut == 22));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 16) |-> (inputReadOut == 16));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 73) |-> (inputReadOut == 73));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 70) |-> (inputReadOut == 70));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 80) |-> (inputReadOut == 80));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 90) |-> (inputReadOut == 90));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 107) |-> (inputReadOut == 107));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 115) |-> (inputReadOut == 115));
assert property(@(posedge DEFAULT_CLOCK)  (inputs == 44) |-> (inputReadOut == 44));

endmodule