m255
K4
z2
!s11f vlog 2019.2 2019.04, Apr 16 2019
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time56/sim
vshift_reg_siso
Z0 !s110 1693830929
!i10b 1
!s100 N7nzSkZF3LIIO21SPjo<A2
!s11b iPjV1l[_hLHTSHaNN<SG@2
I8I2B[=AI8hgVDh4NR:NaS0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 d/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time57/sim
Z3 w1693830795
Z4 8/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time57/shift_reg_siso.v
Z5 F/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time57/shift_reg_siso.v
L0 2
Z6 OP;L;2019.2;69
r1
!s85 0
31
Z7 !s108 1693830928.000000
!s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time57/shift_reg_siso.v|
Z8 !s90 -reportprogress|300|-work|work|-stats=none|/home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time57/shift_reg_siso.v|
!i113 1
Z9 o-work work
Z10 tCvgOpt 0
vtb_shift_reg_siso
R0
!i10b 1
!s100 EFA@>2Ol^Z1FU5M7SGZaS1
!s11b 3jHe97>_VUFNMPgAE[bKl1
IPFUdCQflaSD[ZJhAC^CUn1
R1
R2
R3
R4
R5
L0 28
R6
r1
!s85 0
31
R7
Z11 !s107 /home/us/Desktop/Course/Verilog HDL Fundamentals for Digital Design and Verification/verilog/action_time57/shift_reg_siso.v|
R8
!i113 1
R9
R10
