<h1 class="text-center mt-5">Graphing Calculator with Custom RISC-V CPU</h1>
<div class="divider"></div>

<!-- Project Description -->
<div class="row description">
    <div class="description-text">
        <h3>Project Overview:</h3>
        <ul class="bullet-list">
            <li>Created RTL block diagrams for a RISC-V single-cycle CPU, QSPI/UART peripherals, and MMIO interface.</li>
            <li>Extended CPU into a superscalar architecture with an instruction scheduler for increased parallelism.</li>
            <li>Designed a custom instruction cache (I-Cache) to reduce fetch latency and boost throughput.</li>
            <li>Used memory-mapped I/O (MMIO) to communicate with a request unit, keypad, screen, and RAM (via Wishbone bus).</li>
            <li>Integrated QSPI and UART interfaces for real-time input and output with the user-controlled LCD screen.</li>
            <li>Built multiply and floating-point extensions into the CPU’s instruction set based on RISC-V standards.</li>
            <li>Deployed the full system on silicon using the Caravel SoC for ASIC fabrication as part of Purdue’s NEBULA III initiative.</li>
            <li>Project GitHub. Source code and test benches within verilog/rtl/team_projects/team_04/src and verilog/dv/team_04/module_tests: 
                <a href="https://github.com/STARS-Design-Track-2025/nebula-iii-team-04" target="_blank" style="color: #fdd835; font-weight: bold;">
                    nebula-iii-team-04
                </a>
            </li>
        </ul>
    </div>

    <!-- Six Image Placeholders -->
    <div class="images-grid">
        <img src="images/img1.png" alt="Top-level diagram">
        <img src="images/img2.png" alt="CPU">
        <img src="images/img3.png" alt="MMIO">
        <img src="images/img4.png" alt="Request Unit">
        <img src="images/img5.png" alt="LCD Display">
        <img src="images/img6.png" alt="Keypad">
    </div>
</div>

<!-- Assembly Code Section -->
<div class="code-zone">
    <button onclick="toggleContent('code1')">RISC-V 32-bit Assembly: Graphing Calculator Program</button>
    <div id="code1" class="code-content">
        <pre>
PROGRAM
        </pre>
    </div>
</div>

<!-- My Contributions Section -->
<div class="my-contributions">
    <h3>My Contributions:</h3>
    <ul class="bullet-list">
        <li>Designed and implemented the MMIO module to support communication with peripherals including RAM, keypad, and display.</li>
        <li>Built the datapath architecture, integrating ALU, control unit, instruction fetch/decode through a complex request unit, and the register file.</li>
        <li>Led RAM interfacing via the Wishbone bus, ensuring correct handshakes and addressing across the full memory map.</li>
        <li>Wrote and tested the full RISC-V 32-bit assembly code for the graphing calculator application.</li>
        <li>Coordinated integration and top level test benching due to creating the MMIO.</li>
        <li>Test benched the control unit, PC module, and the request unit to ensure correct RAM interfacing.</li>
    </ul>
</div>
