/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/bin/m_generic  -prodtype  synplify_pro   -encrypt  -pro  -rundir  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt"   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synlog/report/Clocked_Logic_premap.xml"  -oedif  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf"  -conchk_prepass  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic_cck.rpt"   -autoconstraint  -freq 1.000   -tcl  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Clock_Constraint.sdc"  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_mult.srs"  -flow prepass  -gcc_prepass  -osrd  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_prem.srd"  -qsap  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.sap"  -devicelib  /media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v  -ologparam  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/syntmp/Clocked_Logic.plg"  -osyn  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_prem.srd"  -prjdir  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/"  -prjname  Clocked_Logic_syn  -log  "/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synlog/Clocked_Logic_premap.srr" 
rc:0 success:1 runtime:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.edf|io:o|time:0|size:0|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic_cck.rpt|io:o|time:1699348825|size:2137|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Constraints/Go_Board_Clock_Constraint.sdc|io:i|time:1699348118|size:60|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_mult.srs|io:i|time:1699348824|size:2041|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_prem.srd|io:o|time:1699348825|size:4143|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/Clocked_Logic.sap|io:o|time:1699348825|size:570|exec:0
file:/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/lib/generic/sb_ice40.v|io:i|time:1698919066|size:220434|exec:0
file:"/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/syntmp/Clocked_Logic.plg"|io:o|time:0|size:0|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synwork/Clocked_Logic_prem.srd|io:o|time:1699348825|size:4143|exec:0
file:/media/jimmyheartbreaker/UDATA/_REPOS/FPGA Projects/Clocked_Logic/Clocked_Logic_Implmnt/synlog/Clocked_Logic_premap.srr|io:o|time:1699348825|size:3210|exec:0
file:/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/linux_a_64/m_generic|io:i|time:1698915715|size:32925640|exec:1
file:/media/jimmyheartbreaker/UDATA/_APPS/iCEcube2/synpbase/bin/m_generic|io:i|time:1698919031|size:347|exec:1
