#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Apr 29 20:35:08 2021
# Process ID: 22576
# Current directory: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module
# Command line: vivado
# Log file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.log
# Journal file: /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/Load_file.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_clock_networks -name {network_1}
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_simulation -simset sim_1 -mode post-synthesis -type functional
launch_simulation -mode post-synthesis -type functional
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
current_sim simulation_3
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_2
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_design
refresh_design
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design rtl_1
reset_run synth_1
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
launch_runs synth_1 -jobs 4
wait_on_run synth_1
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
refresh_design
close_sim
launch_simulation
open_wave_config /home/zmhuang/workspace/C-_Load_Files/vivado_load_file_module/Load_file/testbench_behav.wcfg
source testbench.tcl
close_sim
close_sim
