# Two-stage-miller-compensated-OPAMP-design

## Basic theory about two stage miller compensated opamp


A two-stage Miller compensated operational amplifier (op-amp) is a common architecture used in analog integrated circuits to amplify analog signals. It provides high gain, stability,
and a wide bandwidth. The Miller compensation technique is employed to enhance the stability of the op-amp, especially when dealing with capacitive loads. Here's a brief overview of the design:

![image](https://github.com/user-attachments/assets/95553e43-708d-4e16-abb0-261348774c19)

**1. First Stage (Input Differential Pair):**
The first stage consists of a differential pair amplifier. This stage amplifies the input voltage difference (differential voltage) and provides a relatively high input impedance. The differential pair consists of two transistors (usually NMOS or PMOS) with their sources connected together. The drain currents of these transistors create a differential voltage at their common node.

**2. Second Stage (Gain Stage):**
The second stage amplifies the output of the first stage to provide high voltage gain. It typically consists of a common-source (for NMOS) or common-gate (for PMOS) amplifier. This stage can have additional current sources to enhance the gain and improve linearity.

**3. Miller Compensation:**
The Miller compensation technique is used to stabilize the op-amp against capacitive loads, which can otherwise lead to oscillations. Capacitive loads create a pole that can reduce the phase margin of the op-amp, making it prone to instability. The Miller compensation technique adds a capacitor between the output and the input of the first stage. This capacitor effectively reduces the gain at high frequencies, introducing a zero and improving the phase margin.

**4. Frequency Compensation:**
The choice of the compensation capacitor and other components in the circuit determines the frequency response of the op-amp. The goal is to achieve a balance between gain and bandwidth while maintaining stability. The Miller compensation capacitor, along with other external components like resistors, set the dominant pole and zero of the op-amp's transfer function.

**5. Biasing and Current Sources:**
Proper biasing of the transistors is essential for the op-amp's linear operation. A biasing network ensures that the transistors operate in their active region. Current sources are often included to provide a stable bias current for consistent operation.

**6. Output Stage:**
In some designs, an output stage is added to provide additional current drive capability. This stage can be a common-source amplifier with a current source load or other configurations based on the application requirements.

**7. Noise Considerations:**
Op-amps can be sensitive to noise, so design considerations include minimizing noise sources and optimizing the signal-to-noise ratio. This involves selecting appropriate transistor sizes, biasing currents, and using noise-reducing techniques.

**8. Simulation and Testing:**
After designing the op-amp circuit, it's crucial to simulate its behavior using tools like SPICE. Simulation helps in verifying its performance, frequency response, stability, and other characteristics. Iterative adjustments might be necessary to achieve the desired specifications.

Designing a two-stage Miller compensated op-amp involves a combination of analog circuit design principles, understanding of transistor behavior, compensation techniques, and practical considerations to ensure a stable, high-gain, and well-behaved amplifier suitable for specific applications.


The project flow goes as follows:
1. Declaring design specifications.
2. calculating the DC parameter using DC analysis of nmos and pmos (Î¼pCox and Î¼nCox).
3. calculating the min and max threshold value of m1 and m3 mos
4. designing full circuit and make proper wire connection
5. check all mosfet working region through DC analysis
6. ploting bode plot through ac analysis
7. checking all other parameter ( CMRR , slew rate , Noise , PSRR , Power dissipation )

# (A) NMOS Differential Input Two-Stage OPAMP
## 1. Declaring design specifications.
We are required to design an OPAMP having load capacitor CL = 2pF with the 1.1 volts power supply. I used the TSMC 40nm node technology for this project. An OPAMP was designed to best meet the following specificatons:

- ğ——ğ—¶ğ—³ğ—³ğ—²ğ—¿ğ—²ğ—»ğ˜ğ—¶ğ—®ğ—¹ ğ˜ƒğ—¼ğ—¹ğ˜ğ—®ğ—´ğ—² ğ—´ğ—®ğ—¶ğ—»: ğ—”ğ˜ƒğ—± â‰¥ ğŸ±ğŸ¬ğ—±ğ—•.
- ğ—¼ğ—½ğ—²ğ—¿ğ—®ğ˜ğ—¶ğ—»ğ—´ ğ˜ƒğ—¼ğ—¹ğ˜ğ—®ğ—´ğ—² ğ˜ƒğ—±ğ—± = ğŸ­.ğŸ­ ğ˜ƒ
- ğ—¦ğ—¹ğ—²ğ˜„ ğ—¿ğ—®ğ˜ğ—²: ğ—¦ğ—¥ â‰¥ ğŸ®ğŸ¬ ğ—©/Î¼ğ—¦.
- ğ—œğ—»ğ—½ğ˜‚ğ˜ ğ—°ğ—¼ğ—ºğ—ºğ—¼ğ—» ğ—ºğ—¼ğ—±ğ—² ğ—¿ğ—®ğ—»ğ—´ğ—²: ğ—œğ—–ğ— ğ—¥ (ğŸ²ğŸ±ğŸ¬ğ—º ğŸµğŸ¬ğŸ¬ğ—º)
- ğ—¨ğ—»ğ—¶ğ˜ğ˜† ğ—šğ—®ğ—¶ğ—»-ğ—¯ğ—®ğ—»ğ—±ğ˜„ğ—¶ğ—±ğ˜ğ—µ: ğ—šğ—• â‰¥ ğŸ¯ğŸ¬ğ— ğ—›ğ˜‡ ğ˜„ğ—¶ğ˜ğ—µ ğ—® ğŸ®ğ—½ğ—™ ğ—¹ğ—¼ğ—®ğ—± ğ—°ğ—®ğ—½ğ—®ğ—°ğ—¶ğ˜ğ—®ğ—»ğ—°ğ—².
- ğ—£ğ—µğ—®ğ˜€ğ—² ğ— ğ—®ğ—¿ğ—´ğ—¶ğ—»: ğ—³(ğ—šğ—•) â‰¥ ğŸ²ğŸ¬Â° ğ˜„ğ—¶ğ˜ğ—µ ğ—® ğŸ®ğ—½ğ—™ ğ—¹ğ—¼ğ—®ğ—± ğ—°ğ—®ğ—½ğ—®ğ—°ğ—¶ğ˜ğ—®ğ—»ğ—°ğ—².
- ğ—£ğ—¼ğ˜„ğ—²ğ—¿ ğ—±ğ—¶ğ˜€ğ˜€ğ—¶ğ—½ğ—®ğ˜ğ—¶ğ—¼ğ—»: ğ—£ğ—±ğ—¶ğ˜€ğ˜€ â‰¤ ğŸ­ğ—ºğ—ª.

## 2. calculating the DC parameter using Dc analysis of nmos and pmos (Î¼pCox and Î¼nCox)

upcox = 115u , 
uncox = 285u

![betaeffctive](https://github.com/user-attachments/assets/173a8a26-fb37-4621-9ef3-be2dd1d0dc9e)


## 3. calculating the min and max threshold value of m1 and m3 mos

Vtp = 485mV ,
Vtn = 460mV

## 4. Designing full circuit and make proper wire connection

![nmos2stageSchematic](https://github.com/user-attachments/assets/14fdaabc-4ac1-4e3b-9520-b95aca139718)


## 5. Ac analysis ( Bode plot) 
**DCGain=52dB , GBW = 39.21MHz and Phase Margin = 61.93 , Bandwidth=164kHz**

![nmos2stageacjpg](https://github.com/user-attachments/assets/3b06c168-f859-49b6-acd4-2d3f92ba032a)


## 6. Calculation of Slew Rate.
We know that according to target specifications the slew rate should be 20V/Î¼sec. Lets see how much we are actually getting. Below is the setup for calculation of SR. I connected inverting terminal to output in unity gain closed loop form and provided pulse input at the non-inverting terminal and observed the transient reponse.

![nmos2stageSR](https://github.com/user-attachments/assets/0c50c973-4d14-4114-a126-d7160c56de1a)


from the wave output we get ğ—¦ğ—¥ = ğŸ¯ğŸ¯.ğŸµ ğ˜ƒ/ğ˜‚ğ˜€ğ—²ğ—° 

## 7. CMRR Plot

![pmos2stage_cmrr](https://github.com/user-attachments/assets/958e63b6-099f-41cb-994f-03875ab1c4fc)


## 8. PSRR Plot
![pmos2stage_psrr2](https://github.com/user-attachments/assets/b7f85af2-b525-433d-aeff-f90810a1ac32)


## 9. Noise Plot

![pmos2stage_noise2](https://github.com/user-attachments/assets/3df16002-7372-4619-b7b2-88776d8ddf7f)


# (B) PMOS Differential Input Two-Stage OPAMP
## 1. Declaring design specifications.
We are required to design an OPAMP having load capacitor CL = 2pF with the 1.1 volts power supply. I used the TSMC 40nm node technology for this project. An OPAMP was designed to best meet the following specificatons:

- ğ——ğ—¶ğ—³ğ—³ğ—²ğ—¿ğ—²ğ—»ğ˜ğ—¶ğ—®ğ—¹ ğ˜ƒğ—¼ğ—¹ğ˜ğ—®ğ—´ğ—² ğ—´ğ—®ğ—¶ğ—»: ğ—”ğ˜ƒğ—± â‰¥ ğŸ±ğŸ¬ğ—±ğ—•.
- ğ—¼ğ—½ğ—²ğ—¿ğ—®ğ˜ğ—¶ğ—»ğ—´ ğ˜ƒğ—¼ğ—¹ğ˜ğ—®ğ—´ğ—² ğ˜ƒğ—±ğ—± = ğŸ­.ğŸ­ ğ˜ƒ
- ğ—¦ğ—¹ğ—²ğ˜„ ğ—¿ğ—®ğ˜ğ—²: ğ—¦ğ—¥ â‰¥ ğŸ± ğ—©/Î¼ğ—¦.
- ğ—œğ—»ğ—½ğ˜‚ğ˜ ğ—°ğ—¼ğ—ºğ—ºğ—¼ğ—» ğ—ºğ—¼ğ—±ğ—² ğ—¿ğ—®ğ—»ğ—´ğ—²: ğ—œğ—–ğ— ğ—¥ (ğŸ®ğŸ¬ğŸ¬ğ—º , ğŸµğŸ¬ğŸ¬ğ—º)
- ğ—¨ğ—»ğ—¶ğ˜ğ˜† ğ—šğ—®ğ—¶ğ—»-ğ—¯ğ—®ğ—»ğ—±ğ˜„ğ—¶ğ—±ğ˜ğ—µ: ğ—šğ—• â‰¥ ğŸ¯ğŸ¬ğ— ğ—›ğ˜‡ ğ˜„ğ—¶ğ˜ğ—µ ğ—® ğŸ®ğ—½ğ—™ ğ—¹ğ—¼ğ—®ğ—± ğ—°ğ—®ğ—½ğ—®ğ—°ğ—¶ğ˜ğ—®ğ—»ğ—°ğ—².
- ğ—£ğ—µğ—®ğ˜€ğ—² ğ— ğ—®ğ—¿ğ—´ğ—¶ğ—»: ğ—³(ğ—šğ—•) â‰¥ ğŸ²ğŸ¬Â° ğ˜„ğ—¶ğ˜ğ—µ ğ—® ğŸ®ğ—½ğ—™ ğ—¹ğ—¼ğ—®ğ—± ğ—°ğ—®ğ—½ğ—®ğ—°ğ—¶ğ˜ğ—®ğ—»ğ—°ğ—².
- ğ—£ğ—¼ğ˜„ğ—²ğ—¿ ğ—±ğ—¶ğ˜€ğ˜€ğ—¶ğ—½ğ—®ğ˜ğ—¶ğ—¼ğ—»: ğ—£ğ—±ğ—¶ğ˜€ğ˜€ â‰¤ ğŸ­ğ—ºğ—ª.

## 2. calculating the DC parameter using Dc analysis of nmos and pmos (Î¼pCox and Î¼nCox)

upcox = 115u , 
uncox = 285u

![betaeffctive](https://github.com/user-attachments/assets/173a8a26-fb37-4621-9ef3-be2dd1d0dc9e)

## 3. calculating the min and max threshold value of m1 and m3 mos

Vtp = 485mV , 
Vtn = 460mV

## 4. Designing full circuit and make proper wire connection
![twoStage_pmos2](https://github.com/user-attachments/assets/1c0a62a8-f02c-4287-9317-129029bc161a)

## 5. Ac analysis ( Bode plot) 
**DCGain=49dB , GBW = 28.22MHz and Phase Margin = 64.32 , Bandwidth=128.5kHz**
![pmos2stage_gainphase](https://github.com/user-attachments/assets/a1816e62-3edf-4830-b2db-857926f866a3)


## 6. Calculation of Slew Rate.
We know that according to target specifications the slew rate should be 20V/Î¼sec. Lets see how much we are actually getting. Below is the setup for calculation of SR. I connected inverting terminal to output in unity gain closed loop form and provided pulse input at the non-inverting terminal and observed the transient reponse.

![pmos2stage_transt](https://github.com/user-attachments/assets/8b351a5e-2eb5-4603-8516-d455b9f62e41)


from the wave output we get ğ—¦ğ—¥ = ğŸ².ğŸ²ğŸ¯ ğ˜ƒ/ğ˜‚ğ˜€ğ—²ğ—° 

## 7. CMRR Plot
![pmos2stage_cmrr](https://github.com/user-attachments/assets/050d5b9e-20da-434c-b652-8d34ed28526a)



## 8. PSRR Plot
![pmos2stage_psrr](https://github.com/user-attachments/assets/07121371-33d8-4c0a-bab5-aab70bfa897b)



## 9. Noise Plot
![pmos2stage_noise](https://github.com/user-attachments/assets/75991193-64c5-435a-ac39-08c9ed7567eb)


