verilog work "../fulladder1bit.v"
verilog work "../fulladder4bit.v"
verilog work "../multi4bit.v"
verilog work "../fuuladder8bit.v"
verilog work "../comprator4bit.v"
verilog work "../src/rtl/modules/TemperatureCalculator.v"
verilog work "../src/rtl/modules/TemperatureAnalyzer.v"
verilog work "../src/rtl/modules/PressureAnalyzer.v"
verilog work "../src/rtl/modules/ParityErrorChecker.v"
verilog work "../src/rtl/modules/Comparator8Bit.v"
verilog work "../src/rtl/modules/BloodTypeClassification.v"
verilog work "../src/rtl/modules/BloodPHAnalyzer.v"
verilog work "../src/rtl/modules/TemperatureAbnormalityDetector.v"
verilog work "../src/rtl/modules/Register7Bit.v"
verilog work "../src/rtl/modules/PressureAbnormalityDetector.v"
verilog work "../src/rtl/modules/InformationController.v"
verilog work "../src/rtl/modules/FallingDetector.v"
verilog work "../src/rtl/modules/BloodAbnormalityDetector.v"
verilog work "../src/rtl/modules/NervousShockDetector.v"
verilog work "../src/rtl/modules/LogicHealthcareSystemController.v"
verilog work "../src/rtl/modules/HealthcareSystemFirstPhase.v"
verilog work "../src/rtl/modules/ConfigurationUnit.v"
verilog work "../src/rtl/modules/LogicHealthcareSystem.v"
