<html><head><title>Icestorm: LDR (register, uxtw, D) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDR (register, uxtw, D)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldr d0, [x6, w7, uxtw]</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, #4
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 1.000</p><p>Issues: 1.000</p><p>Integer unit issues: 0.001</p><p>Load/store unit issues: 1.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch ldst uop (58)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>1005</td><td>679</td><td>1031</td><td>1</td><td>1030</td><td>1000</td><td>8164</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>544</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7998</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7653</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>553</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr><tr><td>1004</td><td>543</td><td>1001</td><td>1</td><td>1000</td><td>1000</td><td>7982</td><td>1000</td><td>1000</td><td>2000</td><td>1</td><td>1000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->2 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldr d0, [x6, w7, uxtw]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, #4
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0040</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50205</td><td>100154</td><td>60108</td><td>40101</td><td>10006</td><td>10001</td><td>30130</td><td>10015</td><td>10003</td><td>2669124</td><td>1045470</td><td>1070650</td><td>50109</td><td>30210</td><td>10004</td><td>10004</td><td>60220</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60294</td><td>20034</td><td>10016</td><td>40005</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100047</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669023</td><td>1045541</td><td>1070715</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100040</td><td>60102</td><td>40101</td><td>10001</td><td>10000</td><td>30103</td><td>10003</td><td>10016</td><td>2669367</td><td>1045667</td><td>1070907</td><td>50165</td><td>30251</td><td>10017</td><td>10017</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0040</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50025</td><td>100148</td><td>60018</td><td>40011</td><td>10006</td><td>10001</td><td>30040</td><td>10015</td><td>10016</td><td>2669554</td><td>1046999</td><td>1072070</td><td>50074</td><td>30067</td><td>10017</td><td>10016</td><td>60044</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100040</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669093</td><td>1046836</td><td>1071873</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100040</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669093</td><td>1046836</td><td>1071873</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100040</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669093</td><td>1046836</td><td>1071873</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100040</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100043</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669093</td><td>1046836</td><td>1071873</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100040</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669120</td><td>1046848</td><td>1071885</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50024</td><td>100040</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669093</td><td>1046836</td><td>1071873</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50025</td><td>100070</td><td>60020</td><td>40015</td><td>10003</td><td>10002</td><td>30043</td><td>10015</td><td>10000</td><td>2669282</td><td>1046913</td><td>1071950</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr><tr><td>50025</td><td>100116</td><td>60020</td><td>40015</td><td>10003</td><td>10002</td><td>30043</td><td>10015</td><td>10000</td><td>2669309</td><td>1046925</td><td>1071961</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldr d0, [x6, w7, uxtw]
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x7, x7, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, #4
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0049</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>50205</td><td>100149</td><td>60108</td><td>40101</td><td>10006</td><td>10001</td><td>30130</td><td>10015</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60220</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669401</td><td>1045700</td><td>1070874</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100050</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669293</td><td>1045651</td><td>1070825</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10015</td><td>2669606</td><td>1045756</td><td>1070978</td><td>50166</td><td>30251</td><td>10017</td><td>10017</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr><tr><td>50204</td><td>100049</td><td>60103</td><td>40101</td><td>10002</td><td>10000</td><td>30103</td><td>10003</td><td>10004</td><td>2669266</td><td>1045640</td><td>1070814</td><td>50110</td><td>30212</td><td>10004</td><td>10004</td><td>60224</td><td>20008</td><td>10004</td><td>40001</td><td>10000</td><td>0</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0042</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>50025</td><td>100153</td><td>60018</td><td>40011</td><td>10006</td><td>10001</td><td>30040</td><td>10015</td><td>10003</td><td>2669123</td><td>1046839</td><td>1071880</td><td>50019</td><td>30030</td><td>10004</td><td>10004</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100122</td><td>60013</td><td>40011</td><td>10002</td><td>10000</td><td>30010</td><td>10000</td><td>10017</td><td>2670030</td><td>1047257</td><td>1072316</td><td>50076</td><td>30071</td><td>10018</td><td>10017</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10015</td><td>2669963</td><td>1047225</td><td>1072268</td><td>50074</td><td>30070</td><td>10017</td><td>10017</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50024</td><td>100042</td><td>60012</td><td>40011</td><td>10001</td><td>10000</td><td>30010</td><td>10000</td><td>10000</td><td>2669147</td><td>1046858</td><td>1071895</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr><tr><td>50025</td><td>100074</td><td>60021</td><td>40017</td><td>10003</td><td>10001</td><td>30043</td><td>10016</td><td>10000</td><td>2669201</td><td>1046880</td><td>1071917</td><td>50010</td><td>30020</td><td>10000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>40001</td><td>10000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]
  ldr d0, [x6, w7, uxtw]</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, 8</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5007</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80205</td><td>40194</td><td>80137</td><td>101</td><td>80036</td><td>100</td><td>80008</td><td>300</td><td>248188</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160028</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80059</td><td>300</td><td>395597</td><td>80159</td><td>200</td><td>80072</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40054</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr><tr><td>80204</td><td>40053</td><td>80101</td><td>101</td><td>80000</td><td>100</td><td>80008</td><td>300</td><td>640194</td><td>80108</td><td>200</td><td>80012</td><td>200</td><td>160024</td><td>1</td><td>80000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 0.5007</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>80025</td><td>40239</td><td>80047</td><td>11</td><td>80036</td><td>10</td><td>80008</td><td>30</td><td>320006</td><td>80018</td><td>20</td><td>80012</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>641366</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40057</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>640414</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40051</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr><tr><td>80024</td><td>40043</td><td>80011</td><td>11</td><td>80000</td><td>10</td><td>80000</td><td>30</td><td>639982</td><td>80010</td><td>20</td><td>80000</td><td>20</td><td>160000</td><td>1</td><td>80000</td><td>10</td></tr></table></div></div></div></div></body></html>