INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/OneDrive/Desktop/VLSI/Verilog/full_subtractor_4bit/full_subtractor_4bit.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/OneDrive/Desktop/VLSI/Verilog/full_subtractor_4bit/full_subtractor_4bit.srcs/sources_1/new/full_adder_4bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder_4bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/OneDrive/Desktop/VLSI/Verilog/full_subtractor_4bit/full_subtractor_4bit.srcs/sources_1/new/mux2to1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2to1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/OneDrive/Desktop/VLSI/Verilog/full_subtractor_4bit/full_subtractor_4bit.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/harsh/OneDrive/Desktop/VLSI/Verilog/full_subtractor_4bit/full_subtractor_4bit.srcs/sim_1/new/tb_top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top_module
