--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/ada/Documents/SUTD/Term4/compstruc/fpga/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce
-intstyle ise -o mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd
mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 184985 paths analyzed, 1552 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.046ns.
--------------------------------------------------------------------------------
Slack:                  9.954ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.989ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.DMUX     Topbd                 0.695   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2311
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.989ns (2.800ns logic, 7.189ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  9.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.964ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.964ns (2.916ns logic, 7.048ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack:                  9.988ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.955ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.DMUX     Topdd                 0.463   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.955ns (2.716ns logic, 7.239ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  10.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.939ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.AMUX    Topaa                 0.449   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.A1       net (fanout=1)        1.009   alu/add/over[1]
    SLICE_X8Y40.DMUX     Topad                 0.672   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A121
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.939ns (2.707ns logic, 7.232ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.933ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.933ns (2.885ns logic, 7.048ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack:                  10.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.934ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.AMUX    Topaa                 0.449   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.A1       net (fanout=1)        1.009   alu/add/over[1]
    SLICE_X8Y40.DMUX     Topad                 0.667   M_userY_q[4]
                                                       alu/add/Mmux_temp3_rs_lut<1>
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.934ns (2.702ns logic, 7.232ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  10.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.931ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.DMUX     Topbd                 0.637   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A231
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.931ns (2.742ns logic, 7.189ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.906ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.COUT     Topcyb                0.483   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2311
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.906ns (2.908ns logic, 6.998ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  10.041ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.900ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.COUT    Topcya                0.472   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X10Y43.CMUX    Tcinc                 0.289   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y41.C2       net (fanout=1)        0.954   alu/add/over[7]
    SLICE_X8Y41.DMUX     Topcd                 0.567   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A311
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.900ns (2.914ns logic, 6.986ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  10.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.883ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.COUT    Topcya                0.472   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X10Y43.DMUX    Tcind                 0.289   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y41.D1       net (fanout=1)        1.041   alu/add/over[8]
    SLICE_X8Y41.DMUX     Topdd                 0.463   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3211
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.883ns (2.810ns logic, 7.073ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.881ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.DMUX     Topbd                 0.695   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2311
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.881ns (2.800ns logic, 7.081ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack:                  10.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.878ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.AMUX    Topaa                 0.449   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.A1       net (fanout=1)        1.009   alu/add/over[1]
    SLICE_X8Y40.COUT     Topcya                0.482   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A121
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.878ns (2.837ns logic, 7.041ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.870ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.AMUX    Topaa                 0.449   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.A1       net (fanout=1)        1.009   alu/add/over[1]
    SLICE_X8Y40.COUT     Topcya                0.474   M_userY_q[4]
                                                       alu/add/Mmux_temp3_rs_lut<1>
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.870ns (2.829ns logic, 7.041ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.869ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.COUT    Topcya                0.472   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X10Y43.CMUX    Tcinc                 0.289   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y41.C2       net (fanout=1)        0.954   alu/add/over[7]
    SLICE_X8Y41.DMUX     Topcd                 0.536   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3111
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (2.883ns logic, 6.986ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  10.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.856ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.856ns (2.916ns logic, 6.940ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack:                  10.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.847ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.DMUX     Topdd                 0.463   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.847ns (2.716ns logic, 7.131ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  10.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.836ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.AMUX     Tcina                 0.220   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.AX       net (fanout=1)        1.012   M_alu_aluOUT[5]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.836ns (2.816ns logic, 7.020ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------
Slack:                  10.110ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.833ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.CMUX    Topac                 0.636   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.C3       net (fanout=1)        0.821   alu/add/over[3]
    SLICE_X8Y40.DMUX     Topcd                 0.567   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A271
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.833ns (2.789ns logic, 7.044ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.831ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.AMUX    Topaa                 0.449   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.A1       net (fanout=1)        1.009   alu/add/over[1]
    SLICE_X8Y40.DMUX     Topad                 0.672   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A121
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.831ns (2.707ns logic, 7.124ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.825ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.825ns (2.885ns logic, 6.940ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  10.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.826ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.AMUX    Topaa                 0.449   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.A1       net (fanout=1)        1.009   alu/add/over[1]
    SLICE_X8Y40.DMUX     Topad                 0.667   M_userY_q[4]
                                                       alu/add/Mmux_temp3_rs_lut<1>
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.826ns (2.702ns logic, 7.124ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack:                  10.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_16 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.822ns (Levels of Logic = 6)
  Clock Path Skew:      -0.024ns (0.322 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_16 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.CQ       Tcko                  0.430   M_scheduler_q[16]
                                                       M_scheduler_q_16
    SLICE_X5Y44.D6       net (fanout=3)        1.090   M_scheduler_q[16]
    SLICE_X5Y44.D        Tilo                  0.259   M_scheduler_q[16]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
    SLICE_X8Y43.A6       net (fanout=1)        0.870   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.DMUX     Topbd                 0.695   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2311
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.822ns (2.736ns logic, 7.086ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.120ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.823ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.DMUX     Topbd                 0.637   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A231
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.823ns (2.742ns logic, 7.081ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  10.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.814ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.COUT    Topcya                0.472   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X10Y43.BMUX    Tcinb                 0.277   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y41.B4       net (fanout=1)        0.752   alu/add/over[6]
    SLICE_X8Y41.DMUX     Topbd                 0.695   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A3011
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.814ns (3.030ns logic, 6.784ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  10.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.813ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.COUT     Topcyb                0.390   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A231
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.813ns (2.815ns logic, 6.998ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  10.136ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.805ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.312   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2811
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.AMUX     Tcina                 0.220   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.AX       net (fanout=1)        1.012   M_alu_aluOUT[5]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_5
    -------------------------------------------------  ---------------------------
    Total                                      9.805ns (2.785ns logic, 7.020ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  10.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_6 (FF)
  Destination:          M_userX_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.802ns (Levels of Logic = 6)
  Clock Path Skew:      -0.022ns (0.322 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_6 to M_userX_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.AMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_6
    SLICE_X6Y43.C2       net (fanout=3)        0.721   M_scheduler_q[6]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.CMUX    Topac                 0.636   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.C3       net (fanout=1)        0.821   alu/add/over[3]
    SLICE_X8Y40.DMUX     Topcd                 0.536   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2711
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y44.DX       net (fanout=1)        1.234   M_alu_aluOUT[4]
    SLICE_X8Y44.CLK      Tdick                 0.085   M_userX_q[4]
                                                       M_userX_q_4
    -------------------------------------------------  ---------------------------
    Total                                      9.802ns (2.758ns logic, 7.044ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  10.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_16 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.797ns (Levels of Logic = 7)
  Clock Path Skew:      -0.026ns (0.320 - 0.346)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_16 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y44.CQ       Tcko                  0.430   M_scheduler_q[16]
                                                       M_scheduler_q_16
    SLICE_X5Y44.D6       net (fanout=3)        1.090   M_scheduler_q[16]
    SLICE_X5Y44.D        Tilo                  0.259   M_scheduler_q[16]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
    SLICE_X8Y43.A6       net (fanout=1)        0.870   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out113
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.DMUX    Topad                 0.667   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.D2       net (fanout=1)        1.016   alu/add/over[4]
    SLICE_X8Y40.COUT     Topcyd                0.343   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A281
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.797ns (2.852ns logic, 6.945ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  10.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.798ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.BMUX    Topab                 0.519   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X8Y40.B2       net (fanout=1)        0.966   alu/add/over[2]
    SLICE_X8Y40.COUT     Topcyb                0.483   M_userY_q[4]
                                                       alu/add/Mmux_temp3_A2311
                                                       alu/add/Mmux_temp3_rs_cy<4>
    SLICE_X8Y41.CIN      net (fanout=1)        0.003   alu/add/Mmux_temp3_rs_cy[4]
    SLICE_X8Y41.DMUX     Tcind                 0.320   M_userY_q[8]
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.798ns (2.908ns logic, 6.890ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack:                  10.149ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_scheduler_q_8 (FF)
  Destination:          M_userX_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.792ns (Levels of Logic = 7)
  Clock Path Skew:      -0.024ns (0.320 - 0.344)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_scheduler_q_8 to M_userX_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y43.BMUX     Tshcko                0.518   M_scheduler_q[10]
                                                       M_scheduler_q_8
    SLICE_X6Y43.C3       net (fanout=3)        0.613   M_scheduler_q[8]
    SLICE_X6Y43.C        Tilo                  0.235   M_scheduler_q[18]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A2       net (fanout=1)        1.342   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out111
    SLICE_X8Y43.A        Tilo                  0.254   M_userX_q[8]
                                                       M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out116
    SLICE_X6Y41.C5       net (fanout=19)       0.990   M_scheduler_q[19]_PWR_1_o_equal_3_o_mmx_out11
    SLICE_X6Y41.C        Tilo                  0.235   M_scheduler_q[1]
                                                       M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out121
    SLICE_X7Y41.C5       net (fanout=4)        0.212   M_scheduler_q[19]_GND_1_o_equal_16_o_mmx_out12
    SLICE_X7Y41.C        Tilo                  0.259   M_scheduler_q[3]
                                                       Mmux_M_alu_b11
    SLICE_X10Y42.A5      net (fanout=3)        1.724   M_alu_b[1]
    SLICE_X10Y42.COUT    Topcya                0.472   alu/add/Msub_over_cy[4]
                                                       alu/add/Msub_over_lut<1>
                                                       alu/add/Msub_over_cy<4>
    SLICE_X10Y43.CIN     net (fanout=1)        0.003   alu/add/Msub_over_cy[4]
    SLICE_X10Y43.CMUX    Tcinc                 0.289   alu/add/Msub_over_cy[8]
                                                       alu/add/Msub_over_cy<8>
    SLICE_X8Y41.C2       net (fanout=1)        0.954   alu/add/over[7]
    SLICE_X8Y41.DMUX     Topcd                 0.567   M_userY_q[8]
                                                       alu/add/Mmux_temp3_A311
                                                       alu/add/Mmux_temp3_rs_cy<8>
    SLICE_X8Y43.DX       net (fanout=1)        1.040   M_alu_aluOUT[8]
    SLICE_X8Y43.CLK      Tdick                 0.085   M_userX_q[8]
                                                       M_userX_q_8
    -------------------------------------------------  ---------------------------
    Total                                      9.792ns (2.914ns logic, 6.878ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_0/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_1/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_2/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[3]/CLK
  Logical resource: M_pixel_q_3/CK
  Location pin: SLICE_X4Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_4/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_5/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_6/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[7]/CLK
  Logical resource: M_pixel_q_7/CK
  Location pin: SLICE_X4Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_8/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_9/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_pixel_q[10]/CLK
  Logical resource: M_pixel_q_10/CK
  Location pin: SLICE_X4Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[3]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_0/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[3]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_1/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[3]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_2/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[3]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_3/CK
  Location pin: SLICE_X20Y4.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[7]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_4/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[7]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_5/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[7]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_6/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[7]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_7/CK
  Location pin: SLICE_X20Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[11]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_8/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[11]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_9/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[11]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_10/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[11]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_11/CK
  Location pin: SLICE_X20Y6.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[15]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_12/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[15]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_13/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[15]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_14/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[15]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_15/CK
  Location pin: SLICE_X20Y7.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[19]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_16/CK
  Location pin: SLICE_X20Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: enemyChar/M_difficultyTimer_q[19]/CLK
  Logical resource: enemyChar/M_difficultyTimer_q_17/CK
  Location pin: SLICE_X20Y8.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.046|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 184985 paths, 0 nets, and 1696 connections

Design statistics:
   Minimum period:  10.046ns{1}   (Maximum frequency:  99.542MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Dec  5 23:38:21 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 397 MB



