Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Sep 25 12:03:53 2019
| Host         : HONS47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.534        0.000                      0                  428        0.163        0.000                      0                  428        3.000        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
sys_clk_pin                   {0.000 5.000}      10.000          100.000         
vga/pixel_clock/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0          {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_0          {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                         5.414        0.000                      0                  253        0.163        0.000                      0                  253        4.500        0.000                       0                   136  
vga/pixel_clock/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                0.534        0.000                      0                  175        0.179        0.000                      0                  175        7.192        0.000                       0                   111  
  clkfbout_clk_wiz_0                                                                                                                                                           47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.414ns  (required time - arrival time)
  Source:                 kitt/lead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.570ns  (logic 1.102ns (24.112%)  route 3.468ns (75.888%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X64Y18         FDRE                                         r  kitt/lead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  kitt/lead_reg[4]/Q
                         net (fo=38, routed)          1.431     7.097    kitt/sel0__0[4]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  kitt/lights[15]_i_8/O
                         net (fo=13, routed)          1.205     8.426    kitt/second/lights[14]_i_2_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I1_O)        0.124     8.550 r  kitt/second/lights[7]_i_5/O
                         net (fo=2, routed)           0.833     9.383    kitt/last/lights_reg[5]_4
    SLICE_X61Y23         LUT6 (Prop_lut6_I3_O)        0.124     9.507 r  kitt/last/lights[5]_i_2/O
                         net (fo=1, routed)           0.000     9.507    kitt/last/lights[5]_i_2_n_0
    SLICE_X61Y23         MUXF7 (Prop_muxf7_I0_O)      0.212     9.719 r  kitt/last/lights_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     9.719    kitt/last_n_5
    SLICE_X61Y23         FDRE                                         r  kitt/lights_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    kitt/clock
    SLICE_X61Y23         FDRE                                         r  kitt/lights_reg[5]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X61Y23         FDRE (Setup_fdre_C_D)        0.064    15.133    kitt/lights_reg[5]
  -------------------------------------------------------------------
                         required time                         15.133    
                         arrival time                          -9.719    
  -------------------------------------------------------------------
                         slack                                  5.414    

Slack (MET) :             5.431ns  (required time - arrival time)
  Source:                 kitt/lead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 0.975ns (21.181%)  route 3.628ns (78.819%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X64Y18         FDRE                                         r  kitt/lead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  kitt/lead_reg[0]/Q
                         net (fo=60, routed)          2.407     8.073    kitt/sel0__0[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.197 r  kitt/lights[8]_i_4/O
                         net (fo=6, routed)           1.221     9.418    kitt/last/lights_reg[5]_1
    SLICE_X60Y23         LUT6 (Prop_lut6_I4_O)        0.124     9.542 r  kitt/last/lights[3]_i_2/O
                         net (fo=1, routed)           0.000     9.542    kitt/last/lights[3]_i_2_n_0
    SLICE_X60Y23         MUXF7 (Prop_muxf7_I0_O)      0.209     9.751 r  kitt/last/lights_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.751    kitt/last_n_7
    SLICE_X60Y23         FDRE                                         r  kitt/lights_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    kitt/clock
    SLICE_X60Y23         FDRE                                         r  kitt/lights_reg[3]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y23         FDRE (Setup_fdre_C_D)        0.113    15.182    kitt/lights_reg[3]
  -------------------------------------------------------------------
                         required time                         15.182    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  5.431    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 kitt/lead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.530ns  (logic 1.104ns (24.370%)  route 3.426ns (75.630%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X64Y18         FDRE                                         r  kitt/lead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  kitt/lead_reg[4]/Q
                         net (fo=38, routed)          1.431     7.097    kitt/sel0__0[4]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  kitt/lights[15]_i_8/O
                         net (fo=13, routed)          1.163     8.384    kitt/second/lights[14]_i_2_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  kitt/second/lights[2]_i_5/O
                         net (fo=2, routed)           0.832     9.340    kitt/third/lights_reg[2]_1
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     9.464 r  kitt/third/lights[2]_i_3/O
                         net (fo=1, routed)           0.000     9.464    kitt/last/lights_reg[2]
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.214     9.678 r  kitt/last/lights_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     9.678    kitt/last_n_8
    SLICE_X60Y21         FDRE                                         r  kitt/lights_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    kitt/clock
    SLICE_X60Y21         FDRE                                         r  kitt/lights_reg[2]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y21         FDRE (Setup_fdre_C_D)        0.113    15.185    kitt/lights_reg[2]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                          -9.678    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 kitt/lead_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.983ns (22.199%)  route 3.445ns (77.801%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X64Y18         FDRE                                         r  kitt/lead_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 r  kitt/lead_reg[0]/Q
                         net (fo=60, routed)          2.407     8.073    kitt/sel0__0[0]
    SLICE_X60Y23         LUT6 (Prop_lut6_I0_O)        0.124     8.197 r  kitt/lights[8]_i_4/O
                         net (fo=6, routed)           1.038     9.235    kitt/third/lights_reg[7]
    SLICE_X63Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.359 r  kitt/third/lights[7]_i_3/O
                         net (fo=1, routed)           0.000     9.359    kitt/last/lights_reg[7]
    SLICE_X63Y22         MUXF7 (Prop_muxf7_I1_O)      0.217     9.576 r  kitt/last/lights_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     9.576    kitt/last_n_3
    SLICE_X63Y22         FDRE                                         r  kitt/lights_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.505    14.846    kitt/clock
    SLICE_X63Y22         FDRE                                         r  kitt/lights_reg[7]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X63Y22         FDRE (Setup_fdre_C_D)        0.064    15.149    kitt/lights_reg[7]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.576    
  -------------------------------------------------------------------
                         slack                                  5.572    

Slack (MET) :             5.663ns  (required time - arrival time)
  Source:                 kitt/lead_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.099ns (25.119%)  route 3.276ns (74.881%))
  Logic Levels:           4  (LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X64Y18         FDRE                                         r  kitt/lead_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.518     5.666 f  kitt/lead_reg[4]/Q
                         net (fo=38, routed)          1.431     7.097    kitt/sel0__0[4]
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.124     7.221 f  kitt/lights[15]_i_8/O
                         net (fo=13, routed)          1.163     8.384    kitt/second/lights[14]_i_2_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     8.508 r  kitt/second/lights[2]_i_5/O
                         net (fo=2, routed)           0.682     9.190    kitt/last/lights_reg[0]_1
    SLICE_X60Y20         LUT6 (Prop_lut6_I4_O)        0.124     9.314 r  kitt/last/lights[0]_i_2/O
                         net (fo=1, routed)           0.000     9.314    kitt/last/lights[0]_i_2_n_0
    SLICE_X60Y20         MUXF7 (Prop_muxf7_I0_O)      0.209     9.523 r  kitt/last/lights_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.523    kitt/last_n_9
    SLICE_X60Y20         FDRE                                         r  kitt/lights_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.848    kitt/clock
    SLICE_X60Y20         FDRE                                         r  kitt/lights_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X60Y20         FDRE (Setup_fdre_C_D)        0.113    15.186    kitt/lights_reg[0]
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                          -9.523    
  -------------------------------------------------------------------
                         slack                                  5.663    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 kitt/lead_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 1.040ns (24.078%)  route 3.279ns (75.922%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X63Y18         FDRE                                         r  kitt/lead_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDRE (Prop_fdre_C_Q)         0.456     5.604 r  kitt/lead_reg[3]/Q
                         net (fo=50, routed)          1.651     7.255    kitt/sel0__0[3]
    SLICE_X59Y19         LUT6 (Prop_lut6_I2_O)        0.124     7.379 f  kitt/lights[15]_i_7/O
                         net (fo=1, routed)           0.665     8.044    kitt/last/lights[15]_i_2
    SLICE_X59Y19         LUT5 (Prop_lut5_I4_O)        0.124     8.168 r  kitt/last/lights[15]_i_4/O
                         net (fo=1, routed)           0.963     9.132    kitt/third/lights_reg[15]_3
    SLICE_X62Y20         LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  kitt/third/lights[15]_i_2/O
                         net (fo=1, routed)           0.000     9.256    kitt/third/lights[15]_i_2_n_0
    SLICE_X62Y20         MUXF7 (Prop_muxf7_I0_O)      0.212     9.468 r  kitt/third/lights_reg[15]_i_1/O
                         net (fo=1, routed)           0.000     9.468    kitt/third_n_2
    SLICE_X62Y20         FDRE                                         r  kitt/lights_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.508    14.849    kitt/clock
    SLICE_X62Y20         FDRE                                         r  kitt/lights_reg[15]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X62Y20         FDRE (Setup_fdre_C_D)        0.064    15.152    kitt/lights_reg[15]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 kitt/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.753%)  route 2.811ns (77.247%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    kitt/clock
    SLICE_X61Y19         FDRE                                         r  kitt/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  kitt/count_reg[16]/Q
                         net (fo=2, routed)           0.983     6.585    kitt/count_reg_n_0_[16]
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  kitt/count[23]_i_6/O
                         net (fo=1, routed)           0.310     7.019    kitt/count[23]_i_6_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.143 r  kitt/count[23]_i_4/O
                         net (fo=3, routed)           0.835     7.977    kitt/count[23]_i_4_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.101 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.684     8.785    kitt/count[23]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  kitt/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    kitt/clock
    SLICE_X61Y21         FDRE                                         r  kitt/count_reg[21]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    kitt/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 kitt/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.753%)  route 2.811ns (77.247%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    kitt/clock
    SLICE_X61Y19         FDRE                                         r  kitt/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  kitt/count_reg[16]/Q
                         net (fo=2, routed)           0.983     6.585    kitt/count_reg_n_0_[16]
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  kitt/count[23]_i_6/O
                         net (fo=1, routed)           0.310     7.019    kitt/count[23]_i_6_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.143 r  kitt/count[23]_i_4/O
                         net (fo=3, routed)           0.835     7.977    kitt/count[23]_i_4_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.101 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.684     8.785    kitt/count[23]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  kitt/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    kitt/clock
    SLICE_X61Y21         FDRE                                         r  kitt/count_reg[22]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    kitt/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.872ns  (required time - arrival time)
  Source:                 kitt/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.753%)  route 2.811ns (77.247%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.625     5.146    kitt/clock
    SLICE_X61Y19         FDRE                                         r  kitt/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  kitt/count_reg[16]/Q
                         net (fo=2, routed)           0.983     6.585    kitt/count_reg_n_0_[16]
    SLICE_X62Y18         LUT4 (Prop_lut4_I1_O)        0.124     6.709 f  kitt/count[23]_i_6/O
                         net (fo=1, routed)           0.310     7.019    kitt/count[23]_i_6_n_0
    SLICE_X60Y18         LUT6 (Prop_lut6_I1_O)        0.124     7.143 r  kitt/count[23]_i_4/O
                         net (fo=3, routed)           0.835     7.977    kitt/count[23]_i_4_n_0
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.124     8.101 r  kitt/count[23]_i_1/O
                         net (fo=23, routed)          0.684     8.785    kitt/count[23]_i_1_n_0
    SLICE_X61Y21         FDRE                                         r  kitt/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    kitt/clock
    SLICE_X61Y21         FDRE                                         r  kitt/count_reg[23]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X61Y21         FDRE (Setup_fdre_C_R)       -0.429    14.657    kitt/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                          -8.785    
  -------------------------------------------------------------------
                         slack                                  5.872    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 kitt/lead_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/lights_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.119ns  (logic 1.109ns (26.927%)  route 3.010ns (73.073%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.627     5.148    kitt/clock
    SLICE_X64Y18         FDRE                                         r  kitt/lead_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.478     5.626 r  kitt/lead_reg[1]/Q
                         net (fo=60, routed)          1.979     7.605    kitt/sel0__0[1]
    SLICE_X65Y22         LUT6 (Prop_lut6_I0_O)        0.295     7.900 r  kitt/lights[14]_i_3/O
                         net (fo=3, routed)           1.031     8.931    kitt/second/lights_reg[14]
    SLICE_X62Y22         LUT6 (Prop_lut6_I2_O)        0.124     9.055 r  kitt/second/lights[10]_i_2/O
                         net (fo=1, routed)           0.000     9.055    kitt/second/lights[10]_i_2_n_0
    SLICE_X62Y22         MUXF7 (Prop_muxf7_I0_O)      0.212     9.267 r  kitt/second/lights_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     9.267    kitt/second_n_5
    SLICE_X62Y22         FDRE                                         r  kitt/lights_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.505    14.846    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lights_reg[10]/C
                         clock pessimism              0.274    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X62Y22         FDRE (Setup_fdre_C_D)        0.064    15.149    kitt/lights_reg[10]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                          -9.267    
  -------------------------------------------------------------------
                         slack                                  5.882    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 kitt/lights_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.468    kitt/clock
    SLICE_X62Y22         FDRE                                         r  kitt/lights_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kitt/lights_reg[10]/Q
                         net (fo=1, routed)           0.103     1.712    lights[10]
    SLICE_X65Y23         FDRE                                         r  led_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    clock_IBUF_BUFG
    SLICE_X65Y23         FDRE                                         r  led_reg[10]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.070     1.549    led_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kitt/last/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.111%)  route 0.095ns (33.889%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.473    kitt/last/clock
    SLICE_X58Y15         FDRE                                         r  kitt/last/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  kitt/last/count_reg[0]/Q
                         net (fo=8, routed)           0.095     1.709    kitt/last/count_reg__0[0]
    SLICE_X59Y15         LUT6 (Prop_lut6_I1_O)        0.045     1.754 r  kitt/last/count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.754    kitt/last/p_0_in__0[5]
    SLICE_X59Y15         FDRE                                         r  kitt/last/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.858     1.985    kitt/last/clock
    SLICE_X59Y15         FDRE                                         r  kitt/last/count_reg[5]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X59Y15         FDRE (Hold_fdre_C_D)         0.092     1.578    kitt/last/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 kitt/second/mult_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/mult_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.270%)  route 0.072ns (25.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.473    kitt/second/clock
    SLICE_X60Y13         FDRE                                         r  kitt/second/mult_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDRE (Prop_fdre_C_Q)         0.164     1.637 r  kitt/second/mult_count_reg[6]/Q
                         net (fo=5, routed)           0.072     1.710    kitt/second/mult_count_reg__0[6]
    SLICE_X61Y13         LUT6 (Prop_lut6_I3_O)        0.045     1.755 r  kitt/second/mult_count[9]_i_2__1/O
                         net (fo=1, routed)           0.000     1.755    kitt/second/p_0_in__3[9]
    SLICE_X61Y13         FDRE                                         r  kitt/second/mult_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.859     1.986    kitt/second/clock
    SLICE_X61Y13         FDRE                                         r  kitt/second/mult_count_reg[9]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.092     1.578    kitt/second/mult_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 kitt/second/mult_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/second/mult_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.406%)  route 0.127ns (40.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.591     1.474    kitt/second/clock
    SLICE_X62Y13         FDRE                                         r  kitt/second/mult_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y13         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  kitt/second/mult_count_reg[2]/Q
                         net (fo=5, routed)           0.127     1.742    kitt/second/mult_count_reg_n_0_[2]
    SLICE_X61Y13         LUT6 (Prop_lut6_I1_O)        0.045     1.787 r  kitt/second/mult_count[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.787    kitt/second/p_0_in__3[5]
    SLICE_X61Y13         FDRE                                         r  kitt/second/mult_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.859     1.986    kitt/second/clock
    SLICE_X61Y13         FDRE                                         r  kitt/second/mult_count_reg[5]/C
                         clock pessimism             -0.478     1.508    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.092     1.600    kitt/second/mult_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 kitt/last/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.363%)  route 0.138ns (42.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.590     1.473    kitt/last/clock
    SLICE_X59Y15         FDRE                                         r  kitt/last/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  kitt/last/count_reg[5]/Q
                         net (fo=4, routed)           0.138     1.752    kitt/last/count_reg__0[5]
    SLICE_X59Y16         LUT5 (Prop_lut5_I1_O)        0.045     1.797 r  kitt/last/sig_i_1/O
                         net (fo=1, routed)           0.000     1.797    kitt/last/sig_i_1_n_0
    SLICE_X59Y16         FDRE                                         r  kitt/last/sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.857     1.984    kitt/last/clock
    SLICE_X59Y16         FDRE                                         r  kitt/last/sig_reg/C
                         clock pessimism             -0.498     1.486    
    SLICE_X59Y16         FDRE (Hold_fdre_C_D)         0.091     1.577    kitt/last/sig_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 kitt/third/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/third/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.586     1.469    kitt/third/clock
    SLICE_X61Y30         FDRE                                         r  kitt/third/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.128     1.597 r  kitt/third/count_reg[4]/Q
                         net (fo=5, routed)           0.085     1.682    kitt/third/count_reg__0[4]
    SLICE_X61Y30         LUT6 (Prop_lut6_I0_O)        0.099     1.781 r  kitt/third/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.781    kitt/third/p_0_in__2[5]
    SLICE_X61Y30         FDRE                                         r  kitt/third/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.854     1.981    kitt/third/clock
    SLICE_X61Y30         FDRE                                         r  kitt/third/count_reg[5]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X61Y30         FDRE (Hold_fdre_C_D)         0.091     1.560    kitt/third/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 kitt/third/mult_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/third/mult_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.209ns (60.647%)  route 0.136ns (39.353%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.584     1.467    kitt/third/clock
    SLICE_X60Y28         FDRE                                         r  kitt/third/mult_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y28         FDRE (Prop_fdre_C_Q)         0.164     1.631 r  kitt/third/mult_count_reg[4]/Q
                         net (fo=5, routed)           0.136     1.767    kitt/third/mult_count_reg__0[4]
    SLICE_X60Y28         LUT6 (Prop_lut6_I0_O)        0.045     1.812 r  kitt/third/mult_count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    kitt/third/p_0_in__1[5]
    SLICE_X60Y28         FDRE                                         r  kitt/third/mult_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.852     1.979    kitt/third/clock
    SLICE_X60Y28         FDRE                                         r  kitt/third/mult_count_reg[5]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X60Y28         FDRE (Hold_fdre_C_D)         0.121     1.588    kitt/third/mult_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 kitt/lights_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.942%)  route 0.153ns (52.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.468    kitt/clock
    SLICE_X63Y21         FDRE                                         r  kitt/lights_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  kitt/lights_reg[13]/Q
                         net (fo=1, routed)           0.153     1.762    lights[13]
    SLICE_X64Y23         FDRE                                         r  led_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    clock_IBUF_BUFG
    SLICE_X64Y23         FDRE                                         r  led_reg[13]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y23         FDRE (Hold_fdre_C_D)         0.059     1.538    led_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 kitt/last/mult_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/last/mult_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.169%)  route 0.145ns (43.831%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.589     1.472    kitt/last/clock
    SLICE_X58Y16         FDRE                                         r  kitt/last/mult_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y16         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  kitt/last/mult_count_reg[6]/Q
                         net (fo=5, routed)           0.145     1.758    kitt/last/mult_count_reg__0[6]
    SLICE_X58Y16         LUT6 (Prop_lut6_I3_O)        0.045     1.803 r  kitt/last/mult_count[9]_i_2/O
                         net (fo=1, routed)           0.000     1.803    kitt/last/p_0_in[9]
    SLICE_X58Y16         FDRE                                         r  kitt/last/mult_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.857     1.984    kitt/last/clock
    SLICE_X58Y16         FDRE                                         r  kitt/last/mult_count_reg[9]/C
                         clock pessimism             -0.512     1.472    
    SLICE_X58Y16         FDRE (Hold_fdre_C_D)         0.092     1.564    kitt/last/mult_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 kitt/third/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kitt/third/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.938%)  route 0.165ns (47.062%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.586     1.469    kitt/third/clock
    SLICE_X61Y30         FDRE                                         r  kitt/third/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y30         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  kitt/third/count_reg[5]/Q
                         net (fo=4, routed)           0.165     1.775    kitt/third/count_reg__0[5]
    SLICE_X61Y29         LUT3 (Prop_lut3_I0_O)        0.045     1.820 r  kitt/third/count[6]_i_2__0/O
                         net (fo=1, routed)           0.000     1.820    kitt/third/p_0_in__2[6]
    SLICE_X61Y29         FDRE                                         r  kitt/third/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.853     1.980    kitt/third/clock
    SLICE_X61Y29         FDRE                                         r  kitt/third/count_reg[6]/C
                         clock pessimism             -0.498     1.482    
    SLICE_X61Y29         FDRE (Hold_fdre_C_D)         0.091     1.573    kitt/third/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.247    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y29   hex_d/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y29   hex_d/seg_no_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   kitt/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   kitt/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y18   kitt/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   kitt/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   kitt/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   kitt/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y19   kitt/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   kitt/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   kitt/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   kitt/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   kitt/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kitt/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kitt/count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kitt/count_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   kitt/count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   kitt/third/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   kitt/third/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   kitt/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   kitt/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y16   kitt/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   kitt/last/mult_count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   kitt/last/mult_count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   kitt/last/mult_count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   kitt/last/mult_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y17   kitt/last/mult_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   kitt/last/mult_count_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   kitt/last/mult_count_reg[6]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga/pixel_clock/inst/clk_in1
  To Clock:  vga/pixel_clock/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga/pixel_clock/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga/pixel_clock/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.534ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.628ns  (logic 7.372ns (50.398%)  route 7.256ns (49.602%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.448    15.603    vga/red[3]_i_6_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124    15.727 r  vga/blue[2]_i_1/O
                         net (fo=3, routed)           0.529    16.256    vga/blue[2]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  vga/blue_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X2Y24          FDRE                                         r  vga/blue_reg[2]_lopt_replica/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)       -0.045    16.790    vga/blue_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.790    
                         arrival time                         -16.256    
  -------------------------------------------------------------------
                         slack                                  0.534    

Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.500ns  (logic 7.372ns (50.842%)  route 7.128ns (49.158%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.889 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.320    15.475    vga/red[3]_i_6_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    15.599 r  vga/red[2]_i_1/O
                         net (fo=3, routed)           0.530    16.128    vga/red[2]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  vga/red_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.504    16.889    vga/clk_out1
    SLICE_X1Y23          FDRE                                         r  vga/red_reg[2]_lopt_replica/C
                         clock pessimism              0.080    16.969    
                         clock uncertainty           -0.132    16.837    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.081    16.756    vga/red_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.756    
                         arrival time                         -16.128    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.663ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/green_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.482ns  (logic 7.372ns (50.903%)  route 7.110ns (49.097%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.492    15.647    vga/red[3]_i_6_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124    15.771 r  vga/green[2]_i_1/O
                         net (fo=3, routed)           0.340    16.111    vga/green[2]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  vga/green_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X0Y25          FDRE                                         r  vga/green_reg[2]_lopt_replica_2/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)       -0.061    16.774    vga/green_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -16.111    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.438ns  (logic 7.372ns (51.058%)  route 7.066ns (48.942%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.448    15.603    vga/red[3]_i_6_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124    15.727 r  vga/blue[2]_i_1/O
                         net (fo=3, routed)           0.340    16.067    vga/blue[2]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  vga/blue_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X2Y24          FDRE                                         r  vga/blue_reg[2]_lopt_replica_2/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)       -0.028    16.807    vga/blue_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.807    
                         arrival time                         -16.067    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[2]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.360ns  (logic 7.372ns (51.338%)  route 6.988ns (48.662%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.889 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.320    15.475    vga/red[3]_i_6_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.124    15.599 r  vga/red[2]_i_1/O
                         net (fo=3, routed)           0.390    15.988    vga/red[2]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  vga/red_reg[2]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.504    16.889    vga/clk_out1
    SLICE_X1Y23          FDRE                                         r  vga/red_reg[2]_lopt_replica_2/C
                         clock pessimism              0.080    16.969    
                         clock uncertainty           -0.132    16.837    
    SLICE_X1Y23          FDRE (Setup_fdre_C_D)       -0.061    16.776    vga/red_reg[2]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         16.776    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                  0.787    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.348ns  (logic 7.372ns (51.379%)  route 6.976ns (48.621%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.492    15.647    vga/red[3]_i_6_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124    15.771 r  vga/green[2]_i_1/O
                         net (fo=3, routed)           0.206    15.977    vga/green[2]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  vga/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X0Y25          FDRE                                         r  vga/green_reg[2]/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)       -0.067    16.768    vga/green_reg[2]
  -------------------------------------------------------------------
                         required time                         16.768    
                         arrival time                         -15.977    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.983ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.299ns  (logic 7.366ns (51.516%)  route 6.933ns (48.484%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 r  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 r  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.654    15.809    vga/red[3]_i_6_n_0
    SLICE_X0Y25          LUT5 (Prop_lut5_I2_O)        0.118    15.927 r  vga/green[3]_i_1/O
                         net (fo=1, routed)           0.000    15.927    vga/green[3]_i_1_n_0
    SLICE_X0Y25          FDRE                                         r  vga/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X0Y25          FDRE                                         r  vga/green_reg[3]/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)        0.075    16.910    vga/green_reg[3]
  -------------------------------------------------------------------
                         required time                         16.910    
                         arrival time                         -15.927    
  -------------------------------------------------------------------
                         slack                                  0.983    

Slack (MET) :             1.093ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/green_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.142ns  (logic 7.372ns (52.128%)  route 6.770ns (47.872%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.492    15.647    vga/red[3]_i_6_n_0
    SLICE_X1Y25          LUT5 (Prop_lut5_I4_O)        0.124    15.771 r  vga/green[2]_i_1/O
                         net (fo=3, routed)           0.000    15.771    vga/green[2]_i_1_n_0
    SLICE_X1Y25          FDRE                                         r  vga/green_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X1Y25          FDRE                                         r  vga/green_reg[2]_lopt_replica/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X1Y25          FDRE (Setup_fdre_C_D)        0.029    16.864    vga/green_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         16.864    
                         arrival time                         -15.771    
  -------------------------------------------------------------------
                         slack                                  1.093    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.126ns  (logic 7.372ns (52.187%)  route 6.754ns (47.813%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 16.889 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 r  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 r  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.476    15.631    vga/red[3]_i_6_n_0
    SLICE_X2Y23          LUT6 (Prop_lut6_I1_O)        0.124    15.755 r  vga/red[3]_i_3/O
                         net (fo=1, routed)           0.000    15.755    vga/red[3]_i_3_n_0
    SLICE_X2Y23          FDRE                                         r  vga/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.504    16.889    vga/clk_out1
    SLICE_X2Y23          FDRE                                         r  vga/red_reg[3]/C
                         clock pessimism              0.080    16.969    
                         clock uncertainty           -0.132    16.837    
    SLICE_X2Y23          FDRE (Setup_fdre_C_D)        0.077    16.914    vga/red_reg[3]
  -------------------------------------------------------------------
                         required time                         16.914    
                         arrival time                         -15.755    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 vga/btn_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_0 rise@15.385ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.098ns  (logic 7.372ns (52.290%)  route 6.726ns (47.710%))
  Logic Levels:           23  (CARRY4=13 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.628ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.575     1.575    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.628     1.628    vga/clk_out1
    SLICE_X5Y15          FDRE                                         r  vga/btn_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y15          FDRE (Prop_fdre_C_Q)         0.456     2.084 r  vga/btn_counter_reg[2]/Q
                         net (fo=1, routed)           0.451     2.536    vga/btn_counter[2]
    SLICE_X6Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     3.193 r  vga/btn_counter1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.193    vga/btn_counter1_carry_n_0
    SLICE_X6Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.310 r  vga/btn_counter1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.310    vga/btn_counter1_carry__0_n_0
    SLICE_X6Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.427 r  vga/btn_counter1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.427    vga/btn_counter1_carry__1_n_0
    SLICE_X6Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.544 r  vga/btn_counter1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     3.544    vga/btn_counter1_carry__2_n_0
    SLICE_X6Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.859 r  vga/btn_counter1_carry__3/O[3]
                         net (fo=8, routed)           0.499     4.358    vga/btn_counter1_carry__3_n_4
    SLICE_X5Y17          LUT2 (Prop_lut2_I1_O)        0.307     4.665 r  vga/btn_counter0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     4.665    vga/btn_counter0_carry__1_i_3_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.215 r  vga/btn_counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.215    vga/btn_counter0_carry__1_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.528 f  vga/btn_counter0_carry__2/O[3]
                         net (fo=4, routed)           0.532     6.060    vga/btn_counter0_carry__2_n_4
    SLICE_X4Y17          LUT1 (Prop_lut1_I0_O)        0.306     6.366 r  vga/btn_counter0__47_carry__1_i_1/O
                         net (fo=1, routed)           0.000     6.366    vga/btn_counter0__47_carry__1_i_1_n_0
    SLICE_X4Y17          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.916 r  vga/btn_counter0__47_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.916    vga/btn_counter0__47_carry__1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.144 r  vga/btn_counter0__47_carry__2/CO[2]
                         net (fo=21, routed)          0.743     7.888    vga/btn_counter0__47_carry__2_n_1
    SLICE_X3Y18          LUT3 (Prop_lut3_I1_O)        0.339     8.227 f  vga/btn_counter[6]_i_1/O
                         net (fo=3, routed)           0.842     9.068    vga/sel0[6]
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.326     9.394 f  vga/maxx0_carry_i_15/O
                         net (fo=1, routed)           0.425     9.819    vga/maxx0_carry_i_15_n_0
    SLICE_X2Y18          LUT6 (Prop_lut6_I4_O)        0.124     9.943 r  vga/maxx0_carry_i_9/O
                         net (fo=36, routed)          0.584    10.527    vga/maxx0_carry_i_9_n_0
    SLICE_X2Y19          LUT3 (Prop_lut3_I0_O)        0.124    10.651 r  vga/maxx0_carry_i_4/O
                         net (fo=24, routed)          0.377    11.027    vga/maxx0_carry_i_4_n_0
    SLICE_X0Y19          LUT5 (Prop_lut5_I0_O)        0.124    11.151 r  vga/minx0_carry_i_7/O
                         net (fo=1, routed)           0.450    11.602    vga/minx0_carry_i_7_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    12.258 r  vga/minx0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.258    vga/minx0_carry_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.329    12.587 r  vga/minx0_carry__0/O[3]
                         net (fo=3, routed)           0.714    13.300    vga/minx[7]
    SLICE_X0Y21          LUT4 (Prop_lut4_I0_O)        0.306    13.606 r  vga/i__carry_i_5__1/O
                         net (fo=1, routed)           0.000    13.606    vga/i__carry_i_5__1_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.007 r  vga/red4_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.007    vga/red4_inferred__0/i__carry_n_0
    SLICE_X0Y22          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    14.164 f  vga/red4_inferred__0/i__carry__0/CO[1]
                         net (fo=1, routed)           0.661    14.826    vga/red44_in
    SLICE_X2Y23          LUT4 (Prop_lut4_I2_O)        0.329    15.155 f  vga/red[3]_i_6/O
                         net (fo=6, routed)           0.448    15.603    vga/red[3]_i_6_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I3_O)        0.124    15.727 r  vga/blue[2]_i_1/O
                         net (fo=3, routed)           0.000    15.727    vga/blue[2]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  vga/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    15.385 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.457    16.842    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    13.713 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.294    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    15.385 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         1.502    16.887    vga/clk_out1
    SLICE_X2Y24          FDRE                                         r  vga/blue_reg[2]/C
                         clock pessimism              0.080    16.967    
                         clock uncertainty           -0.132    16.835    
    SLICE_X2Y24          FDRE (Setup_fdre_C_D)        0.077    16.912    vga/blue_reg[2]
  -------------------------------------------------------------------
                         required time                         16.912    
                         arrival time                         -15.727    
  -------------------------------------------------------------------
                         slack                                  1.185    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 vga/pixel_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/pixel_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.626%)  route 0.126ns (40.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.553     0.553    vga/clk_out1
    SLICE_X9Y24          FDRE                                         r  vga/pixel_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vga/pixel_count_reg[5]/Q
                         net (fo=28, routed)          0.126     0.820    vga/pixel_count_reg__0[5]
    SLICE_X8Y24          LUT6 (Prop_lut6_I3_O)        0.045     0.865 r  vga/pixel_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.865    vga/pixel_count[9]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  vga/pixel_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.820     0.820    vga/clk_out1
    SLICE_X8Y24          FDRE                                         r  vga/pixel_count_reg[9]/C
                         clock pessimism             -0.254     0.566    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.120     0.686    vga/pixel_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.686    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/line_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/line_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.083%)  route 0.201ns (51.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.556     0.556    vga/clk_out1
    SLICE_X9Y21          FDRE                                         r  vga/line_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga/line_count_reg[6]/Q
                         net (fo=25, routed)          0.201     0.897    vga/line_count_reg__0[6]
    SLICE_X10Y20         LUT5 (Prop_lut5_I1_O)        0.045     0.942 r  vga/line_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.942    vga/line_count[7]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  vga/line_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.825     0.825    vga/clk_out1
    SLICE_X10Y20         FDRE                                         r  vga/line_count_reg[7]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.120     0.711    vga/line_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga/d_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/d_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.340%)  route 0.138ns (42.660%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.554     0.554    vga/clk_out1
    SLICE_X9Y26          FDRE                                         r  vga/d_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y26          FDRE (Prop_fdre_C_Q)         0.141     0.695 r  vga/d_pos_reg[1]/Q
                         net (fo=4, routed)           0.138     0.833    vga/d_pos_reg_n_0_[1]
    SLICE_X9Y26          LUT6 (Prop_lut6_I4_O)        0.045     0.878 r  vga/d_pos[1]_i_1/O
                         net (fo=1, routed)           0.000     0.878    vga/d_pos[1]_i_1_n_0
    SLICE_X9Y26          FDRE                                         r  vga/d_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.821     0.821    vga/clk_out1
    SLICE_X9Y26          FDRE                                         r  vga/d_pos_reg[1]/C
                         clock pessimism             -0.267     0.554    
    SLICE_X9Y26          FDRE (Hold_fdre_C_D)         0.092     0.646    vga/d_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 vga/line_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/line_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.591%)  route 0.205ns (52.409%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.556     0.556    vga/clk_out1
    SLICE_X9Y21          FDRE                                         r  vga/line_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     0.697 r  vga/line_count_reg[6]/Q
                         net (fo=25, routed)          0.205     0.901    vga/line_count_reg__0[6]
    SLICE_X10Y20         LUT6 (Prop_lut6_I4_O)        0.045     0.946 r  vga/line_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.946    vga/line_count[8]_i_1_n_0
    SLICE_X10Y20         FDRE                                         r  vga/line_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.825     0.825    vga/clk_out1
    SLICE_X10Y20         FDRE                                         r  vga/line_count_reg[8]/C
                         clock pessimism             -0.234     0.591    
    SLICE_X10Y20         FDRE (Hold_fdre_C_D)         0.121     0.712    vga/line_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/pixel_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/pixel_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.489%)  route 0.190ns (50.511%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.553     0.553    vga/clk_out1
    SLICE_X9Y24          FDRE                                         r  vga/pixel_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141     0.694 r  vga/pixel_count_reg[2]/Q
                         net (fo=18, routed)          0.190     0.883    vga/pixel_count_reg__0[2]
    SLICE_X8Y23          LUT5 (Prop_lut5_I4_O)        0.045     0.928 r  vga/pixel_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.928    vga/pixel_count[4]_i_1_n_0
    SLICE_X8Y23          FDRE                                         r  vga/pixel_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.821     0.821    vga/clk_out1
    SLICE_X8Y23          FDRE                                         r  vga/pixel_count_reg[4]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X8Y23          FDRE (Hold_fdre_C_D)         0.120     0.687    vga/pixel_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.928    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga/minx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/minx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.288ns (83.746%)  route 0.056ns (16.254%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.587     0.587    vga/clk_out1
    SLICE_X1Y19          FDRE                                         r  vga/minx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     0.728 r  vga/minx_reg[0]/Q
                         net (fo=1, routed)           0.056     0.783    vga/minx_reg_n_0_[0]
    SLICE_X1Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.930 r  vga/minx0_carry/O[0]
                         net (fo=3, routed)           0.000     0.930    vga/minx[0]
    SLICE_X1Y19          FDRE                                         r  vga/minx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.856     0.856    vga/clk_out1
    SLICE_X1Y19          FDRE                                         r  vga/minx_reg[0]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.102     0.689    vga/minx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.689    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga/maxx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/maxx_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.322ns (85.208%)  route 0.056ns (14.792%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.586ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.586     0.586    vga/clk_out1
    SLICE_X2Y20          FDRE                                         r  vga/maxx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y20          FDRE (Prop_fdre_C_Q)         0.164     0.750 r  vga/maxx_reg[0]/Q
                         net (fo=1, routed)           0.056     0.805    vga/maxx_reg_n_0_[0]
    SLICE_X2Y20          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     0.963 r  vga/maxx0_carry/O[0]
                         net (fo=3, routed)           0.000     0.963    vga/maxx[0]
    SLICE_X2Y20          FDRE                                         r  vga/maxx_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.855     0.855    vga/clk_out1
    SLICE_X2Y20          FDRE                                         r  vga/maxx_reg[0]/C
                         clock pessimism             -0.269     0.586    
    SLICE_X2Y20          FDRE (Hold_fdre_C_D)         0.130     0.716    vga/maxx_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/h_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/h_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.559     0.559    vga/clk_out1
    SLICE_X10Y18         FDRE                                         r  vga/h_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y18         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  vga/h_pos_reg[0]/Q
                         net (fo=5, routed)           0.175     0.898    vga/h_pos[0]
    SLICE_X10Y18         LUT4 (Prop_lut4_I1_O)        0.043     0.941 r  vga/h_pos[3]_i_1/O
                         net (fo=1, routed)           0.000     0.941    vga/h_pos[3]_i_1_n_0
    SLICE_X10Y18         FDRE                                         r  vga/h_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.827     0.827    vga/clk_out1
    SLICE_X10Y18         FDRE                                         r  vga/h_pos_reg[3]/C
                         clock pessimism             -0.268     0.559    
    SLICE_X10Y18         FDRE (Hold_fdre_C_D)         0.131     0.690    vga/h_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.941    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/maxy_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/maxy_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.288ns (81.510%)  route 0.065ns (18.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.585     0.585    vga/clk_out1
    SLICE_X4Y19          FDRE                                         r  vga/maxy_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y19          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  vga/maxy_reg[0]/Q
                         net (fo=1, routed)           0.065     0.791    vga/maxy_reg_n_0_[0]
    SLICE_X4Y19          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.938 r  vga/maxy0_carry/O[0]
                         net (fo=3, routed)           0.000     0.938    vga/maxy[0]
    SLICE_X4Y19          FDRE                                         r  vga/maxy_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.854     0.854    vga/clk_out1
    SLICE_X4Y19          FDRE                                         r  vga/maxy_reg[0]/C
                         clock pessimism             -0.269     0.585    
    SLICE_X4Y19          FDRE (Hold_fdre_C_D)         0.102     0.687    vga/maxy_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga/miny_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            vga/miny_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.288ns (81.510%)  route 0.065ns (18.490%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.549     0.549    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.583     0.583    vga/clk_out1
    SLICE_X4Y22          FDRE                                         r  vga/miny_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y22          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/miny_reg[0]/Q
                         net (fo=1, routed)           0.065     0.789    vga/miny_reg_n_0_[0]
    SLICE_X4Y22          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.147     0.936 r  vga/miny0_carry/O[0]
                         net (fo=3, routed)           0.000     0.936    vga/miny[0]
    SLICE_X4Y22          FDRE                                         r  vga/miny_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.817     0.817    vga/pixel_clock/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga/pixel_clock/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga/pixel_clock/inst/clkout1_buf/O
                         net (fo=109, routed)         0.851     0.851    vga/clk_out1
    SLICE_X4Y22          FDRE                                         r  vga/miny_reg[0]/C
                         clock pessimism             -0.268     0.583    
    SLICE_X4Y22          FDRE (Hold_fdre_C_D)         0.102     0.685    vga/miny_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.685    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    vga/pixel_clock/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y26      vga/d_pos_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y26      vga/d_pos_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y26      vga/d_pos_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X9Y26      vga/d_pos_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y25      vga/green_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X1Y25      vga/green_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y25      vga/green_reg[2]_lopt_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X0Y25      vga/green_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y26      vga/d_pos_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y26      vga/d_pos_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y26      vga/d_pos_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y26      vga/d_pos_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y24      vga/pixel_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y24      vga/pixel_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y24      vga/pixel_count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X8Y23      vga/pixel_count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X9Y24      vga/pixel_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y15      vga/btn_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y25      vga/green_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X1Y25      vga/green_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y25      vga/green_reg[2]_lopt_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X0Y25      vga/green_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y22      vga/miny_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y22      vga/miny_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y22      vga/miny_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y22      vga/miny_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y23      vga/miny_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X4Y23      vga/miny_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { vga/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y2    vga/pixel_clock/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  vga/pixel_clock/inst/mmcm_adv_inst/CLKFBOUT



