#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "e:\iverilog\lib\ivl\system.vpi";
:vpi_module "e:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "e:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "e:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "e:\iverilog\lib\ivl\va_math.vpi";
S_00000231e674cb10 .scope module, "test_fsm" "test_fsm" 2 1;
 .timescale 0 0;
v00000231e67a7a80_0 .var "i_uart_data", 7 0;
v00000231e67a82a0_0 .var "in_clk", 0 0;
v00000231e67a7d00_0 .var "in_rst", 0 0;
v00000231e67a8700_0 .var "key_data", 0 0;
v00000231e67a7940_0 .var "key_push", 0 0;
v00000231e67a7f80_0 .var "mem", 5 0;
v00000231e67a79e0_0 .net "mem_out", 5 0, L_00000231e6750d70;  1 drivers
v00000231e67a7e40_0 .net "mem_wrt_en", 0 0, L_00000231e6750670;  1 drivers
v00000231e67a8020_0 .var "mem_wrt_rd", 0 0;
v00000231e67a8660_0 .var "reset_push", 0 0;
v00000231e67a80c0_0 .var "rx_busy", 0 0;
v00000231e67a8160_0 .var "rx_done", 0 0;
v00000231e67a8200_0 .net "rx_start", 0 0, L_00000231e6750360;  1 drivers
v00000231e67a83e0_0 .var "uart_push", 0 0;
S_00000231e674cca0 .scope module, "fsm" "fsm" 2 37, 3 1 0, S_00000231e674cb10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in_clk";
    .port_info 1 /INPUT 1 "in_rst";
    .port_info 2 /INPUT 1 "uart_push";
    .port_info 3 /INPUT 1 "key_push";
    .port_info 4 /INPUT 1 "reset_push";
    .port_info 5 /INPUT 1 "mem_wrt_rd";
    .port_info 6 /INPUT 1 "rx_done";
    .port_info 7 /INPUT 6 "mem";
    .port_info 8 /INPUT 1 "key_data";
    .port_info 9 /INPUT 8 "i_uart_data";
    .port_info 10 /INPUT 1 "rx_busy";
    .port_info 11 /OUTPUT 1 "mem_wrt_en";
    .port_info 12 /OUTPUT 1 "rx_start";
    .port_info 13 /OUTPUT 6 "mem_out";
P_00000231e6756f10 .param/l "STATE_SEND" 1 3 21, C4<10>;
P_00000231e6756f48 .param/l "STATE_WAIT" 1 3 19, C4<00>;
P_00000231e6756f80 .param/l "STATE_WRITE" 1 3 20, C4<01>;
L_00000231e6750d70 .functor BUFZ 6, v00000231e6712b80_0, C4<000000>, C4<000000>, C4<000000>;
L_00000231e6750360 .functor BUFZ 1, v00000231e67a87a0_0, C4<0>, C4<0>, C4<0>;
L_00000231e6750670 .functor BUFZ 1, v00000231e67a85c0_0, C4<0>, C4<0>, C4<0>;
v00000231e674ce30_0 .var "currentState", 2 0;
v00000231e6712b80_0 .var "fsm_mem", 5 0;
v00000231e67128d0_0 .net "i_uart_data", 7 0, v00000231e67a7a80_0;  1 drivers
v00000231e6744a50_0 .net "in_clk", 0 0, v00000231e67a82a0_0;  1 drivers
v00000231e6744af0_0 .net "in_rst", 0 0, v00000231e67a7d00_0;  1 drivers
v00000231e6744b90_0 .net "key_data", 0 0, v00000231e67a8700_0;  1 drivers
v00000231e6744c30_0 .net "key_push", 0 0, v00000231e67a7940_0;  1 drivers
v00000231e6744cd0_0 .net "mem", 5 0, v00000231e67a7f80_0;  1 drivers
v00000231e6744d70_0 .net "mem_out", 5 0, L_00000231e6750d70;  alias, 1 drivers
v00000231e6744e10_0 .net "mem_wrt_en", 0 0, L_00000231e6750670;  alias, 1 drivers
v00000231e67a7b20_0 .net "mem_wrt_rd", 0 0, v00000231e67a8020_0;  1 drivers
v00000231e67a8340_0 .var "nextState", 2 0;
v00000231e67a87a0_0 .var "out_start_send", 0 0;
v00000231e67a7bc0_0 .net "reset_push", 0 0, v00000231e67a8660_0;  1 drivers
v00000231e67a7da0_0 .net "rx_busy", 0 0, v00000231e67a80c0_0;  1 drivers
v00000231e67a7ee0_0 .net "rx_done", 0 0, v00000231e67a8160_0;  1 drivers
v00000231e67a8520_0 .net "rx_start", 0 0, L_00000231e6750360;  alias, 1 drivers
v00000231e67a78a0_0 .net "uart_comand", 1 0, L_00000231e67a8480;  1 drivers
v00000231e67a7c60_0 .net "uart_push", 0 0, v00000231e67a83e0_0;  1 drivers
v00000231e67a85c0_0 .var "wrt_en_mem", 0 0;
E_00000231e673c180 .event posedge, v00000231e6744a50_0;
L_00000231e67a8480 .part v00000231e67a7a80_0, 6, 2;
    .scope S_00000231e674cca0;
T_0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000231e6712b80_0, 0, 6;
    %end;
    .thread T_0;
    .scope S_00000231e674cca0;
T_1 ;
    %wait E_00000231e673c180;
    %load/vec4 v00000231e67a8340_0;
    %store/vec4 v00000231e674ce30_0, 0, 3;
    %load/vec4 v00000231e674ce30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
    %jmp T_1.4;
T_1.1 ;
    %load/vec4 v00000231e6744c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v00000231e6744b90_0;
    %load/vec4 v00000231e6744cd0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000231e6712b80_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
T_1.5 ;
    %load/vec4 v00000231e67a7c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v00000231e67a78a0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
T_1.9 ;
    %load/vec4 v00000231e67a78a0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_1.11, 4;
    %load/vec4 v00000231e67128d0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v00000231e6712b80_0, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
T_1.11 ;
    %load/vec4 v00000231e67a78a0_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_1.13, 4;
T_1.13 ;
T_1.7 ;
    %load/vec4 v00000231e67a7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.15, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
T_1.15 ;
    %jmp T_1.4;
T_1.2 ;
    %load/vec4 v00000231e67a7b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
T_1.17 ;
    %jmp T_1.4;
T_1.3 ;
    %load/vec4 v00000231e67a7ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.19, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000231e67a8340_0, 0, 3;
T_1.19 ;
    %jmp T_1.4;
T_1.4 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00000231e674cb10;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a82a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a7d00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a83e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8660_0, 0, 1;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v00000231e67a7f80_0, 0, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000231e67a7a80_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a8700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a80c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a7940_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_00000231e674cb10;
T_3 ;
    %delay 1, 0;
    %load/vec4 v00000231e67a82a0_0;
    %inv;
    %store/vec4 v00000231e67a82a0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000231e674cb10;
T_4 ;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a7940_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a7940_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a8020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8020_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v00000231e67a7a80_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a83e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a83e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 149, 0, 8;
    %store/vec4 v00000231e67a7a80_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a83e0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a83e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a8020_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8020_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000231e67a8160_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 65 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000231e674cb10;
T_5 ;
    %vpi_call 2 69 "$dumpfile", "qqq.vcd" {0 0 0};
    %vpi_call 2 70 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000231e674cb10 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_fsm.sv";
    "fsm.sv";
