
*** Running vivado
    with args -log Accelerator_ip_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Accelerator_ip_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Accelerator_ip_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Engineering/Projekty/FPGA/Xilinx/ip_repo/Accelerator_ip_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top Accelerator_ip_0 -part xc7z010clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6552 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 784.891 ; gain = 236.391
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Accelerator_ip_0' [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/synth/Accelerator_ip_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'Accelerator_ip_v1_0' [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter C_S_AXI_INTR_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_INTR_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Accelerator_ip_v1_0_S00_AXI' [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S00_AXI.v:287]
INFO: [Synth 8-226] default block is never used [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S00_AXI.v:652]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator_ip_v1_0_S00_AXI' (1#1) [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'Accelerator_ip_v1_0_S_AXI_INTR' [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S_AXI_INTR.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_NUM_OF_INTR bound to: 1 - type: integer 
	Parameter C_INTR_SENSITIVITY bound to: -1 - type: integer 
	Parameter C_INTR_ACTIVE_STATE bound to: -1 - type: integer 
	Parameter C_IRQ_SENSITIVITY bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE_STATE bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element intr_all_ff_reg was removed.  [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S_AXI_INTR.v:512]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator_ip_v1_0_S_AXI_INTR' (2#1) [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0_S_AXI_INTR.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator_ip_v1_0' (3#1) [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/hdl/Accelerator_ip_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Accelerator_ip_0' (4#1) [d:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.srcs/sources_1/ip/Accelerator_ip_0/synth/Accelerator_ip_0.v:56]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[31]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[30]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[29]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[28]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[27]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[26]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[25]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[24]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[23]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[22]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[21]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[20]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[19]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[18]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[17]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[16]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[15]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[14]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[13]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[12]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[11]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[10]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[9]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[8]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[7]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[6]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[5]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[4]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[3]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WDATA[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[3]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_WSTRB[0]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S_AXI_INTR has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 849.430 ; gain = 300.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 858.348 ; gain = 309.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 858.348 ; gain = 309.848
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.158 . Memory (MB): peak = 858.348 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 974.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.350 . Memory (MB): peak = 975.391 ; gain = 0.992
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 34    
	  32 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Accelerator_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 33    
	                7 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 32    
	  32 Input     32 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 5     
Module Accelerator_ip_v1_0_S_AXI_INTR 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Accelerator_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_awprot[2]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_awprot[1]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_awprot[0]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[31]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[30]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[29]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[28]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[27]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[26]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[25]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[24]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[23]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[22]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[21]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[20]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[19]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[18]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[17]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[16]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[15]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[14]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[13]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[12]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[11]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[10]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[9]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[8]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[7]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[6]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[5]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[4]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[3]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[2]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wdata[1]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wstrb[3]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wstrb[2]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wstrb[1]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_wstrb[0]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_arprot[2]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_arprot[1]
WARNING: [Synth 8-3331] design Accelerator_ip_0 has unconnected port s_axi_intr_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[1]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[2]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[3]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[4]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[5]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[6]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[7]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[8]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[9]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[10]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[11]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[12]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[13]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[14]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[15]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[16]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[17]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[18]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[19]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[20]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[21]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[22]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[23]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[24]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[25]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[26]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[27]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[28]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[29]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[30]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_rdata_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Accelerator_ip_v1_0_S_AXI_INTR_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/Accelerator_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Accelerator_ip_v1_0_S00_AXI_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/Accelerator_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/Accelerator_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/Accelerator_ip_v1_0_S00_AXI_inst /\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:36 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:49 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:41 ; elapsed = 00:00:49 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:50 . Memory (MB): peak = 975.391 ; gain = 426.891
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     3|
|2     |LUT2  |     6|
|3     |LUT3  |     4|
|4     |LUT4  |    13|
|5     |LUT5  |     5|
|6     |LUT6  |   427|
|7     |MUXF7 |   128|
|8     |FDRE  |  1096|
|9     |FDSE  |     6|
+------+------+------+

Report Instance Areas: 
+------+----------------------------------------+-------------------------------+------+
|      |Instance                                |Module                         |Cells |
+------+----------------------------------------+-------------------------------+------+
|1     |top                                     |                               |  1688|
|2     |  inst                                  |Accelerator_ip_v1_0            |  1688|
|3     |    Accelerator_ip_v1_0_S00_AXI_inst    |Accelerator_ip_v1_0_S00_AXI    |  1624|
|4     |    Accelerator_ip_v1_0_S_AXI_INTR_inst |Accelerator_ip_v1_0_S_AXI_INTR |    60|
+------+----------------------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 978.281 ; gain = 429.781
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 47 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:49 . Memory (MB): peak = 978.281 ; gain = 312.738
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 978.281 ; gain = 429.781
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 990.336 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 128 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'Accelerator_ip_0' is not ideal for floorplanning, since the cellview 'Accelerator_ip_v1_0_S00_AXI' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 990.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 97 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:58 ; elapsed = 00:01:10 . Memory (MB): peak = 990.359 ; gain = 685.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 990.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.runs/Accelerator_ip_0_synth_1/Accelerator_ip_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP Accelerator_ip_0, cache-ID = 3813264e75ebcb4f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 990.359 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Engineering/Projekty/FPGA/Xilinx/Zynq7010_qmtech/Zynq7010_qmtech.runs/Accelerator_ip_0_synth_1/Accelerator_ip_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Accelerator_ip_0_utilization_synth.rpt -pb Accelerator_ip_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat May  7 00:16:36 2022...
