{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701695915235 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701695915235 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 18:48:35 2023 " "Processing started: Mon Dec 04 18:48:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701695915235 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1701695915235 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1701695915235 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1701695915701 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1701695915702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rf-bhv " "Found design unit 1: rf-bhv" {  } { { "rf.vhd" "" { Text "C:/Users/medha/Desktop/project/rf.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925280 ""} { "Info" "ISGN_ENTITY_NAME" "1 rf " "Found entity 1: rf" {  } { { "rf.vhd" "" { Text "C:/Users/medha/Desktop/project/rf.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-completete " "Found design unit 1: CPU-completete" {  } { { "cpu.vhd" "" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925283 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "cpu.vhd" "" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend7-bhv " "Found design unit 1: sign_extend7-bhv" {  } { { "sign_extend7.vhd" "" { Text "C:/Users/medha/Desktop/project/sign_extend7.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925286 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend7 " "Found entity 1: sign_extend7" {  } { { "sign_extend7.vhd" "" { Text "C:/Users/medha/Desktop/project/sign_extend7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend10-bhv " "Found design unit 1: sign_extend10-bhv" {  } { { "sign_extend10.vhd" "" { Text "C:/Users/medha/Desktop/project/sign_extend10.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925289 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend10 " "Found entity 1: sign_extend10" {  } { { "sign_extend10.vhd" "" { Text "C:/Users/medha/Desktop/project/sign_extend10.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-bhv " "Found design unit 1: full_adder-bhv" {  } { { "full_adder.vhd" "" { Text "C:/Users/medha/Desktop/project/full_adder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925292 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/medha/Desktop/project/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_16_bit-struct " "Found design unit 1: adder_16_bit-struct" {  } { { "adder_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/adder_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925295 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_16_bit " "Found entity 1: adder_16_bit" {  } { { "adder_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/adder_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and-16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and-16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_16_bit-struct " "Found design unit 1: and_16_bit-struct" {  } { { "and-16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/and-16_bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925297 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_16_bit " "Found entity 1: and_16_bit" {  } { { "and-16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/and-16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_16_bit-struct " "Found design unit 1: or_16_bit-struct" {  } { { "or_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/or_16_bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925299 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_16_bit " "Found entity 1: or_16_bit" {  } { { "or_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/or_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imp_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file imp_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 imp_16_bit-struct " "Found design unit 1: imp_16_bit-struct" {  } { { "imp_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/imp_16_bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925303 ""} { "Info" "ISGN_ENTITY_NAME" "1 imp_16_bit " "Found entity 1: imp_16_bit" {  } { { "imp_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/imp_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul_16_bit-bhv " "Found design unit 1: mul_16_bit-bhv" {  } { { "mul_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/mul_16_bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925305 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul_16_bit " "Found entity 1: mul_16_bit" {  } { { "mul_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/mul_16_bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2x1-struct " "Found design unit 1: Mux_2x1-struct" {  } { { "mux2x1.vhd" "" { Text "C:/Users/medha/Desktop/project/mux2x1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925307 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2x1 " "Found entity 1: Mux_2x1" {  } { { "mux2x1.vhd" "" { Text "C:/Users/medha/Desktop/project/mux2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925310 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sub_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sub_16_bit-struct " "Found design unit 1: sub_16_bit-struct" {  } { { "sub_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/sub_16_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925312 ""} { "Info" "ISGN_ENTITY_NAME" "1 sub_16_bit " "Found entity 1: sub_16_bit" {  } { { "sub_16_bit.vhd" "" { Text "C:/Users/medha/Desktop/project/sub_16_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Memory-mem " "Found design unit 1: Memory-mem" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925315 ""} { "Info" "ISGN_ENTITY_NAME" "1 Memory " "Found entity 1: Memory" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-struct " "Found design unit 1: FSM-struct" {  } { { "fsm.vhd" "" { Text "C:/Users/medha/Desktop/project/fsm.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925319 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "fsm.vhd" "" { Text "C:/Users/medha/Desktop/project/fsm.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataPath-trivial " "Found design unit 1: DataPath-trivial" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925324 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataPath " "Found entity 1: DataPath" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_reg-bhv " "Found design unit 1: T_reg-bhv" {  } { { "T_register.vhd" "" { Text "C:/Users/medha/Desktop/project/T_register.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925327 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_reg " "Found entity 1: T_reg" {  } { { "T_register.vhd" "" { Text "C:/Users/medha/Desktop/project/T_register.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lshifter8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lshifter8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lshifter8-struct " "Found design unit 1: Lshifter8-struct" {  } { { "Lshifter8.vhd" "" { Text "C:/Users/medha/Desktop/project/Lshifter8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925329 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lshifter8 " "Found entity 1: Lshifter8" {  } { { "Lshifter8.vhd" "" { Text "C:/Users/medha/Desktop/project/Lshifter8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-TB_BEHAVIOR " "Found design unit 1: Testbench-TB_BEHAVIOR" {  } { { "Testbench.vhd" "" { Text "C:/Users/medha/Desktop/project/Testbench.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925331 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhd" "" { Text "C:/Users/medha/Desktop/project/Testbench.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701695925331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1701695925331 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1701695925371 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_Co cpu.vhd(30) " "Verilog HDL or VHDL warning at cpu.vhd(30): object \"alu_Co\" assigned a value but never read" {  } { { "cpu.vhd" "" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701695925372 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "opcode cpu.vhd(32) " "VHDL Signal Declaration warning at cpu.vhd(32): used implicit default value for signal \"opcode\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 32 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1701695925372 "|cpu"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "z cpu.vhd(33) " "VHDL Signal Declaration warning at cpu.vhd(33): used implicit default value for signal \"z\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu.vhd" "" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1701695925372 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataPath DataPath:Main_Data " "Elaborating entity \"DataPath\" for hierarchy \"DataPath:Main_Data\"" {  } { { "cpu.vhd" "Main_Data" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925373 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "t3_out datapath.vhd(15) " "Verilog HDL or VHDL warning at datapath.vhd(15): object \"t3_out\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701695925374 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z_flag datapath.vhd(18) " "Verilog HDL or VHDL warning at datapath.vhd(18): object \"z_flag\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701695925374 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(128) " "VHDL Process Statement warning at datapath.vhd(128): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 128 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_out datapath.vhd(129) " "VHDL Process Statement warning at datapath.vhd(129): signal \"m_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(145) " "VHDL Process Statement warning at datapath.vhd(145): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(146) " "VHDL Process Statement warning at datapath.vhd(146): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(147) " "VHDL Process Statement warning at datapath.vhd(147): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2 datapath.vhd(148) " "VHDL Process Statement warning at datapath.vhd(148): signal \"rf_d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(149) " "VHDL Process Statement warning at datapath.vhd(149): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(169) " "VHDL Process Statement warning at datapath.vhd(169): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 169 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(170) " "VHDL Process Statement warning at datapath.vhd(170): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out datapath.vhd(171) " "VHDL Process Statement warning at datapath.vhd(171): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c datapath.vhd(172) " "VHDL Process Statement warning at datapath.vhd(172): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 172 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code datapath.vhd(187) " "VHDL Process Statement warning at datapath.vhd(187): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "op_code datapath.vhd(188) " "VHDL Process Statement warning at datapath.vhd(188): signal \"op_code\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(194) " "VHDL Process Statement warning at datapath.vhd(194): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 194 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c datapath.vhd(197) " "VHDL Process Statement warning at datapath.vhd(197): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 197 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(211) " "VHDL Process Statement warning at datapath.vhd(211): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(212) " "VHDL Process Statement warning at datapath.vhd(212): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 212 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(213) " "VHDL Process Statement warning at datapath.vhd(213): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out datapath.vhd(214) " "VHDL Process Statement warning at datapath.vhd(214): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 214 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(215) " "VHDL Process Statement warning at datapath.vhd(215): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(232) " "VHDL Process Statement warning at datapath.vhd(232): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 232 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se7_out datapath.vhd(233) " "VHDL Process Statement warning at datapath.vhd(233): signal \"se7_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925376 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(234) " "VHDL Process Statement warning at datapath.vhd(234): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 234 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(235) " "VHDL Process Statement warning at datapath.vhd(235): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 235 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(250) " "VHDL Process Statement warning at datapath.vhd(250): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 250 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se7_out datapath.vhd(251) " "VHDL Process Statement warning at datapath.vhd(251): signal \"se7_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "l8_out datapath.vhd(252) " "VHDL Process Statement warning at datapath.vhd(252): signal \"l8_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(253) " "VHDL Process Statement warning at datapath.vhd(253): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 253 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(254) " "VHDL Process Statement warning at datapath.vhd(254): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 254 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(270) " "VHDL Process Statement warning at datapath.vhd(270): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 270 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(271) " "VHDL Process Statement warning at datapath.vhd(271): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(272) " "VHDL Process Statement warning at datapath.vhd(272): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 272 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2 datapath.vhd(273) " "VHDL Process Statement warning at datapath.vhd(273): signal \"rf_d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 273 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(290) " "VHDL Process Statement warning at datapath.vhd(290): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 290 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out datapath.vhd(291) " "VHDL Process Statement warning at datapath.vhd(291): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 291 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(292) " "VHDL Process Statement warning at datapath.vhd(292): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 292 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(293) " "VHDL Process Statement warning at datapath.vhd(293): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out datapath.vhd(294) " "VHDL Process Statement warning at datapath.vhd(294): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c datapath.vhd(296) " "VHDL Process Statement warning at datapath.vhd(296): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 296 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(313) " "VHDL Process Statement warning at datapath.vhd(313): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 313 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out datapath.vhd(314) " "VHDL Process Statement warning at datapath.vhd(314): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 314 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(315) " "VHDL Process Statement warning at datapath.vhd(315): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c datapath.vhd(318) " "VHDL Process Statement warning at datapath.vhd(318): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 318 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(333) " "VHDL Process Statement warning at datapath.vhd(333): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 333 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(334) " "VHDL Process Statement warning at datapath.vhd(334): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 334 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(335) " "VHDL Process Statement warning at datapath.vhd(335): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 335 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(336) " "VHDL Process Statement warning at datapath.vhd(336): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 336 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out datapath.vhd(337) " "VHDL Process Statement warning at datapath.vhd(337): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 337 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925377 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(351) " "VHDL Process Statement warning at datapath.vhd(351): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 351 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t2_out datapath.vhd(352) " "VHDL Process Statement warning at datapath.vhd(352): signal \"t2_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 352 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c datapath.vhd(354) " "VHDL Process Statement warning at datapath.vhd(354): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 354 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(369) " "VHDL Process Statement warning at datapath.vhd(369): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 369 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "m_out datapath.vhd(370) " "VHDL Process Statement warning at datapath.vhd(370): signal \"m_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 370 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(383) " "VHDL Process Statement warning at datapath.vhd(383): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(384) " "VHDL Process Statement warning at datapath.vhd(384): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "t1_out datapath.vhd(385) " "VHDL Process Statement warning at datapath.vhd(385): signal \"t1_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(400) " "VHDL Process Statement warning at datapath.vhd(400): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 400 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d2 datapath.vhd(401) " "VHDL Process Statement warning at datapath.vhd(401): signal \"rf_d2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925378 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(402) " "VHDL Process Statement warning at datapath.vhd(402): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 402 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "se10_out datapath.vhd(403) " "VHDL Process Statement warning at datapath.vhd(403): signal \"se10_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 403 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "alu_c datapath.vhd(404) " "VHDL Process Statement warning at datapath.vhd(404): signal \"alu_c\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 404 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(419) " "VHDL Process Statement warning at datapath.vhd(419): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(420) " "VHDL Process Statement warning at datapath.vhd(420): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 420 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ir_out datapath.vhd(434) " "VHDL Process Statement warning at datapath.vhd(434): signal \"ir_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 434 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rf_d1 datapath.vhd(436) " "VHDL Process Statement warning at datapath.vhd(436): signal \"rf_d1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 436 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925379 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a1 datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"rf_a1\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925380 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"m_a\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925380 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ir_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"ir_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_3 datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"enable_3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_ctrl datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"alu_ctrl\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a2 datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"rf_a2\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t1_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"t1_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t2_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"t2_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_a3 datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"rf_a3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op_code datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"op_code\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"alu_a\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925381 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "t3_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"t3_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925382 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rf_d3 datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"rf_d3\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925382 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se10_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"se10_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925382 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "se7_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"se7_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925382 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "l8_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"l8_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925382 "|cpu|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_in datapath.vhd(105) " "VHDL Process Statement warning at datapath.vhd(105): inferring latch(es) for signal or variable \"m_in\", which holds its previous value in one or more paths through the process" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925382 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[0\] datapath.vhd(105) " "Inferred latch for \"m_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925383 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[1\] datapath.vhd(105) " "Inferred latch for \"m_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925383 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[2\] datapath.vhd(105) " "Inferred latch for \"m_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925383 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[3\] datapath.vhd(105) " "Inferred latch for \"m_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[4\] datapath.vhd(105) " "Inferred latch for \"m_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[5\] datapath.vhd(105) " "Inferred latch for \"m_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[6\] datapath.vhd(105) " "Inferred latch for \"m_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[7\] datapath.vhd(105) " "Inferred latch for \"m_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[8\] datapath.vhd(105) " "Inferred latch for \"m_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[9\] datapath.vhd(105) " "Inferred latch for \"m_in\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[10\] datapath.vhd(105) " "Inferred latch for \"m_in\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[11\] datapath.vhd(105) " "Inferred latch for \"m_in\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[12\] datapath.vhd(105) " "Inferred latch for \"m_in\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[13\] datapath.vhd(105) " "Inferred latch for \"m_in\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[14\] datapath.vhd(105) " "Inferred latch for \"m_in\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[15\] datapath.vhd(105) " "Inferred latch for \"m_in\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[0\] datapath.vhd(105) " "Inferred latch for \"l8_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[1\] datapath.vhd(105) " "Inferred latch for \"l8_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925384 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[2\] datapath.vhd(105) " "Inferred latch for \"l8_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[3\] datapath.vhd(105) " "Inferred latch for \"l8_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[4\] datapath.vhd(105) " "Inferred latch for \"l8_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[5\] datapath.vhd(105) " "Inferred latch for \"l8_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[6\] datapath.vhd(105) " "Inferred latch for \"l8_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[7\] datapath.vhd(105) " "Inferred latch for \"l8_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[8\] datapath.vhd(105) " "Inferred latch for \"l8_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[9\] datapath.vhd(105) " "Inferred latch for \"l8_in\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[10\] datapath.vhd(105) " "Inferred latch for \"l8_in\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[11\] datapath.vhd(105) " "Inferred latch for \"l8_in\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[12\] datapath.vhd(105) " "Inferred latch for \"l8_in\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[13\] datapath.vhd(105) " "Inferred latch for \"l8_in\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[14\] datapath.vhd(105) " "Inferred latch for \"l8_in\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "l8_in\[15\] datapath.vhd(105) " "Inferred latch for \"l8_in\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[0\] datapath.vhd(105) " "Inferred latch for \"se7_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[1\] datapath.vhd(105) " "Inferred latch for \"se7_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925385 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[2\] datapath.vhd(105) " "Inferred latch for \"se7_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[3\] datapath.vhd(105) " "Inferred latch for \"se7_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[4\] datapath.vhd(105) " "Inferred latch for \"se7_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[5\] datapath.vhd(105) " "Inferred latch for \"se7_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[6\] datapath.vhd(105) " "Inferred latch for \"se7_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[7\] datapath.vhd(105) " "Inferred latch for \"se7_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se7_in\[8\] datapath.vhd(105) " "Inferred latch for \"se7_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[0\] datapath.vhd(105) " "Inferred latch for \"se10_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[1\] datapath.vhd(105) " "Inferred latch for \"se10_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[2\] datapath.vhd(105) " "Inferred latch for \"se10_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[3\] datapath.vhd(105) " "Inferred latch for \"se10_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[4\] datapath.vhd(105) " "Inferred latch for \"se10_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "se10_in\[5\] datapath.vhd(105) " "Inferred latch for \"se10_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[0\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[1\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[2\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925386 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[3\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[4\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[5\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[6\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[7\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[8\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[9\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[10\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[11\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[12\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[13\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925387 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[14\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_d3\[15\] datapath.vhd(105) " "Inferred latch for \"rf_d3\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[0\] datapath.vhd(105) " "Inferred latch for \"t3_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[1\] datapath.vhd(105) " "Inferred latch for \"t3_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[2\] datapath.vhd(105) " "Inferred latch for \"t3_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[3\] datapath.vhd(105) " "Inferred latch for \"t3_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[4\] datapath.vhd(105) " "Inferred latch for \"t3_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[5\] datapath.vhd(105) " "Inferred latch for \"t3_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[6\] datapath.vhd(105) " "Inferred latch for \"t3_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925388 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[7\] datapath.vhd(105) " "Inferred latch for \"t3_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[8\] datapath.vhd(105) " "Inferred latch for \"t3_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[9\] datapath.vhd(105) " "Inferred latch for \"t3_in\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[10\] datapath.vhd(105) " "Inferred latch for \"t3_in\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[11\] datapath.vhd(105) " "Inferred latch for \"t3_in\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[12\] datapath.vhd(105) " "Inferred latch for \"t3_in\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[13\] datapath.vhd(105) " "Inferred latch for \"t3_in\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[14\] datapath.vhd(105) " "Inferred latch for \"t3_in\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t3_in\[15\] datapath.vhd(105) " "Inferred latch for \"t3_in\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] datapath.vhd(105) " "Inferred latch for \"alu_b\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] datapath.vhd(105) " "Inferred latch for \"alu_b\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] datapath.vhd(105) " "Inferred latch for \"alu_b\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] datapath.vhd(105) " "Inferred latch for \"alu_b\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] datapath.vhd(105) " "Inferred latch for \"alu_b\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] datapath.vhd(105) " "Inferred latch for \"alu_b\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] datapath.vhd(105) " "Inferred latch for \"alu_b\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] datapath.vhd(105) " "Inferred latch for \"alu_b\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] datapath.vhd(105) " "Inferred latch for \"alu_b\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] datapath.vhd(105) " "Inferred latch for \"alu_b\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] datapath.vhd(105) " "Inferred latch for \"alu_b\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925389 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] datapath.vhd(105) " "Inferred latch for \"alu_b\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] datapath.vhd(105) " "Inferred latch for \"alu_b\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] datapath.vhd(105) " "Inferred latch for \"alu_b\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] datapath.vhd(105) " "Inferred latch for \"alu_b\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] datapath.vhd(105) " "Inferred latch for \"alu_b\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] datapath.vhd(105) " "Inferred latch for \"alu_a\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] datapath.vhd(105) " "Inferred latch for \"alu_a\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] datapath.vhd(105) " "Inferred latch for \"alu_a\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] datapath.vhd(105) " "Inferred latch for \"alu_a\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] datapath.vhd(105) " "Inferred latch for \"alu_a\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] datapath.vhd(105) " "Inferred latch for \"alu_a\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925391 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] datapath.vhd(105) " "Inferred latch for \"alu_a\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] datapath.vhd(105) " "Inferred latch for \"alu_a\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] datapath.vhd(105) " "Inferred latch for \"alu_a\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] datapath.vhd(105) " "Inferred latch for \"alu_a\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] datapath.vhd(105) " "Inferred latch for \"alu_a\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] datapath.vhd(105) " "Inferred latch for \"alu_a\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] datapath.vhd(105) " "Inferred latch for \"alu_a\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] datapath.vhd(105) " "Inferred latch for \"alu_a\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] datapath.vhd(105) " "Inferred latch for \"alu_a\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] datapath.vhd(105) " "Inferred latch for \"alu_a\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[0\] datapath.vhd(105) " "Inferred latch for \"op_code\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[1\] datapath.vhd(105) " "Inferred latch for \"op_code\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925392 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[2\] datapath.vhd(105) " "Inferred latch for \"op_code\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op_code\[3\] datapath.vhd(105) " "Inferred latch for \"op_code\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[0\] datapath.vhd(105) " "Inferred latch for \"rf_a3\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[1\] datapath.vhd(105) " "Inferred latch for \"rf_a3\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a3\[2\] datapath.vhd(105) " "Inferred latch for \"rf_a3\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[0\] datapath.vhd(105) " "Inferred latch for \"t2_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[1\] datapath.vhd(105) " "Inferred latch for \"t2_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[2\] datapath.vhd(105) " "Inferred latch for \"t2_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925393 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[3\] datapath.vhd(105) " "Inferred latch for \"t2_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925394 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[4\] datapath.vhd(105) " "Inferred latch for \"t2_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925394 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[5\] datapath.vhd(105) " "Inferred latch for \"t2_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925394 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[6\] datapath.vhd(105) " "Inferred latch for \"t2_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925394 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[7\] datapath.vhd(105) " "Inferred latch for \"t2_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[8\] datapath.vhd(105) " "Inferred latch for \"t2_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[9\] datapath.vhd(105) " "Inferred latch for \"t2_in\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[10\] datapath.vhd(105) " "Inferred latch for \"t2_in\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[11\] datapath.vhd(105) " "Inferred latch for \"t2_in\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[12\] datapath.vhd(105) " "Inferred latch for \"t2_in\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[13\] datapath.vhd(105) " "Inferred latch for \"t2_in\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[14\] datapath.vhd(105) " "Inferred latch for \"t2_in\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t2_in\[15\] datapath.vhd(105) " "Inferred latch for \"t2_in\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[0\] datapath.vhd(105) " "Inferred latch for \"t1_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[1\] datapath.vhd(105) " "Inferred latch for \"t1_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[2\] datapath.vhd(105) " "Inferred latch for \"t1_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[3\] datapath.vhd(105) " "Inferred latch for \"t1_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[4\] datapath.vhd(105) " "Inferred latch for \"t1_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925395 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[5\] datapath.vhd(105) " "Inferred latch for \"t1_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[6\] datapath.vhd(105) " "Inferred latch for \"t1_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[7\] datapath.vhd(105) " "Inferred latch for \"t1_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[8\] datapath.vhd(105) " "Inferred latch for \"t1_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[9\] datapath.vhd(105) " "Inferred latch for \"t1_in\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[10\] datapath.vhd(105) " "Inferred latch for \"t1_in\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[11\] datapath.vhd(105) " "Inferred latch for \"t1_in\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[12\] datapath.vhd(105) " "Inferred latch for \"t1_in\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[13\] datapath.vhd(105) " "Inferred latch for \"t1_in\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[14\] datapath.vhd(105) " "Inferred latch for \"t1_in\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "t1_in\[15\] datapath.vhd(105) " "Inferred latch for \"t1_in\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[0\] datapath.vhd(105) " "Inferred latch for \"rf_a2\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[1\] datapath.vhd(105) " "Inferred latch for \"rf_a2\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a2\[2\] datapath.vhd(105) " "Inferred latch for \"rf_a2\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[0\] datapath.vhd(105) " "Inferred latch for \"alu_ctrl\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[1\] datapath.vhd(105) " "Inferred latch for \"alu_ctrl\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925396 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[2\] datapath.vhd(105) " "Inferred latch for \"alu_ctrl\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_ctrl\[3\] datapath.vhd(105) " "Inferred latch for \"alu_ctrl\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_3 datapath.vhd(105) " "Inferred latch for \"enable_3\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[0\] datapath.vhd(105) " "Inferred latch for \"ir_in\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[1\] datapath.vhd(105) " "Inferred latch for \"ir_in\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[2\] datapath.vhd(105) " "Inferred latch for \"ir_in\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[3\] datapath.vhd(105) " "Inferred latch for \"ir_in\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[4\] datapath.vhd(105) " "Inferred latch for \"ir_in\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[5\] datapath.vhd(105) " "Inferred latch for \"ir_in\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[6\] datapath.vhd(105) " "Inferred latch for \"ir_in\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[7\] datapath.vhd(105) " "Inferred latch for \"ir_in\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[8\] datapath.vhd(105) " "Inferred latch for \"ir_in\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925397 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[9\] datapath.vhd(105) " "Inferred latch for \"ir_in\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[10\] datapath.vhd(105) " "Inferred latch for \"ir_in\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[11\] datapath.vhd(105) " "Inferred latch for \"ir_in\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[12\] datapath.vhd(105) " "Inferred latch for \"ir_in\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[13\] datapath.vhd(105) " "Inferred latch for \"ir_in\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[14\] datapath.vhd(105) " "Inferred latch for \"ir_in\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ir_in\[15\] datapath.vhd(105) " "Inferred latch for \"ir_in\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[0\] datapath.vhd(105) " "Inferred latch for \"m_a\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[1\] datapath.vhd(105) " "Inferred latch for \"m_a\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[2\] datapath.vhd(105) " "Inferred latch for \"m_a\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925398 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[3\] datapath.vhd(105) " "Inferred latch for \"m_a\[3\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[4\] datapath.vhd(105) " "Inferred latch for \"m_a\[4\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[5\] datapath.vhd(105) " "Inferred latch for \"m_a\[5\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[6\] datapath.vhd(105) " "Inferred latch for \"m_a\[6\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[7\] datapath.vhd(105) " "Inferred latch for \"m_a\[7\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[8\] datapath.vhd(105) " "Inferred latch for \"m_a\[8\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[9\] datapath.vhd(105) " "Inferred latch for \"m_a\[9\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[10\] datapath.vhd(105) " "Inferred latch for \"m_a\[10\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[11\] datapath.vhd(105) " "Inferred latch for \"m_a\[11\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[12\] datapath.vhd(105) " "Inferred latch for \"m_a\[12\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[13\] datapath.vhd(105) " "Inferred latch for \"m_a\[13\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[14\] datapath.vhd(105) " "Inferred latch for \"m_a\[14\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[15\] datapath.vhd(105) " "Inferred latch for \"m_a\[15\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925399 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1\[0\] datapath.vhd(105) " "Inferred latch for \"rf_a1\[0\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925400 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1\[1\] datapath.vhd(105) " "Inferred latch for \"rf_a1\[1\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925400 "|cpu|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rf_a1\[2\] datapath.vhd(105) " "Inferred latch for \"rf_a1\[2\]\" at datapath.vhd(105)" {  } { { "datapath.vhd" "" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 105 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925400 "|cpu|DataPath:Main_Data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_reg DataPath:Main_Data\|T_reg:T1 " "Elaborating entity \"T_reg\" for hierarchy \"DataPath:Main_Data\|T_reg:T1\"" {  } { { "datapath.vhd" "T1" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925453 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable T_register.vhd(17) " "VHDL Process Statement warning at T_register.vhd(17): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T_register.vhd" "" { Text "C:/Users/medha/Desktop/project/T_register.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925454 "|cpu|DataPath:Main_Data|T_reg:T1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage T_register.vhd(20) " "VHDL Process Statement warning at T_register.vhd(20): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "T_register.vhd" "" { Text "C:/Users/medha/Desktop/project/T_register.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925454 "|cpu|DataPath:Main_Data|T_reg:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rf DataPath:Main_Data\|rf:reg_file " "Elaborating entity \"rf\" for hierarchy \"DataPath:Main_Data\|rf:reg_file\"" {  } { { "datapath.vhd" "reg_file" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend7 DataPath:Main_Data\|sign_extend7:se7 " "Elaborating entity \"sign_extend7\" for hierarchy \"DataPath:Main_Data\|sign_extend7:se7\"" {  } { { "datapath.vhd" "se7" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend10 DataPath:Main_Data\|sign_extend10:se10 " "Elaborating entity \"sign_extend10\" for hierarchy \"DataPath:Main_Data\|sign_extend10:se10\"" {  } { { "datapath.vhd" "se10" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lshifter8 DataPath:Main_Data\|Lshifter8:l8 " "Elaborating entity \"Lshifter8\" for hierarchy \"DataPath:Main_Data\|Lshifter8:l8\"" {  } { { "datapath.vhd" "l8" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory DataPath:Main_Data\|Memory:mem " "Elaborating entity \"Memory\" for hierarchy \"DataPath:Main_Data\|Memory:mem\"" {  } { { "datapath.vhd" "mem" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925469 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memo Memory.vhd(23) " "VHDL Process Statement warning at Memory.vhd(23): signal \"memo\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_out Memory.vhd(19) " "VHDL Process Statement warning at Memory.vhd(19): inferring latch(es) for signal or variable \"mem_out\", which holds its previous value in one or more paths through the process" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[0\] Memory.vhd(19) " "Inferred latch for \"mem_out\[0\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[1\] Memory.vhd(19) " "Inferred latch for \"mem_out\[1\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[2\] Memory.vhd(19) " "Inferred latch for \"mem_out\[2\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[3\] Memory.vhd(19) " "Inferred latch for \"mem_out\[3\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[4\] Memory.vhd(19) " "Inferred latch for \"mem_out\[4\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[5\] Memory.vhd(19) " "Inferred latch for \"mem_out\[5\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[6\] Memory.vhd(19) " "Inferred latch for \"mem_out\[6\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[7\] Memory.vhd(19) " "Inferred latch for \"mem_out\[7\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[8\] Memory.vhd(19) " "Inferred latch for \"mem_out\[8\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[9\] Memory.vhd(19) " "Inferred latch for \"mem_out\[9\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[10\] Memory.vhd(19) " "Inferred latch for \"mem_out\[10\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[11\] Memory.vhd(19) " "Inferred latch for \"mem_out\[11\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[12\] Memory.vhd(19) " "Inferred latch for \"mem_out\[12\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[13\] Memory.vhd(19) " "Inferred latch for \"mem_out\[13\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[14\] Memory.vhd(19) " "Inferred latch for \"mem_out\[14\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[15\] Memory.vhd(19) " "Inferred latch for \"mem_out\[15\]\" at Memory.vhd(19)" {  } { { "Memory.vhd" "" { Text "C:/Users/medha/Desktop/project/Memory.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1701695925469 "|Memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu DataPath:Main_Data\|alu:alu_comp " "Elaborating entity \"alu\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\"" {  } { { "datapath.vhd" "alu_comp" { Text "C:/Users/medha/Desktop/project/datapath.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925470 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s6 ALU.vhd(59) " "Verilog HDL or VHDL warning at ALU.vhd(59): object \"s6\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701695925472 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s7 ALU.vhd(59) " "Verilog HDL or VHDL warning at ALU.vhd(59): object \"s7\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1701695925472 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 ALU.vhd(95) " "VHDL Process Statement warning at ALU.vhd(95): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925472 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s1 ALU.vhd(96) " "VHDL Process Statement warning at ALU.vhd(96): signal \"s1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s8 ALU.vhd(101) " "VHDL Process Statement warning at ALU.vhd(101): signal \"s8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s8 ALU.vhd(102) " "VHDL Process Statement warning at ALU.vhd(102): signal \"s8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 ALU.vhd(107) " "VHDL Process Statement warning at ALU.vhd(107): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s2 ALU.vhd(108) " "VHDL Process Statement warning at ALU.vhd(108): signal \"s2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 108 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 ALU.vhd(113) " "VHDL Process Statement warning at ALU.vhd(113): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s3 ALU.vhd(114) " "VHDL Process Statement warning at ALU.vhd(114): signal \"s3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 ALU.vhd(119) " "VHDL Process Statement warning at ALU.vhd(119): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s4 ALU.vhd(120) " "VHDL Process Statement warning at ALU.vhd(120): signal \"s4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 ALU.vhd(125) " "VHDL Process Statement warning at ALU.vhd(125): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s5 ALU.vhd(126) " "VHDL Process Statement warning at ALU.vhd(126): signal \"s5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925473 "|cpu|DataPath:Main_Data|alu:alu_comp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_16_bit DataPath:Main_Data\|alu:alu_comp\|adder_16_bit:add_instance " "Elaborating entity \"adder_16_bit\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|adder_16_bit:add_instance\"" {  } { { "ALU.vhd" "add_instance" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder DataPath:Main_Data\|alu:alu_comp\|adder_16_bit:add_instance\|full_adder:fadd0 " "Elaborating entity \"full_adder\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|adder_16_bit:add_instance\|full_adder:fadd0\"" {  } { { "adder_16_bit.vhd" "fadd0" { Text "C:/Users/medha/Desktop/project/adder_16_bit.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_16_bit DataPath:Main_Data\|alu:alu_comp\|sub_16_bit:sub_instance " "Elaborating entity \"sub_16_bit\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|sub_16_bit:sub_instance\"" {  } { { "ALU.vhd" "sub_instance" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_16_bit DataPath:Main_Data\|alu:alu_comp\|and_16_bit:and_instance " "Elaborating entity \"and_16_bit\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|and_16_bit:and_instance\"" {  } { { "ALU.vhd" "and_instance" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imp_16_bit DataPath:Main_Data\|alu:alu_comp\|imp_16_bit:imp_16_instance " "Elaborating entity \"imp_16_bit\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|imp_16_bit:imp_16_instance\"" {  } { { "ALU.vhd" "imp_16_instance" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_16_bit DataPath:Main_Data\|alu:alu_comp\|or_16_bit:or_16_instance " "Elaborating entity \"or_16_bit\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|or_16_bit:or_16_instance\"" {  } { { "ALU.vhd" "or_16_instance" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_16_bit DataPath:Main_Data\|alu:alu_comp\|mul_16_bit:mul_16_instance " "Elaborating entity \"mul_16_bit\" for hierarchy \"DataPath:Main_Data\|alu:alu_comp\|mul_16_bit:mul_16_instance\"" {  } { { "ALU.vhd" "mul_16_instance" { Text "C:/Users/medha/Desktop/project/ALU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:Main_FSM " "Elaborating entity \"FSM\" for hierarchy \"FSM:Main_FSM\"" {  } { { "cpu.vhd" "Main_FSM" { Text "C:/Users/medha/Desktop/project/cpu.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1701695925497 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z fsm.vhd(121) " "VHDL Process Statement warning at fsm.vhd(121): signal \"z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm.vhd" "" { Text "C:/Users/medha/Desktop/project/fsm.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1701695925497 "|fsm"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 108 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 108 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701695925642 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 04 18:48:45 2023 " "Processing ended: Mon Dec 04 18:48:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701695925642 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701695925642 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701695925642 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1701695925642 ""}
