{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1521069831620 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1521069831625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 14 19:23:51 2018 " "Processing started: Wed Mar 14 19:23:51 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1521069831625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521069831625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProj -c FinalProj" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521069831625 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1521069831913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FinalProj.v 3 3 " "Found 3 design units, including 3 entities, in source file FinalProj.v" { { "Info" "ISGN_ENTITY_NAME" "1 FinalProj " "Found entity 1: FinalProj" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521069839674 ""} { "Info" "ISGN_ENTITY_NAME" "2 single_lane " "Found entity 2: single_lane" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521069839674 ""} { "Info" "ISGN_ENTITY_NAME" "3 hex_display " "Found entity 3: hex_display" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1521069839674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1521069839674 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "l1 FinalProj.v(35) " "Verilog HDL Implicit Net warning at FinalProj.v(35): created implicit net for \"l1\"" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521069839675 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HEX1 FinalProj.v(43) " "Verilog HDL Implicit Net warning at FinalProj.v(43): created implicit net for \"HEX1\"" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521069839675 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FinalProj " "Elaborating entity \"FinalProj\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1521069839765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_lane single_lane:sl " "Elaborating entity \"single_lane\" for hierarchy \"single_lane:sl\"" {  } { { "FinalProj.v" "sl" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521069839791 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 FinalProj.v(50) " "Verilog HDL assignment warning at FinalProj.v(50): truncated value with size 32 to match size of target (26)" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1521069839793 "|FinalProj|single_lane:sl"}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT" "FinalProj.v(62) " "Verilog HDL unsupported feature error at FinalProj.v(62): Procedural Continuous Assignment to register is not supported" {  } { { "FinalProj.v" "" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 62 0 0 } }  } 0 10043 "Verilog HDL unsupported feature error at %1!s!: Procedural Continuous Assignment to register is not supported" 0 0 "Analysis & Synthesis" 0 -1 1521069839794 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "single_lane:sl " "Can't elaborate user hierarchy \"single_lane:sl\"" {  } { { "FinalProj.v" "sl" { Text "/courses/courses/cscb58w18/walisadi/FinalProj.v" 5 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1521069839795 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1169 " "Peak virtual memory: 1169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1521069839954 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Mar 14 19:23:59 2018 " "Processing ended: Wed Mar 14 19:23:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1521069839954 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1521069839954 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1521069839954 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521069839954 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1521069840114 ""}
