[INF:CM0023] Creating log file ../../build/regression/PackageOrder/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

[INF:PP0122] Preprocessing source file "dut.sv".

[INF:PA0201] Parsing source file "dut.sv".

[WRN:PA0205] dut.sv:1:1: No timescale set for "B".

[WRN:PA0205] dut.sv:5:1: No timescale set for "D".

[WRN:PA0205] dut.sv:10:1: No timescale set for "A".

[INF:CP0300] Compilation...

[INF:CP0301] dut.sv:1:1: Compile package "B".

[INF:CP0301] dut.sv:5:1: Compile package "D".

[INF:CP0301] dut.sv:10:1: Compile package "A".

[INF:EL0526] Design Elaboration...

Instance tree:

[NTE:EL0508] Nb Top level modules: 0.

[NTE:EL0509] Max instance depth: 0.

[NTE:EL0510] Nb instances: 0.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0708] Writing UHDM DB: ../../build/regression/PackageOrder/slpp_unit/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/PackageOrder/slpp_unit/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/PackageOrder/slpp_unit/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (unnamed)
|vpiName:unnamed
|uhdmallPackages:
\_package: B (B::), file:dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:B
  |vpiFullName:B::
  |vpiTypedef:
  \_logic_typespec: (B::C), line:2:11, endln:2:16
    |vpiParent:
    \_package: B (B::), file:dut.sv, line:1:1, endln:3:11
    |vpiName:B::C
    |vpiInstance:
    \_package: B (B::), file:dut.sv, line:1:1, endln:3:11
  |vpiDefName:B
|uhdmallPackages:
\_package: D (D::), file:dut.sv, line:5:1, endln:7:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:D
  |vpiFullName:D::
  |vpiTypedef:
  \_logic_typespec: (B::C), line:2:11, endln:2:16
    |vpiParent:
    \_package: A (A::), file:dut.sv, line:10:1, endln:12:11
    |vpiName:B::C
    |vpiInstance:
    \_package: A (A::), file:dut.sv, line:10:1, endln:12:11
  |vpiTypedef:
  \_import_typespec: (B), line:6:10, endln:6:14
  |vpiDefName:D
|uhdmallPackages:
\_package: A (A::), file:dut.sv, line:10:1, endln:12:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:A
  |vpiFullName:A::
  |vpiTypedef:
  \_logic_typespec: (B::C), line:2:11, endln:2:16
  |vpiTypedef:
  \_import_typespec: (D), line:11:10, endln:11:14
  |vpiDefName:A
|uhdmtopPackages:
\_package: B (B::), file:dut.sv, line:1:1, endln:3:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:B
  |vpiFullName:B::
  |vpiTypedef:
  \_logic_typespec: (B::C), line:2:11, endln:2:16
  |vpiDefName:B
  |vpiTop:1
|uhdmtopPackages:
\_package: D (D::), file:dut.sv, line:5:1, endln:7:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:D
  |vpiFullName:D::
  |vpiTypedef:
  \_logic_typespec: (B::C), line:2:11, endln:2:16
  |vpiTypedef:
  \_import_typespec: (B), line:6:10, endln:6:14
  |vpiDefName:D
  |vpiTop:1
|uhdmtopPackages:
\_package: A (A::), file:dut.sv, line:10:1, endln:12:11
  |vpiParent:
  \_design: (unnamed)
  |vpiName:A
  |vpiFullName:A::
  |vpiTypedef:
  \_logic_typespec: (B::C), line:2:11, endln:2:16
  |vpiTypedef:
  \_import_typespec: (D), line:11:10, endln:11:14
  |vpiDefName:A
  |vpiTop:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 4


[roundtrip]: ${SURELOG_DIR}/tests/PackageOrder/dut.sv | ${SURELOG_DIR}/build/regression/PackageOrder/roundtrip/dut_000.sv | 0 | 12 | 

