#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec 13 13:53:12 2023
# Process ID: 13936
# Current directory: C:/Users/smj59/final_real/final_real
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2208 C:\Users\smj59\final_real\final_real\final_real.xpr
# Log file: C:/Users/smj59/final_real/final_real/vivado.log
# Journal file: C:/Users/smj59/final_real/final_real\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/smj59/final_real/final_real/final_real.xpr
open_project C:/Users/smj59/final_real/final_real/final_real.xpr
create_project project_14 C:/Users/smj59/project_14 -part xc7a100tcsg324-1
add_files -norecurse {C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/clk_wiz_1_1/clk_wiz_1.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci}
add_files -norecurse {C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/bcdto8segment_dataflow.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/seg.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/apple.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/fsm.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/turn.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/snake.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/audio.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/debounce_pulse.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/top.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/ps2_kbd_new.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/display.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/score.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/pwm.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/vga_sync_generator.v C:/Users/smj59/final_real/final_real/final_real.srcs/sources_1/new/ps2_kbd_top.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {148.5} CONFIG.MMCM_DIVCLK_DIVIDE {4} CONFIG.MMCM_CLKFBOUT_MULT_F {37.125} CONFIG.MMCM_CLKOUT0_DIVIDE_F {6.250} CONFIG.CLKOUT1_JITTER {217.614} CONFIG.CLKOUT1_PHASE_ERROR {245.344}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {1016400} CONFIG.Read_Width_A {1} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/smj59/final_real/final_real/finalintro.coe} CONFIG.Port_A_Write_Rate {0}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 4 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_1 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Write_Width_A {11} CONFIG.Write_Depth_A {64} CONFIG.Read_Width_A {11} CONFIG.Write_Width_B {11} CONFIG.Read_Width_B {11} CONFIG.Load_Init_File {true} CONFIG.Coe_File {C:/Users/smj59/final_real/final_real/LUT_sinefull.coe}] [get_ips blk_mem_gen_1]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_1] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci]
launch_runs -jobs 4 blk_mem_gen_1_synth_1
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/blk_mem_gen_1/blk_mem_gen_1.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_0 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_0]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
catch { config_ip_cache -export [get_ips -all c_counter_binary_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci]
launch_runs -jobs 4 c_counter_binary_0_synth_1
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_1 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_1]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci]
catch { config_ip_cache -export [get_ips -all c_counter_binary_1] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci]
launch_runs -jobs 4 c_counter_binary_1_synth_1
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_2 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_2]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
catch { config_ip_cache -export [get_ips -all c_counter_binary_2] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci]
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_2/c_counter_binary_2.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
create_ip -name c_counter_binary -vendor xilinx.com -library ip -version 12.0 -module_name c_counter_binary_3 -dir c:/Users/smj59/project_14/project_14.srcs/sources_1/ip
set_property -dict [list CONFIG.Output_Width {4} CONFIG.Restrict_Count {true} CONFIG.Final_Count_Value {9} CONFIG.Sync_Threshold_Output {true} CONFIG.Threshold_Value {9} CONFIG.CE {true} CONFIG.SCLR {true}] [get_ips c_counter_binary_3]
generate_target {instantiation_template} [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
catch { config_ip_cache -export [get_ips -all c_counter_binary_3] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci]
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/c_counter_binary_3/c_counter_binary_3.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
add_files -fileset constrs_1 -norecurse C:/Users/smj59/Downloads/Nexys-A7-100T-Master.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property -dict [list CONFIG.USE_LOCKED {false} CONFIG.USE_RESET {false}] [get_ips clk_wiz_0]
generate_target all [get_files  c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
reset_run clk_wiz_0_synth_1
launch_runs -jobs 4 clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/Users/smj59/project_14/project_14.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/Users/smj59/project_14/project_14.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/smj59/project_14/project_14.ip_user_files -ipstatic_source_dir C:/Users/smj59/project_14/project_14.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/smj59/project_14/project_14.cache/compile_simlib/modelsim} {questa=C:/Users/smj59/project_14/project_14.cache/compile_simlib/questa} {riviera=C:/Users/smj59/project_14/project_14.cache/compile_simlib/riviera} {activehdl=C:/Users/smj59/project_14/project_14.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_run synth_1 -name synth_1
close_design
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/smj59/project_14/project_14.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
close_hw
