$date
	Fri Aug 16 22:03:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Test_tb $end
$var wire 1 ! parity_bit_ref $end
$var wire 1 " parity_bit $end
$var reg 1 # clk $end
$var reg 1 $ cs $end
$var reg 1 % in $end
$var reg 1 & pass $end
$var reg 1 ' reset $end
$var reg 1 ( sample $end
$var reg 8 ) test_nr [7:0] $end
$scope module spi_parity_odd_fsm_inst $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var wire 1 % in $end
$var wire 1 " parity_bit $end
$var wire 1 ' reset $end
$var wire 1 ( sample $end
$var parameter 32 * CHECK $end
$var parameter 32 + CS $end
$var parameter 32 , EVEN $end
$var parameter 32 - ODD $end
$var parameter 32 . RESET $end
$var reg 1 / parity_bit_next $end
$var reg 1 0 parity_bit_r $end
$var reg 3 1 state [2:0] $end
$var reg 3 2 state_next [2:0] $end
$upscope $end
$scope module spi_parity_odd_fsm_ref_inst $end
$var wire 1 # clk $end
$var wire 1 $ cs $end
$var wire 1 % in $end
$var wire 1 ! parity_bit $end
$var wire 1 ' reset $end
$var wire 1 ( sample $end
$var parameter 32 3 CHECK $end
$var parameter 32 4 CS $end
$var parameter 32 5 EVEN $end
$var parameter 32 6 ODD $end
$var parameter 32 7 RESET $end
$var reg 1 8 parity_bit_next $end
$var reg 1 9 parity_bit_r $end
$var reg 3 : state [2:0] $end
$var reg 3 ; state_next [2:0] $end
$upscope $end
$scope task finish_test $end
$upscope $end
$scope task test_evalutation $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b0 7
b11 6
b100 5
b10 4
b1 3
b0 .
b11 -
b100 ,
b10 +
b1 *
$end
#0
$dumpvars
b0 ;
b0 :
19
18
b0 2
b0 1
10
1/
b1 )
0(
1'
1&
0%
0$
1#
1"
1!
$end
#10
0#
#20
1#
#30
0#
#40
b1 :
b1 1
b1 2
b1 ;
1#
0'
#50
0#
#60
b10 1
b10 :
b10 2
b10 ;
1#
1$
#70
0#
#80
1#
0$
#90
0#
#100
00
b11 1
09
b11 :
1"
1/
b100 2
1!
18
b100 ;
1#
1%
1(
#110
0#
#120
0!
08
b11 ;
0"
0/
b11 2
19
b100 :
10
b100 1
1#
#130
0#
#140
b10 1
b10 :
1"
1/
b10 2
1!
18
b10 ;
1#
0%
0(
1$
#150
0#
#160
09
b11 :
00
b11 1
1"
1/
b100 2
1!
18
b100 ;
1#
1%
1(
0$
#170
0#
#180
0"
0/
b11 2
0!
08
b11 ;
10
b100 1
19
b100 :
1#
#190
0#
#200
b10 :
b10 1
1"
1/
b10 2
1!
18
b10 ;
1#
0%
0(
1$
#210
0#
#220
1#
0$
#230
0#
#240
1#
1(
#250
0#
#260
b0 2
b0 ;
b0 1
b0 :
1#
1'
b10 )
#270
0#
#280
1#
#290
0#
#300
b1 1
b1 :
b1 2
b1 ;
1#
0'
#310
0#
#320
1#
1%
0(
#330
0#
#340
1#
0%
1(
#350
0#
#360
b10 :
b10 1
b10 2
b10 ;
1#
1$
#370
0#
#380
00
b11 1
09
b11 :
1"
1/
b100 2
1!
18
b100 ;
1#
1%
0$
#390
0#
#400
0"
0/
b11 2
0!
08
b11 ;
1#
0%
#410
0#
#420
10
b100 1
19
b100 :
0"
0/
b11 2
0!
08
b11 ;
1#
1%
#430
0#
#440
b10 :
b10 1
1"
1/
b10 2
1!
18
b10 ;
1#
0(
1$
#450
0#
#460
1#
0%
0$
#470
0#
#480
1#
b11 )
#490
0#
#500
1#
#510
0#
#520
1#
