verilog xil_defaultlib --include "../../../../QCS.gen/sources_1/bd/design_2/ipshared/ec67/hdl" --include "../../../../QCS.gen/sources_1/bd/design_2/ipshared/30ef" \
"../../../bd/design_2/ip/design_2_lmb_bram_0/sim/design_2_lmb_bram_0.v" \
"../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v" \
"../../../bd/design_2/ip/design_2_microblaze_0_xlconcat_0/sim/design_2_microblaze_0_xlconcat_0.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_2/ip/design_2_clk_wiz_1_0/design_2_clk_wiz_1_0.v" \
"../../../bd/design_2/ipshared/97cd/hdl/QCS_AXI_v1_0_S00_AXI.v" \
"../../../bd/design_2/ipshared/97cd/hdl/QCS_AXI_v1_0.v" \
"../../../bd/design_2/ip/design_2_QCS_AXI_0_0/sim/design_2_QCS_AXI_0_0.v" \
"../../../bd/design_2/ip/design_2_seq_probe_wrapper_0_0/sim/design_2_seq_probe_wrapper_0_0.v" \
"../../../bd/design_2/ip/design_2_QCS_1_wrapper_0_0/sim/design_2_QCS_1_wrapper_0_0.v" \
"../../../bd/design_2/sim/design_2.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
