

================================================================
== Vivado HLS Report for 'MAT_Multiply'
================================================================
* Date:           Fri Oct  2 07:17:25 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        partB
* Solution:       solution1_non_optimized
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.69|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------------+-----+-------------+---------+
    |      Latency      |      Interval     | Pipeline|
    | min |     max     | min |     max     |   Type  |
    +-----+-------------+-----+-------------+---------+
    |    1|  11009006004|    2|  11009006005|   none  |
    +-----+-------------+-----+-------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------------+-------------+--------------------+-----------+-----------+------+----------+
        |               |          Latency         |      Iteration     |  Initiation Interval  | Trip |          |
        |   Loop Name   |     min    |     max     |       Latency      |  achieved |   target  | Count| Pipelined|
        +---------------+------------+-------------+--------------------+-----------+-----------+------+----------+
        |- Row          |  2003002000|  11003002000| 2003002 ~ 11003002 |          -|          -|  1000|    no    |
        | + Col         |     2003000|     11003000|    2003 ~ 11003    |          -|          -|  1000|    no    |
        |  ++ Product   |        2000|        11000|       2 ~ 11       |          -|          -|  1000|    no    |
        |- Row_Assign   |     2002000|      4002000|     2002 ~ 4002    |          -|          -|  1000|    no    |
        | + Col_Assign  |        2000|         4000|        2 ~ 4       |          -|          -|  1000|    no    |
        +---------------+------------+-------------+--------------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / (tmp_s)
	17  / (!tmp_s)
2 --> 
	3  / true
3 --> 
	17  / (exitcond4)
	4  / (!exitcond4)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / true
6 --> 
	16  / (!exitcond2 & !tmp_10) | (!exitcond2 & !tmp_14)
	7  / (!exitcond2 & tmp_10 & tmp_14)
	4  / (exitcond2)
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	6  / true
17 --> 
	18  / (tmp_s & !exitcond1)
18 --> 
	19  / (!exitcond & tmp_12)
	21  / (!exitcond & !tmp_12)
	17  / (exitcond)
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	18  / true
* FSM state operations: 

 <State 1>: 5.26ns
ST_1: stg_22 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32* %A) nounwind, !map !0

ST_1: stg_23 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32* %B) nounwind, !map !6

ST_1: stg_24 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i64* %C) nounwind, !map !10

ST_1: stg_25 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mA) nounwind, !map !14

ST_1: stg_26 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nA) nounwind, !map !20

ST_1: stg_27 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mB) nounwind, !map !24

ST_1: stg_28 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nB) nounwind, !map !28

ST_1: stg_29 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %mC) nounwind, !map !32

ST_1: stg_30 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %nC) nounwind, !map !36

ST_1: stg_31 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @str) nounwind

ST_1: nC_read [1/1] 0.00ns
:10  %nC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nC) nounwind

ST_1: mC_read [1/1] 0.00ns
:11  %mC_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mC) nounwind

ST_1: nB_read [1/1] 0.00ns
:12  %nB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nB) nounwind

ST_1: mB_read [1/1] 0.00ns
:13  %mB_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mB) nounwind

ST_1: nA_read [1/1] 0.00ns
:14  %nA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %nA) nounwind

ST_1: mA_read [1/1] 0.00ns
:15  %mA_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %mA) nounwind

ST_1: arrayA [1/1] 2.61ns
:16  %arrayA = alloca [1000000 x i32], align 4

ST_1: arrayB [1/1] 2.61ns
:17  %arrayB = alloca [1000000 x i32], align 4

ST_1: arrayC [1/1] 2.61ns
:18  %arrayC = alloca [1000000 x i64], align 8

ST_1: stg_41 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecInterface(i32* %A, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: stg_42 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecInterface(i32* %B, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: stg_43 [1/1] 0.00ns
:21  call void (...)* @_ssdm_op_SpecInterface(i64* %C, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 100, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

ST_1: tmp [1/1] 2.52ns
:22  %tmp = icmp eq i32 %nA_read, %mB_read

ST_1: tmp_7 [1/1] 2.52ns
:23  %tmp_7 = icmp eq i32 %mA_read, %mC_read

ST_1: tmp_9 [1/1] 2.52ns
:24  %tmp_9 = icmp eq i32 %nB_read, %nC_read

ST_1: tmp1 [1/1] 1.37ns
:25  %tmp1 = and i1 %tmp_7, %tmp_9

ST_1: tmp_s [1/1] 1.37ns
:26  %tmp_s = and i1 %tmp1, %tmp

ST_1: stg_49 [1/1] 0.00ns
:27  br i1 %tmp_s, label %1, label %.loopexit

ST_1: stg_50 [2/2] 1.04ns
:0  call fastcc void @MAT_Multiply_load_mat(i32* %A, [1000000 x i32]* nocapture %arrayA, i32 %mC_read, i32 %mB_read) nounwind

ST_1: stg_51 [2/2] 1.04ns
:1  call fastcc void @MAT_Multiply_load_mat(i32* %B, [1000000 x i32]* nocapture %arrayB, i32 %mB_read, i32 %nC_read) nounwind


 <State 2>: 1.57ns
ST_2: stg_52 [1/2] 0.00ns
:0  call fastcc void @MAT_Multiply_load_mat(i32* %A, [1000000 x i32]* nocapture %arrayA, i32 %mC_read, i32 %mB_read) nounwind

ST_2: stg_53 [1/2] 0.00ns
:1  call fastcc void @MAT_Multiply_load_mat(i32* %B, [1000000 x i32]* nocapture %arrayB, i32 %mB_read, i32 %nC_read) nounwind

ST_2: stg_54 [1/1] 1.57ns
:2  br label %2


 <State 3>: 3.64ns
ST_3: i [1/1] 0.00ns
:0  %i = phi i10 [ 0, %1 ], [ %i_2, %11 ]

ST_3: phi_mul1 [1/1] 0.00ns
:1  %phi_mul1 = phi i20 [ 0, %1 ], [ %next_mul1, %11 ]

ST_3: next_mul1 [1/1] 2.08ns
:2  %next_mul1 = add i20 %phi_mul1, 1000

ST_3: i_cast8 [1/1] 0.00ns
:3  %i_cast8 = zext i10 %i to i32

ST_3: exitcond4 [1/1] 2.07ns
:4  %exitcond4 = icmp eq i10 %i, -24

ST_3: empty [1/1] 0.00ns
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_3: i_2 [1/1] 1.84ns
:6  %i_2 = add i10 %i, 1

ST_3: stg_62 [1/1] 1.57ns
:7  br i1 %exitcond4, label %.preheader, label %3

ST_3: stg_63 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str4) nounwind

ST_3: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str4) nounwind

ST_3: tmp_2 [1/1] 2.52ns
:2  %tmp_2 = icmp ult i32 %i_cast8, %mC_read

ST_3: stg_66 [1/1] 1.57ns
:3  br label %4


 <State 4>: 4.69ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i10 [ 0, %3 ], [ %j_2, %10 ]

ST_4: j_cast7 [1/1] 0.00ns
:1  %j_cast7 = zext i10 %j to i32

ST_4: j_cast7_cast [1/1] 0.00ns
:2  %j_cast7_cast = zext i10 %j to i20

ST_4: exitcond3 [1/1] 2.07ns
:3  %exitcond3 = icmp eq i10 %j, -24

ST_4: empty_4 [1/1] 0.00ns
:4  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_4: j_2 [1/1] 1.84ns
:5  %j_2 = add i10 %j, 1

ST_4: stg_73 [1/1] 0.00ns
:6  br i1 %exitcond3, label %11, label %5

ST_4: p_addr [1/1] 2.08ns
:2  %p_addr = add i20 %j_cast7_cast, %phi_mul1

ST_4: tmp_6 [1/1] 0.00ns
:3  %tmp_6 = zext i20 %p_addr to i64

ST_4: arrayC_addr [1/1] 0.00ns
:4  %arrayC_addr = getelementptr [1000000 x i64]* %arrayC, i64 0, i64 %tmp_6

ST_4: stg_77 [2/2] 2.61ns
:5  store i64 0, i64* %arrayC_addr, align 8

ST_4: tmp_5 [1/1] 2.52ns
:6  %tmp_5 = icmp ult i32 %j_cast7, %nC_read

ST_4: tmp_10 [1/1] 1.37ns
:7  %tmp_10 = and i1 %tmp_2, %tmp_5

ST_4: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str4, i32 %tmp_8) nounwind

ST_4: stg_81 [1/1] 0.00ns
:1  br label %2


 <State 5>: 2.61ns
ST_5: stg_82 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str5) nounwind

ST_5: tmp_4 [1/1] 0.00ns
:1  %tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str5) nounwind

ST_5: stg_84 [1/2] 2.61ns
:5  store i64 0, i64* %arrayC_addr, align 8

ST_5: stg_85 [1/1] 1.57ns
:8  br label %6


 <State 6>: 4.69ns
ST_6: k [1/1] 0.00ns
:0  %k = phi i10 [ 0, %5 ], [ %k_1, %._crit_edge ]

ST_6: phi_mul [1/1] 0.00ns
:1  %phi_mul = phi i20 [ 0, %5 ], [ %next_mul, %._crit_edge ]

ST_6: k_cast6 [1/1] 0.00ns
:2  %k_cast6 = zext i10 %k to i32

ST_6: k_cast6_cast [1/1] 0.00ns
:3  %k_cast6_cast = zext i10 %k to i20

ST_6: exitcond2 [1/1] 2.07ns
:4  %exitcond2 = icmp eq i10 %k, -24

ST_6: empty_5 [1/1] 0.00ns
:5  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_6: k_1 [1/1] 1.84ns
:6  %k_1 = add i10 %k, 1

ST_6: stg_93 [1/1] 0.00ns
:7  br i1 %exitcond2, label %10, label %7

ST_6: stg_94 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str6) nounwind

ST_6: next_mul [1/1] 2.08ns
:1  %next_mul = add i20 %phi_mul, 1000

ST_6: stg_96 [1/1] 0.00ns
:2  br i1 %tmp_10, label %8, label %._crit_edge

ST_6: tmp_14 [1/1] 2.52ns
:0  %tmp_14 = icmp ult i32 %k_cast6, %mB_read

ST_6: stg_98 [1/1] 0.00ns
:1  br i1 %tmp_14, label %9, label %._crit_edge5

ST_6: p_addr1 [1/1] 2.08ns
:0  %p_addr1 = add i20 %k_cast6_cast, %phi_mul1

ST_6: tmp_15 [1/1] 0.00ns
:1  %tmp_15 = zext i20 %p_addr1 to i64

ST_6: arrayA_addr [1/1] 0.00ns
:2  %arrayA_addr = getelementptr [1000000 x i32]* %arrayA, i64 0, i64 %tmp_15

ST_6: arrayA_load [4/4] 2.61ns
:3  %arrayA_load = load i32* %arrayA_addr, align 4

ST_6: p_addr4 [1/1] 2.08ns
:4  %p_addr4 = add i20 %j_cast7_cast, %phi_mul

ST_6: tmp_16 [1/1] 0.00ns
:5  %tmp_16 = zext i20 %p_addr4 to i64

ST_6: arrayB_addr [1/1] 0.00ns
:6  %arrayB_addr = getelementptr [1000000 x i32]* %arrayB, i64 0, i64 %tmp_16

ST_6: arrayB_load [4/4] 2.61ns
:7  %arrayB_load = load i32* %arrayB_addr, align 4

ST_6: empty_6 [1/1] 0.00ns
:0  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str5, i32 %tmp_4) nounwind

ST_6: stg_108 [1/1] 0.00ns
:1  br label %4


 <State 7>: 2.61ns
ST_7: arrayA_load [3/4] 2.61ns
:3  %arrayA_load = load i32* %arrayA_addr, align 4

ST_7: arrayB_load [3/4] 2.61ns
:7  %arrayB_load = load i32* %arrayB_addr, align 4


 <State 8>: 2.61ns
ST_8: arrayA_load [2/4] 2.61ns
:3  %arrayA_load = load i32* %arrayA_addr, align 4

ST_8: arrayB_load [2/4] 2.61ns
:7  %arrayB_load = load i32* %arrayB_addr, align 4


 <State 9>: 8.69ns
ST_9: arrayA_load [1/4] 2.61ns
:3  %arrayA_load = load i32* %arrayA_addr, align 4

ST_9: arrayB_load [1/4] 2.61ns
:7  %arrayB_load = load i32* %arrayB_addr, align 4

ST_9: tmp_17 [6/6] 6.08ns
:8  %tmp_17 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 10>: 6.08ns
ST_10: tmp_17 [5/6] 6.08ns
:8  %tmp_17 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 11>: 6.08ns
ST_11: tmp_17 [4/6] 6.08ns
:8  %tmp_17 = mul nsw i32 %arrayB_load, %arrayA_load


 <State 12>: 6.08ns
ST_12: tmp_17 [3/6] 6.08ns
:8  %tmp_17 = mul nsw i32 %arrayB_load, %arrayA_load

ST_12: arrayC_load_1 [4/4] 2.61ns
:10  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 13>: 6.08ns
ST_13: tmp_17 [2/6] 6.08ns
:8  %tmp_17 = mul nsw i32 %arrayB_load, %arrayA_load

ST_13: arrayC_load_1 [3/4] 2.61ns
:10  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 14>: 6.08ns
ST_14: tmp_17 [1/6] 6.08ns
:8  %tmp_17 = mul nsw i32 %arrayB_load, %arrayA_load

ST_14: arrayC_load_1 [2/4] 2.61ns
:10  %arrayC_load_1 = load i64* %arrayC_addr, align 8


 <State 15>: 8.62ns
ST_15: tmp_18 [1/1] 0.00ns
:9  %tmp_18 = sext i32 %tmp_17 to i64

ST_15: arrayC_load_1 [1/4] 2.61ns
:10  %arrayC_load_1 = load i64* %arrayC_addr, align 8

ST_15: tmp_19 [1/1] 3.40ns
:11  %tmp_19 = add nsw i64 %arrayC_load_1, %tmp_18

ST_15: stg_127 [2/2] 2.61ns
:12  store i64 %tmp_19, i64* %arrayC_addr, align 8


 <State 16>: 2.61ns
ST_16: stg_128 [1/2] 2.61ns
:12  store i64 %tmp_19, i64* %arrayC_addr, align 8

ST_16: stg_129 [1/1] 0.00ns
:13  br label %._crit_edge5

ST_16: stg_130 [1/1] 0.00ns
._crit_edge5:0  br label %._crit_edge

ST_16: stg_131 [1/1] 0.00ns
._crit_edge:0  br label %6


 <State 17>: 2.52ns
ST_17: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i10 [ %i_3, %16 ], [ 0, %2 ]

ST_17: phi_mul2 [1/1] 0.00ns
.preheader:1  %phi_mul2 = phi i20 [ %next_mul2, %16 ], [ 0, %2 ]

ST_17: next_mul2 [1/1] 2.08ns
.preheader:2  %next_mul2 = add i20 %phi_mul2, 1000

ST_17: i_1_cast4 [1/1] 0.00ns
.preheader:3  %i_1_cast4 = zext i10 %i_1 to i32

ST_17: exitcond1 [1/1] 2.07ns
.preheader:4  %exitcond1 = icmp eq i10 %i_1, -24

ST_17: empty_8 [1/1] 0.00ns
.preheader:5  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_17: i_3 [1/1] 1.84ns
.preheader:6  %i_3 = add i10 %i_1, 1

ST_17: stg_139 [1/1] 0.00ns
.preheader:7  br i1 %exitcond1, label %.loopexit, label %12

ST_17: stg_140 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

ST_17: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7) nounwind

ST_17: tmp_3 [1/1] 2.52ns
:2  %tmp_3 = icmp ult i32 %i_1_cast4, %mC_read

ST_17: stg_143 [1/1] 1.57ns
:3  br label %13

ST_17: stg_144 [1/1] 0.00ns
.loopexit:0  ret void


 <State 18>: 4.69ns
ST_18: j_1 [1/1] 0.00ns
:0  %j_1 = phi i10 [ 0, %12 ], [ %j_3, %._crit_edge6 ]

ST_18: j_1_cast2 [1/1] 0.00ns
:1  %j_1_cast2 = zext i10 %j_1 to i32

ST_18: j_1_cast2_cast [1/1] 0.00ns
:2  %j_1_cast2_cast = zext i10 %j_1 to i20

ST_18: exitcond [1/1] 2.07ns
:3  %exitcond = icmp eq i10 %j_1, -24

ST_18: empty_9 [1/1] 0.00ns
:4  %empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind

ST_18: j_3 [1/1] 1.84ns
:5  %j_3 = add i10 %j_1, 1

ST_18: stg_151 [1/1] 0.00ns
:6  br i1 %exitcond, label %16, label %14

ST_18: stg_152 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str8) nounwind

ST_18: tmp_11 [1/1] 2.52ns
:1  %tmp_11 = icmp ult i32 %j_1_cast2, %nC_read

ST_18: tmp_12 [1/1] 1.37ns
:2  %tmp_12 = and i1 %tmp_3, %tmp_11

ST_18: stg_155 [1/1] 0.00ns
:3  br i1 %tmp_12, label %15, label %._crit_edge6

ST_18: p_addr6 [1/1] 2.08ns
:0  %p_addr6 = add i20 %j_1_cast2_cast, %phi_mul2

ST_18: tmp_13 [1/1] 0.00ns
:1  %tmp_13 = zext i20 %p_addr6 to i64

ST_18: arrayC_addr_1 [1/1] 0.00ns
:2  %arrayC_addr_1 = getelementptr [1000000 x i64]* %arrayC, i64 0, i64 %tmp_13

ST_18: arrayC_load [4/4] 2.61ns
:3  %arrayC_load = load i64* %arrayC_addr_1, align 8

ST_18: empty_10 [1/1] 0.00ns
:0  %empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_1) nounwind

ST_18: stg_161 [1/1] 0.00ns
:1  br label %.preheader


 <State 19>: 2.61ns
ST_19: arrayC_load [3/4] 2.61ns
:3  %arrayC_load = load i64* %arrayC_addr_1, align 8


 <State 20>: 2.61ns
ST_20: arrayC_load [2/4] 2.61ns
:3  %arrayC_load = load i64* %arrayC_addr_1, align 8


 <State 21>: 6.98ns
ST_21: arrayC_load [1/4] 2.61ns
:3  %arrayC_load = load i64* %arrayC_addr_1, align 8

ST_21: stg_165 [1/1] 4.38ns
:4  call void @_ssdm_op_Write.ap_fifo.i64P(i64* %C, i64 %arrayC_load) nounwind

ST_21: stg_166 [1/1] 0.00ns
:5  br label %._crit_edge6

ST_21: stg_167 [1/1] 0.00ns
._crit_edge6:0  br label %13



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7ff74e5f0bf0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x7ff74e5f41f0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x7ff74e614000; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74ea41b60; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nA]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74e620f30; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74ec0dc20; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nB]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74ebf13b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74ebec010; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nC]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x7ff74c2a9b00; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_22         (specbitsmap      ) [ 0000000000000000000000]
stg_23         (specbitsmap      ) [ 0000000000000000000000]
stg_24         (specbitsmap      ) [ 0000000000000000000000]
stg_25         (specbitsmap      ) [ 0000000000000000000000]
stg_26         (specbitsmap      ) [ 0000000000000000000000]
stg_27         (specbitsmap      ) [ 0000000000000000000000]
stg_28         (specbitsmap      ) [ 0000000000000000000000]
stg_29         (specbitsmap      ) [ 0000000000000000000000]
stg_30         (specbitsmap      ) [ 0000000000000000000000]
stg_31         (spectopmodule    ) [ 0000000000000000000000]
nC_read        (read             ) [ 0011111111111111111111]
mC_read        (read             ) [ 0011111111111111111111]
nB_read        (read             ) [ 0000000000000000000000]
mB_read        (read             ) [ 0011111111111111100000]
nA_read        (read             ) [ 0000000000000000000000]
mA_read        (read             ) [ 0000000000000000000000]
arrayA         (alloca           ) [ 0011111111111111100000]
arrayB         (alloca           ) [ 0011111111111111100000]
arrayC         (alloca           ) [ 0011111111111111111111]
stg_41         (specinterface    ) [ 0000000000000000000000]
stg_42         (specinterface    ) [ 0000000000000000000000]
stg_43         (specinterface    ) [ 0000000000000000000000]
tmp            (icmp             ) [ 0000000000000000000000]
tmp_7          (icmp             ) [ 0000000000000000000000]
tmp_9          (icmp             ) [ 0000000000000000000000]
tmp1           (and              ) [ 0000000000000000000000]
tmp_s          (and              ) [ 0111111111111111111111]
stg_49         (br               ) [ 0000000000000000000000]
stg_52         (call             ) [ 0000000000000000000000]
stg_53         (call             ) [ 0000000000000000000000]
stg_54         (br               ) [ 0011111111111111100000]
i              (phi              ) [ 0001000000000000000000]
phi_mul1       (phi              ) [ 0001111111111111100000]
next_mul1      (add              ) [ 0011111111111111100000]
i_cast8        (zext             ) [ 0000000000000000000000]
exitcond4      (icmp             ) [ 0001111111111111100000]
empty          (speclooptripcount) [ 0000000000000000000000]
i_2            (add              ) [ 0011111111111111100000]
stg_62         (br               ) [ 0001111111111111111111]
stg_63         (specloopname     ) [ 0000000000000000000000]
tmp_8          (specregionbegin  ) [ 0000111111111111100000]
tmp_2          (icmp             ) [ 0000111111111111100000]
stg_66         (br               ) [ 0001111111111111100000]
j              (phi              ) [ 0000100000000000000000]
j_cast7        (zext             ) [ 0000000000000000000000]
j_cast7_cast   (zext             ) [ 0000011111111111100000]
exitcond3      (icmp             ) [ 0001111111111111100000]
empty_4        (speclooptripcount) [ 0000000000000000000000]
j_2            (add              ) [ 0001111111111111100000]
stg_73         (br               ) [ 0000000000000000000000]
p_addr         (add              ) [ 0000000000000000000000]
tmp_6          (zext             ) [ 0000000000000000000000]
arrayC_addr    (getelementptr    ) [ 0000011111111111100000]
tmp_5          (icmp             ) [ 0000000000000000000000]
tmp_10         (and              ) [ 0000011111111111100000]
empty_7        (specregionend    ) [ 0000000000000000000000]
stg_81         (br               ) [ 0011111111111111100000]
stg_82         (specloopname     ) [ 0000000000000000000000]
tmp_4          (specregionbegin  ) [ 0000001111111111100000]
stg_84         (store            ) [ 0000000000000000000000]
stg_85         (br               ) [ 0001111111111111100000]
k              (phi              ) [ 0000001000000000000000]
phi_mul        (phi              ) [ 0000001000000000000000]
k_cast6        (zext             ) [ 0000000000000000000000]
k_cast6_cast   (zext             ) [ 0000000000000000000000]
exitcond2      (icmp             ) [ 0001111111111111100000]
empty_5        (speclooptripcount) [ 0000000000000000000000]
k_1            (add              ) [ 0001111111111111100000]
stg_93         (br               ) [ 0000000000000000000000]
stg_94         (specloopname     ) [ 0000000000000000000000]
next_mul       (add              ) [ 0001111111111111100000]
stg_96         (br               ) [ 0000000000000000000000]
tmp_14         (icmp             ) [ 0001111111111111100000]
stg_98         (br               ) [ 0000000000000000000000]
p_addr1        (add              ) [ 0000000000000000000000]
tmp_15         (zext             ) [ 0000000000000000000000]
arrayA_addr    (getelementptr    ) [ 0000000111000000000000]
p_addr4        (add              ) [ 0000000000000000000000]
tmp_16         (zext             ) [ 0000000000000000000000]
arrayB_addr    (getelementptr    ) [ 0000000111000000000000]
empty_6        (specregionend    ) [ 0000000000000000000000]
stg_108        (br               ) [ 0001111111111111100000]
arrayA_load    (load             ) [ 0000000000111110000000]
arrayB_load    (load             ) [ 0000000000111110000000]
tmp_17         (mul              ) [ 0000000000000001000000]
tmp_18         (sext             ) [ 0000000000000000000000]
arrayC_load_1  (load             ) [ 0000000000000000000000]
tmp_19         (add              ) [ 0001111000000000100000]
stg_128        (store            ) [ 0000000000000000000000]
stg_129        (br               ) [ 0000000000000000000000]
stg_130        (br               ) [ 0000000000000000000000]
stg_131        (br               ) [ 0001111111111111100000]
i_1            (phi              ) [ 0000000000000000010000]
phi_mul2       (phi              ) [ 0000000000000000011111]
next_mul2      (add              ) [ 0001000000000000011111]
i_1_cast4      (zext             ) [ 0000000000000000000000]
exitcond1      (icmp             ) [ 0000000000000000011111]
empty_8        (speclooptripcount) [ 0000000000000000000000]
i_3            (add              ) [ 0001000000000000011111]
stg_139        (br               ) [ 0000000000000000000000]
stg_140        (specloopname     ) [ 0000000000000000000000]
tmp_1          (specregionbegin  ) [ 0000000000000000001111]
tmp_3          (icmp             ) [ 0000000000000000001111]
stg_143        (br               ) [ 0000000000000000011111]
stg_144        (ret              ) [ 0000000000000000000000]
j_1            (phi              ) [ 0000000000000000001000]
j_1_cast2      (zext             ) [ 0000000000000000000000]
j_1_cast2_cast (zext             ) [ 0000000000000000000000]
exitcond       (icmp             ) [ 0000000000000000011111]
empty_9        (speclooptripcount) [ 0000000000000000000000]
j_3            (add              ) [ 0000000000000000011111]
stg_151        (br               ) [ 0000000000000000000000]
stg_152        (specloopname     ) [ 0000000000000000000000]
tmp_11         (icmp             ) [ 0000000000000000000000]
tmp_12         (and              ) [ 0000000000000000011111]
stg_155        (br               ) [ 0000000000000000000000]
p_addr6        (add              ) [ 0000000000000000000000]
tmp_13         (zext             ) [ 0000000000000000000000]
arrayC_addr_1  (getelementptr    ) [ 0000000000000000000111]
empty_10       (specregionend    ) [ 0000000000000000000000]
stg_161        (br               ) [ 0001000000000000011111]
arrayC_load    (load             ) [ 0000000000000000000000]
stg_165        (write            ) [ 0000000000000000000000]
stg_166        (br               ) [ 0000000000000000000000]
stg_167        (br               ) [ 0000000000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mA">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mA"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nA">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nA"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mB">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mB"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="nB">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nB"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mC">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mC"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="nC">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nC"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="MAT_Multiply_load_mat"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="arrayA_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayA/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="arrayB_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayB/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="arrayC_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="arrayC/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="nC_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nC_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="mC_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mC_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="nB_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nB_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="mB_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="32" slack="0"/>
<pin id="107" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mB_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="nA_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nA_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="mA_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mA_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="stg_165_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="64" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_165/21 "/>
</bind>
</comp>

<comp id="129" class="1004" name="arrayC_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="20" slack="0"/>
<pin id="133" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="20" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="stg_77/4 arrayC_load_1/12 stg_127/15 arrayC_load/18 "/>
</bind>
</comp>

<comp id="141" class="1004" name="arrayA_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="20" slack="0"/>
<pin id="145" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayA_addr/6 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="20" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayA_load/6 "/>
</bind>
</comp>

<comp id="152" class="1004" name="arrayB_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="20" slack="0"/>
<pin id="156" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayB_addr/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="20" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arrayB_load/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="arrayC_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="20" slack="0"/>
<pin id="167" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arrayC_addr_1/18 "/>
</bind>
</comp>

<comp id="171" class="1005" name="i_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="10" slack="1"/>
<pin id="173" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="i_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="182" class="1005" name="phi_mul1_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="20" slack="1"/>
<pin id="184" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="phi_mul1_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="20" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="j_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="1"/>
<pin id="196" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="j_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="205" class="1005" name="k_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="k_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/6 "/>
</bind>
</comp>

<comp id="216" class="1005" name="phi_mul_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="20" slack="1"/>
<pin id="218" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="phi_mul_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="20" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/6 "/>
</bind>
</comp>

<comp id="227" class="1005" name="i_1_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="1"/>
<pin id="229" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="231" class="1004" name="i_1_phi_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="234" dir="0" index="2" bw="1" slack="1"/>
<pin id="235" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="236" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/17 "/>
</bind>
</comp>

<comp id="238" class="1005" name="phi_mul2_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="20" slack="1"/>
<pin id="240" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="phi_mul2_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="20" slack="0"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="1" slack="1"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/17 "/>
</bind>
</comp>

<comp id="250" class="1005" name="j_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="10" slack="1"/>
<pin id="252" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="254" class="1004" name="j_1_phi_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/18 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_MAT_Multiply_load_mat_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="0" slack="0"/>
<pin id="264" dir="0" index="1" bw="32" slack="0"/>
<pin id="265" dir="0" index="2" bw="32" slack="0"/>
<pin id="266" dir="0" index="3" bw="32" slack="0"/>
<pin id="267" dir="0" index="4" bw="32" slack="0"/>
<pin id="268" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_50/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_MAT_Multiply_load_mat_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="0" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="0"/>
<pin id="277" dir="0" index="2" bw="32" slack="0"/>
<pin id="278" dir="0" index="3" bw="32" slack="0"/>
<pin id="279" dir="0" index="4" bw="32" slack="0"/>
<pin id="280" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_51/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="tmp_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="0"/>
<pin id="289" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="tmp_7_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_9_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="next_mul1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="20" slack="0"/>
<pin id="318" dir="0" index="1" bw="11" slack="0"/>
<pin id="319" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul1/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_cast8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast8/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="exitcond4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="10" slack="0"/>
<pin id="328" dir="0" index="1" bw="6" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="i_2_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="10" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2"/>
<pin id="341" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="j_cast7_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast7/4 "/>
</bind>
</comp>

<comp id="347" class="1004" name="j_cast7_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="0"/>
<pin id="349" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast7_cast/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="exitcond3_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="10" slack="0"/>
<pin id="353" dir="0" index="1" bw="6" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="j_2_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_addr_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="0" index="1" bw="20" slack="1"/>
<pin id="366" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_6_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="20" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_5_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="0"/>
<pin id="376" dir="0" index="1" bw="32" slack="3"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_10_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="1" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="384" class="1004" name="k_cast6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast6/6 "/>
</bind>
</comp>

<comp id="388" class="1004" name="k_cast6_cast_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="10" slack="0"/>
<pin id="390" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k_cast6_cast/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="10" slack="0"/>
<pin id="394" dir="0" index="1" bw="6" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/6 "/>
</bind>
</comp>

<comp id="398" class="1004" name="k_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="10" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_1/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="next_mul_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="20" slack="0"/>
<pin id="406" dir="0" index="1" bw="11" slack="0"/>
<pin id="407" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/6 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_14_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="10" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="5"/>
<pin id="413" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="p_addr1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="10" slack="0"/>
<pin id="417" dir="0" index="1" bw="20" slack="3"/>
<pin id="418" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr1/6 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_15_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="20" slack="0"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/6 "/>
</bind>
</comp>

<comp id="426" class="1004" name="p_addr4_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="2"/>
<pin id="428" dir="0" index="1" bw="20" slack="0"/>
<pin id="429" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr4/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp_16_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="20" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_17/9 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_18_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18/15 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_19_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="0"/>
<pin id="447" dir="0" index="1" bw="32" slack="0"/>
<pin id="448" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/15 "/>
</bind>
</comp>

<comp id="452" class="1004" name="next_mul2_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="20" slack="0"/>
<pin id="454" dir="0" index="1" bw="11" slack="0"/>
<pin id="455" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/17 "/>
</bind>
</comp>

<comp id="458" class="1004" name="i_1_cast4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast4/17 "/>
</bind>
</comp>

<comp id="462" class="1004" name="exitcond1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="6" slack="0"/>
<pin id="465" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/17 "/>
</bind>
</comp>

<comp id="468" class="1004" name="i_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="0" index="1" bw="1" slack="0"/>
<pin id="471" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/17 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_3_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="3"/>
<pin id="477" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/17 "/>
</bind>
</comp>

<comp id="479" class="1004" name="j_1_cast2_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast2/18 "/>
</bind>
</comp>

<comp id="483" class="1004" name="j_1_cast2_cast_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="10" slack="0"/>
<pin id="485" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast2_cast/18 "/>
</bind>
</comp>

<comp id="487" class="1004" name="exitcond_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="10" slack="0"/>
<pin id="489" dir="0" index="1" bw="6" slack="0"/>
<pin id="490" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/18 "/>
</bind>
</comp>

<comp id="493" class="1004" name="j_3_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="10" slack="0"/>
<pin id="495" dir="0" index="1" bw="1" slack="0"/>
<pin id="496" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_3/18 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_11_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="0"/>
<pin id="501" dir="0" index="1" bw="32" slack="4"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11/18 "/>
</bind>
</comp>

<comp id="504" class="1004" name="tmp_12_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="1"/>
<pin id="506" dir="0" index="1" bw="1" slack="0"/>
<pin id="507" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_12/18 "/>
</bind>
</comp>

<comp id="509" class="1004" name="p_addr6_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="10" slack="0"/>
<pin id="511" dir="0" index="1" bw="20" slack="1"/>
<pin id="512" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr6/18 "/>
</bind>
</comp>

<comp id="515" class="1004" name="tmp_13_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="20" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13/18 "/>
</bind>
</comp>

<comp id="520" class="1005" name="nC_read_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="1"/>
<pin id="522" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nC_read "/>
</bind>
</comp>

<comp id="527" class="1005" name="mC_read_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="1"/>
<pin id="529" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mC_read "/>
</bind>
</comp>

<comp id="534" class="1005" name="mB_read_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="32" slack="1"/>
<pin id="536" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mB_read "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_s_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="3"/>
<pin id="543" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="545" class="1005" name="next_mul1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="20" slack="0"/>
<pin id="547" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul1 "/>
</bind>
</comp>

<comp id="553" class="1005" name="i_2_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="10" slack="0"/>
<pin id="555" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="558" class="1005" name="tmp_2_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="563" class="1005" name="j_cast7_cast_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="20" slack="2"/>
<pin id="565" dir="1" index="1" bw="20" slack="2"/>
</pin_list>
<bind>
<opset="j_cast7_cast "/>
</bind>
</comp>

<comp id="571" class="1005" name="j_2_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="arrayC_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="20" slack="1"/>
<pin id="578" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="tmp_10_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="2"/>
<pin id="583" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="588" class="1005" name="k_1_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="k_1 "/>
</bind>
</comp>

<comp id="593" class="1005" name="next_mul_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="20" slack="0"/>
<pin id="595" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="598" class="1005" name="tmp_14_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="10"/>
<pin id="600" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_14 "/>
</bind>
</comp>

<comp id="602" class="1005" name="arrayA_addr_reg_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="20" slack="1"/>
<pin id="604" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_addr "/>
</bind>
</comp>

<comp id="607" class="1005" name="arrayB_addr_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="20" slack="1"/>
<pin id="609" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_addr "/>
</bind>
</comp>

<comp id="612" class="1005" name="arrayA_load_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="1"/>
<pin id="614" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayA_load "/>
</bind>
</comp>

<comp id="617" class="1005" name="arrayB_load_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="arrayB_load "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_17_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_19_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="64" slack="1"/>
<pin id="629" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="632" class="1005" name="next_mul2_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="20" slack="0"/>
<pin id="634" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="640" class="1005" name="i_3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="10" slack="0"/>
<pin id="642" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_3_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="1" slack="1"/>
<pin id="647" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="653" class="1005" name="j_3_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="10" slack="0"/>
<pin id="655" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_3 "/>
</bind>
</comp>

<comp id="658" class="1005" name="tmp_12_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="3"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="662" class="1005" name="arrayC_addr_1_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="20" slack="1"/>
<pin id="664" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="arrayC_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="77"><net_src comp="26" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="24" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="72" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="60" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="60" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="140"><net_src comp="129" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="60" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="141" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="60" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="152" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="135" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="170"><net_src comp="163" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="174"><net_src comp="40" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="42" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="40" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="42" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="237"><net_src comp="227" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="241"><net_src comp="42" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="248"><net_src comp="238" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="249"><net_src comp="242" pin="4"/><net_sink comp="238" pin=0"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="270"><net_src comp="0" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="271"><net_src comp="74" pin="1"/><net_sink comp="262" pin=2"/></net>

<net id="272"><net_src comp="92" pin="2"/><net_sink comp="262" pin=3"/></net>

<net id="273"><net_src comp="104" pin="2"/><net_sink comp="262" pin=4"/></net>

<net id="281"><net_src comp="38" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="2" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="78" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="284"><net_src comp="104" pin="2"/><net_sink comp="274" pin=3"/></net>

<net id="285"><net_src comp="86" pin="2"/><net_sink comp="274" pin=4"/></net>

<net id="290"><net_src comp="110" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="291"><net_src comp="104" pin="2"/><net_sink comp="286" pin=1"/></net>

<net id="296"><net_src comp="116" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="92" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="98" pin="2"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="86" pin="2"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="292" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="286" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="186" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="44" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="175" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="175" pin="4"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="46" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="175" pin="4"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="52" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="322" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="198" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="198" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="198" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="46" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="198" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="52" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="347" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="182" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="372"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="378"><net_src comp="343" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="383"><net_src comp="374" pin="2"/><net_sink comp="379" pin=1"/></net>

<net id="387"><net_src comp="209" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="209" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="209" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="46" pin="0"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="209" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="52" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="220" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="44" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="384" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="419"><net_src comp="388" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="182" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="430"><net_src comp="220" pin="4"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="426" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="440"><net_src comp="158" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="147" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="449"><net_src comp="135" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="451"><net_src comp="445" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="456"><net_src comp="242" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="44" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="461"><net_src comp="231" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="466"><net_src comp="231" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="46" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="231" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="52" pin="0"/><net_sink comp="468" pin=1"/></net>

<net id="478"><net_src comp="458" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="482"><net_src comp="254" pin="4"/><net_sink comp="479" pin=0"/></net>

<net id="486"><net_src comp="254" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="254" pin="4"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="497"><net_src comp="254" pin="4"/><net_sink comp="493" pin=0"/></net>

<net id="498"><net_src comp="52" pin="0"/><net_sink comp="493" pin=1"/></net>

<net id="503"><net_src comp="479" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="508"><net_src comp="499" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="513"><net_src comp="483" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="238" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="523"><net_src comp="86" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="274" pin=4"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="526"><net_src comp="520" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="530"><net_src comp="92" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="262" pin=3"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="533"><net_src comp="527" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="537"><net_src comp="104" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="262" pin=4"/></net>

<net id="539"><net_src comp="534" pin="1"/><net_sink comp="274" pin=3"/></net>

<net id="540"><net_src comp="534" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="544"><net_src comp="310" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="316" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="556"><net_src comp="332" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="561"><net_src comp="338" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="566"><net_src comp="347" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="574"><net_src comp="357" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="579"><net_src comp="129" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="584"><net_src comp="379" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="591"><net_src comp="398" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="596"><net_src comp="404" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="601"><net_src comp="410" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="605"><net_src comp="141" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="606"><net_src comp="602" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="610"><net_src comp="152" pin="3"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="615"><net_src comp="147" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="436" pin=1"/></net>

<net id="620"><net_src comp="158" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="625"><net_src comp="436" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="630"><net_src comp="445" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="635"><net_src comp="452" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="643"><net_src comp="468" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="648"><net_src comp="474" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="656"><net_src comp="493" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="661"><net_src comp="504" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="163" pin="3"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {21 }
  - Chain level:
	State 1
		tmp1 : 1
		tmp_s : 1
		stg_49 : 1
		stg_50 : 1
		stg_51 : 1
	State 2
	State 3
		next_mul1 : 1
		i_cast8 : 1
		exitcond4 : 1
		i_2 : 1
		stg_62 : 2
		tmp_2 : 2
	State 4
		j_cast7 : 1
		j_cast7_cast : 1
		exitcond3 : 1
		j_2 : 1
		stg_73 : 2
		p_addr : 2
		tmp_6 : 3
		arrayC_addr : 4
		stg_77 : 5
		tmp_5 : 2
		tmp_10 : 3
	State 5
	State 6
		k_cast6 : 1
		k_cast6_cast : 1
		exitcond2 : 1
		k_1 : 1
		stg_93 : 2
		next_mul : 1
		tmp_14 : 2
		stg_98 : 3
		p_addr1 : 2
		tmp_15 : 3
		arrayA_addr : 4
		arrayA_load : 5
		p_addr4 : 1
		tmp_16 : 2
		arrayB_addr : 3
		arrayB_load : 4
	State 7
	State 8
	State 9
		tmp_17 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		tmp_19 : 1
		stg_127 : 2
	State 16
	State 17
		next_mul2 : 1
		i_1_cast4 : 1
		exitcond1 : 1
		i_3 : 1
		stg_139 : 2
		tmp_3 : 2
	State 18
		j_1_cast2 : 1
		j_1_cast2_cast : 1
		exitcond : 1
		j_3 : 1
		stg_151 : 2
		tmp_11 : 2
		tmp_12 : 3
		stg_155 : 3
		p_addr6 : 2
		tmp_13 : 3
		arrayC_addr_1 : 4
		arrayC_load : 5
	State 19
	State 20
	State 21
		stg_165 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_MAT_Multiply_load_mat_fu_262 |    0    |  4.713  |   198   |   163   |
|          | grp_MAT_Multiply_load_mat_fu_274 |    0    |  4.713  |   198   |   163   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         next_mul1_fu_316         |    0    |    0    |    0    |    20   |
|          |            i_2_fu_332            |    0    |    0    |    0    |    10   |
|          |            j_2_fu_357            |    0    |    0    |    0    |    10   |
|          |           p_addr_fu_363          |    0    |    0    |    0    |    20   |
|          |            k_1_fu_398            |    0    |    0    |    0    |    10   |
|          |          next_mul_fu_404         |    0    |    0    |    0    |    20   |
|    add   |          p_addr1_fu_415          |    0    |    0    |    0    |    20   |
|          |          p_addr4_fu_426          |    0    |    0    |    0    |    20   |
|          |           tmp_19_fu_445          |    0    |    0    |    0    |    64   |
|          |         next_mul2_fu_452         |    0    |    0    |    0    |    20   |
|          |            i_3_fu_468            |    0    |    0    |    0    |    10   |
|          |            j_3_fu_493            |    0    |    0    |    0    |    10   |
|          |          p_addr6_fu_509          |    0    |    0    |    0    |    20   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp_fu_286            |    0    |    0    |    0    |    11   |
|          |           tmp_7_fu_292           |    0    |    0    |    0    |    11   |
|          |           tmp_9_fu_298           |    0    |    0    |    0    |    11   |
|          |         exitcond4_fu_326         |    0    |    0    |    0    |    4    |
|          |           tmp_2_fu_338           |    0    |    0    |    0    |    11   |
|          |         exitcond3_fu_351         |    0    |    0    |    0    |    4    |
|   icmp   |           tmp_5_fu_374           |    0    |    0    |    0    |    11   |
|          |         exitcond2_fu_392         |    0    |    0    |    0    |    4    |
|          |           tmp_14_fu_410          |    0    |    0    |    0    |    11   |
|          |         exitcond1_fu_462         |    0    |    0    |    0    |    4    |
|          |           tmp_3_fu_474           |    0    |    0    |    0    |    11   |
|          |          exitcond_fu_487         |    0    |    0    |    0    |    4    |
|          |           tmp_11_fu_499          |    0    |    0    |    0    |    11   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |            tmp1_fu_304           |    0    |    0    |    0    |    1    |
|    and   |           tmp_s_fu_310           |    0    |    0    |    0    |    1    |
|          |           tmp_10_fu_379          |    0    |    0    |    0    |    1    |
|          |           tmp_12_fu_504          |    0    |    0    |    0    |    1    |
|----------|----------------------------------|---------|---------|---------|---------|
|    mul   |            grp_fu_436            |    4    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        nC_read_read_fu_86        |    0    |    0    |    0    |    0    |
|          |        mC_read_read_fu_92        |    0    |    0    |    0    |    0    |
|   read   |        nB_read_read_fu_98        |    0    |    0    |    0    |    0    |
|          |        mB_read_read_fu_104       |    0    |    0    |    0    |    0    |
|          |        nA_read_read_fu_110       |    0    |    0    |    0    |    0    |
|          |        mA_read_read_fu_116       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   write  |       stg_165_write_fu_122       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          i_cast8_fu_322          |    0    |    0    |    0    |    0    |
|          |          j_cast7_fu_343          |    0    |    0    |    0    |    0    |
|          |        j_cast7_cast_fu_347       |    0    |    0    |    0    |    0    |
|          |           tmp_6_fu_369           |    0    |    0    |    0    |    0    |
|          |          k_cast6_fu_384          |    0    |    0    |    0    |    0    |
|   zext   |        k_cast6_cast_fu_388       |    0    |    0    |    0    |    0    |
|          |           tmp_15_fu_421          |    0    |    0    |    0    |    0    |
|          |           tmp_16_fu_431          |    0    |    0    |    0    |    0    |
|          |         i_1_cast4_fu_458         |    0    |    0    |    0    |    0    |
|          |         j_1_cast2_fu_479         |    0    |    0    |    0    |    0    |
|          |       j_1_cast2_cast_fu_483      |    0    |    0    |    0    |    0    |
|          |           tmp_13_fu_515          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   sext   |           tmp_18_fu_442          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    4    |  9.426  |   396   |   692   |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|arrayA|  2048  |   64   |    0   |
|arrayB|  2048  |   64   |    0   |
|arrayC|  4096  |   128  |    0   |
+------+--------+--------+--------+
| Total|  8192  |   256  |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| arrayA_addr_reg_602 |   20   |
| arrayA_load_reg_612 |   32   |
| arrayB_addr_reg_607 |   20   |
| arrayB_load_reg_617 |   32   |
|arrayC_addr_1_reg_662|   20   |
| arrayC_addr_reg_576 |   20   |
|     i_1_reg_227     |   10   |
|     i_2_reg_553     |   10   |
|     i_3_reg_640     |   10   |
|      i_reg_171      |   10   |
|     j_1_reg_250     |   10   |
|     j_2_reg_571     |   10   |
|     j_3_reg_653     |   10   |
| j_cast7_cast_reg_563|   20   |
|      j_reg_194      |   10   |
|     k_1_reg_588     |   10   |
|      k_reg_205      |   10   |
|   mB_read_reg_534   |   32   |
|   mC_read_reg_527   |   32   |
|   nC_read_reg_520   |   32   |
|  next_mul1_reg_545  |   20   |
|  next_mul2_reg_632  |   20   |
|   next_mul_reg_593  |   20   |
|   phi_mul1_reg_182  |   20   |
|   phi_mul2_reg_238  |   20   |
|   phi_mul_reg_216   |   20   |
|    tmp_10_reg_581   |    1   |
|    tmp_12_reg_658   |    1   |
|    tmp_14_reg_598   |    1   |
|    tmp_17_reg_622   |   32   |
|    tmp_19_reg_627   |   64   |
|    tmp_2_reg_558    |    1   |
|    tmp_3_reg_645    |    1   |
|    tmp_s_reg_541    |    1   |
+---------------------+--------+
|        Total        |   582  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_135        |  p0  |   4  |  20  |   80   ||    20   |
|         grp_access_fu_135        |  p1  |   3  |  64  |   192  ||    64   |
|         grp_access_fu_147        |  p0  |   2  |  20  |   40   ||    20   |
|         grp_access_fu_158        |  p0  |   2  |  20  |   40   ||    20   |
|         phi_mul1_reg_182         |  p0  |   2  |  20  |   40   ||    20   |
|         phi_mul2_reg_238         |  p0  |   2  |  20  |   40   ||    20   |
| grp_MAT_Multiply_load_mat_fu_262 |  p3  |   2  |  32  |   64   ||    32   |
| grp_MAT_Multiply_load_mat_fu_262 |  p4  |   2  |  32  |   64   ||    32   |
| grp_MAT_Multiply_load_mat_fu_274 |  p3  |   2  |  32  |   64   ||    32   |
| grp_MAT_Multiply_load_mat_fu_274 |  p4  |   2  |  32  |   64   ||    32   |
|            grp_fu_436            |  p0  |   2  |  32  |   64   ||    32   |
|            grp_fu_436            |  p1  |   2  |  32  |   64   ||    32   |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   816  ||  18.852 ||   356   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    9   |   396  |   692  |
|   Memory  |  8192  |    -   |    -   |   256  |    0   |
|Multiplexer|    -   |    -   |   18   |    -   |   356  |
|  Register |    -   |    -   |    -   |   582  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  8192  |    4   |   28   |  1234  |  1048  |
+-----------+--------+--------+--------+--------+--------+
