;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-100
	MOV -1, <-20
	MOV -6, <-20
	DJN -1, @-20
	SUB @0, @2
	JMP 12, #10
	ADD 1, <-1
	SUB #12, @200
	JMZ -30, 404
	JMN @12, #203
	SUB #12, @204
	SUB #12, @204
	SUB 210, 40
	SPL 12, #10
	SUB @126, 106
	MOV <-30, 404
	DJN 12, #10
	SUB #12, @200
	CMP 121, 40
	SUB #12, @200
	DJN -1, @-20
	JMN @12, #202
	JMN @12, #202
	SUB #12, @200
	DJN -1, @-20
	MOV -6, <-20
	ADD 12, @10
	SUB 12, @-10
	DJN -1, @-20
	SUB 12, @-10
	MOV <-30, 404
	MOV <-30, 404
	SUB 1, <-1
	SUB 12, @-10
	DJN -1, @-20
	SUB #112, @0
	MOV -1, <-20
	ADD 260, 60
	SLT 121, 40
	JMZ 12, #10
	MOV -6, <-20
	SPL 12, #10
	SLT 121, 40
	MOV -6, <-20
	ADD 260, 60
	ADD 260, 60
	MOV -1, <-20
	MOV -6, <-20
	CMP -207, <-100
	MOV -1, <-20
	MOV -1, <-20
	MOV -6, <-20
