// Seed: 953669806
module module_0;
  logic id_1;
  ;
  logic [-1 'b0 : -1 'd0] id_2;
  ;
  assign id_1[1 :-1] = -1'b0;
  wire [-1 'b0 : -1] id_3;
  logic id_4;
  assign id_4[1] = "";
  wire  id_5;
  logic id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout tri id_2;
  input wire id_1;
  assign id_2 = 1'b0;
  module_0 modCall_1 ();
  logic [-1  <  -1 : -1 'b0] id_5 = id_5;
  wire id_6 = id_2;
endmodule
