\doxysection{sim\+\_\+output.\+hpp}
\hypertarget{sim__output_8hpp_source}{}\label{sim__output_8hpp_source}\index{VIPRA/include/vipra/types/util/sim\_output.hpp@{VIPRA/include/vipra/types/util/sim\_output.hpp}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001\ \textcolor{preprocessor}{\#pragma\ once}}
\DoxyCodeLine{00002\ }
\DoxyCodeLine{00003\ \textcolor{preprocessor}{\#include\ <type\_traits>}}
\DoxyCodeLine{00004\ }
\DoxyCodeLine{00005\ \textcolor{preprocessor}{\#include\ "{}vipra/types/util/result\_or\_void.hpp"{}}}
\DoxyCodeLine{00006\ \textcolor{preprocessor}{\#include\ "{}vipra/util/all\_of\_type.hpp"{}}}
\DoxyCodeLine{00007\ }
\DoxyCodeLine{00008\ \textcolor{keyword}{namespace\ }VIPRA\ \{}
\DoxyCodeLine{00014\ \textcolor{keyword}{template}\ <\textcolor{keyword}{typename}\ output\_t>}
\DoxyCodeLine{00015\ \textcolor{comment}{//\ NOLINTNEXTLINE(readability-\/identifier-\/naming)\ lowercase\ is\ a\ regular\ naming\ convetion\ here}}
\DoxyCodeLine{00016\ \textcolor{keyword}{struct\ }\mbox{\hyperlink{structVIPRA_1_1sim__output}{sim\_output}}\ \{}
\DoxyCodeLine{00017\ \ \ \textcolor{keyword}{using\ }type\ =\ std::conditional\_t<std::is\_same\_v<output\_t,\ void>\ ||\ std::is\_same\_v<output\_t,\ VOID>\ ||}
\DoxyCodeLine{00018\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ Util::all\_of\_type\_v<VOID,\ output\_t>,}
\DoxyCodeLine{00019\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ void,\ \textcolor{keyword}{decltype}(std::declval<output\_t>().write())>;}
\DoxyCodeLine{00020\ \};}
\DoxyCodeLine{00021\ }
\DoxyCodeLine{00022\ \textcolor{keyword}{template}\ <\textcolor{keyword}{typename}\ output\_t>}
\DoxyCodeLine{00023\ \textcolor{keyword}{using\ }sim\_output\_t\ =\ \textcolor{keyword}{typename}\ sim\_output<output\_t>::type;}
\DoxyCodeLine{00024\ \}\ \ \textcolor{comment}{//\ namespace\ VIPRA}}

\end{DoxyCode}
