// Seed: 2442812287
module module_0;
  always @(posedge 1 == 1'b0) begin : LABEL_0
    id_1 = 1'b0;
    id_1 <= 1;
  end
  module_3 modCall_1 ();
endmodule
module module_1 ();
  logic [7:0] id_2;
  always @(*) begin : LABEL_0
    id_1 = #1 1;
  end
  final $display(id_2[1]);
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_3;
  assign id_1 = id_1;
endmodule
