Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Nov 30 03:49:50 2025
| Host         : DESKTOP-2CVGOV3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file lab10_timing_summary_routed.rpt -pb lab10_timing_summary_routed.pb -rpx lab10_timing_summary_routed.rpx -warn_on_violation
| Design       : lab10
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  11          
SYNTH-9    Warning   Small multiplier                            17          
TIMING-18  Warning   Missing input or output delay               21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.388        0.000                      0                 1263        0.048        0.000                      0                 1263        4.500        0.000                       0                   733  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clk_pin    {0.000 5.000}      10.000          100.000         
  vga_clk_gen  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin          0.460        0.000                      0                 1066        0.048        0.000                      0                 1066        4.500        0.000                       0                   710  
  vga_clk_gen       13.287        0.000                      0                   63        0.203        0.000                      0                   63        9.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
vga_clk_gen   sys_clk_pin         0.388        0.000                      0                  187        0.836        0.000                      0                  187  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.463        0.000                      0                    6        1.379        0.000                      0                    6  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.491ns  (logic 3.627ns (38.214%)  route 5.864ns (61.786%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 f  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.565    13.765    vs0/current_state_reg
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.889 r  vs0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.665    14.554    vs0/rgb_reg[7]_i_2_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.678 r  vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.678    rgb_next[7]
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.514    14.886    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.029    15.138    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  0.460    

Slack (MET) :             0.477ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 3.627ns (38.082%)  route 5.897ns (61.918%))
  Logic Levels:           13  (CARRY4=4 LUT2=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 r  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 r  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 r  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 r  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.531    13.732    disp_count_disp0/rgb_reg_reg[11]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    13.856 r  disp_count_disp0/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.731    14.587    vs0/rgb_reg_reg[11]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.711 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.711    rgb_next[11]
    SLICE_X6Y16          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.513    14.885    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.259    15.144    
                         clock uncertainty           -0.035    15.108    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.079    15.187    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.711    
  -------------------------------------------------------------------
                         slack                                  0.477    

Slack (MET) :             0.499ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 3.627ns (38.171%)  route 5.875ns (61.828%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 f  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.585    13.786    vs0/current_state_reg
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124    13.910 r  vs0/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.655    14.565    vs0/rgb_reg[3]_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124    14.689 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.689    rgb_next[3]
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.077    15.187    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -14.689    
  -------------------------------------------------------------------
                         slack                                  0.499    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 3.627ns (38.538%)  route 5.784ns (61.462%))
  Logic Levels:           13  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 f  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.561    13.762    vs0/current_state_reg
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.886 r  vs0/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.588    14.474    vs0/rgb_reg[5]_i_2_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    14.598 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.598    rgb_next[5]
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.273    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.081    15.206    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                         -14.598    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.842ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 3.737ns (41.008%)  route 5.376ns (58.992%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 f  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          1.024    12.841    ram_selectbox/current_state_reg
    SLICE_X7Y16          LUT2 (Prop_lut2_I1_O)        0.150    12.991 r  ram_selectbox/rgb_reg[2]_i_14/O
                         net (fo=1, routed)           0.288    13.279    vs0/rgb_reg_reg[2]
    SLICE_X5Y16          LUT6 (Prop_lut6_I1_O)        0.332    13.611 f  vs0/rgb_reg[2]_i_5/O
                         net (fo=1, routed)           0.565    14.176    vs0/rgb_reg[2]_i_5_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I5_O)        0.124    14.300 r  vs0/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.300    vs0_n_119
    SLICE_X7Y13          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X7Y13          FDRE (Setup_fdre_C_D)        0.031    15.141    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.141    
                         arrival time                         -14.300    
  -------------------------------------------------------------------
                         slack                                  0.842    

Slack (MET) :             0.952ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.053ns  (logic 3.503ns (38.694%)  route 5.550ns (61.306%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 f  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.915    14.116    vs0/current_state_reg
    SLICE_X6Y14          LUT6 (Prop_lut6_I3_O)        0.124    14.240 r  vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.240    rgb_next[0]
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.081    15.191    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -14.240    
  -------------------------------------------------------------------
                         slack                                  0.952    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.900ns  (logic 3.503ns (39.359%)  route 5.397ns (60.641%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 r  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 r  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 r  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 r  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.762    13.963    vs0/current_state_reg
    SLICE_X6Y14          LUT6 (Prop_lut6_I1_O)        0.124    14.087 r  vs0/rgb_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    14.087    vs0_n_130
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[4]/C
                         clock pessimism              0.259    15.146    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.079    15.189    rgb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.189    
                         arrival time                         -14.087    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.240ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.713ns  (logic 3.503ns (40.202%)  route 5.210ns (59.798%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 r  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 r  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 r  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 r  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.576    13.776    vs0/current_state_reg
    SLICE_X5Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.900 r  vs0/rgb_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    13.900    vs0_n_127
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.514    14.886    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[9]/C
                         clock pessimism              0.259    15.145    
                         clock uncertainty           -0.035    15.109    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.031    15.140    rgb_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                         -13.900    
  -------------------------------------------------------------------
                         slack                                  1.240    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.687ns  (logic 3.503ns (40.324%)  route 5.184ns (59.676%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 r  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 r  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 r  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 r  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.549    13.750    vs0/current_state_reg
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.874 r  vs0/rgb_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    13.874    vs0_n_126
    SLICE_X3Y14          FDRE                                         r  rgb_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.517    14.889    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  rgb_reg_reg[10]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.029    15.155    rgb_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             1.287ns  (required time - arrival time)
  Source:                 fsm0/selection_index_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.684ns  (logic 3.503ns (40.338%)  route 5.181ns (59.662%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.635     5.187    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.456     5.643 f  fsm0/selection_index_reg[0]/Q
                         net (fo=56, routed)          0.746     6.389    fsm0/selection_index[0]
    SLICE_X2Y13          LUT4 (Prop_lut4_I3_O)        0.124     6.513 r  fsm0/selectbox_addr[3]_i_17/O
                         net (fo=1, routed)           0.000     6.513    fsm0/selectbox_addr[3]_i_17_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.046 r  fsm0/selectbox_addr_reg[3]_i_11/CO[3]
                         net (fo=15, routed)          0.892     7.938    fsm0/selectbox_addr_reg[3]_i_11_n_0
    SLICE_X4Y12          CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598     8.536 f  fsm0/selectbox_addr_reg[6]_i_62/O[1]
                         net (fo=12, routed)          0.735     9.271    fsm0/selectbox_addr6[5]
    SLICE_X3Y11          LUT5 (Prop_lut5_I0_O)        0.303     9.574 r  fsm0/selectbox_addr[6]_i_61/O
                         net (fo=1, routed)           0.517    10.091    fsm0/selectbox_addr[6]_i_61_n_0
    SLICE_X2Y11          LUT3 (Prop_lut3_I1_O)        0.124    10.215 r  fsm0/selectbox_addr[6]_i_37/O
                         net (fo=1, routed)           0.000    10.215    vs0/selectbox_addr_reg[6]_i_3_0[2]
    SLICE_X2Y11          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    10.595 r  vs0/selectbox_addr_reg[6]_i_11/CO[3]
                         net (fo=1, routed)           0.000    10.595    vs0/selectbox_addr_reg[6]_i_11_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    10.752 r  vs0/selectbox_addr_reg[6]_i_3/CO[1]
                         net (fo=2, routed)           0.451    11.203    vs0/selectbox_addr_reg[6]_i_3_n_2
    SLICE_X4Y13          LUT4 (Prop_lut4_I3_O)        0.332    11.535 r  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.693    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.817 r  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.325    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.449 r  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.077    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.201 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.546    13.747    vs0/current_state_reg
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.124    13.871 r  vs0/rgb_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.871    vs0_n_129
    SLICE_X3Y14          FDRE                                         r  rgb_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.517    14.889    clk_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  rgb_reg_reg[6]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X3Y14          FDRE (Setup_fdre_C_D)        0.031    15.157    rgb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  1.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 anim_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.708%)  route 0.148ns (51.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  anim_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.621 r  anim_addr_reg[8]/Q
                         net (fo=4, routed)           0.148     1.770    ram_anim_cola/Q[8]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 anim_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.290%)  route 0.164ns (53.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  anim_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  anim_addr_reg[3]/Q
                         net (fo=4, routed)           0.164     1.786    ram_anim_cola/Q[3]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 anim_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.014%)  route 0.203ns (58.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  anim_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  anim_addr_reg[2]/Q
                         net (fo=4, routed)           0.203     1.825    ram_anim_cola/Q[2]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 anim_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.829%)  route 0.204ns (59.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  anim_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  anim_addr_reg[1]/Q
                         net (fo=4, routed)           0.204     1.827    ram_anim_cola/Q[1]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 anim_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.829%)  route 0.204ns (59.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  anim_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y6           FDRE (Prop_fdre_C_Q)         0.141     1.622 r  anim_addr_reg[4]/Q
                         net (fo=4, routed)           0.204     1.827    ram_anim_cola/Q[4]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 anim_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.687%)  route 0.206ns (59.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  anim_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.621 r  anim_addr_reg[6]/Q
                         net (fo=4, routed)           0.206     1.827    ram_anim_cola/Q[6]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 anim_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_anim_cola/RAM_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.141ns (40.108%)  route 0.211ns (59.892%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.567     1.480    clk_IBUF_BUFG
    SLICE_X9Y7           FDRE                                         r  anim_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.141     1.621 r  anim_addr_reg[5]/Q
                         net (fo=4, routed)           0.211     1.832    ram_anim_cola/Q[5]
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.879     2.037    ram_anim_cola/clk_IBUF_BUFG
    RAMB18_X0Y3          RAMB18E1                                     r  ram_anim_cola/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.539    
    RAMB18_X0Y3          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.722    ram_anim_cola/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 selectbox_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_selectbox/RAM_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  selectbox_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  selectbox_addr_reg[3]/Q
                         net (fo=1, routed)           0.204     1.846    ram_selectbox/Q[3]
    RAMB18_X0Y7          RAMB18E1                                     r  ram_selectbox/RAM_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.871     2.029    ram_selectbox/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  ram_selectbox/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.714    ram_selectbox/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 selectbox_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram_selectbox/RAM_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.164ns (43.941%)  route 0.209ns (56.059%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    clk_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  selectbox_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  selectbox_addr_reg[6]/Q
                         net (fo=1, routed)           0.209     1.851    ram_selectbox/Q[6]
    RAMB18_X0Y7          RAMB18E1                                     r  ram_selectbox/RAM_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.871     2.029    ram_selectbox/clk_IBUF_BUFG
    RAMB18_X0Y7          RAMB18E1                                     r  ram_selectbox/RAM_reg/CLKARDCLK
                         clock pessimism             -0.499     1.531    
    RAMB18_X0Y7          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.714    ram_selectbox/RAM_reg
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 clk_divider0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_divider0/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.080%)  route 0.087ns (31.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X13Y3          FDRE                                         r  clk_divider0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y3          FDRE (Prop_fdre_C_Q)         0.141     1.622 r  clk_divider0/counter_reg[0]/Q
                         net (fo=9, routed)           0.087     1.710    clk_divider0/counter_reg[0]
    SLICE_X12Y3          LUT6 (Prop_lut6_I2_O)        0.045     1.755 r  clk_divider0/counter[5]_i_1__3/O
                         net (fo=1, routed)           0.000     1.755    clk_divider0/counter[5]_i_1__3_n_0
    SLICE_X12Y3          FDRE                                         r  clk_divider0/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y3          FDRE                                         r  clk_divider0/counter_reg[5]/C
                         clock pessimism             -0.502     1.494    
    SLICE_X12Y3          FDRE (Hold_fdre_C_D)         0.121     1.615    clk_divider0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  change_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y12  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y14  disp_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y17  paid_text_render0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   ram0/RAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y13  ram0/RAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y3   ram_anim_cola/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6   ram_anim_juice/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4   ram_anim_tea/RAM_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y5   ram_anim_water/RAM_reg/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y6    anim_addr_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y6    anim_addr_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  vga_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       13.287ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.287ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.932ns (15.847%)  route 4.949ns (84.153%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.291ns = ( 26.291 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         2.784    10.296    vs0/ADDR[4]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.150    10.446 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.570    11.016    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.326    11.342 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.596    12.938    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X7Y18          FDRE                                         r  vs0/v_count_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.048    26.291    vs0/CLK
    SLICE_X7Y18          FDRE                                         r  vs0/v_count_reg_reg[2]/C
                         clock pessimism              0.398    26.689    
                         clock uncertainty           -0.035    26.654    
    SLICE_X7Y18          FDRE (Setup_fdre_C_R)       -0.429    26.225    vs0/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         26.225    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                 13.287    

Slack (MET) :             13.524ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 0.932ns (15.977%)  route 4.901ns (84.023%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.480ns = ( 26.480 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         2.784    10.296    vs0/ADDR[4]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.150    10.446 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.570    11.016    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.326    11.342 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.548    12.890    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X4Y22          FDRE                                         r  vs0/v_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.238    26.480    vs0/CLK
    SLICE_X4Y22          FDRE                                         r  vs0/v_count_reg_reg[0]/C
                         clock pessimism              0.398    26.879    
                         clock uncertainty           -0.035    26.843    
    SLICE_X4Y22          FDRE (Setup_fdre_C_R)       -0.429    26.414    vs0/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         26.414    
                         arrival time                         -12.890    
  -------------------------------------------------------------------
                         slack                                 13.524    

Slack (MET) :             13.538ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 0.915ns (16.134%)  route 4.756ns (83.866%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.202ns = ( 26.202 - 20.000 ) 
    Source Clock Delay      (SCD):    6.757ns
    Clock Pessimism Removal (CPR):    0.555ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.116     6.757    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     7.275 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          1.688     8.962    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.086 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.958    10.045    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.169 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.785    10.953    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.149    11.102 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.326    12.428    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.959    26.202    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism              0.555    26.757    
                         clock uncertainty           -0.035    26.721    
    SLICE_X10Y17         FDRE (Setup_fdre_C_R)       -0.755    25.966    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         25.966    
                         arrival time                         -12.428    
  -------------------------------------------------------------------
                         slack                                 13.538    

Slack (MET) :             13.666ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.343ns  (logic 0.915ns (17.124%)  route 4.428ns (82.876%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.063ns = ( 26.063 - 20.000 ) 
    Source Clock Delay      (SCD):    6.757ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.116     6.757    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     7.275 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          1.688     8.962    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.086 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.958    10.045    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.169 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.785    10.953    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.149    11.102 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.998    12.100    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X9Y14          FDRE                                         r  vs0/h_count_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.821    26.063    vs0/CLK
    SLICE_X9Y14          FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism              0.398    26.461    
                         clock uncertainty           -0.035    26.426    
    SLICE_X9Y14          FDRE (Setup_fdre_C_R)       -0.660    25.766    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         25.766    
                         arrival time                         -12.100    
  -------------------------------------------------------------------
                         slack                                 13.666    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 0.915ns (16.798%)  route 4.532ns (83.202%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 26.264 - 20.000 ) 
    Source Clock Delay      (SCD):    6.757ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.116     6.757    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     7.275 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          1.688     8.962    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.086 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.958    10.045    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.169 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.785    10.953    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.149    11.102 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.102    12.204    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.021    26.264    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism              0.398    26.662    
                         clock uncertainty           -0.035    26.627    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.660    25.967    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.763ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.447ns  (logic 0.915ns (16.798%)  route 4.532ns (83.202%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.264ns = ( 26.264 - 20.000 ) 
    Source Clock Delay      (SCD):    6.757ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.116     6.757    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     7.275 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          1.688     8.962    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.086 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.958    10.045    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.169 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.785    10.953    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.149    11.102 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.102    12.204    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.021    26.264    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism              0.398    26.662    
                         clock uncertainty           -0.035    26.627    
    SLICE_X3Y16          FDRE (Setup_fdre_C_R)       -0.660    25.967    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         25.967    
                         arrival time                         -12.204    
  -------------------------------------------------------------------
                         slack                                 13.763    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.932ns (17.409%)  route 4.422ns (82.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 26.436 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         2.784    10.296    vs0/ADDR[4]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.150    10.446 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.570    11.016    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.326    11.342 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.068    12.410    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.193    26.436    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[7]/C
                         clock pessimism              0.398    26.834    
                         clock uncertainty           -0.035    26.798    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    26.369    vs0/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         26.369    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.932ns (17.409%)  route 4.422ns (82.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 26.436 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         2.784    10.296    vs0/ADDR[4]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.150    10.446 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.570    11.016    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.326    11.342 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.068    12.410    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.193    26.436    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[8]/C
                         clock pessimism              0.398    26.834    
                         clock uncertainty           -0.035    26.798    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    26.369    vs0/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         26.369    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             13.959ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 0.932ns (17.409%)  route 4.422ns (82.591%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.436ns = ( 26.436 - 20.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 f  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         2.784    10.296    vs0/ADDR[4]
    SLICE_X7Y11          LUT5 (Prop_lut5_I3_O)        0.150    10.446 r  vs0/v_count_reg[9]_i_4/O
                         net (fo=1, routed)           0.570    11.016    vs0/v_count_reg[9]_i_4_n_0
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.326    11.342 r  vs0/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          1.068    12.410    vs0/v_count_reg[9]_i_1_n_0
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.193    26.436    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism              0.398    26.834    
                         clock uncertainty           -0.035    26.798    
    SLICE_X3Y15          FDRE (Setup_fdre_C_R)       -0.429    26.369    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.369    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                 13.959    

Slack (MET) :             13.975ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (vga_clk_gen rise@20.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        5.279ns  (logic 0.915ns (17.334%)  route 4.364ns (82.666%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.307ns = ( 26.307 - 20.000 ) 
    Source Clock Delay      (SCD):    6.757ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.116     6.757    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.518     7.275 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          1.688     8.962    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X8Y12          LUT5 (Prop_lut5_I2_O)        0.124     9.086 f  vs0/h_count_reg[9]_i_3/O
                         net (fo=6, routed)           0.958    10.045    vs0/h_count_reg[9]_i_3_n_0
    SLICE_X11Y11         LUT6 (Prop_lut6_I5_O)        0.124    10.169 r  vs0/v_count_reg[9]_i_2/O
                         net (fo=11, routed)          0.785    10.953    vs0/v_count_reg[9]_i_2_n_0
    SLICE_X8Y13          LUT2 (Prop_lut2_I0_O)        0.149    11.102 r  vs0/h_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.933    12.035    vs0/h_count_reg[9]_i_1_n_0
    SLICE_X4Y14          FDRE                                         r  vs0/h_count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    21.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.453    24.825    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.418    25.243 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.065    26.307    vs0/CLK
    SLICE_X4Y14          FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism              0.398    26.705    
                         clock uncertainty           -0.035    26.670    
    SLICE_X4Y14          FDRE (Setup_fdre_C_R)       -0.660    26.010    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         26.010    
                         arrival time                         -12.035    
  -------------------------------------------------------------------
                         slack                                 13.975    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.369%)  route 0.308ns (68.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.815ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.308     2.448    vs0/pixel_tick
    SLICE_X8Y13          FDRE                                         r  vs0/h_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.615     2.815    vs0/CLK
    SLICE_X8Y13          FDRE                                         r  vs0/h_count_reg_reg[2]/C
                         clock pessimism             -0.555     2.261    
    SLICE_X8Y13          FDRE (Hold_fdre_C_CE)       -0.016     2.245    vs0/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.245    
                         arrival time                           2.448    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.129%)  route 0.285ns (66.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.798ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.285     2.424    vs0/pixel_tick
    SLICE_X11Y14         FDRE                                         r  vs0/h_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.598     2.798    vs0/CLK
    SLICE_X11Y14         FDRE                                         r  vs0/h_count_reg_reg[4]/C
                         clock pessimism             -0.555     2.243    
    SLICE_X11Y14         FDRE (Hold_fdre_C_CE)       -0.039     2.204    vs0/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.204    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.592ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 f  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.170     2.310    vs0/pixel_tick
    SLICE_X11Y7          LUT2 (Prop_lut2_I0_O)        0.042     2.352 r  vs0/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000     2.352    vs0/mod2_reg_i_1_n_0
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.392     2.592    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
                         clock pessimism             -0.594     1.999    
    SLICE_X11Y7          FDRE (Hold_fdre_C_D)         0.105     2.104    vs0/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.352    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.343%)  route 0.233ns (55.657%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.874ns
    Source Clock Delay      (SCD):    2.255ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.610     2.255    vs0/CLK
    SLICE_X4Y14          FDRE                                         r  vs0/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDRE (Prop_fdre_C_Q)         0.141     2.396 r  vs0/h_count_reg_reg[9]/Q
                         net (fo=32, routed)          0.233     2.629    vs0/h_count_reg_reg[9]_0[8]
    SLICE_X4Y14          LUT6 (Prop_lut6_I5_O)        0.045     2.674 r  vs0/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     2.674    vs0/p_0_in[9]
    SLICE_X4Y14          FDRE                                         r  vs0/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.675     2.874    vs0/CLK
    SLICE_X4Y14          FDRE                                         r  vs0/h_count_reg_reg[9]/C
                         clock pessimism             -0.620     2.255    
    SLICE_X4Y14          FDRE (Hold_fdre_C_D)         0.091     2.346    vs0/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.346    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.183ns (40.400%)  route 0.270ns (59.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.612     2.258    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=57, routed)          0.270     2.669    vs0/h_count_reg_reg[9]_0[6]
    SLICE_X3Y16          LUT5 (Prop_lut5_I0_O)        0.042     2.711 r  vs0/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     2.711    vs0/p_0_in[8]
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.672     2.872    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[8]/C
                         clock pessimism             -0.615     2.258    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.107     2.365    vs0/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.365    
                         arrival time                           2.711    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.186ns (40.792%)  route 0.270ns (59.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.615ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.612     2.258    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     2.399 r  vs0/h_count_reg_reg[7]/Q
                         net (fo=57, routed)          0.270     2.669    vs0/h_count_reg_reg[9]_0[6]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.045     2.714 r  vs0/h_count_reg[7]_i_1/O
                         net (fo=1, routed)           0.000     2.714    vs0/p_0_in[7]
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.672     2.872    vs0/CLK
    SLICE_X3Y16          FDRE                                         r  vs0/h_count_reg_reg[7]/C
                         clock pessimism             -0.615     2.258    
    SLICE_X3Y16          FDRE (Hold_fdre_C_D)         0.092     2.350    vs0/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.350    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.475ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.671ns  (logic 0.186ns (27.704%)  route 0.485ns (72.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.854ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.528     2.173    vs0/CLK
    SLICE_X4Y11          FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     2.314 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=100, routed)         0.329     2.643    vs0/pixel_y[1]
    SLICE_X7Y12          LUT6 (Prop_lut6_I0_O)        0.045     2.688 r  vs0/v_count_reg[5]_i_1/O
                         net (fo=1, routed)           0.157     2.844    vs0/p_0_in__0[5]
    SLICE_X5Y12          FDRE                                         r  vs0/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.654     2.854    vs0/CLK
    SLICE_X5Y12          FDRE                                         r  vs0/v_count_reg_reg[5]/C
                         clock pessimism             -0.555     2.299    
    SLICE_X5Y12          FDRE (Hold_fdre_C_D)         0.070     2.369    vs0/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           2.844    
  -------------------------------------------------------------------
                         slack                                  0.475    

Slack (MET) :             0.487ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.153%)  route 0.495ns (77.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.495     2.635    vs0/pixel_tick
    SLICE_X9Y14          FDRE                                         r  vs0/h_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.542     2.742    vs0/CLK
    SLICE_X9Y14          FDRE                                         r  vs0/h_count_reg_reg[1]/C
                         clock pessimism             -0.555     2.187    
    SLICE_X9Y14          FDRE (Hold_fdre_C_CE)       -0.039     2.148    vs0/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.148    
                         arrival time                           2.635    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.489ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/v_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.186ns (24.208%)  route 0.582ns (75.792%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.188ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.916ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.528     2.173    vs0/CLK
    SLICE_X4Y11          FDRE                                         r  vs0/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     2.314 r  vs0/v_count_reg_reg[6]/Q
                         net (fo=93, routed)          0.582     2.896    vs0/pixel_y[3]
    SLICE_X3Y15          LUT6 (Prop_lut6_I3_O)        0.045     2.941 r  vs0/v_count_reg[9]_i_3/O
                         net (fo=1, routed)           0.000     2.941    vs0/p_0_in__0[9]
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.716     2.916    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[9]/C
                         clock pessimism             -0.555     2.361    
    SLICE_X3Y15          FDRE (Hold_fdre_C_D)         0.091     2.452    vs0/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           2.941    
  -------------------------------------------------------------------
                         slack                                  0.489    

Slack (MET) :             0.514ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vs0/h_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             vga_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vga_clk_gen rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.141ns (19.736%)  route 0.573ns (80.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.770ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.573     2.713    vs0/pixel_tick
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.204     2.200 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.570     2.770    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
                         clock pessimism             -0.555     2.215    
    SLICE_X10Y17         FDRE (Hold_fdre_C_CE)       -0.016     2.199    vs0/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.199    
                         arrival time                           2.713    
  -------------------------------------------------------------------
                         slack                                  0.514    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_clk_gen
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_divider0/clk_out_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X10Y17  vs0/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X9Y14   vs0/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X8Y13   vs0/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y14   vs0/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y14  vs0/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X11Y15  vs0/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X7Y16   vs0/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y16   vs0/h_count_reg_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y16   vs0/h_count_reg_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X4Y14   vs0/h_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y17  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y17  vs0/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y14   vs0/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y14   vs0/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y13   vs0/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y13   vs0/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y14   vs0/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y14   vs0/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y14  vs0/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y14  vs0/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y17  vs0/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X10Y17  vs0/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y14   vs0/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X9Y14   vs0/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y13   vs0/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X8Y13   vs0/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y14   vs0/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X7Y14   vs0/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y14  vs0/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X11Y14  vs0/h_count_reg_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  vga_clk_gen
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.388ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 1.814ns (23.525%)  route 5.897ns (76.475%))
  Logic Levels:           8  (LUT2=2 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.947ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    7.013ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.372     7.013    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.419     7.432 f  vs0/v_count_reg_reg[8]/Q
                         net (fo=68, routed)          0.599     8.030    vs0/pixel_y[5]
    SLICE_X1Y14          LUT2 (Prop_lut2_I0_O)        0.297     8.327 f  vs0/is_text_area_i_3__0/O
                         net (fo=3, routed)           0.587     8.914    vs0/is_text_area_i_3__0_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I5_O)        0.124     9.038 r  vs0/rgb_reg[7]_i_42/O
                         net (fo=16, routed)          1.078    10.116    vs0/rgb_reg[7]_i_42_n_0
    SLICE_X9Y17          LUT2 (Prop_lut2_I0_O)        0.124    10.240 r  vs0/rgb_reg[7]_i_14/O
                         net (fo=6, routed)           0.969    11.209    vs0/rgb_reg[7]_i_14_n_0
    SLICE_X10Y15         LUT5 (Prop_lut5_I1_O)        0.150    11.359 r  vs0/rgb_reg[7]_i_15/O
                         net (fo=2, routed)           0.461    11.820    vs0/rgb_reg[7]_i_15_n_0
    SLICE_X10Y14         LUT3 (Prop_lut3_I0_O)        0.328    12.148 r  vs0/rgb_reg[2]_i_6/O
                         net (fo=1, routed)           0.825    12.973    vs0/rgb_reg[2]_i_6_n_0
    SLICE_X8Y16          LUT6 (Prop_lut6_I0_O)        0.124    13.097 r  vs0/rgb_reg[2]_i_3/O
                         net (fo=3, routed)           0.709    13.806    vs0/rgb_reg[2]_i_3_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.930 r  vs0/rgb_reg[1]_i_2/O
                         net (fo=1, routed)           0.670    14.600    vs0/rgb_reg[1]_i_2_n_0
    SLICE_X6Y15          LUT6 (Prop_lut6_I1_O)        0.124    14.724 r  vs0/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    14.724    vs0_n_120
    SLICE_X6Y15          FDRE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.514    14.886    clk_IBUF_BUFG
    SLICE_X6Y15          FDRE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.180    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X6Y15          FDRE (Setup_fdre_C_D)        0.081    15.111    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                         -14.724    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 1.957ns (24.791%)  route 5.937ns (75.209%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.647ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 14.886 - 10.000 ) 
    Source Clock Delay      (SCD):    6.713ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.072     6.713    vs0/CLK
    SLICE_X7Y14          FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     7.169 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=155, routed)         1.386     8.554    fsm0/pixel_x[1]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  fsm0/selectbox_addr[6]_i_20/O
                         net (fo=1, routed)           0.622     9.300    fsm0/selectbox_addr[6]_i_20_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.933 r  fsm0/selectbox_addr_reg[6]_i_5/CO[3]
                         net (fo=2, routed)           1.406    11.339    vs0/CO[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.463 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.622    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.746 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.253    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.377 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.005    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.129 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.565    13.694    vs0/current_state_reg
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.818 r  vs0/rgb_reg[7]_i_2/O
                         net (fo=1, routed)           0.665    14.483    vs0/rgb_reg[7]_i_2_n_0
    SLICE_X5Y15          LUT6 (Prop_lut6_I0_O)        0.124    14.607 r  vs0/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    14.607    rgb_next[7]
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.514    14.886    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.180    15.066    
                         clock uncertainty           -0.035    15.030    
    SLICE_X5Y15          FDRE (Setup_fdre_C_D)        0.029    15.059    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.456ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 1.552ns (20.557%)  route 5.998ns (79.443%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         1.141     8.653    vs0/ADDR[4]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.124     8.777 f  vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.639     9.416    vs0/rgb_reg[11]_i_117_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  vs0/rgb_reg[11]_i_49/O
                         net (fo=28, routed)          1.188    10.728    vs0/rgb_reg[11]_i_49_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.148    10.876 r  vs0/rgb_reg[7]_i_95/O
                         net (fo=2, routed)           0.452    11.328    vs0/rgb_reg[7]_i_95_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.328    11.656 r  vs0/rgb_reg[7]_i_61/O
                         net (fo=1, routed)           0.645    12.301    vs0/rgb_reg[7]_i_61_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.425 r  vs0/rgb_reg[7]_i_21/O
                         net (fo=2, routed)           1.113    13.538    vs0/rgb_reg[7]_i_21_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.124    13.662 r  vs0/rgb_reg[0]_i_4/O
                         net (fo=3, routed)           0.821    14.483    vs0/rgb_reg[0]_i_4_n_0
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.124    14.607 r  vs0/rgb_reg[2]_i_2/O
                         net (fo=1, routed)           0.000    14.607    vs0_n_119
    SLICE_X7Y13          FDRE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X7Y13          FDRE (Setup_fdre_C_D)        0.031    15.062    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.062    
                         arrival time                         -14.607    
  -------------------------------------------------------------------
                         slack                                  0.456    

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.927ns  (logic 1.957ns (24.689%)  route 5.970ns (75.311%))
  Logic Levels:           8  (CARRY4=1 LUT2=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -1.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.885ns = ( 14.885 - 10.000 ) 
    Source Clock Delay      (SCD):    6.713ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.072     6.713    vs0/CLK
    SLICE_X7Y14          FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     7.169 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=155, routed)         1.386     8.554    fsm0/pixel_x[1]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  fsm0/selectbox_addr[6]_i_20/O
                         net (fo=1, routed)           0.622     9.300    fsm0/selectbox_addr[6]_i_20_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.933 f  fsm0/selectbox_addr_reg[6]_i_5/CO[3]
                         net (fo=2, routed)           1.406    11.339    vs0/CO[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.463 r  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.622    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.746 r  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.253    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.377 r  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.005    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.129 f  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.531    13.660    disp_count_disp0/rgb_reg_reg[11]
    SLICE_X6Y14          LUT2 (Prop_lut2_I1_O)        0.124    13.784 r  disp_count_disp0/rgb_reg[11]_i_2/O
                         net (fo=1, routed)           0.731    14.515    vs0/rgb_reg_reg[11]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124    14.639 r  vs0/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    14.639    rgb_next[11]
    SLICE_X6Y16          FDRE                                         r  rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.513    14.885    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism              0.180    15.065    
                         clock uncertainty           -0.035    15.029    
    SLICE_X6Y16          FDRE (Setup_fdre_C_D)        0.079    15.108    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.639    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.904ns  (logic 1.957ns (24.758%)  route 5.947ns (75.242%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    6.713ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.072     6.713    vs0/CLK
    SLICE_X7Y14          FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     7.169 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=155, routed)         1.386     8.554    fsm0/pixel_x[1]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  fsm0/selectbox_addr[6]_i_20/O
                         net (fo=1, routed)           0.622     9.300    fsm0/selectbox_addr[6]_i_20_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.933 r  fsm0/selectbox_addr_reg[6]_i_5/CO[3]
                         net (fo=2, routed)           1.406    11.339    vs0/CO[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.463 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.622    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.746 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.253    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.377 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.005    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.129 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.585    13.714    vs0/current_state_reg
    SLICE_X4Y14          LUT6 (Prop_lut6_I0_O)        0.124    13.838 r  vs0/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.655    14.493    vs0/rgb_reg[3]_i_2_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I0_O)        0.124    14.617 r  vs0/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    14.617    rgb_next[3]
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[3]/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.077    15.108    rgb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -14.617    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.561ns  (logic 1.552ns (20.525%)  route 6.009ns (79.475%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -1.990ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 14.887 - 10.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         1.141     8.653    vs0/ADDR[4]
    SLICE_X8Y11          LUT3 (Prop_lut3_I2_O)        0.124     8.777 f  vs0/rgb_reg[11]_i_117/O
                         net (fo=1, routed)           0.639     9.416    vs0/rgb_reg[11]_i_117_n_0
    SLICE_X7Y12          LUT6 (Prop_lut6_I4_O)        0.124     9.540 f  vs0/rgb_reg[11]_i_49/O
                         net (fo=28, routed)          1.188    10.728    vs0/rgb_reg[11]_i_49_n_0
    SLICE_X8Y19          LUT2 (Prop_lut2_I1_O)        0.148    10.876 r  vs0/rgb_reg[7]_i_95/O
                         net (fo=2, routed)           0.452    11.328    vs0/rgb_reg[7]_i_95_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.328    11.656 r  vs0/rgb_reg[7]_i_61/O
                         net (fo=1, routed)           0.645    12.301    vs0/rgb_reg[7]_i_61_n_0
    SLICE_X9Y19          LUT6 (Prop_lut6_I5_O)        0.124    12.425 r  vs0/rgb_reg[7]_i_21/O
                         net (fo=2, routed)           1.113    13.538    vs0/rgb_reg[7]_i_21_n_0
    SLICE_X7Y15          LUT5 (Prop_lut5_I2_O)        0.124    13.662 r  vs0/rgb_reg[0]_i_4/O
                         net (fo=3, routed)           0.833    14.494    vs0/rgb_reg[0]_i_4_n_0
    SLICE_X6Y14          LUT6 (Prop_lut6_I2_O)        0.124    14.618 r  vs0/rgb_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    14.618    rgb_next[0]
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.515    14.887    clk_IBUF_BUFG
    SLICE_X6Y14          FDRE                                         r  rgb_reg_reg[0]/C
                         clock pessimism              0.180    15.067    
                         clock uncertainty           -0.035    15.031    
    SLICE_X6Y14          FDRE (Setup_fdre_C_D)        0.081    15.112    rgb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.112    
                         arrival time                         -14.618    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.856ns  (logic 2.338ns (34.101%)  route 4.518ns (65.899%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         1.088     8.601    vs0/ADDR[4]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.275 r  vs0/BRAM_PC_VGA_0_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.275    vs0/BRAM_PC_VGA_0_i_138_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  vs0/BRAM_PC_VGA_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.389    vs0/BRAM_PC_VGA_0_i_82_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.546 r  vs0/BRAM_PC_VGA_0_i_40__0/CO[1]
                         net (fo=2, routed)           0.976    10.522    vs0/BRAM_PC_VGA_0_i_40__0_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.358    10.880 f  vs0/BRAM_PC_VGA_0_i_60/O
                         net (fo=1, routed)           0.711    11.592    vs0/BRAM_PC_VGA_0_i_60_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.331    11.923 r  vs0/BRAM_PC_VGA_0_i_28/O
                         net (fo=2, routed)           0.651    12.573    vs0/BRAM_PC_VGA_0_i_28_n_0
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124    12.697 r  vs0/BRAM_PC_VGA_0_i_27/O
                         net (fo=2, routed)           0.514    13.212    vs0/BRAM_PC_VGA_0_i_27_n_0
    SLICE_X8Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.336 r  vs0/BRAM_PC_VGA_0_i_9__2/O
                         net (fo=1, routed)           0.577    13.913    coin_count_disp0/char_rom/ADDR[5]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.439    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.913    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.568ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.815ns  (logic 2.338ns (34.309%)  route 4.477ns (65.691%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -2.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    7.057ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.416     7.057    vs0/CLK
    SLICE_X3Y17          FDRE                                         r  vs0/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     7.513 r  vs0/v_count_reg_reg[1]/Q
                         net (fo=124, routed)         1.088     8.601    vs0/ADDR[4]
    SLICE_X3Y31          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     9.275 r  vs0/BRAM_PC_VGA_0_i_138/CO[3]
                         net (fo=1, routed)           0.000     9.275    vs0/BRAM_PC_VGA_0_i_138_n_0
    SLICE_X3Y32          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.389 r  vs0/BRAM_PC_VGA_0_i_82/CO[3]
                         net (fo=1, routed)           0.000     9.389    vs0/BRAM_PC_VGA_0_i_82_n_0
    SLICE_X3Y33          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     9.546 r  vs0/BRAM_PC_VGA_0_i_40__0/CO[1]
                         net (fo=2, routed)           0.976    10.522    vs0/BRAM_PC_VGA_0_i_40__0_n_2
    SLICE_X2Y31          LUT3 (Prop_lut3_I2_O)        0.358    10.880 f  vs0/BRAM_PC_VGA_0_i_60/O
                         net (fo=1, routed)           0.711    11.592    vs0/BRAM_PC_VGA_0_i_60_n_0
    SLICE_X7Y30          LUT6 (Prop_lut6_I1_O)        0.331    11.923 r  vs0/BRAM_PC_VGA_0_i_28/O
                         net (fo=2, routed)           0.651    12.573    vs0/BRAM_PC_VGA_0_i_28_n_0
    SLICE_X8Y30          LUT2 (Prop_lut2_I1_O)        0.124    12.697 r  vs0/BRAM_PC_VGA_0_i_27/O
                         net (fo=2, routed)           0.476    13.173    vs0/BRAM_PC_VGA_0_i_27_n_0
    SLICE_X9Y31          LUT6 (Prop_lut6_I5_O)        0.124    13.297 r  vs0/BRAM_PC_VGA_0_i_8__3/O
                         net (fo=1, routed)           0.574    13.871    coin_count_disp0/char_rom/ADDR[6]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.439    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.439    
                         arrival time                         -13.871    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 vs0/h_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        7.814ns  (logic 1.957ns (25.045%)  route 5.857ns (74.955%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -1.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 14.888 - 10.000 ) 
    Source Clock Delay      (SCD):    6.713ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.072     6.713    vs0/CLK
    SLICE_X7Y14          FDRE                                         r  vs0/h_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y14          FDRE (Prop_fdre_C_Q)         0.456     7.169 r  vs0/h_count_reg_reg[3]/Q
                         net (fo=155, routed)         1.386     8.554    fsm0/pixel_x[1]
    SLICE_X12Y15         LUT6 (Prop_lut6_I0_O)        0.124     8.678 r  fsm0/selectbox_addr[6]_i_20/O
                         net (fo=1, routed)           0.622     9.300    fsm0/selectbox_addr[6]_i_20_n_0
    SLICE_X13Y15         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.633     9.933 r  fsm0/selectbox_addr_reg[6]_i_5/CO[3]
                         net (fo=2, routed)           1.406    11.339    vs0/CO[0]
    SLICE_X4Y13          LUT4 (Prop_lut4_I1_O)        0.124    11.463 f  vs0/rgb_reg[11]_i_44/O
                         net (fo=1, routed)           0.158    11.622    ram_selectbox/rgb_reg[11]_i_3
    SLICE_X4Y13          LUT5 (Prop_lut5_I3_O)        0.124    11.746 f  ram_selectbox/rgb_reg[11]_i_11/O
                         net (fo=13, routed)          0.508    12.253    ram_selectbox/current_state_reg
    SLICE_X4Y13          LUT2 (Prop_lut2_I0_O)        0.124    12.377 f  ram_selectbox/rgb_reg[0]_i_16/O
                         net (fo=3, routed)           0.628    13.005    vs0/rgb_reg_reg[0]_0
    SLICE_X4Y15          LUT6 (Prop_lut6_I1_O)        0.124    13.129 r  vs0/rgb_reg[0]_i_5/O
                         net (fo=14, routed)          0.561    13.690    vs0/current_state_reg
    SLICE_X4Y15          LUT6 (Prop_lut6_I0_O)        0.124    13.814 r  vs0/rgb_reg[5]_i_2/O
                         net (fo=1, routed)           0.588    14.403    vs0/rgb_reg[5]_i_2_n_0
    SLICE_X2Y15          LUT5 (Prop_lut5_I0_O)        0.124    14.527 r  vs0/rgb_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    14.527    rgb_next[5]
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.516    14.888    clk_IBUF_BUFG
    SLICE_X2Y15          FDRE                                         r  rgb_reg_reg[5]/C
                         clock pessimism              0.180    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X2Y15          FDRE (Setup_fdre_C_D)        0.081    15.113    rgb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                         -14.527    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 vs0/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        6.657ns  (logic 2.447ns (36.757%)  route 4.210ns (63.243%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    7.013ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.571     5.123    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.518     5.641 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          1.372     7.013    vs0/CLK
    SLICE_X3Y15          FDRE                                         r  vs0/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.456     7.469 r  vs0/v_count_reg_reg[7]/Q
                         net (fo=79, routed)          1.430     8.899    vs0/pixel_y[4]
    SLICE_X5Y30          LUT2 (Prop_lut2_I0_O)        0.124     9.023 r  vs0/BRAM_PC_VGA_0_i_110/O
                         net (fo=1, routed)           0.000     9.023    vs0/BRAM_PC_VGA_0_i_110_n_0
    SLICE_X5Y30          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.424 r  vs0/BRAM_PC_VGA_0_i_66/CO[3]
                         net (fo=1, routed)           0.000     9.424    vs0/BRAM_PC_VGA_0_i_66_n_0
    SLICE_X5Y31          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.695 r  vs0/BRAM_PC_VGA_0_i_31/CO[0]
                         net (fo=2, routed)           0.601    10.296    vs0/coin_count_disp0/in_text1_line221_in
    SLICE_X7Y30          LUT3 (Prop_lut3_I0_O)        0.373    10.669 f  vs0/BRAM_PC_VGA_0_i_61/O
                         net (fo=10, routed)          0.578    11.247    vs0/v_count_reg_reg[7]_0
    SLICE_X6Y30          LUT3 (Prop_lut3_I0_O)        0.153    11.400 f  vs0/BRAM_PC_VGA_0_i_91/O
                         net (fo=1, routed)           0.529    11.929    vs0/BRAM_PC_VGA_0_i_91_n_0
    SLICE_X9Y31          LUT5 (Prop_lut5_I2_O)        0.331    12.260 r  vs0/BRAM_PC_VGA_0_i_48/O
                         net (fo=1, routed)           0.468    12.729    vs0/BRAM_PC_VGA_0_i_48_n_0
    SLICE_X10Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.853 r  vs0/BRAM_PC_VGA_0_i_18/O
                         net (fo=1, routed)           0.000    12.853    vs0/BRAM_PC_VGA_0_i_18_n_0
    SLICE_X10Y31         MUXF7 (Prop_muxf7_I1_O)      0.214    13.067 r  vs0/BRAM_PC_VGA_0_i_5__2/O
                         net (fo=1, routed)           0.603    13.670    coin_count_disp0/char_rom/ADDR[9]
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.489    14.860    coin_count_disp0/char_rom/clk_IBUF_BUFG
    RAMB18_X0Y12         RAMB18E1                                     r  coin_count_disp0/char_rom/BRAM_PC_VGA_0/CLKARDCLK
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    RAMB18_X0Y12         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.739    14.266    coin_count_disp0/char_rom/BRAM_PC_VGA_0
  -------------------------------------------------------------------
                         required time                         14.266    
                         arrival time                         -13.670    
  -------------------------------------------------------------------
                         slack                                  0.596    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.141ns (24.618%)  route 0.432ns (75.382%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.432     2.571    pixel_tick
    SLICE_X7Y13          FDRE                                         r  rgb_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.861     2.019    clk_IBUF_BUFG
    SLICE_X7Y13          FDRE                                         r  rgb_reg_reg[2]/C
                         clock pessimism             -0.245     1.774    
    SLICE_X7Y13          FDRE (Hold_fdre_C_CE)       -0.039     1.735    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.571    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.139%)  route 0.682ns (82.861%))
  Logic Levels:           0  
  Clock Path Skew:        -0.226ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.682     2.821    pixel_tick
    SLICE_X6Y16          FDRE                                         r  rgb_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.859     2.017    clk_IBUF_BUFG
    SLICE_X6Y16          FDRE                                         r  rgb_reg_reg[11]/C
                         clock pessimism             -0.245     1.772    
    SLICE_X6Y16          FDRE (Hold_fdre_C_CE)       -0.016     1.756    rgb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           2.821    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.078ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            paid_text_render0/is_text_area_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.761ns  (logic 0.186ns (24.443%)  route 0.575ns (75.557%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.528     2.173    vs0/CLK
    SLICE_X4Y11          FDRE                                         r  vs0/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.141     2.314 r  vs0/v_count_reg_reg[4]/Q
                         net (fo=100, routed)         0.575     2.889    vs0/pixel_y[1]
    SLICE_X7Y26          LUT6 (Prop_lut6_I1_O)        0.045     2.934 r  vs0/is_text_area_i_1__0/O
                         net (fo=1, routed)           0.000     2.934    paid_text_render0/is_text_area0
    SLICE_X7Y26          FDRE                                         r  paid_text_render0/is_text_area_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.851     2.009    paid_text_render0/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  paid_text_render0/is_text_area_reg/C
                         clock pessimism             -0.245     1.764    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.091     1.855    paid_text_render0/is_text_area_reg
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           2.934    
  -------------------------------------------------------------------
                         slack                                  1.078    

Slack (MET) :             1.096ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scaled_x_stage1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.341ns (41.324%)  route 0.484ns (58.676%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.499     2.144    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     2.308 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.484     2.792    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.177     2.969 r  vs0/scaled_x_stage1_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.969    scaled_x_stage10[10]
    SLICE_X5Y20          FDRE                                         r  scaled_x_stage1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.855     2.013    clk_IBUF_BUFG
    SLICE_X5Y20          FDRE                                         r  scaled_x_stage1_reg[10]/C
                         clock pessimism             -0.245     1.768    
    SLICE_X5Y20          FDRE (Hold_fdre_C_D)         0.105     1.873    scaled_x_stage1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  1.096    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scaled_y_stage1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.697ns  (logic 0.249ns (35.744%)  route 0.448ns (64.256%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.514ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    2.285ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.639     2.285    vs0/CLK
    SLICE_X7Y18          FDRE                                         r  vs0/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.141     2.426 r  vs0/v_count_reg_reg[2]/Q
                         net (fo=117, routed)         0.448     2.873    vs0/ADDR[5]
    SLICE_X3Y20          LUT6 (Prop_lut6_I3_O)        0.045     2.918 r  vs0/scaled_y_stage1[10]_i_6/O
                         net (fo=1, routed)           0.000     2.918    vs0/scaled_y_stage1[10]_i_6_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.981 r  vs0/scaled_y_stage1_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.981    scaled_y_stage10[10]
    SLICE_X3Y20          FDRE                                         r  scaled_y_stage1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.857     2.015    clk_IBUF_BUFG
    SLICE_X3Y20          FDRE                                         r  scaled_y_stage1_reg[10]/C
                         clock pessimism             -0.245     1.770    
    SLICE_X3Y20          FDRE (Hold_fdre_C_D)         0.105     1.875    scaled_y_stage1_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.981    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.106ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anim_addr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.186ns (23.914%)  route 0.592ns (76.086%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.139ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.494     2.139    vs0/CLK
    SLICE_X9Y14          FDRE                                         r  vs0/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y14          FDRE (Prop_fdre_C_Q)         0.141     2.280 f  vs0/h_count_reg_reg[1]/Q
                         net (fo=49, routed)          0.475     2.755    vs0/h_count_reg_reg[9]_0[1]
    SLICE_X10Y6          LUT5 (Prop_lut5_I1_O)        0.045     2.800 r  vs0/anim_addr[0]_i_1/O
                         net (fo=1, routed)           0.117     2.917    vs0_n_95
    SLICE_X8Y6           FDRE                                         r  anim_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_IBUF_BUFG
    SLICE_X8Y6           FDRE                                         r  anim_addr_reg[0]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X8Y6           FDRE (Hold_fdre_C_D)         0.059     1.810    anim_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           2.917    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.118ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            anim_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.252ns (31.842%)  route 0.539ns (68.158%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    2.183ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.538     2.183    vs0/CLK
    SLICE_X11Y14         FDRE                                         r  vs0/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y14         FDRE (Prop_fdre_C_Q)         0.141     2.324 r  vs0/h_count_reg_reg[4]/Q
                         net (fo=163, routed)         0.539     2.864    vs0/h_count_reg_reg[9]_0[4]
    SLICE_X9Y6           LUT6 (Prop_lut6_I1_O)        0.045     2.909 r  vs0/anim_addr[4]_i_3/O
                         net (fo=1, routed)           0.000     2.909    vs0/anim_addr[4]_i_3_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     2.975 r  vs0/anim_addr_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.975    anim_addr0[3]
    SLICE_X9Y6           FDRE                                         r  anim_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.838     1.996    clk_IBUF_BUFG
    SLICE_X9Y6           FDRE                                         r  anim_addr_reg[3]/C
                         clock pessimism             -0.245     1.751    
    SLICE_X9Y6           FDRE (Hold_fdre_C_D)         0.105     1.856    anim_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  1.118    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 vs0/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scaled_x_stage1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.379ns (43.907%)  route 0.484ns (56.093%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.499     2.144    vs0/CLK
    SLICE_X10Y17         FDRE                                         r  vs0/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDRE (Prop_fdre_C_Q)         0.164     2.308 r  vs0/h_count_reg_reg[0]/Q
                         net (fo=27, routed)          0.484     2.792    vs0/h_count_reg_reg[9]_0[0]
    SLICE_X5Y20          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.161     2.953 r  vs0/scaled_x_stage1_reg[10]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.953    vs0/scaled_x_stage1_reg[10]_i_1_n_0
    SLICE_X5Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.007 r  vs0/scaled_x_stage1_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.007    scaled_x_stage10[11]
    SLICE_X5Y21          FDRE                                         r  scaled_x_stage1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.854     2.012    clk_IBUF_BUFG
    SLICE_X5Y21          FDRE                                         r  scaled_x_stage1_reg[11]/C
                         clock pessimism             -0.245     1.767    
    SLICE_X5Y21          FDRE (Hold_fdre_C_D)         0.105     1.872    scaled_x_stage1_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           3.007    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.135ns  (arrival time - required time)
  Source:                 vs0/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            change_text_render0/text_pixel_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.803ns  (logic 0.186ns (23.177%)  route 0.617ns (76.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    2.216ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.571     2.216    vs0/CLK
    SLICE_X5Y13          FDRE                                         r  vs0/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y13          FDRE (Prop_fdre_C_Q)         0.141     2.357 r  vs0/v_count_reg_reg[3]/Q
                         net (fo=116, routed)         0.617     2.974    vs0/pixel_y[0]
    SLICE_X6Y25          LUT6 (Prop_lut6_I3_O)        0.045     3.019 r  vs0/text_pixel_i_1__1/O
                         net (fo=1, routed)           0.000     3.019    change_text_render0/text_pixel_reg_1
    SLICE_X6Y25          FDRE                                         r  change_text_render0/text_pixel_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.850     2.008    change_text_render0/clk_IBUF_BUFG
    SLICE_X6Y25          FDRE                                         r  change_text_render0/text_pixel_reg/C
                         clock pessimism             -0.245     1.763    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.120     1.883    change_text_render0/text_pixel_reg
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  1.135    

Slack (MET) :             1.139ns  (arrival time - required time)
  Source:                 vs0/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by vga_clk_gen  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rgb_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - vga_clk_gen rise@0.000ns)
  Data Path Delay:        0.875ns  (logic 0.141ns (16.117%)  route 0.734ns (83.883%))
  Logic Levels:           0  
  Clock Path Skew:        -0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vga_clk_gen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.568     1.481    clk_divider0/clk_IBUF_BUFG
    SLICE_X12Y4          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  clk_divider0/clk_out_reg/Q
                         net (fo=23, routed)          0.353     1.999    vs0/CLK
    SLICE_X11Y7          FDRE                                         r  vs0/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDRE (Prop_fdre_C_Q)         0.141     2.140 r  vs0/mod2_reg_reg/Q
                         net (fo=26, routed)          0.734     2.874    pixel_tick
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X5Y15          FDRE                                         r  rgb_reg_reg[7]/C
                         clock pessimism             -0.245     1.773    
    SLICE_X5Y15          FDRE (Hold_fdre_C_CE)       -0.039     1.734    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           2.874    
  -------------------------------------------------------------------
                         slack                                  1.139    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.463ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.379ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 0.671ns (17.089%)  route 3.255ns (82.911%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.564     5.116    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  prev_state_reg/Q
                         net (fo=37, routed)          1.426     7.060    main_state_machine/prev_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.213 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.830     9.042    fsm0/reset
    SLICE_X0Y12          FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.518    14.890    fsm0/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X0Y12          FDCE (Recov_fdce_C_CLR)     -0.608    14.505    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             5.722ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.655ns  (logic 0.671ns (18.361%)  route 2.984ns (81.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.564     5.116    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  prev_state_reg/Q
                         net (fo=37, routed)          1.426     7.060    main_state_machine/prev_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.213 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.558     8.770    fsm0/reset
    SLICE_X1Y24          FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.505    14.877    fsm0/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y24          FDCE (Recov_fdce_C_CLR)     -0.608    14.492    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.770    
  -------------------------------------------------------------------
                         slack                                  5.722    

Slack (MET) :             6.047ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 0.671ns (20.080%)  route 2.671ns (79.920%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.564     5.116    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  prev_state_reg/Q
                         net (fo=37, routed)          1.426     7.060    main_state_machine/prev_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.213 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.245     8.457    fsm0/reset
    SLICE_X1Y14          FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.517    14.889    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X1Y14          FDCE (Recov_fdce_C_CLR)     -0.608    14.504    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         14.504    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.047    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.671ns (19.842%)  route 2.711ns (80.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.564     5.116    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  prev_state_reg/Q
                         net (fo=37, routed)          1.426     7.060    main_state_machine/prev_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.213 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.285     8.498    fsm0/reset
    SLICE_X2Y14          FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.517    14.889    fsm0/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.522    14.590    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.093ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.382ns  (logic 0.671ns (19.842%)  route 2.711ns (80.158%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.564     5.116    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  prev_state_reg/Q
                         net (fo=37, routed)          1.426     7.060    main_state_machine/prev_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.213 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.285     8.498    fsm0/reset
    SLICE_X2Y14          FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.517    14.889    fsm0/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism              0.259    15.148    
                         clock uncertainty           -0.035    15.112    
    SLICE_X2Y14          FDCE (Recov_fdce_C_CLR)     -0.522    14.590    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -8.498    
  -------------------------------------------------------------------
                         slack                                  6.093    

Slack (MET) :             6.143ns  (required time - arrival time)
  Source:                 prev_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.234ns  (logic 0.671ns (20.749%)  route 2.563ns (79.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.877ns = ( 14.877 - 10.000 ) 
    Source Clock Delay      (SCD):    5.116ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.564     5.116    clk_IBUF_BUFG
    SLICE_X12Y34         FDCE                                         r  prev_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.518     5.634 f  prev_state_reg/Q
                         net (fo=37, routed)          1.426     7.060    main_state_machine/prev_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I1_O)        0.153     7.213 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           1.137     8.350    fsm0/reset
    SLICE_X1Y25          FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         1.505    14.877    fsm0/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism              0.259    15.136    
                         clock uncertainty           -0.035    15.100    
    SLICE_X1Y25          FDCE (Recov_fdce_C_CLR)     -0.608    14.492    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.350    
  -------------------------------------------------------------------
                         slack                                  6.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.379ns  (arrival time - required time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_left_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.184ns (14.421%)  route 1.092ns (85.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  main_state_machine/current_state_reg/Q
                         net (fo=54, routed)          0.540     2.158    main_state_machine/current_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.043     2.201 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.552     2.753    fsm0/reset
    SLICE_X1Y25          FDCE                                         f  fsm0/btn_left_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.852     2.010    fsm0/clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  fsm0/btn_left_d_reg/C
                         clock pessimism             -0.479     1.531    
    SLICE_X1Y25          FDCE (Remov_fdce_C_CLR)     -0.157     1.374    fsm0/btn_left_d_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.184ns (14.006%)  route 1.130ns (85.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  main_state_machine/current_state_reg/Q
                         net (fo=54, routed)          0.540     2.158    main_state_machine/current_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.043     2.201 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.590     2.791    fsm0/reset
    SLICE_X2Y14          FDCE                                         f  fsm0/selection_index_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.863     2.021    fsm0/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  fsm0/selection_index_reg[2]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.132     1.410    fsm0/selection_index_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.381ns  (arrival time - required time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.314ns  (logic 0.184ns (14.006%)  route 1.130ns (85.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  main_state_machine/current_state_reg/Q
                         net (fo=54, routed)          0.540     2.158    main_state_machine/current_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.043     2.201 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.590     2.791    fsm0/reset
    SLICE_X2Y14          FDCE                                         f  fsm0/selection_index_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.863     2.021    fsm0/clk_IBUF_BUFG
    SLICE_X2Y14          FDCE                                         r  fsm0/selection_index_reg[3]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X2Y14          FDCE (Remov_fdce_C_CLR)     -0.132     1.410    fsm0/selection_index_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.791    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.389ns  (arrival time - required time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.297ns  (logic 0.184ns (14.191%)  route 1.113ns (85.809%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  main_state_machine/current_state_reg/Q
                         net (fo=54, routed)          0.540     2.158    main_state_machine/current_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.043     2.201 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.573     2.774    fsm0/reset
    SLICE_X1Y14          FDCE                                         f  fsm0/selection_index_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.863     2.021    fsm0/clk_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  fsm0/selection_index_reg[0]/C
                         clock pessimism             -0.479     1.542    
    SLICE_X1Y14          FDCE (Remov_fdce_C_CLR)     -0.157     1.385    fsm0/selection_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.774    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.542ns  (arrival time - required time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/btn_right_d_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.184ns (12.791%)  route 1.255ns (87.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  main_state_machine/current_state_reg/Q
                         net (fo=54, routed)          0.540     2.158    main_state_machine/current_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.043     2.201 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.715     2.916    fsm0/reset
    SLICE_X1Y24          FDCE                                         f  fsm0/btn_right_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.852     2.010    fsm0/clk_IBUF_BUFG
    SLICE_X1Y24          FDCE                                         r  fsm0/btn_right_d_reg/C
                         clock pessimism             -0.479     1.531    
    SLICE_X1Y24          FDCE (Remov_fdce_C_CLR)     -0.157     1.374    fsm0/btn_right_d_reg
  -------------------------------------------------------------------
                         required time                         -1.374    
                         arrival time                           2.916    
  -------------------------------------------------------------------
                         slack                                  1.542    

Slack (MET) :             1.700ns  (arrival time - required time)
  Source:                 main_state_machine/current_state_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm0/selection_index_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.609ns  (logic 0.184ns (11.432%)  route 1.425ns (88.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.564     1.477    main_state_machine/clk_IBUF_BUFG
    SLICE_X13Y34         FDCE                                         r  main_state_machine/current_state_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y34         FDCE (Prop_fdce_C_Q)         0.141     1.618 r  main_state_machine/current_state_reg/Q
                         net (fo=54, routed)          0.540     2.158    main_state_machine/current_state
    SLICE_X13Y25         LUT3 (Prop_lut3_I0_O)        0.043     2.201 f  main_state_machine/btn_right_d_i_1/O
                         net (fo=6, routed)           0.886     3.087    fsm0/reset
    SLICE_X0Y12          FDCE                                         f  fsm0/selection_index_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=709, routed)         0.864     2.022    fsm0/clk_IBUF_BUFG
    SLICE_X0Y12          FDCE                                         r  fsm0/selection_index_reg[1]/C
                         clock pessimism             -0.479     1.543    
    SLICE_X0Y12          FDCE (Remov_fdce_C_CLR)     -0.157     1.386    fsm0/selection_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.386    
                         arrival time                           3.087    
  -------------------------------------------------------------------
                         slack                                  1.700    





