Analysis & Synthesis report for pl_computer
Sun Jun 10 16:50:30 2018
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_nok1:auto_generated
 15. Source assignments for pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_89p1:auto_generated
 16. Parameter Settings for User Entity Instance: pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component
 18. Parameter Settings for User Entity Instance: pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit"
 21. Port Connectivity Checks: "pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_shift"
 22. Port Connectivity Checks: "pipelined_computer:inst|pipeid:id_stage|mux2x32:q_a"
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+---------------------------------+--------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 10 16:50:30 2018      ;
; Quartus II 64-Bit Version       ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                   ; pl_computer                                ;
; Top-level Entity Name           ; pl_computer                                ;
; Family                          ; Cyclone V                                  ;
; Logic utilization (in ALMs)     ; N/A                                        ;
; Total registers                 ; 1391                                       ;
; Total pins                      ; 52                                         ;
; Total virtual pins              ; 0                                          ;
; Total block memory bits         ; 3,072                                      ;
; Total DSP Blocks                ; 0                                          ;
; Total HSSI RX PCSs              ; 0                                          ;
; Total HSSI PMA RX Deserializers ; 0                                          ;
; Total HSSI TX PCSs              ; 0                                          ;
; Total HSSI TX Channels          ; 0                                          ;
; Total PLLs                      ; 1                                          ;
; Total DLLs                      ; 0                                          ;
+---------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; pl_computer        ; pl_computer        ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; source/cu.v                      ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/cu.v                                     ;         ;
; source/regfile.v                 ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/regfile.v                                ;         ;
; source/mux4x32.v                 ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/mux4x32.v                                ;         ;
; source/mux2x5.v                  ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/mux2x5.v                                 ;         ;
; source/ledmodule.v               ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/ledmodule.v                              ;         ;
; source/io_output_reg.v           ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/io_output_reg.v                          ;         ;
; source/io_input_reg.v            ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/io_input_reg.v                           ;         ;
; source/alu.v                     ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/alu.v                                    ;         ;
; source/mux2x32.v                 ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/mux2x32.v                                ;         ;
; source/pipepc.v                  ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipepc.v                                 ;         ;
; source/pipeexe.v                 ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipeexe.v                                ;         ;
; source/pipedereg.v               ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipedereg.v                              ;         ;
; pl_computer.bdf                  ; yes             ; User Block Diagram/Schematic File      ; D:/DYC/Code/fpga/pl_computer/pl_computer.bdf                                 ;         ;
; source/pipelined_computer.v      ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipelined_computer.v                     ;         ;
; source/pipeif.v                  ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipeif.v                                 ;         ;
; source/lpm_rom_irom.v            ; yes             ; User Wizard-Generated File             ; D:/DYC/Code/fpga/pl_computer/source/lpm_rom_irom.v                           ;         ;
; source/lpm_ram_dq_dram.v         ; yes             ; User Wizard-Generated File             ; D:/DYC/Code/fpga/pl_computer/source/lpm_ram_dq_dram.v                        ;         ;
; source/pipeir.v                  ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipeir.v                                 ;         ;
; source/pipeid.v                  ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipeid.v                                 ;         ;
; source/pipeemreg.v               ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipeemreg.v                              ;         ;
; source/pipemem.v                 ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipemem.v                                ;         ;
; source/pipemwreg.v               ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pipemwreg.v                              ;         ;
; source/pll.v                     ; yes             ; User Wizard-Generated File             ; D:/DYC/Code/fpga/pl_computer/source/pll.v                                    ; pll     ;
; source/pll/pll_0002.v            ; yes             ; User Verilog HDL File                  ; D:/DYC/Code/fpga/pl_computer/source/pll/pll_0002.v                           ; pll     ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/aglobal131.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_nok1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/DYC/Code/fpga/pl_computer/db/altsyncram_nok1.tdf                          ;         ;
; testcode/io.mif                  ; yes             ; Auto-Found Memory Initialization File  ; D:/DYC/Code/fpga/pl_computer/testcode/io.mif                                 ;         ;
; db/altsyncram_89p1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/DYC/Code/fpga/pl_computer/db/altsyncram_89p1.tdf                          ;         ;
; testcode/test_datamem.mif        ; yes             ; Auto-Found Memory Initialization File  ; D:/DYC/Code/fpga/pl_computer/testcode/test_datamem.mif                       ;         ;
; altera_pll.v                     ; yes             ; Megafunction                           ; d:/applications/altera/quartus/libraries/megafunctions/altera_pll.v          ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                         ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Resource                                    ; Usage                                                                 ;
+---------------------------------------------+-----------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1495                                                                  ;
;                                             ;                                                                       ;
; Combinational ALUT usage for logic          ; 1826                                                                  ;
;     -- 7 input functions                    ; 57                                                                    ;
;     -- 6 input functions                    ; 973                                                                   ;
;     -- 5 input functions                    ; 307                                                                   ;
;     -- 4 input functions                    ; 174                                                                   ;
;     -- <=3 input functions                  ; 315                                                                   ;
;                                             ;                                                                       ;
; Dedicated logic registers                   ; 1391                                                                  ;
;                                             ;                                                                       ;
; I/O pins                                    ; 52                                                                    ;
; Total MLAB memory bits                      ; 0                                                                     ;
; Total block memory bits                     ; 3072                                                                  ;
; Total DSP Blocks                            ; 0                                                                     ;
; Total PLLs                                  ; 2                                                                     ;
;     -- PLLs                                 ; 2                                                                     ;
;                                             ;                                                                       ;
; Maximum fan-out node                        ; pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 1374                                                                  ;
; Total fan-out                               ; 15079                                                                 ;
; Average fan-out                             ; 4.45                                                                  ;
+---------------------------------------------+-----------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                   ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                        ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |pl_computer                                    ; 1826 (0)          ; 1391 (0)     ; 3072              ; 0          ; 52   ; 0            ; |pl_computer                                                                                                                               ; work         ;
;    |pipelined_computer:inst|                    ; 1826 (0)          ; 1391 (0)     ; 3072              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst                                                                                                       ; work         ;
;       |ledmodule:led|                           ; 42 (0)            ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led                                                                                         ; work         ;
;          |sevenseg:LED8_0|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led|sevenseg:LED8_0                                                                         ; work         ;
;          |sevenseg:LED8_1|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led|sevenseg:LED8_1                                                                         ; work         ;
;          |sevenseg:LED8_2|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led|sevenseg:LED8_2                                                                         ; work         ;
;          |sevenseg:LED8_4|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led|sevenseg:LED8_4                                                                         ; work         ;
;          |sevenseg:LED8_5|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led|sevenseg:LED8_5                                                                         ; work         ;
;          |sevenseg:LED8_6|                      ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|ledmodule:led|sevenseg:LED8_6                                                                         ; work         ;
;       |mux2x32:wb_stage|                        ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|mux2x32:wb_stage                                                                                      ; work         ;
;       |pipedereg:de_reg|                        ; 0 (0)             ; 128 (128)    ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipedereg:de_reg                                                                                      ; work         ;
;       |pipeemreg:em_reg|                        ; 0 (0)             ; 72 (72)      ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeemreg:em_reg                                                                                      ; work         ;
;       |pipeexe:exe_stage|                       ; 615 (35)          ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage                                                                                     ; work         ;
;          |alu:al_unit|                          ; 304 (304)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit                                                                         ; work         ;
;          |mux2x32:mux_aluimm|                   ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_aluimm                                                                  ; work         ;
;          |mux2x32:mux_jal|                      ; 225 (225)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_jal                                                                     ; work         ;
;          |mux2x32:mux_shift|                    ; 19 (19)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_shift                                                                   ; work         ;
;       |pipeid:id_stage|                         ; 1031 (71)         ; 992 (0)      ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeid:id_stage                                                                                       ; work         ;
;          |cu:controlUnit|                       ; 49 (49)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|cu:controlUnit                                                                        ; work         ;
;          |mux2x5:reg_wn|                        ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|mux2x5:reg_wn                                                                         ; work         ;
;          |mux4x32:alu_a|                        ; 424 (424)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|mux4x32:alu_a                                                                         ; work         ;
;          |mux4x32:alu_b|                        ; 450 (450)         ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|mux4x32:alu_b                                                                         ; work         ;
;          |regfile:rf|                           ; 32 (32)           ; 992 (992)    ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|regfile:rf                                                                            ; work         ;
;       |pipeif:if_stage|                         ; 62 (30)           ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeif:if_stage                                                                                       ; work         ;
;          |lpm_rom_irom:irom|                    ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom                                                                     ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component                                     ; work         ;
;                |altsyncram_nok1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_nok1:auto_generated      ; work         ;
;          |mux4x32:nextpc|                       ; 32 (32)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeif:if_stage|mux4x32:nextpc                                                                        ; work         ;
;       |pipeir:inst_reg|                         ; 0 (0)             ; 64 (64)      ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipeir:inst_reg                                                                                       ; work         ;
;       |pipemem:mem_stage|                       ; 43 (2)            ; 24 (0)       ; 1024              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage                                                                                     ; work         ;
;          |io_input_reg:io_input_regx2|          ; 1 (0)             ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2                                                         ; work         ;
;             |io_input_mux:io_imput_mux2x32|     ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32                           ; work         ;
;          |io_output_reg:io_output_regx2|        ; 5 (5)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|io_output_reg:io_output_regx2                                                       ; work         ;
;          |lpm_ram_dq_dram:dram|                 ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram                                                                ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component                                ; work         ;
;                |altsyncram_89p1:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_89p1:auto_generated ; work         ;
;          |mux2x32:mem_io_dataout_mux|           ; 35 (35)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|mux2x32:mem_io_dataout_mux                                                          ; work         ;
;       |pipemwreg:mw_reg|                        ; 0 (0)             ; 71 (71)      ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipemwreg:mw_reg                                                                                      ; work         ;
;       |pipepc:prog_cnt|                         ; 1 (1)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pipelined_computer:inst|pipepc:prog_cnt                                                                                       ; work         ;
;    |pll:inst_pll|                               ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pll:inst_pll                                                                                                                  ; pll          ;
;       |pll_0002:pll_inst|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pll:inst_pll|pll_0002:pll_inst                                                                                                ; pll          ;
;          |altera_pll:altera_pll_i|              ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |pl_computer|pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i                                                                        ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; Name                                                                                                                                     ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+
; pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_nok1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM         ; 64           ; 32           ; --           ; --           ; 2048 ; D:/DYC/Code/fpga/pl_computer/testcode/io.mif           ;
; pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_89p1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 32           ; 32           ; --           ; --           ; 1024 ; D:/DYC/Code/fpga/pl_computer/testcode/test_datamem.mif ;
+------------------------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+--------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                             ; IP Include File                                       ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-------------------------------------------------------+
; Altera ; LPM_ROM      ; N/A     ; N/A          ; N/A          ; |pl_computer|pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom      ; D:/DYC/Code/fpga/pl_computer/source/lpm_rom_irom.v    ;
; Altera ; LPM_RAM_DQ   ; N/A     ; N/A          ; N/A          ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram ; D:/DYC/Code/fpga/pl_computer/source/lpm_ram_dq_dram.v ;
; Altera ; altera_pll   ; 13.1    ; N/A          ; N/A          ; |pl_computer|pll:inst_pll                                                   ; D:/DYC/Code/fpga/pl_computer/source/pll.v             ;
+--------+--------------+---------+--------------+--------------+-----------------------------------------------------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                   ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                                                        ; Reason for Removal                                            ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------+
; pipelined_computer:inst|ledmodule:led|in0[4..31]                                     ; Stuck at GND due to stuck port data_in                        ;
; pipelined_computer:inst|ledmodule:led|in1[4..31]                                     ; Stuck at GND due to stuck port data_in                        ;
; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4..31] ; Stuck at GND due to stuck port data_in                        ;
; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4..31] ; Stuck at GND due to stuck port data_in                        ;
; pipelined_computer:inst|pipedereg:de_reg|eimm[16..30]                                ; Merged with pipelined_computer:inst|pipedereg:de_reg|eimm[31] ;
; Total Number of Removed Registers = 127                                              ;                                                               ;
+--------------------------------------------------------------------------------------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+-----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; Register name                                 ; Reason for Removal        ; Registers Removed due to This Register                                            ;
+-----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+
; pipelined_computer:inst|ledmodule:led|in0[31] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[31] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[30] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[30] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[29] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[29] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[28] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[28] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[27] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[27] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[26] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[26] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[25] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[25] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[24] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[24] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[23] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[23] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[22] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[22] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[21] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[21] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[20] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[20] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[19] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[19] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[18] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[18] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[17] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[17] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[16] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[16] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[15] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[15] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[14] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[14] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[13] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[13] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[12] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[12] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[11] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[11] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[10] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[10] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[9]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[9]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[8]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[8]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[7]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[7]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[6]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[6]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[5]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[5]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in0[4]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg0[4]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[31] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[31] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[30] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[30] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[29] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[29] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[28] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[28] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[27] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[27] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[26] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[26] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[25] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[25] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[24] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[24] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[23] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[23] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[22] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[22] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[21] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[21] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[20] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[20] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[19] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[19] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[18] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[18] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[17] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[17] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[16] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[16] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[15] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[15] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[14] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[14] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[13] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[13] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[12] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[12] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[11] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[11] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[10] ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[10] ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[9]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[9]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[8]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[8]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[7]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[7]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[6]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[6]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[5]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[5]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
; pipelined_computer:inst|ledmodule:led|in1[4]  ; Stuck at GND              ; pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|in_reg1[4]  ;
;                                               ; due to stuck port data_in ;                                                                                   ;
+-----------------------------------------------+---------------------------+-----------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1391  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1351  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1040  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |pl_computer|pipelined_computer:inst|pipepc:prog_cnt|pc[0]                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |pl_computer|pipelined_computer:inst|pipepc:prog_cnt|pc[18]                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit|ShiftLeft0          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit|ShiftRight0         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit|ShiftRight1         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit|ShiftRight0         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit|ShiftLeft0          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipemem:mem_stage|mux2x32:mem_io_dataout_mux|y[2] ;
; 36:1               ; 32 bits   ; 768 LEs       ; 768 LEs              ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|mux4x32:alu_b|Mux0                ;
; 36:1               ; 27 bits   ; 648 LEs       ; 648 LEs              ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|mux4x32:alu_a|Mux0                ;
; 36:1               ; 5 bits    ; 120 LEs       ; 120 LEs              ; 0 LEs                  ; No         ; |pl_computer|pipelined_computer:inst|pipeid:id_stage|mux4x32:alu_a|Mux27               ;
; 23:1               ; 7 bits    ; 105 LEs       ; 77 LEs               ; 28 LEs                 ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_jal|y[9]            ;
; 24:1               ; 11 bits   ; 176 LEs       ; 121 LEs              ; 55 LEs                 ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_jal|y[23]           ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_jal|y[7]            ;
; 25:1               ; 3 bits    ; 48 LEs        ; 36 LEs               ; 12 LEs                 ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_jal|y[1]            ;
; 26:1               ; 3 bits    ; 51 LEs        ; 36 LEs               ; 15 LEs                 ; No         ; |pl_computer|pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_jal|y[28]           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_nok1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_89p1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                     ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                      ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                                        ; Type                                               ;
+------------------------------------+----------------------------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                            ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                                           ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                                          ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                                           ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                          ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                                            ; Untyped                                            ;
; OPERATION_MODE                     ; ROM                                          ; Untyped                                            ;
; WIDTH_A                            ; 32                                           ; Signed Integer                                     ;
; WIDTHAD_A                          ; 6                                            ; Signed Integer                                     ;
; NUMWORDS_A                         ; 64                                           ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                                 ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                                         ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                                         ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                                         ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                                         ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                                         ; Untyped                                            ;
; WIDTH_B                            ; 1                                            ; Untyped                                            ;
; WIDTHAD_B                          ; 1                                            ; Untyped                                            ;
; NUMWORDS_B                         ; 1                                            ; Untyped                                            ;
; INDATA_REG_B                       ; CLOCK1                                       ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                       ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                                       ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                                       ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                                 ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                                       ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                                         ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                                         ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                                         ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                                         ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                                         ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 1                                            ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 1                                            ; Untyped                                            ;
; RAM_BLOCK_TYPE                     ; M4K                                          ; Untyped                                            ;
; BYTE_SIZE                          ; 8                                            ; Untyped                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                         ; Untyped                                            ;
; INIT_FILE                          ; D:/DYC/Code/fpga/pl_computer/testcode/io.mif ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                                       ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 256                                          ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                       ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                       ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                       ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                       ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                              ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                              ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                                        ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                        ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                                            ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                                    ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_nok1                              ; Untyped                                            ;
+------------------------------------+----------------------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
+------------------------------------+--------------------------------------------------------+-----------------------------------------------+
; Parameter Name                     ; Value                                                  ; Type                                          ;
+------------------------------------+--------------------------------------------------------+-----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                                      ; Untyped                                       ;
; AUTO_CARRY_CHAINS                  ; ON                                                     ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                    ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS                ; ON                                                     ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                    ; IGNORE_CASCADE                                ;
; WIDTH_BYTEENA                      ; 1                                                      ; Untyped                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                                            ; Untyped                                       ;
; WIDTH_A                            ; 32                                                     ; Signed Integer                                ;
; WIDTHAD_A                          ; 5                                                      ; Signed Integer                                ;
; NUMWORDS_A                         ; 32                                                     ; Signed Integer                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                                           ; Untyped                                       ;
; ADDRESS_ACLR_A                     ; NONE                                                   ; Untyped                                       ;
; OUTDATA_ACLR_A                     ; NONE                                                   ; Untyped                                       ;
; WRCONTROL_ACLR_A                   ; NONE                                                   ; Untyped                                       ;
; INDATA_ACLR_A                      ; NONE                                                   ; Untyped                                       ;
; BYTEENA_ACLR_A                     ; NONE                                                   ; Untyped                                       ;
; WIDTH_B                            ; 1                                                      ; Untyped                                       ;
; WIDTHAD_B                          ; 1                                                      ; Untyped                                       ;
; NUMWORDS_B                         ; 1                                                      ; Untyped                                       ;
; INDATA_REG_B                       ; CLOCK1                                                 ; Untyped                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                 ; Untyped                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                                                 ; Untyped                                       ;
; ADDRESS_REG_B                      ; CLOCK1                                                 ; Untyped                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                                           ; Untyped                                       ;
; BYTEENA_REG_B                      ; CLOCK1                                                 ; Untyped                                       ;
; INDATA_ACLR_B                      ; NONE                                                   ; Untyped                                       ;
; WRCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                       ;
; ADDRESS_ACLR_B                     ; NONE                                                   ; Untyped                                       ;
; OUTDATA_ACLR_B                     ; NONE                                                   ; Untyped                                       ;
; RDCONTROL_ACLR_B                   ; NONE                                                   ; Untyped                                       ;
; BYTEENA_ACLR_B                     ; NONE                                                   ; Untyped                                       ;
; WIDTH_BYTEENA_A                    ; 1                                                      ; Signed Integer                                ;
; WIDTH_BYTEENA_B                    ; 1                                                      ; Untyped                                       ;
; RAM_BLOCK_TYPE                     ; M4K                                                    ; Untyped                                       ;
; BYTE_SIZE                          ; 8                                                      ; Untyped                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                              ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                   ; Untyped                                       ;
; INIT_FILE                          ; D:/DYC/Code/fpga/pl_computer/testcode/test_datamem.mif ; Untyped                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                 ; Untyped                                       ;
; MAXIMUM_DEPTH                      ; 0                                                      ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                                                 ; Untyped                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                 ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                                                 ; Untyped                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                 ; Untyped                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                        ; Untyped                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                        ; Untyped                                       ;
; ENABLE_ECC                         ; FALSE                                                  ; Untyped                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                  ; Untyped                                       ;
; WIDTH_ECCSTATUS                    ; 3                                                      ; Untyped                                       ;
; DEVICE_FAMILY                      ; Cyclone V                                              ; Untyped                                       ;
; CBXI_PARAMETER                     ; altsyncram_89p1                                        ; Untyped                                       ;
+------------------------------------+--------------------------------------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+----------------+---------------------------------------------+
; Parameter Name                       ; Value          ; Type                                        ;
+--------------------------------------+----------------+---------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz       ; String                                      ;
; fractional_vco_multiplier            ; false          ; String                                      ;
; pll_type                             ; General        ; String                                      ;
; pll_subtype                          ; General        ; String                                      ;
; number_of_clocks                     ; 2              ; Signed Integer                              ;
; operation_mode                       ; normal         ; String                                      ;
; deserialization_factor               ; 4              ; Signed Integer                              ;
; data_rate                            ; 0              ; Signed Integer                              ;
; sim_additional_refclk_cycles_to_lock ; 0              ; Signed Integer                              ;
; output_clock_frequency0              ; 50.000000 MHz  ; String                                      ;
; phase_shift0                         ; 0 ps           ; String                                      ;
; duty_cycle0                          ; 50             ; Signed Integer                              ;
; output_clock_frequency1              ; 100.000000 MHz ; String                                      ;
; phase_shift1                         ; 0 ps           ; String                                      ;
; duty_cycle1                          ; 50             ; Signed Integer                              ;
; output_clock_frequency2              ; 0 MHz          ; String                                      ;
; phase_shift2                         ; 0 ps           ; String                                      ;
; duty_cycle2                          ; 50             ; Signed Integer                              ;
; output_clock_frequency3              ; 0 MHz          ; String                                      ;
; phase_shift3                         ; 0 ps           ; String                                      ;
; duty_cycle3                          ; 50             ; Signed Integer                              ;
; output_clock_frequency4              ; 0 MHz          ; String                                      ;
; phase_shift4                         ; 0 ps           ; String                                      ;
; duty_cycle4                          ; 50             ; Signed Integer                              ;
; output_clock_frequency5              ; 0 MHz          ; String                                      ;
; phase_shift5                         ; 0 ps           ; String                                      ;
; duty_cycle5                          ; 50             ; Signed Integer                              ;
; output_clock_frequency6              ; 0 MHz          ; String                                      ;
; phase_shift6                         ; 0 ps           ; String                                      ;
; duty_cycle6                          ; 50             ; Signed Integer                              ;
; output_clock_frequency7              ; 0 MHz          ; String                                      ;
; phase_shift7                         ; 0 ps           ; String                                      ;
; duty_cycle7                          ; 50             ; Signed Integer                              ;
; output_clock_frequency8              ; 0 MHz          ; String                                      ;
; phase_shift8                         ; 0 ps           ; String                                      ;
; duty_cycle8                          ; 50             ; Signed Integer                              ;
; output_clock_frequency9              ; 0 MHz          ; String                                      ;
; phase_shift9                         ; 0 ps           ; String                                      ;
; duty_cycle9                          ; 50             ; Signed Integer                              ;
; output_clock_frequency10             ; 0 MHz          ; String                                      ;
; phase_shift10                        ; 0 ps           ; String                                      ;
; duty_cycle10                         ; 50             ; Signed Integer                              ;
; output_clock_frequency11             ; 0 MHz          ; String                                      ;
; phase_shift11                        ; 0 ps           ; String                                      ;
; duty_cycle11                         ; 50             ; Signed Integer                              ;
; output_clock_frequency12             ; 0 MHz          ; String                                      ;
; phase_shift12                        ; 0 ps           ; String                                      ;
; duty_cycle12                         ; 50             ; Signed Integer                              ;
; output_clock_frequency13             ; 0 MHz          ; String                                      ;
; phase_shift13                        ; 0 ps           ; String                                      ;
; duty_cycle13                         ; 50             ; Signed Integer                              ;
; output_clock_frequency14             ; 0 MHz          ; String                                      ;
; phase_shift14                        ; 0 ps           ; String                                      ;
; duty_cycle14                         ; 50             ; Signed Integer                              ;
; output_clock_frequency15             ; 0 MHz          ; String                                      ;
; phase_shift15                        ; 0 ps           ; String                                      ;
; duty_cycle15                         ; 50             ; Signed Integer                              ;
; output_clock_frequency16             ; 0 MHz          ; String                                      ;
; phase_shift16                        ; 0 ps           ; String                                      ;
; duty_cycle16                         ; 50             ; Signed Integer                              ;
; output_clock_frequency17             ; 0 MHz          ; String                                      ;
; phase_shift17                        ; 0 ps           ; String                                      ;
; duty_cycle17                         ; 50             ; Signed Integer                              ;
; m_cnt_hi_div                         ; 1              ; Signed Integer                              ;
; m_cnt_lo_div                         ; 1              ; Signed Integer                              ;
; m_cnt_bypass_en                      ; false          ; String                                      ;
; m_cnt_odd_div_duty_en                ; false          ; String                                      ;
; n_cnt_hi_div                         ; 1              ; Signed Integer                              ;
; n_cnt_lo_div                         ; 1              ; Signed Integer                              ;
; n_cnt_bypass_en                      ; false          ; String                                      ;
; n_cnt_odd_div_duty_en                ; false          ; String                                      ;
; c_cnt_hi_div0                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div0                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en0                     ; false          ; String                                      ;
; c_cnt_in_src0                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en0               ; false          ; String                                      ;
; c_cnt_prst0                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst0                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div1                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div1                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en1                     ; false          ; String                                      ;
; c_cnt_in_src1                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en1               ; false          ; String                                      ;
; c_cnt_prst1                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst1                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div2                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div2                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en2                     ; false          ; String                                      ;
; c_cnt_in_src2                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en2               ; false          ; String                                      ;
; c_cnt_prst2                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst2                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div3                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div3                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en3                     ; false          ; String                                      ;
; c_cnt_in_src3                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en3               ; false          ; String                                      ;
; c_cnt_prst3                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst3                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div4                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div4                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en4                     ; false          ; String                                      ;
; c_cnt_in_src4                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en4               ; false          ; String                                      ;
; c_cnt_prst4                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst4                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div5                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div5                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en5                     ; false          ; String                                      ;
; c_cnt_in_src5                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en5               ; false          ; String                                      ;
; c_cnt_prst5                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst5                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div6                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div6                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en6                     ; false          ; String                                      ;
; c_cnt_in_src6                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en6               ; false          ; String                                      ;
; c_cnt_prst6                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst6                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div7                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div7                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en7                     ; false          ; String                                      ;
; c_cnt_in_src7                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en7               ; false          ; String                                      ;
; c_cnt_prst7                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst7                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div8                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div8                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en8                     ; false          ; String                                      ;
; c_cnt_in_src8                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en8               ; false          ; String                                      ;
; c_cnt_prst8                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst8                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div9                        ; 1              ; Signed Integer                              ;
; c_cnt_lo_div9                        ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en9                     ; false          ; String                                      ;
; c_cnt_in_src9                        ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en9               ; false          ; String                                      ;
; c_cnt_prst9                          ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst9                   ; 0              ; Signed Integer                              ;
; c_cnt_hi_div10                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div10                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en10                    ; false          ; String                                      ;
; c_cnt_in_src10                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en10              ; false          ; String                                      ;
; c_cnt_prst10                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst10                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div11                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div11                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en11                    ; false          ; String                                      ;
; c_cnt_in_src11                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en11              ; false          ; String                                      ;
; c_cnt_prst11                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst11                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div12                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div12                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en12                    ; false          ; String                                      ;
; c_cnt_in_src12                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en12              ; false          ; String                                      ;
; c_cnt_prst12                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst12                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div13                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div13                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en13                    ; false          ; String                                      ;
; c_cnt_in_src13                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en13              ; false          ; String                                      ;
; c_cnt_prst13                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst13                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div14                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div14                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en14                    ; false          ; String                                      ;
; c_cnt_in_src14                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en14              ; false          ; String                                      ;
; c_cnt_prst14                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst14                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div15                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div15                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en15                    ; false          ; String                                      ;
; c_cnt_in_src15                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en15              ; false          ; String                                      ;
; c_cnt_prst15                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst15                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div16                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div16                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en16                    ; false          ; String                                      ;
; c_cnt_in_src16                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en16              ; false          ; String                                      ;
; c_cnt_prst16                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst16                  ; 0              ; Signed Integer                              ;
; c_cnt_hi_div17                       ; 1              ; Signed Integer                              ;
; c_cnt_lo_div17                       ; 1              ; Signed Integer                              ;
; c_cnt_bypass_en17                    ; false          ; String                                      ;
; c_cnt_in_src17                       ; ph_mux_clk     ; String                                      ;
; c_cnt_odd_div_duty_en17              ; false          ; String                                      ;
; c_cnt_prst17                         ; 1              ; Signed Integer                              ;
; c_cnt_ph_mux_prst17                  ; 0              ; Signed Integer                              ;
; pll_vco_div                          ; 1              ; Signed Integer                              ;
; pll_output_clk_frequency             ; 0 MHz          ; String                                      ;
; pll_cp_current                       ; 0              ; Signed Integer                              ;
; pll_bwctrl                           ; 0              ; Signed Integer                              ;
; pll_fractional_division              ; 1              ; Signed Integer                              ;
; pll_fractional_cout                  ; 24             ; Signed Integer                              ;
; pll_dsm_out_sel                      ; 1st_order      ; String                                      ;
; mimic_fbclk_type                     ; gclk           ; String                                      ;
; pll_fbclk_mux_1                      ; glb            ; String                                      ;
; pll_fbclk_mux_2                      ; fb_1           ; String                                      ;
; pll_m_cnt_in_src                     ; ph_mux_clk     ; String                                      ;
; pll_vcoph_div                        ; 1              ; Signed Integer                              ;
; refclk1_frequency                    ; 0 MHz          ; String                                      ;
; pll_clkin_0_src                      ; clk_0          ; String                                      ;
; pll_clkin_1_src                      ; clk_0          ; String                                      ;
; pll_clk_loss_sw_en                   ; false          ; String                                      ;
; pll_auto_clk_sw_en                   ; false          ; String                                      ;
; pll_manu_clk_sw_en                   ; false          ; String                                      ;
; pll_clk_sw_dly                       ; 0              ; Signed Integer                              ;
+--------------------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                           ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                          ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                              ;
; Entity Instance                           ; pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                             ;
;     -- NUMWORDS_A                         ; 64                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
; Entity Instance                           ; pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                    ;
;     -- WIDTH_A                            ; 32                                                                                             ;
;     -- NUMWORDS_A                         ; 32                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                   ;
;     -- WIDTH_B                            ; 1                                                                                              ;
;     -- NUMWORDS_B                         ; 1                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                   ;
;     -- RAM_BLOCK_TYPE                     ; M4K                                                                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                      ;
+-------------------------------------------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit"                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; z    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_computer:inst|pipeexe:exe_stage|mux2x32:mux_shift" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; a1[31..5] ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "pipelined_computer:inst|pipeid:id_stage|mux2x32:q_a" ;
+-----------+-------+----------+--------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                          ;
+-----------+-------+----------+--------------------------------------------------+
; a1[31..5] ; Input ; Info     ; Stuck at GND                                     ;
+-----------+-------+----------+--------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Sun Jun 10 16:50:18 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pl_computer -c pl_computer
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file source/cu.v
    Info (12023): Found entity 1: cu
Info (12021): Found 1 design units, including 1 entities, in source file source/regfile.v
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file source/mux4x32.v
    Info (12023): Found entity 1: mux4x32
Info (12021): Found 1 design units, including 1 entities, in source file source/mux2x5.v
    Info (12023): Found entity 1: mux2x5
Info (12021): Found 2 design units, including 2 entities, in source file source/ledmodule.v
    Info (12023): Found entity 1: ledmodule
    Info (12023): Found entity 2: sevenseg
Info (12021): Found 1 design units, including 1 entities, in source file source/io_output_reg.v
    Info (12023): Found entity 1: io_output_reg
Info (12021): Found 2 design units, including 2 entities, in source file source/io_input_reg.v
    Info (12023): Found entity 1: io_input_reg
    Info (12023): Found entity 2: io_input_mux
Info (12021): Found 1 design units, including 1 entities, in source file source/alu.v
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file source/mux2x32.v
    Info (12023): Found entity 1: mux2x32
Info (12021): Found 1 design units, including 1 entities, in source file source/pipepc.v
    Info (12023): Found entity 1: pipepc
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeexe.v
    Info (12023): Found entity 1: pipeexe
Info (12021): Found 1 design units, including 1 entities, in source file source/pipedereg.v
    Info (12023): Found entity 1: pipedereg
Info (12021): Found 1 design units, including 1 entities, in source file pl_computer.bdf
    Info (12023): Found entity 1: pl_computer
Info (12021): Found 1 design units, including 1 entities, in source file source/pipelined_computer.v
    Info (12023): Found entity 1: pipelined_computer
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeif.v
    Info (12023): Found entity 1: pipeif
Info (12021): Found 1 design units, including 1 entities, in source file source/lpm_rom_irom.v
    Info (12023): Found entity 1: lpm_rom_irom
Info (12021): Found 1 design units, including 1 entities, in source file source/lpm_ram_dq_dram.v
    Info (12023): Found entity 1: lpm_ram_dq_dram
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeir.v
    Info (12023): Found entity 1: pipeir
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeid.v
    Info (12023): Found entity 1: pipeid
Info (12021): Found 1 design units, including 1 entities, in source file source/pipeemreg.v
    Info (12023): Found entity 1: pipeemreg
Info (12021): Found 1 design units, including 1 entities, in source file source/pipemem.v
    Info (12023): Found entity 1: pipemem
Info (12021): Found 1 design units, including 1 entities, in source file source/pipemwreg.v
    Info (12023): Found entity 1: pipemwreg
Info (12021): Found 1 design units, including 1 entities, in source file source/pll.v
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file source/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002
Info (12127): Elaborating entity "pl_computer" for the top level hierarchy
Info (12128): Elaborating entity "pipelined_computer" for hierarchy "pipelined_computer:inst"
Info (12128): Elaborating entity "pipepc" for hierarchy "pipelined_computer:inst|pipepc:prog_cnt"
Info (12128): Elaborating entity "pipeif" for hierarchy "pipelined_computer:inst|pipeif:if_stage"
Info (12128): Elaborating entity "mux4x32" for hierarchy "pipelined_computer:inst|pipeif:if_stage|mux4x32:nextpc"
Info (12128): Elaborating entity "lpm_rom_irom" for hierarchy "pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/DYC/Code/fpga/pl_computer/testcode/io.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "256"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nok1.tdf
    Info (12023): Found entity 1: altsyncram_nok1
Info (12128): Elaborating entity "altsyncram_nok1" for hierarchy "pipelined_computer:inst|pipeif:if_stage|lpm_rom_irom:irom|altsyncram:altsyncram_component|altsyncram_nok1:auto_generated"
Info (12128): Elaborating entity "pipeir" for hierarchy "pipelined_computer:inst|pipeir:inst_reg"
Info (12128): Elaborating entity "pipeid" for hierarchy "pipelined_computer:inst|pipeid:id_stage"
Warning (10230): Verilog HDL assignment warning at pipeid.v(49): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at pipeid.v(51): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "mux2x32" for hierarchy "pipelined_computer:inst|pipeid:id_stage|mux2x32:q_a"
Info (12128): Elaborating entity "mux2x5" for hierarchy "pipelined_computer:inst|pipeid:id_stage|mux2x5:reg_wn"
Info (12128): Elaborating entity "cu" for hierarchy "pipelined_computer:inst|pipeid:id_stage|cu:controlUnit"
Warning (10230): Verilog HDL assignment warning at cu.v(22): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cu.v(23): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cu.v(25): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at cu.v(26): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "regfile" for hierarchy "pipelined_computer:inst|pipeid:id_stage|regfile:rf"
Info (12128): Elaborating entity "pipedereg" for hierarchy "pipelined_computer:inst|pipedereg:de_reg"
Info (12128): Elaborating entity "pipeexe" for hierarchy "pipelined_computer:inst|pipeexe:exe_stage"
Info (12128): Elaborating entity "alu" for hierarchy "pipelined_computer:inst|pipeexe:exe_stage|alu:al_unit"
Info (12128): Elaborating entity "pipeemreg" for hierarchy "pipelined_computer:inst|pipeemreg:em_reg"
Info (12128): Elaborating entity "pipemem" for hierarchy "pipelined_computer:inst|pipemem:mem_stage"
Info (12128): Elaborating entity "lpm_ram_dq_dram" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "D:/DYC/Code/fpga/pl_computer/testcode/test_datamem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M4K"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Warning (287001): Assertion warning: Device family Cyclone V does not have M4K blocks -- using available memory blocks
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_89p1.tdf
    Info (12023): Found entity 1: altsyncram_89p1
Info (12128): Elaborating entity "altsyncram_89p1" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|lpm_ram_dq_dram:dram|altsyncram:altsyncram_component|altsyncram_89p1:auto_generated"
Info (12128): Elaborating entity "io_output_reg" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|io_output_reg:io_output_regx2"
Info (12128): Elaborating entity "io_input_reg" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2"
Info (12128): Elaborating entity "io_input_mux" for hierarchy "pipelined_computer:inst|pipemem:mem_stage|io_input_reg:io_input_regx2|io_input_mux:io_imput_mux2x32"
Info (12128): Elaborating entity "ledmodule" for hierarchy "pipelined_computer:inst|ledmodule:led"
Info (12128): Elaborating entity "sevenseg" for hierarchy "pipelined_computer:inst|ledmodule:led|sevenseg:LED8_0"
Info (12128): Elaborating entity "pipemwreg" for hierarchy "pipelined_computer:inst|pipemwreg:mw_reg"
Info (12128): Elaborating entity "pll" for hierarchy "pll:inst_pll"
Info (12128): Elaborating entity "pll_0002" for hierarchy "pll:inst_pll|pll_0002:pll_inst"
Info (12128): Elaborating entity "altera_pll" for hierarchy "pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(398): object "cntsel_temp" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at altera_pll.v(400): object "gnd" assigned a value but never read
Warning (10034): Output port "lvds_clk" at altera_pll.v(295) has no driver
Warning (10034): Output port "loaden" at altera_pll.v(296) has no driver
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "50.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance pll:inst_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock.
    Info: Must be connected
Info (21057): Implemented 3229 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 42 output pins
    Info (21061): Implemented 3111 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings
    Info: Peak virtual memory: 599 megabytes
    Info: Processing ended: Sun Jun 10 16:50:30 2018
    Info: Elapsed time: 00:00:12
    Info: Total CPU time (on all processors): 00:00:12


