-- VHDL Entity echo_lib.top.symbol
--
-- Created:
--          by - leoag319.student-liu.se (muxen1-112.ad.liu.se)
--          at - 16:19:50 09/22/25
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

ENTITY top IS
-- Declarations

END top ;

--
-- VHDL Architecture echo_lib.top.struct
--
-- Created:
--          by - shaha038.student-liu.se (muxen2-108.ad.liu.se)
--          at - 20:23:01 10/17/25
--
-- Generated by Siemens HDL Designer(TM) 2024.1 Built on 24 Jan 2024 at 18:06:06
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;

LIBRARY echo_lib;

ARCHITECTURE struct OF top IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL kb_clk     : std_logic;
   SIGNAL kb_data    : std_logic;
   SIGNAL scan_code  : std_logic_vector(7 DOWNTO 0);
   SIGNAL scan_ready : std_logic;
   SIGNAL sys_clk    : std_logic;


   -- Component Declarations
   COMPONENT audio_io
   END COMPONENT;
   COMPONENT echo
   END COMPONENT;
   COMPONENT i2c
   END COMPONENT;
   COMPONENT kb_decoder
   PORT (
      sys_clk    : IN     std_logic ;
      kb_clk     : IN     std_logic ;
      kb_data    : IN     std_logic ;
      scan_code  : OUT    std_logic_vector (7 DOWNTO 0);
      scan_ready : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT vga
   END COMPONENT;
   COMPONENT vol_bal
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : audio_io USE ENTITY echo_lib.audio_io;
   FOR ALL : echo USE ENTITY echo_lib.echo;
   FOR ALL : i2c USE ENTITY echo_lib.i2c;
   FOR ALL : kb_decoder USE ENTITY echo_lib.kb_decoder;
   FOR ALL : vga USE ENTITY echo_lib.vga;
   FOR ALL : vol_bal USE ENTITY echo_lib.vol_bal;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_2 : audio_io;
   U_1 : echo;
   U_5 : i2c;
   U_6 : kb_decoder
      PORT MAP (
         sys_clk    => sys_clk,
         kb_clk     => kb_clk,
         kb_data    => kb_data,
         scan_code  => scan_code,
         scan_ready => scan_ready
      );
   U_3 : vga;
   U_4 : vol_bal;

END struct;
