$date
	Sun Sep 25 22:05:55 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module flopr $end
$var wire 1 ! clk $end
$upscope $end
$scope module flopr $end
$var wire 1 " reset $end
$upscope $end
$scope module flopr $end
$var wire 4 # d [3:0] $end
$upscope $end
$scope module flopr $end
$var reg 4 $ q [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz $
bz #
z"
1!
$end
#5000000
0"
b0 #
0!
#10000000
b0 $
1!
#15000000
1"
0!
#20000000
1!
#25000000
0"
b1 #
0!
#30000000
b1 $
1!
#35000000
1"
0!
#40000000
b0 $
1!
#45000000
0"
b10 #
0!
#50000000
b10 $
1!
#55000000
1"
0!
#60000000
b0 $
1!
#65000000
0"
b11 #
0!
#70000000
b11 $
1!
#75000000
1"
0!
#80000000
b0 $
1!
#85000000
0"
b100 #
0!
#90000000
b100 $
1!
#95000000
1"
0!
#100000000
b0 $
1!
#105000000
0"
b101 #
0!
#110000000
b101 $
1!
#115000000
1"
0!
#120000000
b0 $
1!
#125000000
0"
b110 #
0!
#130000000
b110 $
1!
#135000000
1"
0!
#140000000
b0 $
1!
#145000000
0"
b111 #
0!
#150000000
b111 $
1!
#155000000
1"
0!
#160000000
b0 $
1!
#165000000
0"
b1000 #
0!
#170000000
b1000 $
1!
#175000000
1"
0!
#180000000
b0 $
1!
#185000000
0"
b1001 #
0!
#190000000
b1001 $
1!
#195000000
1"
0!
#200000000
b0 $
1!
#205000000
0"
b1010 #
0!
#210000000
b1010 $
1!
#215000000
1"
0!
#220000000
b0 $
1!
#225000000
0"
b1011 #
0!
#230000000
b1011 $
1!
#235000000
1"
0!
#240000000
b0 $
1!
#245000000
0"
b1100 #
0!
#250000000
b1100 $
1!
#255000000
1"
0!
#260000000
b0 $
1!
#265000000
0"
b1101 #
0!
#270000000
b1101 $
1!
#275000000
1"
0!
#280000000
b0 $
1!
#285000000
0"
b1110 #
0!
#290000000
b1110 $
1!
#295000000
1"
0!
#300000000
b0 $
1!
#305000000
0"
b1111 #
0!
#310000000
b1111 $
1!
#315000000
1"
0!
#320000000
b0 $
1!
#325000000
0!
#325000001
