	component main_system is
		port (
			audio_0_external_interface_ADCDAT                : in    std_logic                     := 'X';             -- ADCDAT
			audio_0_external_interface_ADCLRCK               : in    std_logic                     := 'X';             -- ADCLRCK
			audio_0_external_interface_BCLK                  : in    std_logic                     := 'X';             -- BCLK
			audio_0_external_interface_DACDAT                : out   std_logic;                                        -- DACDAT
			audio_0_external_interface_DACLRCK               : in    std_logic                     := 'X';             -- DACLRCK
			audio_and_video_config_0_external_interface_SDAT : inout std_logic                     := 'X';             -- SDAT
			audio_and_video_config_0_external_interface_SCLK : out   std_logic;                                        -- SCLK
			clk_clk                                          : in    std_logic                     := 'X';             -- clk
			clk_audio_codec_clk                              : out   std_logic;                                        -- clk
			clk_sdram_clk                                    : out   std_logic;                                        -- clk
			pio_buttons_external_connection_export           : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			pio_leds_external_connection_export              : out   std_logic_vector(9 downto 0);                     -- export
			pio_switches_external_connection_export          : in    std_logic_vector(9 downto 0)  := (others => 'X'); -- export
			reset_reset_n                                    : in    std_logic                     := 'X';             -- reset_n
			sdram_controller_wire_addr                       : out   std_logic_vector(12 downto 0);                    -- addr
			sdram_controller_wire_ba                         : out   std_logic_vector(1 downto 0);                     -- ba
			sdram_controller_wire_cas_n                      : out   std_logic;                                        -- cas_n
			sdram_controller_wire_cke                        : out   std_logic;                                        -- cke
			sdram_controller_wire_cs_n                       : out   std_logic;                                        -- cs_n
			sdram_controller_wire_dq                         : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			sdram_controller_wire_dqm                        : out   std_logic_vector(1 downto 0);                     -- dqm
			sdram_controller_wire_ras_n                      : out   std_logic;                                        -- ras_n
			sdram_controller_wire_we_n                       : out   std_logic;                                        -- we_n
			uart_0_external_connection_rxd                   : in    std_logic                     := 'X';             -- rxd
			uart_0_external_connection_txd                   : out   std_logic                                         -- txd
		);
	end component main_system;

