DEFINED_PHASES=-
DESCRIPTION=Code generator for the Verilog-AMS language
EAPI=6
HOMEPAGE=https://github.com/Qucs/ADMS
KEYWORDS=~amd64
LICENSE=GPL-3+
SLOT=0
SRC_URI=mirror://sourceforge/mot-adms/adms-2.3.6.tar.gz
_md5_=feb05f6e1480c8040242f6d097daf874
