<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>T32 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for T32</h1><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="27"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
          != 111
        </td><td class="bitfield"></td><td class="iformname"><a href="#n">16-bit</a></td></tr><tr class="instructiontable"><td class="bitfield">
          111
        </td><td class="bitfield">
          00
        </td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T2">T2</a></td></tr><tr class="instructiontable"><td class="bitfield">
          111
        </td><td class="bitfield">
          != 00
        </td><td class="iformname"><a href="#w">32-bit</a></td></tr></table></div><hr/><h2><a id="n" name="n"></a>16-bit</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">op0</td><td class="lr" colspan="26"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;5:3> != 111 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00xxxx
          </td><td class="iformname"><a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010000
          </td><td class="iformname"><a href="#dpint16_2l">Data-processing (two low registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010001
          </td><td class="iformname"><a href="#spcd">Special data instructions and branch and exchange</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01001x
          </td><td class="iformname"><a href="ldr_l.html">LDR (literal)</a>
                      —
                      <a href="ldr_l.html#LDR_l_T1">T1</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101xx
          </td><td class="iformname"><a href="#ldst16_reg">Load/store (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            011xxx
          </td><td class="iformname"><a href="#ldst16_imm">Load/store word/byte (immediate offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1000xx
          </td><td class="iformname"><a href="#ldsth16_imm">Load/store halfword (immediate offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1001xx
          </td><td class="iformname"><a href="#ldst16_sp">Load/store (SP-relative)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1010xx
          </td><td class="iformname"><a href="#addpcsp16">Add PC/SP (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1011xx
          </td><td class="iformname"><a href="#misc16">Miscellaneous 16-bit instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100xx
          </td><td class="iformname"><a href="#ldstm16">Load/store multiple</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101xx
          </td><td class="iformname"><a href="#brc">Conditional branch, and Supervisor Call</a></td></tr></table></div><hr/><h2><a id="sftdpi" name="sftdpi"></a>Shift (immediate), add, subtract, move, and compare</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">00</td><td class="lr">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="26"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#addsub16_3l">Add, subtract (three low registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#addsub16_2l_imm">Add, subtract (two low registers and immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              != 11
            </td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html">MOV, MOVS (register)</a>
                      —
                      <a href="mov_r.html#MOV_r_T2">T2</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#addsub16_1l_imm">Add, subtract, compare, move (one low register and immediate)</a></td></tr></table></div><hr/><div class="iclass" id="addsub16_3l"><a id="addsub16_3l" name="addsub16_3l"></a><h3 class="iclass">Add, subtract (three low registers)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub16_3l"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_r.html" id="ADD_r" name="ADD_r">ADD, ADDS (register)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_r.html" id="SUB_r" name="SUB_r">SUB, SUBS (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub16_2l_imm"><a id="addsub16_2l_imm" name="addsub16_2l_imm"></a><h3 class="iclass">Add, subtract (two low registers and immediate)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub16_2l_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_i.html" id="ADD_i" name="ADD_i">ADD, ADDS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_i.html" id="SUB_i" name="SUB_i">SUB, SUBS (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub16_1l_imm"><a id="addsub16_1l_imm" name="addsub16_1l_imm"></a><h3 class="iclass">Add, subtract, compare, move (one low register and immediate)</h3><p>These instructions are under <a href="#sftdpi">Shift (immediate), add, subtract, move, and compare</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">op</td><td class="lr" colspan="3">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub16_1l_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="mov_i.html" id="MOV_i" name="MOV_i">MOV, MOVS (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="cmp_i.html" id="CMP_i" name="CMP_i">CMP (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="add_i.html" id="ADD_i" name="ADD_i">ADD, ADDS (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="sub_i.html" id="SUB_i" name="SUB_i">SUB, SUBS (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dpint16_2l"><a id="dpint16_2l" name="dpint16_2l"></a><h3 class="iclass">Data-processing (two low registers)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">op</td><td class="lr" colspan="3">Rs</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dpint16_2l"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="and_r.html" id="AND_r" name="AND_r">AND, ANDS (register)</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="eor_r.html" id="EOR_r" name="EOR_r">EOR, EORS (register)</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="mov_rr.html" id="MOV_rr" name="MOV_rr">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_LSL">logical shift left</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="mov_rr.html" id="MOV_rr" name="MOV_rr">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_LSR">logical shift right</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="mov_rr.html" id="MOV_rr" name="MOV_rr">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_ASR">arithmetic shift right</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="adc_r.html" id="ADC_r" name="ADC_r">ADC, ADCS (register)</a></td></tr><tr><td class="bitfield">0110</td><td class="iformname"><a href="sbc_r.html" id="SBC_r" name="SBC_r">SBC, SBCS (register)</a></td></tr><tr><td class="bitfield">0111</td><td class="iformname"><a href="mov_rr.html" id="MOV_rr" name="MOV_rr">MOV, MOVS (register-shifted register)</a>
            —
            <a href="mov_rr.html#MOV_rr_T1_ROR">rotate right</a></td></tr><tr><td class="bitfield">1000</td><td class="iformname"><a href="tst_r.html" id="TST_r" name="TST_r">TST (register)</a></td></tr><tr><td class="bitfield">1001</td><td class="iformname"><a href="rsb_i.html" id="RSB_i" name="RSB_i">RSB, RSBS (immediate)</a></td></tr><tr><td class="bitfield">1010</td><td class="iformname"><a href="cmp_r.html" id="CMP_r" name="CMP_r">CMP (register)</a></td></tr><tr><td class="bitfield">1011</td><td class="iformname"><a href="cmn_r.html" id="CMN_r" name="CMN_r">CMN (register)</a></td></tr><tr><td class="bitfield">1100</td><td class="iformname"><a href="orr_r.html" id="ORR_r" name="ORR_r">ORR, ORRS (register)</a></td></tr><tr><td class="bitfield">1101</td><td class="iformname"><a href="mul.html" id="MUL" name="MUL">MUL, MULS</a></td></tr><tr><td class="bitfield">1110</td><td class="iformname"><a href="bic_r.html" id="BIC_r" name="BIC_r">BIC, BICS (register)</a></td></tr><tr><td class="bitfield">1111</td><td class="iformname"><a href="mvn_r.html" id="MVN_r" name="MVN_r">MVN, MVNS (register)</a></td></tr></tbody></table></div></div><hr/><h2><a id="spcd" name="spcd"></a>Special data instructions and branch and exchange</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="6">010001</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="iformname"><a href="#bx16">Branch and exchange</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#addsub16_2h">Add, subtract, compare, move (two high registers)</a></td></tr></table></div><hr/><div class="iclass" id="bx16"><a id="bx16" name="bx16"></a><h3 class="iclass">Branch and exchange</h3><p>These instructions are under <a href="#spcd">Special data instructions and branch and exchange</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">Rm</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="bx16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="bx.html" id="BX" name="BX">BX</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="blx_r.html" id="BLX_r" name="BLX_r">BLX (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub16_2h"><a id="addsub16_2h" name="addsub16_2h"></a><h3 class="iclass">Add, subtract, compare, move (two high registers)</h3><p>These instructions are under <a href="#spcd">Special data instructions and branch and exchange</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">!= 11</td><td class="lr">D</td><td class="lr" colspan="4">Rs</td><td class="lr" colspan="3">Rd</td></tr><tr class="secondrow"><td colspan="6"></td><td class="droppedname" colspan="2">op</td><td></td><td colspan="4"></td><td colspan="3"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op != 11 &amp;&amp; op != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="addsub16_2h"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">D:Rd</th><th class="bitfields" colspan="" rowspan="">Rs</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_r.html" id="ADD_r" name="ADD_r">ADD, ADDS (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_r.html" id="ADD_SP_r" name="ADD_SP_r">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#t1">T1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1101</td><td class="bitfield">!= 1101</td><td class="iformname"><a href="add_sp_r.html" id="ADD_SP_r" name="ADD_SP_r">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#t2">T2</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="cmp_r.html" id="CMP_r" name="CMP_r">CMP (register)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html" id="MOV_r" name="MOV_r">MOV, MOVS (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst16_reg"><a id="ldst16_reg" name="ldst16_reg"></a><h3 class="iclass">Load/store (register offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">B</td><td class="lr">H</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst16_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">H</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="str_r.html" id="STR_r" name="STR_r">STR (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="strh_r.html" id="STRH_r" name="STRH_r">STRH (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="strb_r.html" id="STRB_r" name="STRB_r">STRB (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrsb_r.html" id="LDRSB_r" name="LDRSB_r">LDRSB (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_r.html" id="LDR_r" name="LDR_r">LDR (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldrh_r.html" id="LDRH_r" name="LDRH_r">LDRH (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="ldrb_r.html" id="LDRB_r" name="LDRB_r">LDRB (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrsh_r.html" id="LDRSH_r" name="LDRSH_r">LDRSH (register)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst16_imm"><a id="ldst16_imm" name="ldst16_imm"></a><h3 class="iclass">Load/store word/byte (immediate offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">B</td><td class="lr">L</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst16_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">B</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="str_i.html" id="STR_i" name="STR_i">STR (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html" id="LDR_i" name="LDR_i">LDR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="strb_i.html" id="STRB_i" name="STRB_i">STRB (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_i.html" id="LDRB_i" name="LDRB_i">LDRB (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldsth16_imm"><a id="ldsth16_imm" name="ldsth16_imm"></a><h3 class="iclass">Load/store halfword (immediate offset)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="3">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldsth16_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strh_i.html" id="STRH_i" name="STRH_i">STRH (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrh_i.html" id="LDRH_i" name="LDRH_i">LDRH (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst16_sp"><a id="ldst16_sp" name="ldst16_sp"></a><h3 class="iclass">Load/store (SP-relative)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="3">Rt</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst16_sp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="str_i.html" id="STR_i" name="STR_i">STR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html" id="LDR_i" name="LDR_i">LDR (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addpcsp16"><a id="addpcsp16" name="addpcsp16"></a><h3 class="iclass">Add PC/SP (immediate)</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">SP</td><td class="lr" colspan="3">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addpcsp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">SP</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="adr.html" id="ADR" name="ADR">ADR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a></td></tr></tbody></table></div></div><hr/><h2><a id="misc16" name="misc16"></a>Miscellaneous 16-bit instructions</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">1011</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="2">op1</td><td class="lr">op2</td><td class="lr" colspan="1"></td><td class="lr" colspan="4">op3</td><td class="lr" colspan="16"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th><th rowspan="2">
              Architecture version
            </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#adjsp16">Adjust SP (immediate)</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ext16">Extend</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="setpan.html">SETPAN</a></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#cps16">Change Processor State</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              0111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1010
            </td><td class="bitfield">
              10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="hlt.html">HLT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1010
            </td><td class="bitfield">
              != 10
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#rev16">Reverse bytes</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bkpt.html">BKPT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="#hints16">Hints</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              != 0000
            </td><td class="iformname"><a href="it.html">IT</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="cbnz.html">CBNZ, CBZ</a></td><td>-</td></tr><tr class="instructiontable"><td class="bitfield">
              x10x
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#pushpop16">Push and Pop</a></td><td>-</td></tr></table></div><hr/><div class="iclass" id="adjsp16"><a id="adjsp16" name="adjsp16"></a><h3 class="iclass">Adjust SP (immediate)</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">S</td><td class="lr" colspan="7">imm7</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="adjsp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="sub_sp_i.html" id="SUB_SP_i" name="SUB_SP_i">SUB, SUBS (SP minus immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ext16"><a id="ext16" name="ext16"></a><h3 class="iclass">Extend</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">U</td><td class="lr">B</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ext16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">B</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sxth.html" id="SXTH" name="SXTH">SXTH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="sxtb.html" id="SXTB" name="SXTB">SXTB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uxth.html" id="UXTH" name="UXTH">UXTH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="uxtb.html" id="UXTB" name="UXTB">UXTB</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="cps16"><a id="cps16" name="cps16"></a><h3 class="iclass">Change Processor State</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">flags</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cps16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">flags</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="setend.html" id="SETEND" name="SETEND">SETEND</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="cps.html" id="CPS" name="CPS">CPS, CPSID, CPSIE</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="rev16"><a id="rev16" name="rev16"></a><h3 class="iclass">Reverse bytes</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">!= 10</td><td class="lr" colspan="3">Rm</td><td class="lr" colspan="3">Rd</td></tr><tr class="secondrow"><td colspan="8"></td><td class="droppedname" colspan="2">op</td><td colspan="3"></td><td colspan="3"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op != 10 &amp;&amp; op != 10 </p></div><div class="instructiontable"><table class="instructiontable" id="rev16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="rev.html" id="REV" name="REV">REV</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="rev16.html" id="REV16" name="REV16">REV16</a></td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="revsh.html" id="REVSH" name="REVSH">REVSH</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="hints16"><a id="hints16" name="hints16"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">hint</td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="hints16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">hint</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="iformname"><a href="nop.html" id="NOP" name="NOP">NOP</a></td></tr><tr><td class="bitfield">0001</td><td class="iformname"><a href="yield.html" id="YIELD" name="YIELD">YIELD</a></td></tr><tr><td class="bitfield">0010</td><td class="iformname"><a href="wfe.html" id="WFE" name="WFE">WFE</a></td></tr><tr><td class="bitfield">0011</td><td class="iformname"><a href="wfi.html" id="WFI" name="WFI">WFI</a></td></tr><tr><td class="bitfield">0100</td><td class="iformname"><a href="sev.html" id="SEV" name="SEV">SEV</a></td></tr><tr><td class="bitfield">0101</td><td class="iformname"><a href="sevl.html" id="SEVL" name="SEVL">SEVL</a></td></tr><tr><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="pushpop16"><a id="pushpop16" name="pushpop16"></a><h3 class="iclass">Push and Pop</h3><p>These instructions are under <a href="#misc16">Miscellaneous 16-bit instructions</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="l">1</td><td class="r">0</td><td class="lr">P</td><td class="lr" colspan="8">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="pushpop16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="push.html" id="PUSH" name="PUSH">PUSH</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="pop.html" id="POP" name="POP">POP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstm16"><a id="ldstm16" name="ldstm16"></a><h3 class="iclass">Load/store multiple</h3><p>These instructions are under <a href="#n">16-bit</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="3">Rn</td><td class="lr" colspan="8">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstm16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="stm.html" id="STM" name="STM">STM, STMIA, STMEA</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldm.html" id="LDM" name="LDM">LDM, LDMIA, LDMFD</a></td></tr></tbody></table></div></div><hr/><h2><a id="brc" name="brc"></a>Conditional branch, and Supervisor Call</h2><div class="decode_navigation"><p>These instructions are under <a href="#n">16-bit</a>.</p></div><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">1101</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="24"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              111x
            </td><td class="iformname"><a href="#except16">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 111x
            </td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T1">T1</a></td></tr></table></div><hr/><div class="iclass" id="except16"><a id="except16" name="except16"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#brc">Conditional branch, and Supervisor Call</a>.</p><div class="regdiagram-16"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">S</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="except16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="udf.html" id="UDF" name="UDF">UDF</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="svc.html" id="SVC" name="SVC">SVC</a></td></tr></tbody></table></div></div><hr/><h2><a id="w" name="w"></a>32-bit</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="5">op1</td><td class="lr" colspan="4"></td><td class="lr">op3</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;3:2> != 00 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="3">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            x11x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#cpaf">System register access, Advanced SIMD, and floating-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            xx0xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldstm">Load/store multiple</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            xx1xx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dpint_shiftr">Data-processing (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#bcrtrl">Branches and miscellaneous control</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x0
          </td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#dpint_immm">Data-processing (modified immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            10x1
          </td><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#imm">Data-processing (plain binary immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            1xxx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#vldst">Advanced SIMD element or structure load/store</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1100
          </td><td class="bitfield">
            != 1xxx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#ldst">Load/store single</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            0xxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#reg">Data-processing (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            10xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#mul">Multiply, multiply accumulate, and absolute difference</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1101
          </td><td class="bitfield">
            11xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#lmul_div">Long multiply and divide</a></td></tr></table></div><hr/><h2><a id="cpaf" name="cpaf"></a>System register access, Advanced SIMD, and floating-point</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="2">11</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="12"></td><td class="lr" colspan="3">op2</td><td class="lr" colspan="4"></td><td class="lr">op3</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              0x
            </td><td class="bitfield">
              111
            </td><td class="bitfield"></td><td class="iformname"><a href="#sysldst_mov64">System register load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              0
            </td><td class="iformname"><a href="#fpdp">Floating-point data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              10
            </td><td class="bitfield">
              111
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#cp_mov32">System register 32-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              11
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#simddp">Advanced SIMD data-processing</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              10x
            </td><td class="bitfield"></td><td class="iformname"><a href="#simdldst_mov64">Advanced SIMD load/store and 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              10x
            </td><td class="bitfield">
              1
            </td><td class="iformname"><a href="#fpsimd_mov32">Advanced SIMD and floating-point 32-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#simd_3sameext">Advanced SIMD three registers of the same length extension</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="iformname"><a href="#simd_2r_scext">Advanced SIMD two registers and a scalar extension</a></td></tr></table></div><hr/><h2><a id="sysldst_mov64" name="sysldst_mov64"></a>System register load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="3">110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="3">111</td><td class="lr" colspan="9"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                00x0
              </td><td class="iformname"><a href="#cp_mov64">System register 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 00x0
              </td><td class="iformname"><a href="#cp_ldst">System register Load/Store</a></td></tr></table></div><hr/><div class="iclass" id="cp_mov64"><a id="cp_mov64" name="cp_mov64"></a><h3 class="iclass">System register 64-bit move</h3><p>These instructions are under <a href="#sysldst_mov64">System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o0</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">L</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="4">opc1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cp_mov64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="mcrr.html" id="MCRR" name="MCRR">MCRR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="mrrc.html" id="MRRC" name="MRRC">MRRC</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cp_ldst"><a id="cp_ldst" name="cp_ldst"></a><h3 class="iclass">System register Load/Store</h3><p>These instructions are under <a href="#sysldst_mov64">System register load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o0</td><td class="l">1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">CRd</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="cp_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">P:U:W</th><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">CRd</th><th class="bitfields" colspan="" rowspan="">cp15</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_l.html" id="LDC_l" name="LDC_l">LDC (literal)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html" id="STC" name="STC">STC</a>
            —
            <a href="stc.html#STC_T1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_post">post-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html" id="STC" name="STC">STC</a>
            —
            <a href="stc.html#STC_T1_unind">unindexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_unind">unindexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html" id="STC" name="STC">STC</a>
            —
            <a href="stc.html#STC_T1_off">offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_off">offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="stc.html" id="STC" name="STC">STC</a>
            —
            <a href="stc.html#STC_T1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname"><a href="ldc_i.html" id="LDC_i" name="LDC_i">LDC (immediate)</a>
            —
            <a href="ldc_i.html#LDC_i_T1_pre">pre-indexed</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="fpdp" name="fpdp"></a>Floating-point data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="4">1110</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="1"></td><td class="lr">op4</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield">
                1x11
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#fp_2r">Floating-point data-processing (two registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield">
                1x11
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_movi">Floating-point move immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield">
                != 1x11
              </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#fp_3r">Floating-point data-processing (three registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                0xxx
              </td><td class="bitfield"></td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_csel">Floating-point conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                1x00
              </td><td class="bitfield"></td><td class="bitfield">
                != 00
              </td><td class="bitfield"></td><td class="iformname"><a href="#fp_minmax">Floating-point minNum/maxNum</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                1x11
              </td><td class="bitfield">
                0000
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#fp_extins">Floating-point extraction and insertion</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                1x11
              </td><td class="bitfield">
                1xxx
              </td><td class="bitfield">
                != 00
              </td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#fp_toint">Floating-point directed convert to integer</a></td></tr></table></div><hr/><div class="iclass" id="fp_2r"><a id="fp_2r" name="fp_2r"></a><h3 class="iclass">Floating-point data-processing (two registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="3">opc2</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">o3</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="fp_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vabs.html" id="VABS" name="VABS">VABS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_r.html" id="VMOV_r" name="VMOV_r">VMOV (register)</a>
            —
            <a href="vmov_r.html#VMOV_r_T2_S">single-precision scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_r.html" id="VMOV_r" name="VMOV_r">VMOV (register)</a>
            —
            <a href="vmov_r.html#VMOV_r_T2_D">double-precision scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vneg.html" id="VNEG" name="VNEG">VNEG</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vsqrt.html" id="VSQRT" name="VSQRT">VSQRT</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01x</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtb.html" id="VCVTB" name="VCVTB">VCVTB</a>
            —
            <a href="vcvtb.html#VCVTB_T1_DH">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvtt.html" id="VCVTT" name="VCVTT">VCVTT</a>
            —
            <a href="vcvtt.html#VCVTT_T1_DH">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtb.html" id="VCVTB" name="VCVTB">VCVTB</a>
            —
            <a href="vcvtb.html#VCVTB_T1_HD">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvtt.html" id="VCVTT" name="VCVTT">VCVTT</a>
            —
            <a href="vcvtt.html#VCVTT_T1_HD">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmp.html" id="VCMP" name="VCMP">VCMP</a>
            —
            <a href="vcmp.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcmpe.html" id="VCMPE" name="VCMPE">VCMPE</a>
            —
            <a href="vcmpe.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmp.html" id="VCMP" name="VCMP">VCMP</a>
            —
            <a href="vcmp.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcmpe.html" id="VCMPE" name="VCMPE">VCMPE</a>
            —
            <a href="vcmpe.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintr_vfp.html" id="VRINTR_vfp" name="VRINTR_vfp">VRINTR</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrintz_vfp.html" id="VRINTZ_vfp" name="VRINTZ_vfp">VRINTZ (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrintx_vfp.html" id="VRINTX_vfp" name="VRINTX_vfp">VRINTX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_ds.html" id="VCVT_ds" name="VCVT_ds">VCVT (between double-precision and single-precision)</a>
            —
            <a href="vcvt_ds.html#VCVT_ds_T1">single-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_ds.html" id="VCVT_ds" name="VCVT_ds">VCVT (between double-precision and single-precision)</a>
            —
            <a href="vcvt_ds.html#VCVT_sd_T1">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_vi.html" id="VCVT_vi" name="VCVT_vi">VCVT (integer to floating-point, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="vjcvt.html" id="VJCVT" name="VJCVT">VJCVT</a></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html" id="VCVT_xv" name="VCVT_xv">VCVT (between floating-point and fixed-point, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtr_iv.html" id="VCVTR_iv" name="VCVTR_iv">VCVTR</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_iv.html" id="VCVT_iv" name="VCVT_iv">VCVT (floating-point to integer, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcvtr_iv.html" id="VCVTR_iv" name="VCVTR_iv">VCVTR</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcvt_iv.html" id="VCVT_iv" name="VCVT_iv">VCVT (floating-point to integer, floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xv.html" id="VCVT_xv" name="VCVT_xv">VCVT (between floating-point and fixed-point, floating-point)</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="fp_movi"><a id="fp_movi" name="fp_movi"></a><h3 class="iclass">Floating-point move immediate</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4H</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr" colspan="4">imm4L</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="fp_movi"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#VMOV_i_T2_H">half-precision scalar</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#VMOV_i_T2_S">single-precision scalar</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#VMOV_i_T2_D">double-precision scalar</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="fp_3r"><a id="fp_3r" name="fp_3r"></a><h3 class="iclass">Floating-point data-processing (three registers)</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">o0</td><td class="lr">D</td><td class="lr" colspan="2">o1</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">N</td><td class="lr">o2</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        o0:D:o1 != 1x11 </p></div><div class="instructiontable"><table class="instructiontable" id="fp_3r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0:o1</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">!= 111</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmla_f.html" id="VMLA_f" name="VMLA_f">VMLA (floating-point)</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmls_f.html" id="VMLS_f" name="VMLS_f">VMLS (floating-point)</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vnmls.html" id="VNMLS" name="VNMLS">VNMLS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vnmla.html" id="VNMLA" name="VNMLA">VNMLA</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmul_f.html" id="VMUL_f" name="VMUL_f">VMUL (floating-point)</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vnmul.html" id="VNMUL" name="VNMUL">VNMUL</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_f.html" id="VADD_f" name="VADD_f">VADD (floating-point)</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vsub_f.html" id="VSUB_f" name="VSUB_f">VSUB (floating-point)</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vdiv.html" id="VDIV" name="VDIV">VDIV</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vfnms.html" id="VFNMS" name="VFNMS">VFNMS</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfnma.html" id="VFNMA" name="VFNMA">VFNMA</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vfma.html" id="VFMA" name="VFMA">VFMA</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfms.html" id="VFMS" name="VFMS">VFMS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="fp_csel"><a id="fp_csel" name="fp_csel"></a><h3 class="iclass">Floating-point conditional select</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="2">cc</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fp_csel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cc</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="vsel.html" id="VSEL" name="VSEL">VSELEQ, VSELGE, VSELGT, VSELVS</a>
            —
            <a href="vsel.html#VSELEQ_T1_D">VSELEQ</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="vsel.html" id="VSEL" name="VSEL">VSELEQ, VSELGE, VSELGT, VSELVS</a>
            —
            <a href="vsel.html#VSELVS_T1_D">VSELVS</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vsel.html" id="VSEL" name="VSEL">VSELEQ, VSELGE, VSELGT, VSELVS</a>
            —
            <a href="vsel.html#VSELGE_T1_D">VSELGE</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="vsel.html" id="VSEL" name="VSEL">VSELEQ, VSELGE, VSELGT, VSELVS</a>
            —
            <a href="vsel.html#VSELGT_T1_D">VSELGT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="fp_minmax"><a id="fp_minmax" name="fp_minmax"></a><h3 class="iclass">Floating-point minNum/maxNum</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">N</td><td class="lr">op</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fp_minmax"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmaxnm.html" id="VMAXNM" name="VMAXNM">VMAXNM</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vminnm.html" id="VMINNM" name="VMINNM">VMINNM</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="fp_extins"><a id="fp_extins" name="fp_extins"></a><h3 class="iclass">Floating-point extraction and insertion</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="6"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fp_extins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vmovx.html" id="VMOVX" name="VMOVX">VMOVX</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="vins.html" id="VINS" name="VINS">VINS</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="fp_toint"><a id="fp_toint" name="fp_toint"></a><h3 class="iclass">Floating-point directed convert to integer</h3><p>These instructions are under <a href="#fpdp">Floating-point data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="2">RM</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">!= 00</td><td class="lr">op</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td colspan="3"></td><td></td><td colspan="2"></td><td colspan="4"></td><td colspan="2"></td><td class="droppedname" colspan="2">size</td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 00 &amp;&amp; size != 00 </p></div><div class="instructiontable"><table class="instructiontable" id="fp_toint"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">RM</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="vrinta_vfp.html" id="VRINTA_vfp" name="VRINTA_vfp">VRINTA (floating-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="vrintn_vfp.html" id="VRINTN_vfp" name="VRINTN_vfp">VRINTN (floating-point)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vrintp_vfp.html" id="VRINTP_vfp" name="VRINTP_vfp">VRINTP (floating-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="vrintm_vfp.html" id="VRINTM_vfp" name="VRINTM_vfp">VRINTM (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="vcvta_vfp.html" id="VCVTA_vfp" name="VCVTA_vfp">VCVTA (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="vcvtn_vfp.html" id="VCVTN_vfp" name="VCVTN_vfp">VCVTN (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vcvtp_vfp.html" id="VCVTP_vfp" name="VCVTP_vfp">VCVTP (floating-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="vcvtm_vfp.html" id="VCVTM_vfp" name="VCVTM_vfp">VCVTM (floating-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="cp_mov32"><a id="cp_mov32" name="cp_mov32"></a><h3 class="iclass">System register 32-bit move</h3><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">o0</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">cp15</td><td class="lr" colspan="3">opc2</td><td class="lr">1</td><td class="lr" colspan="4">CRm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cp_mov32"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="mcr.html" id="MCR" name="MCR">MCR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="mrc.html" id="MRC" name="MRC">MRC</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="simddp" name="simddp"></a>Advanced SIMD data-processing</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="4">1111</td><td class="lr">op0</td><td class="lr" colspan="18"></td><td class="lr">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                0
              </td><td class="bitfield"></td><td class="iformname"><a href="#simd_3same">Advanced SIMD three registers of the same length</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield">
                1
              </td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a></td></tr></table></div><hr/><div class="iclass" id="simd_3same"><a id="simd_3same" name="simd_3same"></a><h3 class="iclass">Advanced SIMD three registers of the same length</h3><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr" colspan="2">size</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">o1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_3same"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfma.html" id="VFMA" name="VFMA">VFMA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_f.html" id="VADD_f" name="VADD_f">VADD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmla_f.html" id="VMLA_f" name="VMLA_f">VMLA (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vceq_r.html" id="VCEQ_r" name="VCEQ_r">VCEQ (register)</a>
            —
            <a href="vceq_r.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmax_f.html" id="VMAX_f" name="VMAX_f">VMAX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrecps.html" id="VRECPS" name="VRECPS">VRECPS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vhadd.html" id="VHADD" name="VHADD">VHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vand_r.html" id="VAND_r" name="VAND_r">VAND (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqadd.html" id="VQADD" name="VQADD">VQADD</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrhadd.html" id="VRHADD" name="VRHADD">VRHADD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1c.html" id="SHA1C" name="SHA1C">SHA1C</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vhsub.html" id="VHSUB" name="VHSUB">VHSUB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbic_r.html" id="VBIC_r" name="VBIC_r">VBIC (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqsub.html" id="VQSUB" name="VQSUB">VQSUB</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcgt_r.html" id="VCGT_r" name="VCGT_r">VCGT (register)</a>
            —
            <a href="vcgt_r.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vcge_r.html" id="VCGE_r" name="VCGE_r">VCGE (register)</a>
            —
            <a href="vcge_r.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1p.html" id="SHA1P" name="SHA1P">SHA1P</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfms.html" id="VFMS" name="VFMS">VFMS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vsub_f.html" id="VSUB_f" name="VSUB_f">VSUB (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmls_f.html" id="VMLS_f" name="VMLS_f">VMLS (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmin_f.html" id="VMIN_f" name="VMIN_f">VMIN (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vrsqrts.html" id="VRSQRTS" name="VRSQRTS">VRSQRTS</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vshl_r.html" id="VSHL_r" name="VSHL_r">VSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vadd_i.html" id="VADD_i" name="VADD_i">VADD (integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vorr_r.html" id="VORR_r" name="VORR_r">VORR (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vtst.html" id="VTST" name="VTST">VTST</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqshl_r.html" id="VQSHL_r" name="VQSHL_r">VQSHL (register)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmla_i.html" id="VMLA_i" name="VMLA_i">VMLA (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vrshl.html" id="VRSHL" name="VRSHL">VRSHL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrshl.html" id="VQRSHL" name="VQRSHL">VQRSHL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vqdmulh.html" id="VQDMULH" name="VQDMULH">VQDMULH</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1m.html" id="SHA1M" name="SHA1M">SHA1M</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vpadd_i.html" id="VPADD_i" name="VPADD_i">VPADD (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmax_i.html" id="VMAX_i" name="VMAX_i">VMAX (integer)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vorn_r.html" id="VORN_r" name="VORN_r">VORN (register)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmin_i.html" id="VMIN_i" name="VMIN_i">VMIN (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vabd_i.html" id="VABD_i" name="VABD_i">VABD (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vaba.html" id="VABA" name="VABA">VABA</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha1su0.html" id="SHA1SU0" name="SHA1SU0">SHA1SU0</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vpadd_f.html" id="VPADD_f" name="VPADD_f">VPADD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmul_f.html" id="VMUL_f" name="VMUL_f">VMUL (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcge_r.html" id="VCGE_r" name="VCGE_r">VCGE (register)</a>
            —
            <a href="vcge_r.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vacge.html" id="VACGE" name="VACGE">VACGE</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmax_f.html" id="VPMAX_f" name="VPMAX_f">VPMAX (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmaxnm.html" id="VMAXNM" name="VMAXNM">VMAXNM</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="veor.html" id="VEOR" name="VEOR">VEOR</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vmul_i.html" id="VMUL_i" name="VMUL_i">VMUL (integer and polynomial)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256h.html" id="SHA256H" name="SHA256H">SHA256H</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmax_i.html" id="VPMAX_i" name="VPMAX_i">VPMAX (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbsl.html" id="VBSL" name="VBSL">VBSL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vpmin_i.html" id="VPMIN_i" name="VPMIN_i">VPMIN (integer)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256h2.html" id="SHA256H2" name="SHA256H2">SHA256H2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vabd_f.html" id="VABD_f" name="VABD_f">VABD (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcgt_r.html" id="VCGT_r" name="VCGT_r">VCGT (register)</a>
            —
            <a href="vcgt_r.html#t2">T2</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vacgt.html" id="VACGT" name="VACGT">VACGT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vpmin_f.html" id="VPMIN_f" name="VPMIN_f">VPMIN (floating-point)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vminnm.html" id="VMINNM" name="VMINNM">VMINNM</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vsub_i.html" id="VSUB_i" name="VSUB_i">VSUB (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbit.html" id="VBIT" name="VBIT">VBIT</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vceq_r.html" id="VCEQ_r" name="VCEQ_r">VCEQ (register)</a>
            —
            <a href="vceq_r.html#t1">T1</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vmls_i.html" id="VMLS_i" name="VMLS_i">VMLS (integer)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vqrdmulh.html" id="VQRDMULH" name="VQRDMULH">VQRDMULH</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="sha256su1.html" id="SHA256SU1" name="SHA256SU1">SHA256SU1</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrdmlah.html" id="VQRDMLAH" name="VQRDMLAH">VQRDMLAH</a></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vbif.html" id="VBIF" name="VBIF">VBIF</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vqrdmlsh.html" id="VQRDMLSH" name="VQRDMLSH">VQRDMLSH</a></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><h2><a id="t_simd_mulreg" name="t_simd_mulreg"></a>Advanced SIMD two registers, or three registers of different lengths</h2><div class="decode_navigation"><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr">op0</td><td class="lr" colspan="5">11111</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op2</td><td class="lr" colspan="3"></td><td class="lr">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
                  0
                </td><td class="bitfield">
                  11
                </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vext.html">VEXT (byte elements)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  0x
                </td><td class="bitfield"></td><td class="iformname"><a href="#simd_2r_misc">Advanced SIMD two registers misc</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  10
                </td><td class="bitfield"></td><td class="iformname"><a href="vtbl.html">VTBL, VTBX</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  1
                </td><td class="bitfield">
                  11
                </td><td class="bitfield">
                  11
                </td><td class="bitfield"></td><td class="iformname"><a href="#simd_dup_sc">Advanced SIMD duplicate (scalar)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                  != 11
                </td><td class="bitfield"></td><td class="bitfield">
                  0
                </td><td class="iformname"><a href="#simd_3diff">Advanced SIMD three registers of different lengths</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                  != 11
                </td><td class="bitfield"></td><td class="bitfield">
                  1
                </td><td class="iformname"><a href="#simd_2r_sc">Advanced SIMD two registers and a scalar</a></td></tr></table></div><hr/><div class="iclass" id="simd_2r_misc"><a id="simd_2r_misc" name="simd_2r_misc"></a><h3 class="iclass">Advanced SIMD two registers misc</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc1</td><td class="lr" colspan="4">Vd</td><td class="lr">0</td><td class="lr" colspan="4">opc2</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_2r_misc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vrev64.html" id="VREV64" name="VREV64">VREV64</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vrev32.html" id="VREV32" name="VREV32">VREV32</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vrev16.html" id="VREV16" name="VREV16">VREV16</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><a href="vpaddl.html" id="VPADDL" name="VPADDL">VPADDL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><a href="aese.html" id="AESE" name="AESE">AESE</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="bitfield">1</td><td class="iformname"><a href="aesd.html" id="AESD" name="AESD">AESD</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><a href="aesmc.html" id="AESMC" name="AESMC">AESMC</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><a href="aesimc.html" id="AESIMC" name="AESIMC">AESIMC</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><a href="vcls.html" id="VCLS" name="VCLS">VCLS</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vswp.html" id="VSWP" name="VSWP">VSWP</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><a href="vclz.html" id="VCLZ" name="VCLZ">VCLZ</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><a href="vcnt.html" id="VCNT" name="VCNT">VCNT</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><a href="vmvn_r.html" id="VMVN_r" name="VMVN_r">VMVN (register)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname"><a href="vpadal.html" id="VPADAL" name="VPADAL">VPADAL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname"><a href="vqabs.html" id="VQABS" name="VQABS">VQABS</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="vqneg.html" id="VQNEG" name="VQNEG">VQNEG</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x000</td><td class="bitfield"></td><td class="iformname"><a href="vcgt_i.html" id="VCGT_i" name="VCGT_i">VCGT (immediate #0)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x001</td><td class="bitfield"></td><td class="iformname"><a href="vcge_i.html" id="VCGE_i" name="VCGE_i">VCGE (immediate #0)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x010</td><td class="bitfield"></td><td class="iformname"><a href="vceq_i.html" id="VCEQ_i" name="VCEQ_i">VCEQ (immediate #0)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x011</td><td class="bitfield"></td><td class="iformname"><a href="vcle_i.html" id="VCLE_i" name="VCLE_i">VCLE (immediate #0)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x100</td><td class="bitfield"></td><td class="iformname"><a href="vclt_i.html" id="VCLT_i" name="VCLT_i">VCLT (immediate #0)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x110</td><td class="bitfield"></td><td class="iformname"><a href="vabs.html" id="VABS" name="VABS">VABS</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">x111</td><td class="bitfield"></td><td class="iformname"><a href="vneg.html" id="VNEG" name="VNEG">VNEG</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="bitfield">1</td><td class="iformname"><a href="sha1h.html" id="SHA1H" name="SHA1H">SHA1H</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vtrn.html" id="VTRN" name="VTRN">VTRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vuzp.html" id="VUZP" name="VUZP">VUZP</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><a href="vzip.html" id="VZIP" name="VZIP">VZIP</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">0</td><td class="iformname"><a href="vmovn.html" id="VMOVN" name="VMOVN">VMOVN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0100</td><td class="bitfield">1</td><td class="iformname"><a href="vqmovn.html" id="VQMOVN" name="VQMOVN">VQMOVN, VQMOVUN</a>
            —
            <a href="vqmovn.html#VQMOVUN_T1">VQMOVUN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vqmovn.html" id="VQMOVN" name="VQMOVN">VQMOVN, VQMOVUN</a>
            —
            <a href="vqmovn.html#VQMOVN_T1">VQMOVN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0110</td><td class="bitfield">0</td><td class="iformname"><a href="vshll.html" id="VSHLL" name="VSHLL">VSHLL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">0</td><td class="iformname"><a href="sha1su1.html" id="SHA1SU1" name="SHA1SU1">SHA1SU1</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">0111</td><td class="bitfield">1</td><td class="iformname"><a href="sha256su0.html" id="SHA256SU0" name="SHA256SU0">SHA256SU0</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1000</td><td class="bitfield"></td><td class="iformname"><a href="vrintn_asimd.html" id="VRINTN_asimd" name="VRINTN_asimd">VRINTN (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1001</td><td class="bitfield"></td><td class="iformname"><a href="vrintx_asimd.html" id="VRINTX_asimd" name="VRINTX_asimd">VRINTX (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1010</td><td class="bitfield"></td><td class="iformname"><a href="vrinta_asimd.html" id="VRINTA_asimd" name="VRINTA_asimd">VRINTA (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1011</td><td class="bitfield"></td><td class="iformname"><a href="vrintz_asimd.html" id="VRINTZ_asimd" name="VRINTZ_asimd">VRINTZ (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">0</td><td class="iformname"><a href="vcvt_hs.html" id="VCVT_hs" name="VCVT_hs">VCVT (between half-precision and single-precision, Advanced SIMD)</a>
            —
            <a href="vcvt_hs.html#VCVT_hs_T1">single-precision to half-precision</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1100</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="vrintm_asimd.html" id="VRINTM_asimd" name="VRINTM_asimd">VRINTM (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="vcvt_hs.html" id="VCVT_hs" name="VCVT_hs">VCVT (between half-precision and single-precision, Advanced SIMD)</a>
            —
            <a href="vcvt_hs.html#VCVT_sh_T1">half-precision to single-precision</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="vrintp_asimd.html" id="VRINTP_asimd" name="VRINTP_asimd">VRINTP (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname"><a href="vcvta_asimd.html" id="VCVTA_asimd" name="VCVTA_asimd">VCVTA (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtn_asimd.html" id="VCVTN_asimd" name="VCVTN_asimd">VCVTN (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">010x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtp_asimd.html" id="VCVTP_asimd" name="VCVTP_asimd">VCVTP (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">011x</td><td class="bitfield"></td><td class="iformname"><a href="vcvtm_asimd.html" id="VCVTM_asimd" name="VCVTM_asimd">VCVTM (Advanced SIMD)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x0</td><td class="bitfield"></td><td class="iformname"><a href="vrecpe.html" id="VRECPE" name="VRECPE">VRECPE</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">10x1</td><td class="bitfield"></td><td class="iformname"><a href="vrsqrte.html" id="VRSQRTE" name="VRSQRTE">VRSQRTE</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><a href="vcvt_is.html" id="VCVT_is" name="VCVT_is">VCVT (between floating-point and integer, Advanced SIMD)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_dup_sc"><a id="simd_dup_sc" name="simd_dup_sc"></a><h3 class="iclass">Advanced SIMD duplicate (scalar)</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="4">imm4</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">opc</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_dup_sc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname"><a href="vdup_s.html" id="VDUP_s" name="VDUP_s">VDUP (scalar)</a></td></tr><tr><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_3diff"><a id="simd_3diff" name="simd_3diff"></a><h3 class="iclass">Advanced SIMD three registers of different lengths</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">0</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="simd_3diff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="vaddl.html" id="VADDL" name="VADDL">VADDL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><a href="vaddw.html" id="VADDW" name="VADDW">VADDW</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="vsubl.html" id="VSUBL" name="VSUBL">VSUBL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="vaddhn.html" id="VADDHN" name="VADDHN">VADDHN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="vsubw.html" id="VSUBW" name="VSUBW">VSUBW</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="vsubhn.html" id="VSUBHN" name="VSUBHN">VSUBHN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="vqdmlal.html" id="VQDMLAL" name="VQDMLAL">VQDMLAL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="vabal.html" id="VABAL" name="VABAL">VABAL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="vqdmlsl.html" id="VQDMLSL" name="VQDMLSL">VQDMLSL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="vqdmull.html" id="VQDMULL" name="VQDMULL">VQDMULL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="vabdl_i.html" id="VABDL_i" name="VABDL_i">VABDL (integer)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><a href="vmlal_i.html" id="VMLAL_i" name="VMLAL_i">VMLAL (integer)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="vmlsl_i.html" id="VMLSL_i" name="VMLSL_i">VMLSL (integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="vraddhn.html" id="VRADDHN" name="VRADDHN">VRADDHN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="vrsubhn.html" id="VRSUBHN" name="VRSUBHN">VRSUBHN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11x0</td><td class="iformname"><a href="vmull_i.html" id="VMULL_i" name="VMULL_i">VMULL (integer and polynomial)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_2r_sc"><a id="simd_2r_sc" name="simd_2r_sc"></a><h3 class="iclass">Advanced SIMD two registers and a scalar</h3><p>These instructions are under <a href="#t_simd_mulreg">Advanced SIMD two registers, or three registers of different lengths</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">Q</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">N</td><td class="lr">1</td><td class="lr">M</td><td class="lr">0</td><td class="lr" colspan="4">Vm</td></tr><tr class="secondrow"><td colspan="3"></td><td></td><td colspan="5"></td><td></td><td class="droppedname" colspan="2">size</td><td colspan="4"></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="simd_2r_sc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">000x</td><td class="iformname"><a href="vmla_s.html" id="VMLA_s" name="VMLA_s">VMLA (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="vqdmlal.html" id="VQDMLAL" name="VQDMLAL">VQDMLAL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="vmlal_s.html" id="VMLAL_s" name="VMLAL_s">VMLAL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="vqdmlsl.html" id="VQDMLSL" name="VQDMLSL">VQDMLSL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">010x</td><td class="iformname"><a href="vmls_s.html" id="VMLS_s" name="VMLS_s">VMLS (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="vqdmull.html" id="VQDMULL" name="VQDMULL">VQDMULL</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="vmlsl_s.html" id="VMLSL_s" name="VMLSL_s">VMLSL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">100x</td><td class="iformname"><a href="vmul_s.html" id="VMUL_s" name="VMUL_s">VMUL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="vmull_s.html" id="VMULL_s" name="VMULL_s">VMULL (by scalar)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="vqdmulh.html" id="VQDMULH" name="VQDMULH">VQDMULH</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="vqrdmulh.html" id="VQRDMULH" name="VQRDMULH">VQRDMULH</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname"><a href="vqrdmlah.html" id="VQRDMLAH" name="VQRDMLAH">VQRDMLAH</a></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="vqrdmlsh.html" id="VQRDMLSH" name="VQRDMLSH">VQRDMLSH</a></td><td><ins>Armv8.1</ins><del>ARMv8.1</del></td></tr></tbody></table></div></div><hr/><h2><a id="t_simd_12reg" name="t_simd_12reg"></a>Advanced SIMD shifts and immediate generation</h2><div class="decode_navigation"><p>These instructions are under <a href="#simddp">Advanced SIMD data-processing</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">111</td><td class="lr" colspan="1"></td><td class="lr" colspan="5">11111</td><td class="lr" colspan="1"></td><td class="lr" colspan="15">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                  000xxxxxxxxxxx0
                </td><td class="iformname"><a href="#simd_1r_imm">Advanced SIMD one register and modified immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
                  != 000xxxxxxxxxxx0
                </td><td class="iformname"><a href="#simd_2r_shift">Advanced SIMD two registers and shift amount</a></td></tr></table></div><hr/><div class="iclass" id="simd_1r_imm"><a id="simd_1r_imm" name="simd_1r_imm"></a><h3 class="iclass">Advanced SIMD one register and modified immediate</h3><p>These instructions are under <a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">i</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">cmode</td><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="lr">1</td><td class="lr" colspan="4">imm4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_1r_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t1">T1</a></td></tr><tr><td class="bitfield">0xx0</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html" id="VMVN_i" name="VMVN_i">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#t1">T1</a></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="vorr_i.html" id="VORR_i" name="VORR_i">VORR (immediate)</a>
            —
            <a href="vorr_i.html#t1">T1</a></td></tr><tr><td class="bitfield">0xx1</td><td class="bitfield">1</td><td class="iformname"><a href="vbic_i.html" id="VBIC_i" name="VBIC_i">VBIC (immediate)</a>
            —
            <a href="vbic_i.html#t1">T1</a></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t3">T3</a></td></tr><tr><td class="bitfield">10x0</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html" id="VMVN_i" name="VMVN_i">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#t2">T2</a></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="vorr_i.html" id="VORR_i" name="VORR_i">VORR (immediate)</a>
            —
            <a href="vorr_i.html#t2">T2</a></td></tr><tr><td class="bitfield">10x1</td><td class="bitfield">1</td><td class="iformname"><a href="vbic_i.html" id="VBIC_i" name="VBIC_i">VBIC (immediate)</a>
            —
            <a href="vbic_i.html#t2">T2</a></td></tr><tr><td class="bitfield">11xx</td><td class="bitfield">0</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t4">T4</a></td></tr><tr><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname"><a href="vmvn_i.html" id="VMVN_i" name="VMVN_i">VMVN (immediate)</a>
            —
            <a href="vmvn_i.html#t3">T3</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_i.html" id="VMOV_i" name="VMOV_i">VMOV (immediate)</a>
            —
            <a href="vmov_i.html#t5">T5</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_2r_shift"><a id="simd_2r_shift" name="simd_2r_shift"></a><h3 class="iclass">Advanced SIMD two registers and shift amount</h3><p>These instructions are under <a href="#t_simd_12reg">Advanced SIMD shifts and immediate generation</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr" colspan="3">imm3H</td><td class="lr" colspan="3">imm3L</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">opc</td><td class="lr">L</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">1</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imm3H:imm3L:Vd:opc:L != 000xxxxxxxxxxx0 </p></div><div class="instructiontable"><table class="instructiontable" id="simd_2r_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">imm3H:L</th><th class="bitfields" colspan="" rowspan="">imm3L</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Q</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname"><a href="vshr.html" id="VSHR" name="VSHR">VSHR</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="bitfield"></td><td class="iformname"><a href="vsra.html" id="VSRA" name="VSRA">VSRA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">000</td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><a href="vmovl.html" id="VMOVL" name="VMOVL">VMOVL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="vrshr.html" id="VRSHR" name="VRSHR">VRSHR</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname"><a href="vrsra.html" id="VRSRA" name="VRSRA">VRSRA</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><a href="vqshl_i.html" id="VQSHL_i" name="VQSHL_i">VQSHL, VQSHLU (immediate)</a>
            —
            <a href="vqshl_i.html#VQSHL_i_T1_Q">VQSHL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">0</td><td class="iformname"><a href="vqshrn.html" id="VQSHRN" name="VQSHRN">VQSHRN, VQSHRUN</a>
            —
            <a href="vqshrn.html#VQSHRN_T1">VQSHRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="bitfield">1</td><td class="iformname"><a href="vqrshrn.html" id="VQRSHRN" name="VQRSHRN">VQRSHRN, VQRSHRUN</a>
            —
            <a href="vqrshrn.html#VQRSHRN_T1">VQRSHRN</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="bitfield">0</td><td class="iformname"><a href="vshll.html" id="VSHLL" name="VSHLL">VSHLL</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="bitfield"></td><td class="iformname"><a href="vcvt_xs.html" id="VCVT_xs" name="VCVT_xs">VCVT (between floating-point and fixed-point, Advanced SIMD)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vshl_i.html" id="VSHL_i" name="VSHL_i">VSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><a href="vshrn.html" id="VSHRN" name="VSHRN">VSHRN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><a href="vrshrn.html" id="VRSHRN" name="VRSHRN">VRSHRN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="iformname"><a href="vsri.html" id="VSRI" name="VSRI">VSRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="vsli.html" id="VSLI" name="VSLI">VSLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><a href="vqshl_i.html" id="VQSHL_i" name="VQSHL_i">VQSHL, VQSHLU (immediate)</a>
            —
            <a href="vqshl_i.html#VQSHLU_i_T1_Q">VQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">0</td><td class="iformname"><a href="vqshrn.html" id="VQSHRN" name="VQSHRN">VQSHRN, VQSHRUN</a>
            —
            <a href="vqshrn.html#VQSHRUN_T1">VQSHRUN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="bitfield">1</td><td class="iformname"><a href="vqrshrn.html" id="VQRSHRN" name="VQRSHRN">VQRSHRN, VQRSHRUN</a>
            —
            <a href="vqrshrn.html#VQRSHRUN_T1">VQRSHRUN</a></td></tr></tbody></table></div></div><hr/><h2><a id="simdldst_mov64" name="simdldst_mov64"></a>Advanced SIMD load/store and 64-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110110</td><td class="lr" colspan="4">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="2">10</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
                00x0
              </td><td class="iformname"><a href="#simdfp_mov64">Advanced SIMD and floating-point 64-bit move</a></td></tr><tr class="instructiontable"><td class="bitfield">
                != 00x0
              </td><td class="iformname"><a href="#simdfp_ldst">Advanced SIMD and floating-point load/store</a></td></tr></table></div><hr/><div class="iclass" id="simdfp_mov64"><a id="simdfp_mov64" name="simdfp_mov64"></a><h3 class="iclass">Advanced SIMD and floating-point 64-bit move</h3><p>These instructions are under <a href="#simdldst_mov64">Advanced SIMD load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">D</td><td class="lr">0</td><td class="lr">op</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">opc2</td><td class="lr">M</td><td class="lr">o3</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simdfp_mov64"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">D</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opc2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_ss.html" id="VMOV_ss" name="VMOV_ss">VMOV (between two general-purpose registers and two single-precision registers)</a>
            —
            <a href="vmov_ss.html#VMOV_toss_T1">from general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_d.html" id="VMOV_d" name="VMOV_d">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>
            —
            <a href="vmov_d.html#VMOV_tod_T1">from general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_ss.html" id="VMOV_ss" name="VMOV_ss">VMOV (between two general-purpose registers and two single-precision registers)</a>
            —
            <a href="vmov_ss.html#VMOV_ss_T1">to general-purpose registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="vmov_d.html" id="VMOV_d" name="VMOV_d">VMOV (between two general-purpose registers and a doubleword floating-point register)</a>
            —
            <a href="vmov_d.html#VMOV_d_T1">to general-purpose registers</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="simdfp_ldst"><a id="simdfp_ldst" name="simdfp_ldst"></a><h3 class="iclass">Advanced SIMD and floating-point load/store</h3><p>These instructions are under <a href="#simdldst_mov64">Advanced SIMD load/store and 64-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">D</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        P:U:D:W != 00x0 </p></div><div class="instructiontable"><table class="instructiontable" id="simdfp_ldst"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">P</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">W</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vstm.html" id="VSTM" name="VSTM">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vstm.html" id="VSTM" name="VSTM">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fstmx.html" id="FSTMX" name="FSTMX">FSTMDBX, FSTMIAX</a>
            —
            <a href="fstmx.html#FSTMIAX_T1">Increment After</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vldm.html" id="VLDM" name="VLDM">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vldm.html" id="VLDM" name="VLDM">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fldmx.html" id="FLDMX" name="FLDMX">FLDM*X (FLDMDBX, FLDMIAX)</a>
            —
            <a href="fldmx.html#FLDMIAX_T1">Increment After</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vstr.html" id="VSTR" name="VSTR">VSTR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vldr_i.html" id="VLDR_i" name="VLDR_i">VLDR (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vstm.html" id="VSTM" name="VSTM">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vstm.html" id="VSTM" name="VSTM">VSTM, VSTMDB, VSTMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fstmx.html" id="FSTMX" name="FSTMX">FSTMDBX, FSTMIAX</a>
            —
            <a href="fstmx.html#FSTMDBX_T1">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="vldm.html" id="VLDM" name="VLDM">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx0</td><td class="iformname"><a href="vldm.html" id="VLDM" name="VLDM">VLDM, VLDMDB, VLDMIA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield">xxxxxxx1</td><td class="iformname"><a href="fldmx.html" id="FLDMX" name="FLDMX">FLDM*X (FLDMDBX, FLDMIAX)</a>
            —
            <a href="fldmx.html#FLDMDBX_T1">Decrement Before</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="vldr_l.html" id="VLDR_l" name="VLDR_l">VLDR (literal)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="fpsimd_mov32" name="fpsimd_mov32"></a>Advanced SIMD and floating-point 32-bit move</h2><div class="decode_navigation"><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11101110</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="9"></td><td class="lr" colspan="3">101</td><td class="lr">op1</td><td class="lr" colspan="3"></td><td class="lr" colspan="5">11111</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
                000
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="vmov_s.html">VMOV (between general-purpose register and single-precision)</a></td></tr><tr class="instructiontable"><td class="bitfield">
                111
              </td><td class="bitfield">
                0
              </td><td class="iformname"><a href="#fp_msr">Floating-point move special register</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
                1
              </td><td class="iformname"><a href="#simd_dup_el">Advanced SIMD 8/16/32-bit element move/duplicate</a></td></tr></table></div><hr/><div class="iclass" id="fp_msr"><a id="fp_msr" name="fp_msr"></a><h3 class="iclass">Floating-point move special register</h3><p>These instructions are under <a href="#fpsimd_mov32">Advanced SIMD and floating-point 32-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">reg</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="fp_msr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="vmsr.html" id="VMSR" name="VMSR">VMSR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="vmrs.html" id="VMRS" name="VMRS">VMRS</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_dup_el"><a id="simd_dup_el" name="simd_dup_el"></a><h3 class="iclass">Advanced SIMD 8/16/32-bit element move/duplicate</h3><p>These instructions are under <a href="#fpsimd_mov32">Advanced SIMD and floating-point 32-bit move</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">opc1</td><td class="lr">L</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr" colspan="2">opc2</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_dup_el"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc1</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opc2</th></tr></thead><tbody><tr><td class="bitfield">0xx</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="vmov_rs.html" id="VMOV_rs" name="VMOV_rs">VMOV (general-purpose register to scalar)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="vmov_sr.html" id="VMOV_sr" name="VMOV_sr">VMOV (scalar to general-purpose register)</a></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">0x</td><td class="iformname"><a href="vdup_r.html" id="VDUP_r" name="VDUP_r">VDUP (general-purpose register)</a></td></tr><tr><td class="bitfield">1xx</td><td class="bitfield">0</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_3sameext"><a id="simd_3sameext" name="simd_3sameext"></a><h3 class="iclass">Advanced SIMD three registers of the same length extension</h3><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_3sameext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcadd.html" id="VCADD" name="VCADD">VCADD</a></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmal.html" id="VFMAL" name="VFMAL">VFMAL (vector)</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot.html" id="VSDOT" name="VSDOT">VSDOT (vector)</a>
            —
            <a href="vsdot.html#VSDOT_T1_D">64-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vudot.html" id="VUDOT" name="VUDOT">VUDOT (vector)</a>
            —
            <a href="vudot.html#VUDOT_T1_D">64-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot.html" id="VSDOT" name="VSDOT">VSDOT (vector)</a>
            —
            <a href="vsdot.html#VSDOT_T1_Q">128-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vudot.html" id="VUDOT" name="VUDOT">VUDOT (vector)</a>
            —
            <a href="vudot.html#VUDOT_T1_Q">128-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmsl.html" id="VFMSL" name="VFMSL">VFMSL (vector)</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla.html" id="VCMLA" name="VCMLA">VCMLA</a></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="simd_2r_scext"><a id="simd_2r_scext" name="simd_2r_scext"></a><h3 class="iclass">Advanced SIMD two registers and a scalar extension</h3><p>These instructions are under <a href="#cpaf">System register access, Advanced SIMD, and floating-point</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">op1</td><td class="lr">D</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Vn</td><td class="lr" colspan="4">Vd</td><td class="lr">1</td><td class="lr">op3</td><td class="lr">0</td><td class="lr">op4</td><td class="lr">N</td><td class="lr">Q</td><td class="lr">M</td><td class="lr">U</td><td class="lr" colspan="4">Vm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="simd_2r_scext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">op4</th><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">U</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html" id="VCMLA_s" name="VCMLA_s">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_T1_QH">half-precision scalar</a></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmal_s.html" id="VFMAL_s" name="VFMAL_s">VFMAL (by scalar)</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname"><a href="vfmsl_s.html" id="VFMSL_s" name="VFMSL_s">VFMSL (by scalar)</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot_s.html" id="VSDOT_s" name="VSDOT_s">VSDOT (by element)</a>
            —
            <a href="vsdot_s.html#VSDOT_s_T1_D">64-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="vudot_s.html" id="VUDOT_s" name="VUDOT_s">VUDOT (by element)</a>
            —
            <a href="vudot_s.html#VUDOT_s_T1_D">64-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="vsdot_s.html" id="VSDOT_s" name="VSDOT_s">VSDOT (by element)</a>
            —
            <a href="vsdot_s.html#VSDOT_s_T1_Q">128-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="vudot_s.html" id="VUDOT_s" name="VUDOT_s">VUDOT (by element)</a>
            —
            <a href="vudot_s.html#VUDOT_s_T1_Q">128-bit SIMD vector</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname"><a href="vcmla_s.html" id="VCMLA_s" name="VCMLA_s">VCMLA (by element)</a>
            —
            <a href="vcmla_s.html#VCMLA_s_T1_QS">single-precision scalar</a></td><td><ins>Armv8.3</ins><del>ARMv8.3</del></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstm"><a id="ldstm" name="ldstm"></a><h3 class="iclass">Load/store multiple</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr">W</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr">P</td><td class="lr">M</td><td class="lr" colspan="14">register_list</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html" id="SRS" name="SRS">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#t1">T1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html" id="RFE" name="RFE">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#t1">T1</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="stm.html" id="STM" name="STM">STM, STMIA, STMEA</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldm.html" id="LDM" name="LDM">LDM, LDMIA, LDMFD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="stmdb.html" id="STMDB" name="STMDB">STMDB, STMFD</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldmdb.html" id="LDMDB" name="LDMDB">LDMDB, LDMEA</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="srs.html" id="SRS" name="SRS">SRS, SRSDA, SRSDB, SRSIA, SRSIB</a>
            —
            <a href="srs.html#t2">T2</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="rfe.html" id="RFE" name="RFE">RFE, RFEDA, RFEDB, RFEIA, RFEIB</a>
            —
            <a href="rfe.html#t2">T2</a></td></tr></tbody></table></div></div><hr/><h2><a id="dstd" name="dstd"></a>Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1110100</td><td class="lr" colspan="4">op0</td><td class="lr">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="8"></td><td class="lr" colspan="3">op3</td><td class="lr" colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;1> == 1 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              0010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstex">Load/store exclusive</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="bitfield">
              000
            </td><td class="iformname"><a href="tbb.html">TBB, TBH</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              01x
            </td><td class="iformname"><a href="#ldstex_bhd">Load/store exclusive byte/half/dual</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0110
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1xx
            </td><td class="iformname"><a href="#ldastl">Load-acquire / Store-release</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x11
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_post">Load/store dual (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x10
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_imm">Load/store dual (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x11
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldstd_pre">Load/store dual (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              != 0xx0
            </td><td class="bitfield"></td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="ldrd_l.html">LDRD (literal)</a></td></tr></table></div><hr/><div class="iclass" id="ldstex"><a id="ldstex" name="ldstex"></a><h3 class="iclass">Load/store exclusive</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstex"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strex.html" id="STREX" name="STREX">STREX</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrex.html" id="LDREX" name="LDREX">LDREX</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstex_bhd"><a id="ldstex_bhd" name="ldstex_bhd"></a><h3 class="iclass">Load/store exclusive byte/half/dual</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">sz</td><td class="lr" colspan="4">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstex_bhd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">sz</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strexb.html" id="STREXB" name="STREXB">STREXB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="strexh.html" id="STREXH" name="STREXH">STREXH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="strexd.html" id="STREXD" name="STREXD">STREXD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="ldrexb.html" id="LDREXB" name="LDREXB">LDREXB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldrexh.html" id="LDREXH" name="LDREXH">LDREXH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldrexd.html" id="LDREXD" name="LDREXD">LDREXD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldastl"><a id="ldastl" name="ldastl"></a><h3 class="iclass">Load-acquire / Store-release</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr">1</td><td class="lr">op</td><td class="lr" colspan="2">sz</td><td class="lr" colspan="4">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldastl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">sz</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stlb.html" id="STLB" name="STLB">STLB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="stlh.html" id="STLH" name="STLH">STLH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="stl.html" id="STL" name="STL">STL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stlexb.html" id="STLEXB" name="STLEXB">STLEXB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="stlexh.html" id="STLEXH" name="STLEXH">STLEXH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="stlex.html" id="STLEX" name="STLEX">STLEX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="stlexd.html" id="STLEXD" name="STLEXD">STLEXD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="ldab.html" id="LDAB" name="LDAB">LDAB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldah.html" id="LDAH" name="LDAH">LDAH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="lda.html" id="LDA" name="LDA">LDA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="ldaexb.html" id="LDAEXB" name="LDAEXB">LDAEXB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldaexh.html" id="LDAEXH" name="LDAEXH">LDAEXH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="ldaex.html" id="LDAEX" name="LDAEX">LDAEX</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldaexd.html" id="LDAEXD" name="LDAEXD">LDAEXD</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstd_post"><a id="ldstd_post" name="ldstd_post"></a><h3 class="iclass">Load/store dual (immediate, post-indexed)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="l">1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstd_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strd_i.html" id="STRD_i" name="STRD_i">STRD (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrd_i.html" id="LDRD_i" name="LDRD_i">LDRD (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstd_imm"><a id="ldstd_imm" name="ldstd_imm"></a><h3 class="iclass">Load/store dual (immediate)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstd_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strd_i.html" id="STRD_i" name="STRD_i">STRD (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrd_i.html" id="LDRD_i" name="LDRD_i">LDRD (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstd_pre"><a id="ldstd_pre" name="ldstd_pre"></a><h3 class="iclass">Load/store dual (immediate, pre-indexed)</h3><p>These instructions are under <a href="#dstd">Load/store dual, load/store exclusive, load-acquire/store-release, and table branch</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="4">Rt2</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="8"></td><td></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldstd_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="strd_i.html" id="STRD_i" name="STRD_i">STRD (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="ldrd_i.html" id="LDRD_i" name="LDRD_i">LDRD (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dpint_shiftr"><a id="dpint_shiftr" name="dpint_shiftr"></a><h3 class="iclass">Data-processing (shifted register)</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">op1</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr">(0)</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="2">type</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dpint_shiftr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm3:imm2:type</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="and_r.html" id="AND_r" name="AND_r">AND, ANDS (register)</a>
            —
            <a href="and_r.html#AND_r_T2_RRX">AND, rotate right with extend</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="and_r.html" id="AND_r" name="AND_r">AND, ANDS (register)</a>
            —
            <a href="and_r.html#ANDS_r_T2">ANDS, shift or rotate by value</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="tst_r.html" id="TST_r" name="TST_r">TST (register)</a>
            —
            <a href="tst_r.html#TST_r_T2">shift or rotate by value</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="and_r.html" id="AND_r" name="AND_r">AND, ANDS (register)</a>
            —
            <a href="and_r.html#ANDS_r_T2_RRX">ANDS, rotate right with extend</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="tst_r.html" id="TST_r" name="TST_r">TST (register)</a>
            —
            <a href="tst_r.html#TST_r_T2_RRX">rotate right with extend</a></td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bic_r.html" id="BIC_r" name="BIC_r">BIC, BICS (register)</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orr_r.html" id="ORR_r" name="ORR_r">ORR, ORRS (register)</a>
            —
            <a href="orr_r.html#ORR_r_T2_RRX">ORR</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html" id="MOV_r" name="MOV_r">MOV, MOVS (register)</a>
            —
            <a href="mov_r.html#MOV_r_T3_RRX">MOV</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orr_r.html" id="ORR_r" name="ORR_r">ORR, ORRS (register)</a>
            —
            <a href="orr_r.html#ORRS_r_T2_RRX">ORRS</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mov_r.html" id="MOV_r" name="MOV_r">MOV, MOVS (register)</a>
            —
            <a href="mov_r.html#MOVS_r_T3_RRX">MOVS</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orn_r.html" id="ORN_r" name="ORN_r">ORN, ORNS (register)</a>
            —
            <a href="orn_r.html#ORN_r_T1_RRX">not flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mvn_r.html" id="MVN_r" name="MVN_r">MVN, MVNS (register)</a>
            —
            <a href="mvn_r.html#MVN_r_T2_RRX">MVN</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="orn_r.html" id="ORN_r" name="ORN_r">ORN, ORNS (register)</a>
            —
            <a href="orn_r.html#ORNS_r_T1_RRX">flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mvn_r.html" id="MVN_r" name="MVN_r">MVN, MVNS (register)</a>
            —
            <a href="mvn_r.html#MVNS_r_T2_RRX">MVNS</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="eor_r.html" id="EOR_r" name="EOR_r">EOR, EORS (register)</a>
            —
            <a href="eor_r.html#EOR_r_T2_RRX">EOR, rotate right with extend</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="eor_r.html" id="EOR_r" name="EOR_r">EOR, EORS (register)</a>
            —
            <a href="eor_r.html#EORS_r_T2">EORS, shift or rotate by value</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="teq_r.html" id="TEQ_r" name="TEQ_r">TEQ (register)</a>
            —
            <a href="teq_r.html#TEQ_r_T1">shift or rotate by value</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="eor_r.html" id="EOR_r" name="EOR_r">EOR, EORS (register)</a>
            —
            <a href="eor_r.html#EORS_r_T2_RRX">EORS, rotate right with extend</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000011</td><td class="bitfield">1111</td><td class="iformname"><a href="teq_r.html" id="TEQ_r" name="TEQ_r">TEQ (register)</a>
            —
            <a href="teq_r.html#TEQ_r_T1_RRX">rotate right with extend</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx00</td><td class="bitfield"></td><td class="iformname"><a href="pkh.html" id="PKH" name="PKH">PKHBT, PKHTB</a>
            —
            <a href="pkh.html#PKHBT_T1">PKHBT</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx10</td><td class="bitfield"></td><td class="iformname"><a href="pkh.html" id="PKH" name="PKH">PKHBT, PKHTB</a>
            —
            <a href="pkh.html#PKHTB_T1">PKHTB</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxxxx11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_r.html" id="ADD_r" name="ADD_r">ADD, ADDS (register)</a>
            —
            <a href="add_r.html#ADD_r_T3_RRX">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_sp_r.html" id="ADD_SP_r" name="ADD_SP_r">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#ADD_SP_r_T3_RRX">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_r.html" id="ADD_r" name="ADD_r">ADD, ADDS (register)</a>
            —
            <a href="add_r.html#ADDS_r_T3_RRX">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_sp_r.html" id="ADD_SP_r" name="ADD_SP_r">ADD, ADDS (SP plus register)</a>
            —
            <a href="add_sp_r.html#ADDS_SP_r_T3_RRX">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmn_r.html" id="CMN_r" name="CMN_r">CMN (register)</a></td></tr><tr><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1010</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adc_r.html" id="ADC_r" name="ADC_r">ADC, ADCS (register)</a></td></tr><tr><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbc_r.html" id="SBC_r" name="SBC_r">SBC, SBCS (register)</a></td></tr><tr><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_r.html" id="SUB_r" name="SUB_r">SUB, SUBS (register)</a>
            —
            <a href="sub_r.html#SUB_r_T2_RRX">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_sp_r.html" id="SUB_SP_r" name="SUB_SP_r">SUB, SUBS (SP minus register)</a>
            —
            <a href="sub_sp_r.html#SUB_SP_r_T1_RRX">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_r.html" id="SUB_r" name="SUB_r">SUB, SUBS (register)</a>
            —
            <a href="sub_r.html#SUBS_r_T2_RRX">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_sp_r.html" id="SUB_SP_r" name="SUB_SP_r">SUB, SUBS (SP minus register)</a>
            —
            <a href="sub_sp_r.html#SUBS_SP_r_T1_RRX">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmp_r.html" id="CMP_r" name="CMP_r">CMP (register)</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsb_r.html" id="RSB_r" name="RSB_r">RSB, RSBS (register)</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="bcrtrl" name="bcrtrl"></a>Branches and miscellaneous control</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr">op0</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">1</td><td class="lr" colspan="3">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="3">op4</td><td class="lr" colspan="2"></td><td class="lr">op5</td><td class="lr" colspan="5"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="msr_r.html">MSR (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="msr_br.html">MSR (Banked register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="iformname"><a href="#hints">Hints</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              10
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield">
              != 000
            </td><td class="bitfield"></td><td class="iformname"><a href="#cps">Change processor state</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              11
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#system">Miscellaneous system</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bxj.html">BXJ</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#eret">Exception return</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              0
            </td><td class="iformname"><a href="mrs.html">MRS</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield">
              1
            </td><td class="iformname"><a href="mrs_br.html">MRS (Banked register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              000
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#dcps">DCPS</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              00
            </td><td class="bitfield">
              010
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              01
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1110
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              0x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield">
              1x
            </td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#except">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
              != 111x
            </td><td class="bitfield"></td><td class="bitfield">
              0x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T3">T3</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              0x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="b.html">B</a>
                      —
                      <a href="b.html#B_T4">T4</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x0
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bl_i.html">BL, BLX (immediate)</a>
                      —
                      <a href="bl_i.html#BL_i_T2">T2</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
              1x1
            </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bl_i.html">BL, BLX (immediate)</a>
                      —
                      <a href="bl_i.html#BL_i_T1">T1</a></td></tr></table></div><hr/><div class="iclass" id="hints"><a id="hints" name="hints"></a><h3 class="iclass">Hints</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">hint</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="hints"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">hint</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0000</td><td class="iformname"><a href="nop.html" id="NOP" name="NOP">NOP</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0001</td><td class="iformname"><a href="yield.html" id="YIELD" name="YIELD">YIELD</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0010</td><td class="iformname"><a href="wfe.html" id="WFE" name="WFE">WFE</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0011</td><td class="iformname"><a href="wfi.html" id="WFI" name="WFI">WFI</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0100</td><td class="iformname"><a href="sev.html" id="SEV" name="SEV">SEV</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">0101</td><td class="iformname"><a href="sevl.html" id="SEVL" name="SEVL">SEVL</a></td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0000</td><td class="iformname"><a href="esb.html" id="ESB" name="ESB">ESB</a></td><td><ins>Armv8.2</ins><del>ARMv8.2</del></td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0001</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0010</td><td class="iformname"><a href="tsb.html" id="TSB" name="TSB">TSB CSYNC</a></td><td><ins>Armv8.4</ins><del>ARMv8.4</del></td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0011</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0100</td><td class="iformname"><a href="csdb.html" id="CSDB" name="CSDB">CSDB</a></td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">0101</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">011x</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">0001</td><td class="bitfield">1xxx</td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">001x</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">01xx</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">10xx</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">110x</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="iformname">Reserved hint, behaves as NOP</td><td>-</td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="dbg.html" id="DBG" name="DBG">DBG</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cps"><a id="cps" name="cps"></a><h3 class="iclass">Change processor state</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(0)</td><td class="lr" colspan="2">imod</td><td class="lr">M</td><td class="lr">A</td><td class="lr">I</td><td class="lr">F</td><td class="lr" colspan="5">mode</td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        imod:M != 000 </p></div><div class="instructiontable"><table class="instructiontable" id="cps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imod</th><th class="bitfields" colspan="" rowspan="">M</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="cps.html" id="CPS" name="CPS">CPS, CPSID, CPSIE</a>
            —
            <a href="cps.html#CPS_T2_AS">CPS</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="cps.html" id="CPS" name="CPS">CPS, CPSID, CPSIE</a>
            —
            <a href="cps.html#CPSIE_T2_ASM">CPSIE</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="cps.html" id="CPS" name="CPS">CPS, CPSID, CPSIE</a>
            —
            <a href="cps.html#CPSID_T2_ASM">CPSID</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="system"><a id="system" name="system"></a><h3 class="iclass">Miscellaneous system</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="4">option</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="system"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield">000x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0010</td><td class="bitfield"></td><td class="iformname"><a href="clrex.html" id="CLREX" name="CLREX">CLREX</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">!= 0x00</td><td class="iformname"><a href="dsb.html" id="DSB" name="DSB">DSB</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0000</td><td class="iformname"><a href="ssbb.html" id="SSBB" name="SSBB">SSBB</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0100</td><td class="iformname"><a href="pssbb.html" id="PSSBB" name="PSSBB">PSSBB</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="iformname"><a href="dmb.html" id="DMB" name="DMB">DMB</a></td></tr><tr><td class="bitfield">0110</td><td class="bitfield"></td><td class="iformname"><a href="isb.html" id="ISB" name="ISB">ISB</a></td></tr><tr><td class="bitfield">0111</td><td class="bitfield"></td><td class="iformname"><a href="sb.html" id="SB" name="SB">SB</a></td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="eret"><a id="eret" name="eret"></a><h3 class="iclass">Exception return</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td class="r">0</td><td class="lr">(0)</td><td class="lr">0</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr">(1)</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="eret"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm8</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 00000000</td><td class="iformname"><a href="sub_i.html" id="SUB_i" name="SUB_i">SUB, SUBS (immediate)</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield">00000000</td><td class="iformname"><a href="eret.html" id="ERET" name="ERET">ERET</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dcps"><a id="dcps" name="dcps"></a><h3 class="iclass">DCPS</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="10">imm10</td><td class="lr" colspan="2">opt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dcps"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">imm4</th><th class="bitfields" colspan="" rowspan="">imm10</th><th class="bitfields" colspan="" rowspan="">opt</th></tr></thead><tbody><tr><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">!= 0000000000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">01</td><td class="iformname"><a href="dcps.html" id="DCPS" name="DCPS">DCPS1, DCPS2, DCPS3</a>
            —
            <a href="dcps.html#DCPS1_T1">DCPS1</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">10</td><td class="iformname"><a href="dcps.html" id="DCPS" name="DCPS">DCPS1, DCPS2, DCPS3</a>
            —
            <a href="dcps.html#DCPS2_T1">DCPS2</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield">0000000000</td><td class="bitfield">11</td><td class="iformname"><a href="dcps.html" id="DCPS" name="DCPS">DCPS1, DCPS2, DCPS3</a>
            —
            <a href="dcps.html#DCPS3_T1">DCPS3</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="except"><a id="except" name="except"></a><h3 class="iclass">Exception generation</h3><p>These instructions are under <a href="#bcrtrl">Branches and miscellaneous control</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">o1</td><td class="lr" colspan="4">imm4</td><td class="l">1</td><td class="r">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="except"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="hvc.html" id="HVC" name="HVC">HVC</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="smc.html" id="SMC" name="SMC">SMC</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="udf.html" id="UDF" name="UDF">UDF</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dpint_immm"><a id="dpint_immm" name="dpint_immm"></a><h3 class="iclass">Data-processing (modified immediate)</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="lr">0</td><td class="lr" colspan="4">op1</td><td class="lr">S</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dpint_immm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">Rd</th></tr></thead><tbody><tr><td class="bitfield">0000</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="and_i.html" id="AND_i" name="AND_i">AND, ANDS (immediate)</a>
            —
            <a href="and_i.html#AND_i_T1">AND</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="and_i.html" id="AND_i" name="AND_i">AND, ANDS (immediate)</a>
            —
            <a href="and_i.html#ANDS_i_T1">ANDS</a></td></tr><tr><td class="bitfield">0000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="tst_i.html" id="TST_i" name="TST_i">TST (immediate)</a></td></tr><tr><td class="bitfield">0001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="bic_i.html" id="BIC_i" name="BIC_i">BIC, BICS (immediate)</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orr_i.html" id="ORR_i" name="ORR_i">ORR, ORRS (immediate)</a>
            —
            <a href="orr_i.html#ORR_i_T1">ORR</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mov_i.html" id="MOV_i" name="MOV_i">MOV, MOVS (immediate)</a>
            —
            <a href="mov_i.html#MOV_i_T2">MOV</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orr_i.html" id="ORR_i" name="ORR_i">ORR, ORRS (immediate)</a>
            —
            <a href="orr_i.html#ORRS_i_T1">ORRS</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mov_i.html" id="MOV_i" name="MOV_i">MOV, MOVS (immediate)</a>
            —
            <a href="mov_i.html#MOVS_i_T2">MOVS</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orn_i.html" id="ORN_i" name="ORN_i">ORN, ORNS (immediate)</a>
            —
            <a href="orn_i.html#ORN_i_T1">not flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mvn_i.html" id="MVN_i" name="MVN_i">MVN, MVNS (immediate)</a>
            —
            <a href="mvn_i.html#MVN_i_T1">MVN</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="orn_i.html" id="ORN_i" name="ORN_i">ORN, ORNS (immediate)</a>
            —
            <a href="orn_i.html#ORNS_i_T1">flag setting</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="mvn_i.html" id="MVN_i" name="MVN_i">MVN, MVNS (immediate)</a>
            —
            <a href="mvn_i.html#MVNS_i_T1">MVNS</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="eor_i.html" id="EOR_i" name="EOR_i">EOR, EORS (immediate)</a>
            —
            <a href="eor_i.html#EOR_i_T1">EOR</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 1111</td><td class="iformname"><a href="eor_i.html" id="EOR_i" name="EOR_i">EOR, EORS (immediate)</a>
            —
            <a href="eor_i.html#EORS_i_T1">EORS</a></td></tr><tr><td class="bitfield">0100</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="teq_i.html" id="TEQ_i" name="TEQ_i">TEQ (immediate)</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="iformname"><a href="add_i.html" id="ADD_i" name="ADD_i">ADD, ADDS (immediate)</a>
            —
            <a href="add_i.html#ADD_i_T3">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a>
            —
            <a href="add_sp_i.html#ADD_SP_i_T3">ADD</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_i.html" id="ADD_i" name="ADD_i">ADD, ADDS (immediate)</a>
            —
            <a href="add_i.html#ADDS_i_T3">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a>
            —
            <a href="add_sp_i.html#ADDS_SP_i_T3">ADDS</a></td></tr><tr><td class="bitfield">1000</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmn_i.html" id="CMN_i" name="CMN_i">CMN (immediate)</a></td></tr><tr><td class="bitfield">1001</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1010</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adc_i.html" id="ADC_i" name="ADC_i">ADC, ADCS (immediate)</a></td></tr><tr><td class="bitfield">1011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbc_i.html" id="SBC_i" name="SBC_i">SBC, SBCS (immediate)</a></td></tr><tr><td class="bitfield">1100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">!= 1101</td><td class="bitfield"></td><td class="iformname"><a href="sub_i.html" id="SUB_i" name="SUB_i">SUB, SUBS (immediate)</a>
            —
            <a href="sub_i.html#SUB_i_T3">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="bitfield"></td><td class="iformname"><a href="sub_sp_i.html" id="SUB_SP_i" name="SUB_SP_i">SUB, SUBS (SP minus immediate)</a>
            —
            <a href="sub_sp_i.html#SUB_SP_i_T2">SUB</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">!= 1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_i.html" id="SUB_i" name="SUB_i">SUB, SUBS (immediate)</a>
            —
            <a href="sub_i.html#SUBS_i_T3">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sub_sp_i.html" id="SUB_SP_i" name="SUB_SP_i">SUB, SUBS (SP minus immediate)</a>
            —
            <a href="sub_sp_i.html#SUBS_SP_i_T2">SUBS</a></td></tr><tr><td class="bitfield">1101</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="cmp_i.html" id="CMP_i" name="CMP_i">CMP (immediate)</a></td></tr><tr><td class="bitfield">1110</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="rsb_i.html" id="RSB_i" name="RSB_i">RSB, RSBS (immediate)</a></td></tr><tr><td class="bitfield">1111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="imm" name="imm"></a>Data-processing (plain binary immediate)</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="5">11110</td><td class="lr" colspan="1"></td><td class="lr" colspan="1">1</td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1">0</td><td class="lr" colspan="4"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="15"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0x
            </td><td class="iformname"><a href="#dpint_imms">Data-processing (simple immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              10
            </td><td class="iformname"><a href="#movw">Move Wide (16-bit immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              11
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield"></td><td class="iformname"><a href="#sat_bit">Saturate, Bitfield</a></td></tr></table></div><hr/><div class="iclass" id="dpint_imms"><a id="dpint_imms" name="dpint_imms"></a><h3 class="iclass">Data-processing (simple immediate)</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">o1</td><td class="lr">0</td><td class="lr">o2</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dpint_imms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11x1</td><td class="iformname"><a href="add_i.html" id="ADD_i" name="ADD_i">ADD, ADDS (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="add_sp_i.html" id="ADD_SP_i" name="ADD_SP_i">ADD, ADDS (SP plus immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="adr.html" id="ADR" name="ADR">ADR</a>
            —
            <a href="adr.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11x1</td><td class="iformname"><a href="sub_i.html" id="SUB_i" name="SUB_i">SUB, SUBS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname"><a href="sub_sp_i.html" id="SUB_SP_i" name="SUB_SP_i">SUB, SUBS (SP minus immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="adr.html" id="ADR" name="ADR">ADR</a>
            —
            <a href="adr.html#t2">T2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movw"><a id="movw" name="movw"></a><h3 class="iclass">Move Wide (16-bit immediate)</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">i</td><td class="l">1</td><td class="r">0</td><td class="lr">o1</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="8">imm8</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="movw"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="mov_i.html" id="MOV_i" name="MOV_i">MOV, MOVS (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="movt.html" id="MOVT" name="MOVT">MOVT</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="sat_bit"><a id="sat_bit" name="sat_bit"></a><h3 class="iclass">Saturate, Bitfield</h3><p>These instructions are under <a href="#imm">Data-processing (plain binary immediate)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">(0)</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr">0</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="4">Rd</td><td class="lr" colspan="2">imm2</td><td class="lr">(0)</td><td class="lr" colspan="5">widthm1</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="sat_bit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">imm3:imm2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ssat.html" id="SSAT" name="SSAT">SSAT</a>
            —
            <a href="ssat.html#SSAT_T1_LSL">logical shift left</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname"><a href="ssat.html" id="SSAT" name="SSAT">SSAT</a>
            —
            <a href="ssat.html#SSAT_T1_ASR">arithmetic shift right</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="ssat16.html" id="SSAT16" name="SSAT16">SSAT16</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sbfx.html" id="SBFX" name="SBFX">SBFX</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield"></td><td class="iformname"><a href="bfi.html" id="BFI" name="BFI">BFI</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield"></td><td class="iformname"><a href="bfc.html" id="BFC" name="BFC">BFC</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="usat.html" id="USAT" name="USAT">USAT</a>
            —
            <a href="usat.html#USAT_T1_LSL">logical shift left</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname"><a href="usat.html" id="USAT" name="USAT">USAT</a>
            —
            <a href="usat.html#USAT_T1_ASR">arithmetic shift right</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="usat16.html" id="USAT16" name="USAT16">USAT16</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ubfx.html" id="UBFX" name="UBFX">UBFX</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="vldst" name="vldst"></a>Advanced SIMD element or structure load/store</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11111001</td><td class="lr">op0</td><td class="lr" colspan="2"></td><td class="lr" colspan="1">0</td><td class="lr" colspan="8"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield"></td><td class="iformname"><a href="#asimldstms">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              11
            </td><td class="iformname"><a href="#asimldall">Advanced SIMD load single structure to all lanes</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              != 11
            </td><td class="iformname"><a href="#asimldstss">Advanced SIMD load/store single structure to one lane</a></td></tr></table></div><hr/><div class="iclass" id="asimldstms"><a id="asimldstms" name="asimldstms"></a><h3 class="iclass">Advanced SIMD load/store multiple structures</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="4">type</td><td class="lr" colspan="2">size</td><td class="lr" colspan="2">align</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimldstms"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">type</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">000x</td><td class="iformname"><a href="vst4_m.html" id="VST4_m" name="VST4_m">VST4 (multiple 4-element structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="vst1_m.html" id="VST1_m" name="VST1_m">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t4">T4</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="vst2_m.html" id="VST2_m" name="VST2_m">VST2 (multiple 2-element structures)</a>
            —
            <a href="vst2_m.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">010x</td><td class="iformname"><a href="vst3_m.html" id="VST3_m" name="VST3_m">VST3 (multiple 3-element structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="vst1_m.html" id="VST1_m" name="VST1_m">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="vst1_m.html" id="VST1_m" name="VST1_m">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">100x</td><td class="iformname"><a href="vst2_m.html" id="VST2_m" name="VST2_m">VST2 (multiple 2-element structures)</a>
            —
            <a href="vst2_m.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="vst1_m.html" id="VST1_m" name="VST1_m">VST1 (multiple single elements)</a>
            —
            <a href="vst1_m.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">000x</td><td class="iformname"><a href="vld4_m.html" id="VLD4_m" name="VLD4_m">VLD4 (multiple 4-element structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="vld1_m.html" id="VLD1_m" name="VLD1_m">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t4">T4</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><a href="vld2_m.html" id="VLD2_m" name="VLD2_m">VLD2 (multiple 2-element structures)</a>
            —
            <a href="vld2_m.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">010x</td><td class="iformname"><a href="vld3_m.html" id="VLD3_m" name="VLD3_m">VLD3 (multiple 3-element structures)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="vld1_m.html" id="VLD1_m" name="VLD1_m">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="vld1_m.html" id="VLD1_m" name="VLD1_m">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t1">T1</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">100x</td><td class="iformname"><a href="vld2_m.html" id="VLD2_m" name="VLD2_m">VLD2 (multiple 2-element structures)</a>
            —
            <a href="vld2_m.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="vld1_m.html" id="VLD1_m" name="VLD1_m">VLD1 (multiple single elements)</a>
            —
            <a href="vld1_m.html#t2">T2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimldall"><a id="asimldall" name="asimldall"></a><h3 class="iclass">Advanced SIMD load single structure to all lanes</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="2">N</td><td class="lr" colspan="2">size</td><td class="lr">T</td><td class="lr">a</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimldall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">a</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="vld1_a.html" id="VLD1_a" name="VLD1_a">VLD1 (single element to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="vld2_a.html" id="VLD2_a" name="VLD2_a">VLD2 (single 2-element structure to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="vld3_a.html" id="VLD3_a" name="VLD3_a">VLD3 (single 3-element structure to all lanes)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="vld4_a.html" id="VLD4_a" name="VLD4_a">VLD4 (single 4-element structure to all lanes)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimldstss"><a id="asimldstss" name="asimldstss"></a><h3 class="iclass">Advanced SIMD load/store single structure to one lane</h3><p>These instructions are under <a href="#vldst">Advanced SIMD element or structure load/store</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">D</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Vd</td><td class="lr" colspan="2">!= 11</td><td class="lr" colspan="2">N</td><td class="lr" colspan="4">index_align</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td class="droppedname" colspan="2">size</td><td colspan="2"></td><td colspan="4"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        size != 11 &amp;&amp; size != 11 </p></div><div class="instructiontable"><table class="instructiontable" id="asimldstss"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html" id="VST1_1" name="VST1_1">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html" id="VST2_1" name="VST2_1">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html" id="VST3_1" name="VST3_1">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html" id="VST4_1" name="VST4_1">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#t1">T1</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html" id="VST1_1" name="VST1_1">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html" id="VST2_1" name="VST2_1">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html" id="VST3_1" name="VST3_1">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html" id="VST4_1" name="VST4_1">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#t2">T2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="vst1_1.html" id="VST1_1" name="VST1_1">VST1 (single element from one lane)</a>
            —
            <a href="vst1_1.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="vst2_1.html" id="VST2_1" name="VST2_1">VST2 (single 2-element structure from one lane)</a>
            —
            <a href="vst2_1.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="vst3_1.html" id="VST3_1" name="VST3_1">VST3 (single 3-element structure from one lane)</a>
            —
            <a href="vst3_1.html#t3">T3</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="vst4_1.html" id="VST4_1" name="VST4_1">VST4 (single 4-element structure from one lane)</a>
            —
            <a href="vst4_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html" id="VLD1_1" name="VLD1_1">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html" id="VLD2_1" name="VLD2_1">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html" id="VLD3_1" name="VLD3_1">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html" id="VLD4_1" name="VLD4_1">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#t1">T1</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html" id="VLD1_1" name="VLD1_1">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html" id="VLD2_1" name="VLD2_1">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html" id="VLD3_1" name="VLD3_1">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html" id="VLD4_1" name="VLD4_1">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#t2">T2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00</td><td class="iformname"><a href="vld1_1.html" id="VLD1_1" name="VLD1_1">VLD1 (single element to one lane)</a>
            —
            <a href="vld1_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="iformname"><a href="vld2_1.html" id="VLD2_1" name="VLD2_1">VLD2 (single 2-element structure to one lane)</a>
            —
            <a href="vld2_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">10</td><td class="iformname"><a href="vld3_1.html" id="VLD3_1" name="VLD3_1">VLD3 (single 3-element structure to one lane)</a>
            —
            <a href="vld3_1.html#t3">T3</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">11</td><td class="iformname"><a href="vld4_1.html" id="VLD4_1" name="VLD4_1">VLD4 (single 4-element structure to one lane)</a>
            —
            <a href="vld4_1.html#t3">T3</a></td></tr></tbody></table></div></div><hr/><h2><a id="ldst" name="ldst"></a>Load/store single</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7">1111100</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="2"></td><td class="lr">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4"></td><td class="lr" colspan="6">op3</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        op0&lt;1>:op1 != 10 </p></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000000
            </td><td class="iformname"><a href="#ldst_unsigned_reg">Load/store, unsigned (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              00001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              0001xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              001xxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              01xxxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x1xx
            </td><td class="iformname"><a href="#ldst_unsigned_post">Load/store, unsigned (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1100xx
            </td><td class="iformname"><a href="#ldst_unsigned_nimm">Load/store, unsigned (negative immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#ldst_unsigned_unpriv">Load/store, unsigned (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              11x1xx
            </td><td class="iformname"><a href="#ldst_unsigned_pre">Load/store, unsigned (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="bitfield"></td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldst_unsigned_pimm">Load/store, unsigned (positive immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0x
            </td><td class="bitfield"></td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldlit_unsigned">Load, unsigned (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000000
            </td><td class="iformname"><a href="#ldst_signed_reg">Load/store, signed (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              000001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              00001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              0001xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              001xxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              01xxxx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x0xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              10x1xx
            </td><td class="iformname"><a href="#ldst_signed_post">Load/store, signed (immediate, post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1100xx
            </td><td class="iformname"><a href="#ldst_signed_nimm">Load/store, signed (negative immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              1110xx
            </td><td class="iformname"><a href="#ldst_signed_unpriv">Load/store, signed (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              10
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield">
              11x1xx
            </td><td class="iformname"><a href="#ldst_signed_pre">Load/store, signed (immediate, pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              11
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              != 1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldst_signed_pimm">Load/store, signed (positive immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="bitfield">
              1
            </td><td class="bitfield">
              1111
            </td><td class="bitfield"></td><td class="iformname"><a href="#ldlit_signed">Load, signed (literal)</a></td></tr></table></div><hr/><div class="iclass" id="ldst_unsigned_reg"><a id="ldst_unsigned_reg" name="ldst_unsigned_reg"></a><h3 class="iclass">Load/store, unsigned (register offset)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="6"></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_unsigned_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_r.html" id="STRB_r" name="STRB_r">STRB (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_r.html" id="LDRB_r" name="LDRB_r">LDRB (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_r.html" id="PLD_r" name="PLD_r">PLD, PLDW (register)</a>
            —
            <a href="pld_r.html#PLD_r_T1">preload read</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strh_r.html" id="STRH_r" name="STRH_r">STRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_r.html" id="LDRH_r" name="LDRH_r">LDRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_r.html" id="PLD_r" name="PLD_r">PLD, PLDW (register)</a>
            —
            <a href="pld_r.html#PLDW_r_T1">preload write</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_r.html" id="STR_r" name="STR_r">STR (register)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_r.html" id="LDR_r" name="LDR_r">LDR (register)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unsigned_post"><a id="ldst_unsigned_post" name="ldst_unsigned_post"></a><h3 class="iclass">Load/store, unsigned (immediate, post-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_unsigned_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="strb_i.html" id="STRB_i" name="STRB_i">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_i.html" id="LDRB_i" name="LDRB_i">LDRB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="strh_i.html" id="STRH_i" name="STRH_i">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldrh_i.html" id="LDRH_i" name="LDRH_i">LDRH (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="str_i.html" id="STR_i" name="STR_i">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html" id="LDR_i" name="LDR_i">LDR (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unsigned_nimm"><a id="ldst_unsigned_nimm" name="ldst_unsigned_nimm"></a><h3 class="iclass">Load/store, unsigned (negative immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_unsigned_nimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html" id="STRB_i" name="STRB_i">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html" id="LDRB_i" name="LDRB_i">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html" id="PLD_i" name="PLD_i">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLD_i_T2">preload read</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strh_i.html" id="STRH_i" name="STRH_i">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_i.html" id="LDRH_i" name="LDRH_i">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html" id="PLD_i" name="PLD_i">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLDW_i_T2">preload write</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html" id="STR_i" name="STR_i">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_i.html" id="LDR_i" name="LDR_i">LDR (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unsigned_unpriv"><a id="ldst_unsigned_unpriv" name="ldst_unsigned_unpriv"></a><h3 class="iclass">Load/store, unsigned (unprivileged)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_unsigned_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="strbt.html" id="STRBT" name="STRBT">STRBT</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldrbt.html" id="LDRBT" name="LDRBT">LDRBT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="strht.html" id="STRHT" name="STRHT">STRHT</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldrht.html" id="LDRHT" name="LDRHT">LDRHT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="strt.html" id="STRT" name="STRT">STRT</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldrt.html" id="LDRT" name="LDRT">LDRT</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unsigned_pre"><a id="ldst_unsigned_pre" name="ldst_unsigned_pre"></a><h3 class="iclass">Load/store, unsigned (immediate, pre-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_unsigned_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="strb_i.html" id="STRB_i" name="STRB_i">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldrb_i.html" id="LDRB_i" name="LDRB_i">LDRB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="strh_i.html" id="STRH_i" name="STRH_i">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldrh_i.html" id="LDRH_i" name="LDRH_i">LDRH (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="str_i.html" id="STR_i" name="STR_i">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_i.html" id="LDR_i" name="LDR_i">LDR (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unsigned_pimm"><a id="ldst_unsigned_pimm" name="ldst_unsigned_pimm"></a><h3 class="iclass">Load/store, unsigned (positive immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_unsigned_pimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strb_i.html" id="STRB_i" name="STRB_i">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_i.html" id="LDRB_i" name="LDRB_i">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html" id="PLD_i" name="PLD_i">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLD_i_T1">preload read</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="strh_i.html" id="STRH_i" name="STRH_i">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_i.html" id="LDRH_i" name="LDRH_i">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_i.html" id="PLD_i" name="PLD_i">PLD, PLDW (immediate)</a>
            —
            <a href="pld_i.html#PLDW_i_T1">preload write</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="str_i.html" id="STR_i" name="STR_i">STR (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_i.html" id="LDR_i" name="LDR_i">LDR (immediate)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldlit_unsigned"><a id="ldlit_unsigned" name="ldlit_unsigned"></a><h3 class="iclass">Load, unsigned (literal)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">U</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldlit_unsigned"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">0x</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="pld_l.html" id="PLD_l" name="PLD_l">PLD (literal)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrb_l.html" id="LDRB_l" name="LDRB_l">LDRB (literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrh_l.html" id="LDRH_l" name="LDRH_l">LDRH (literal)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldr_l.html" id="LDR_l" name="LDR_l">LDR (literal)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_signed_reg"><a id="ldst_signed_reg" name="ldst_signed_reg"></a><h3 class="iclass">Load/store, signed (register offset)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">imm2</td><td class="lr" colspan="4">Rm</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="6"></td><td colspan="2"></td><td colspan="4"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_signed_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_r.html" id="LDRSB_r" name="LDRSB_r">LDRSB (register)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_r.html" id="PLI_r" name="PLI_r">PLI (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_r.html" id="LDRSH_r" name="LDRSH_r">LDRSH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_signed_post"><a id="ldst_signed_post" name="ldst_signed_post"></a><h3 class="iclass">Load/store, signed (immediate, post-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">0</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_signed_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldrsb_i.html" id="LDRSB_i" name="LDRSB_i">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldrsh_i.html" id="LDRSH_i" name="LDRSH_i">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_signed_nimm"><a id="ldst_signed_nimm" name="ldst_signed_nimm"></a><h3 class="iclass">Load/store, signed (negative immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_signed_nimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_i.html" id="LDRSB_i" name="LDRSB_i">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_i.html" id="PLI_i" name="PLI_i">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_i.html" id="LDRSH_i" name="LDRSH_i">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_signed_unpriv"><a id="ldst_signed_unpriv" name="ldst_signed_unpriv"></a><h3 class="iclass">Load/store, signed (unprivileged)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="4"></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_signed_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldrsbt.html" id="LDRSBT" name="LDRSBT">LDRSBT</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldrsht.html" id="LDRSHT" name="LDRSHT">LDRSHT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_signed_pre"><a id="ldst_signed_pre" name="ldst_signed_pre"></a><h3 class="iclass">Load/store, signed (immediate, pre-indexed)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="l">1</td><td class="r">1</td><td class="lr">U</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="2"></td><td></td><td></td><td colspan="8"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_signed_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="iformname"><a href="ldrsb_i.html" id="LDRSB_i" name="LDRSB_i">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="iformname"><a href="ldrsh_i.html" id="LDRSH_i" name="LDRSH_i">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_signed_pimm"><a id="ldst_signed_pimm" name="ldst_signed_pimm"></a><h3 class="iclass">Load/store, signed (positive immediate)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="4">!= 1111</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr><tr class="secondrow"><td colspan="9"></td><td colspan="2"></td><td></td><td class="droppedname" colspan="4">Rn</td><td colspan="4"></td><td colspan="12"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        Rn != 1111 &amp;&amp; Rn != 1111 </p></div><div class="instructiontable"><table class="instructiontable" id="ldst_signed_pimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_i.html" id="LDRSB_i" name="LDRSB_i">LDRSB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_i.html" id="PLI_i" name="PLI_i">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_i.html" id="LDRSH_i" name="LDRSH_i">LDRSH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldlit_signed"><a id="ldlit_signed" name="ldlit_signed"></a><h3 class="iclass">Load, signed (literal)</h3><p>These instructions are under <a href="#ldst">Load/store single</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">U</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rt</td><td class="lr" colspan="12">imm12</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldlit_signed"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsb_l.html" id="LDRSB_l" name="LDRSB_l">LDRSB (literal)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1111</td><td class="iformname"><a href="pli_i.html" id="PLI_i" name="PLI_i">PLI (immediate, literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="ldrsh_l.html" id="LDRSH_l" name="LDRSH_l">LDRSH (literal)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1111</td><td class="iformname">Reserved hint, behaves as NOP</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><h2><a id="reg" name="reg"></a>Data-processing (register)</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8">11111010</td><td class="lr">op0</td><td class="lr" colspan="7"></td><td class="lr" colspan="4">1111</td><td class="lr" colspan="4"></td><td class="lr" colspan="4">op1</td><td class="lr" colspan="4"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0000
            </td><td class="iformname"><a href="mov_rr.html">MOV, MOVS (register-shifted register)</a>
                      —
                      <a href="mov_rr.html#MOVS_rr_T2">T2, Flag setting</a></td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              0001
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              001x
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              01xx
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              0
            </td><td class="bitfield">
              1xxx
            </td><td class="iformname"><a href="#extendr">Register extends</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              0xxx
            </td><td class="iformname"><a href="#addsub_par">Parallel add-subtract</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              10xx
            </td><td class="iformname"><a href="#dpint_2r">Data-processing (two source registers)</a></td></tr><tr class="instructiontable"><td class="bitfield">
              1
            </td><td class="bitfield">
              11xx
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="extendr"><a id="extendr" name="extendr"></a><h3 class="iclass">Register extends</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="2">op1</td><td class="lr">U</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr">1</td><td class="lr">(0)</td><td class="lr" colspan="2">rotate</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="extendr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">Rn</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtah.html" id="SXTAH" name="SXTAH">SXTAH</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="sxth.html" id="SXTH" name="SXTH">SXTH</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtah.html" id="UXTAH" name="UXTAH">UXTAH</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="uxth.html" id="UXTH" name="UXTH">UXTH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtab16.html" id="SXTAB16" name="SXTAB16">SXTAB16</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="sxtb16.html" id="SXTB16" name="SXTB16">SXTB16</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtab16.html" id="UXTAB16" name="UXTAB16">UXTAB16</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="uxtb16.html" id="UXTB16" name="UXTB16">UXTB16</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="sxtab.html" id="SXTAB" name="SXTAB">SXTAB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="iformname"><a href="sxtb.html" id="SXTB" name="SXTB">SXTB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">!= 1111</td><td class="iformname"><a href="uxtab.html" id="UXTAB" name="UXTAB">UXTAB</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="iformname"><a href="uxtb.html" id="UXTB" name="UXTB">UXTB</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_par"><a id="addsub_par" name="addsub_par"></a><h3 class="iclass">Parallel add-subtract</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="lr">0</td><td class="lr">U</td><td class="lr">H</td><td class="lr">S</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_par"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">H</th><th class="bitfields" colspan="" rowspan="">S</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sadd8.html" id="SADD8" name="SADD8">SADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qadd8.html" id="QADD8" name="QADD8">QADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shadd8.html" id="SHADD8" name="SHADD8">SHADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uadd8.html" id="UADD8" name="UADD8">UADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqadd8.html" id="UQADD8" name="UQADD8">UQADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhadd8.html" id="UHADD8" name="UHADD8">UHADD8</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sadd16.html" id="SADD16" name="SADD16">SADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qadd16.html" id="QADD16" name="QADD16">QADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shadd16.html" id="SHADD16" name="SHADD16">SHADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uadd16.html" id="UADD16" name="UADD16">UADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqadd16.html" id="UQADD16" name="UQADD16">UQADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhadd16.html" id="UHADD16" name="UHADD16">UHADD16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="sasx.html" id="SASX" name="SASX">SASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qasx.html" id="QASX" name="QASX">QASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shasx.html" id="SHASX" name="SHASX">SHASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="uasx.html" id="UASX" name="UASX">UASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqasx.html" id="UQASX" name="UQASX">UQASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhasx.html" id="UHASX" name="UHASX">UHASX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssub8.html" id="SSUB8" name="SSUB8">SSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qsub8.html" id="QSUB8" name="QSUB8">QSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsub8.html" id="SHSUB8" name="SHSUB8">SHSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usub8.html" id="USUB8" name="USUB8">USUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqsub8.html" id="UQSUB8" name="UQSUB8">UQSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhsub8.html" id="UHSUB8" name="UHSUB8">UHSUB8</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssub16.html" id="SSUB16" name="SSUB16">SSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qsub16.html" id="QSUB16" name="QSUB16">QSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsub16.html" id="SHSUB16" name="SHSUB16">SHSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usub16.html" id="USUB16" name="USUB16">USUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqsub16.html" id="UQSUB16" name="UQSUB16">UQSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhsub16.html" id="UHSUB16" name="UHSUB16">UHSUB16</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ssax.html" id="SSAX" name="SSAX">SSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="qsax.html" id="QSAX" name="QSAX">QSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="shsax.html" id="SHSAX" name="SHSAX">SHSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="usax.html" id="USAX" name="USAX">USAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="uqsax.html" id="UQSAX" name="UQSAX">UQSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="uhsax.html" id="UHSAX" name="UHSAX">UHSAX</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="dpint_2r"><a id="dpint_2r" name="dpint_2r"></a><h3 class="iclass">Data-processing (two source registers)</h3><p>These instructions are under <a href="#reg">Data-processing (register)</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="l">1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">Rd</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dpint_2r"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="qadd.html" id="QADD" name="QADD">QADD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="qdadd.html" id="QDADD" name="QDADD">QDADD</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="qsub.html" id="QSUB" name="QSUB">QSUB</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="qdsub.html" id="QDSUB" name="QDSUB">QDSUB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">00</td><td class="iformname"><a href="rev.html" id="REV" name="REV">REV</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">01</td><td class="iformname"><a href="rev16.html" id="REV16" name="REV16">REV16</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">10</td><td class="iformname"><a href="rbit.html" id="RBIT" name="RBIT">RBIT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">11</td><td class="iformname"><a href="revsh.html" id="REVSH" name="REVSH">REVSH</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">00</td><td class="iformname"><a href="sel.html" id="SEL" name="SEL">SEL</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">00</td><td class="iformname"><a href="clz.html" id="CLZ" name="CLZ">CLZ</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">00</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32</a>
            —
            <a href="crc32.html#CRC32B_T1">CRC32B</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">01</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32</a>
            —
            <a href="crc32.html#CRC32H_T1">CRC32H</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">10</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32</a>
            —
            <a href="crc32.html#CRC32W_T1">CRC32W</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">11</td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">101</td><td class="bitfield">00</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CB_T1">CRC32CB</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">01</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CH_T1">CRC32CH</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">10</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32C</a>
            —
            <a href="crc32c.html#CRC32CW_T1">CRC32CW</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">11</td><td class="iformname">CONSTRAINED UNPREDICTABLE</td></tr><tr><td class="bitfield">11x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div><p>The behavior of the CONSTRAINED UNPREDICTABLE encodings in this table is described in <a class="armarm-xref" title="Reference to Armv8 ARM section">CONSTRAINED UNPREDICTABLE behavior for A32 and T32 instruction encodings</a></p></div><hr/><h2><a id="mul" name="mul"></a>Multiply, multiply accumulate, and absolute difference</h2><div class="decode_navigation"><p>These instructions are under <a href="#w">32-bit</a>.</p></div><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="9">111110110</td><td class="lr" colspan="15"></td><td class="lr" colspan="2">op0</td><td class="lr" colspan="6"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
              00
            </td><td class="iformname"><a href="#mul_abd">Multiply and absolute difference</a></td></tr><tr class="instructiontable"><td class="bitfield">
              01
            </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
              1x
            </td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="mul_abd"><a id="mul_abd" name="mul_abd"></a><h3 class="iclass">Multiply and absolute difference</h3><p>These instructions are under <a href="#mul">Multiply, multiply accumulate, and absolute difference</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">Ra</td><td class="lr" colspan="4">Rd</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="mul_abd"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">Ra</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="mla.html" id="MLA" name="MLA">MLA, MLAS</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="mls.html" id="MLS" name="MLS">MLS</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="mul.html" id="MUL" name="MUL">MUL, MULS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlabb.html" id="SMLABB" name="SMLABB">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLABB_T1">SMLABB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlabb.html" id="SMLABB" name="SMLABB">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLABT_T1">SMLABT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">10</td><td class="iformname"><a href="smlabb.html" id="SMLABB" name="SMLABB">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLATB_T1">SMLATB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="bitfield">11</td><td class="iformname"><a href="smlabb.html" id="SMLABB" name="SMLABB">SMLABB, SMLABT, SMLATB, SMLATT</a>
            —
            <a href="smlabb.html#SMLATT_T1">SMLATT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smulbb.html" id="SMULBB" name="SMULBB">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULBB_T1">SMULBB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smulbb.html" id="SMULBB" name="SMULBB">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULBT_T1">SMULBT</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">10</td><td class="iformname"><a href="smulbb.html" id="SMULBB" name="SMULBB">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULTB_T1">SMULTB</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="bitfield">11</td><td class="iformname"><a href="smulbb.html" id="SMULBB" name="SMULBB">SMULBB, SMULBT, SMULTB, SMULTT</a>
            —
            <a href="smulbb.html#SMULTT_T1">SMULTT</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlad.html" id="SMLAD" name="SMLAD">SMLAD, SMLADX</a>
            —
            <a href="smlad.html#SMLAD_T1">SMLAD</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlad.html" id="SMLAD" name="SMLAD">SMLAD, SMLADX</a>
            —
            <a href="smlad.html#SMLADX_T1">SMLADX</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smuad.html" id="SMUAD" name="SMUAD">SMUAD, SMUADX</a>
            —
            <a href="smuad.html#SMUAD_T1">SMUAD</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smuad.html" id="SMUAD" name="SMUAD">SMUAD, SMUADX</a>
            —
            <a href="smuad.html#SMUADX_T1">SMUADX</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlawb.html" id="SMLAWB" name="SMLAWB">SMLAWB, SMLAWT</a>
            —
            <a href="smlawb.html#SMLAWB_T1">SMLAWB</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlawb.html" id="SMLAWB" name="SMLAWB">SMLAWB, SMLAWT</a>
            —
            <a href="smlawb.html#SMLAWT_T1">SMLAWT</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smulwb.html" id="SMULWB" name="SMULWB">SMULWB, SMULWT</a>
            —
            <a href="smulwb.html#SMULWB_T1">SMULWB</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smulwb.html" id="SMULWB" name="SMULWB">SMULWB, SMULWT</a>
            —
            <a href="smulwb.html#SMULWT_T1">SMULWT</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smlsd.html" id="SMLSD" name="SMLSD">SMLSD, SMLSDX</a>
            —
            <a href="smlsd.html#SMLSD_T1">SMLSD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smlsd.html" id="SMLSD" name="SMLSD">SMLSD, SMLSDX</a>
            —
            <a href="smlsd.html#SMLSDX_T1">SMLSDX</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smusd.html" id="SMUSD" name="SMUSD">SMUSD, SMUSDX</a>
            —
            <a href="smusd.html#SMUSD_T1">SMUSD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smusd.html" id="SMUSD" name="SMUSD">SMUSD, SMUSDX</a>
            —
            <a href="smusd.html#SMUSDX_T1">SMUSDX</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="smmla.html" id="SMMLA" name="SMMLA">SMMLA, SMMLAR</a>
            —
            <a href="smmla.html#SMMLA_T1">SMMLA</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">!= 1111</td><td class="bitfield">01</td><td class="iformname"><a href="smmla.html" id="SMMLA" name="SMMLA">SMMLA, SMMLAR</a>
            —
            <a href="smmla.html#SMMLAR_T1">SMMLAR</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="smmul.html" id="SMMUL" name="SMMUL">SMMUL, SMMULR</a>
            —
            <a href="smmul.html#SMMUL_T1">SMMUL</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1111</td><td class="bitfield">01</td><td class="iformname"><a href="smmul.html" id="SMMUL" name="SMMUL">SMMUL, SMMULR</a>
            —
            <a href="smmul.html#SMMULR_T1">SMMULR</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="smmls.html" id="SMMLS" name="SMMLS">SMMLS, SMMLSR</a>
            —
            <a href="smmls.html#SMMLS_T1">SMMLS</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname"><a href="smmls.html" id="SMMLS" name="SMMLS">SMMLS, SMMLSR</a>
            —
            <a href="smmls.html#SMMLSR_T1">SMMLSR</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">!= 1111</td><td class="bitfield">00</td><td class="iformname"><a href="usada8.html" id="USADA8" name="USADA8">USADA8</a></td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield">1111</td><td class="bitfield">00</td><td class="iformname"><a href="usad8.html" id="USAD8" name="USAD8">USAD8</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="lmul_div"><a id="lmul_div" name="lmul_div"></a><h3 class="iclass">Long multiply and divide</h3><p>These instructions are under <a href="#w">32-bit</a>.</p><div class="regdiagram-16x2"><table class="regdiagram"><thead><tr><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">Rn</td><td class="lr" colspan="4">RdLo</td><td class="lr" colspan="4">RdHi</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="4">Rm</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="lmul_div"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">0000</td><td class="iformname"><a href="smull.html" id="SMULL" name="SMULL">SMULL, SMULLS</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">!= 1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">1111</td><td class="iformname"><a href="sdiv.html" id="SDIV" name="SDIV">SDIV</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">!= 0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">0000</td><td class="iformname"><a href="umull.html" id="UMULL" name="UMULL">UMULL, UMULLS</a></td></tr><tr><td class="bitfield">011</td><td class="bitfield">!= 1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">1111</td><td class="iformname"><a href="udiv.html" id="UDIV" name="UDIV">UDIV</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0000</td><td class="iformname"><a href="smlal.html" id="SMLAL" name="SMLAL">SMLAL, SMLALS</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">1000</td><td class="iformname"><a href="smlalbb.html" id="SMLALBB" name="SMLALBB">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALBB_T1">SMLALBB</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1001</td><td class="iformname"><a href="smlalbb.html" id="SMLALBB" name="SMLALBB">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALBT_T1">SMLALBT</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1010</td><td class="iformname"><a href="smlalbb.html" id="SMLALBB" name="SMLALBB">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALTB_T1">SMLALTB</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1011</td><td class="iformname"><a href="smlalbb.html" id="SMLALBB" name="SMLALBB">SMLALBB, SMLALBT, SMLALTB, SMLALTT</a>
            —
            <a href="smlalbb.html#SMLALTT_T1">SMLALTT</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1100</td><td class="iformname"><a href="smlald.html" id="SMLALD" name="SMLALD">SMLALD, SMLALDX</a>
            —
            <a href="smlald.html#SMLALD_T1">SMLALD</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">1101</td><td class="iformname"><a href="smlald.html" id="SMLALD" name="SMLALD">SMLALD, SMLALDX</a>
            —
            <a href="smlald.html#SMLALDX_T1">SMLALDX</a></td></tr><tr><td class="bitfield">100</td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">0xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">10xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">1100</td><td class="iformname"><a href="smlsld.html" id="SMLSLD" name="SMLSLD">SMLSLD, SMLSLDX</a>
            —
            <a href="smlsld.html#SMLSLD_T1">SMLSLD</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">1101</td><td class="iformname"><a href="smlsld.html" id="SMLSLD" name="SMLSLD">SMLSLD, SMLSLDX</a>
            —
            <a href="smlsld.html#SMLSLDX_T1">SMLSLDX</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0000</td><td class="iformname"><a href="umlal.html" id="UMLAL" name="UMLAL">UMLAL, UMLALS</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">0110</td><td class="iformname"><a href="umaal.html" id="UMAAL" name="UMAAL">UMAAL</a></td></tr><tr><td class="bitfield">110</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">110</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa <ins>v00_88</ins><del>v00_87</del>, pseudocode <ins>v85-xml-00bet9_rc1_1</ins><del>v85-xml-00bet8_rc3</del>      
        ; Build timestamp: <ins>2018-12-12T12</ins><del>2018-09-13T14</del>:<ins>33</ins><del>00</del>
    </p><p class="copyconf">
      Copyright © 2010-2018 <ins>Arm</ins><del>ARM</del> Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>