Timing Analyzer report for VGASystem
Tue Nov  5 07:08:39 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 14. Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 15. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'CLK'
 17. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 18. Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 19. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLK'
 28. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 29. Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 30. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 0C Model Hold: 'CLK'
 32. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 33. Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 34. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLK'
 42. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 43. Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 44. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 45. Fast 1200mV 0C Model Hold: 'CLK'
 46. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'
 47. Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'
 48. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; VGASystem                                              ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   2.0%      ;
;     Processor 3            ;   1.2%      ;
;     Processor 4            ;   0.9%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; Clock Name                                                                                ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                              ; Targets                                                                                       ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+
; CLK                                                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { CLK }                                                                                       ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] } ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                     ; { FourDigitSSD:MUX|Sequencer:inst2|inst }                                                     ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK    ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] }                                         ;
+-------------------------------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-----------------------------------------------------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                 ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 135.37 MHz  ; 135.37 MHz      ; CLK                                               ;                                                ;
; 265.67 MHz  ; 265.67 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1128.67 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                                ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.608 ; -1.608        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.559 ; -0.559        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.236 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                                ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.452 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.497 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.635 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.744 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                                  ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.624  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.721 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.608 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 4.582      ; 6.952      ;
; -1.172 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 4.582      ; 7.016      ;
; 12.613 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.307      ;
; 12.624 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.296      ;
; 12.645 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.274      ;
; 12.656 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.263      ;
; 12.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 7.156      ;
; 12.795 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.124      ;
; 12.838 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.081      ;
; 12.859 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.060      ;
; 12.870 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.049      ;
; 12.877 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.042      ;
; 12.878 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 7.041      ;
; 12.889 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.031      ;
; 12.892 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.028      ;
; 12.901 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 7.019      ;
; 12.938 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.983      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.965 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.955      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.974 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.946      ;
; 12.977 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.942      ;
; 12.995 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.924      ;
; 13.000 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.918      ;
; 13.010 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.910      ;
; 13.014 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.905      ;
; 13.015 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.906      ;
; 13.019 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.901      ;
; 13.023 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.898      ;
; 13.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.892      ;
; 13.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.891      ;
; 13.034 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.887      ;
; 13.039 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.880      ;
; 13.041 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.877      ;
; 13.043 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.875      ;
; 13.051 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.868      ;
; 13.060 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.860      ;
; 13.072 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.847      ;
; 13.084 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.834      ;
; 13.089 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.831      ;
; 13.100 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.820      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.110 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.810      ;
; 13.125 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.793      ;
; 13.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.784      ;
; 13.138 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.781      ;
; 13.147 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.772      ;
; 13.150 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.769      ;
; 13.155 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.765      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.171 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.749      ;
; 13.189 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.731      ;
; 13.199 ; vga_driver:inst|v_count[6]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 2.132      ; 8.854      ;
; 13.203 ; vga_driver:inst|v_count[5]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 2.132      ; 8.850      ;
; 13.205 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.714      ;
; 13.216 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.704      ;
; 13.223 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.697      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.693      ;
; 13.227 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.692      ;
; 13.236 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.683      ;
; 13.237 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.682      ;
; 13.256 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.664      ;
; 13.274 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.645      ;
; 13.275 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.644      ;
; 13.277 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.083     ; 6.641      ;
; 13.299 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.622      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.301 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.619      ;
; 13.302 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.080     ; 6.619      ;
; 13.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.082     ; 6.613      ;
; 13.309 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.611      ;
; 13.309 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.611      ;
; 13.309 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.611      ;
; 13.309 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.611      ;
; 13.309 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.081     ; 6.611      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.559 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 1.157      ; 2.498      ;
; -0.017 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 1.157      ; 2.456      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                             ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.114 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.049     ; 0.858      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.236 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.685      ;
; 36.236 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.685      ;
; 36.236 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.685      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.252 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.669      ;
; 36.442 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.479      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.468      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.468      ;
; 36.453 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.468      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.469 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.452      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.432      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.432      ;
; 36.489 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.432      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.505 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.416      ;
; 36.528 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.393      ;
; 36.528 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.393      ;
; 36.528 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.393      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.544 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.377      ;
; 36.572 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.349      ;
; 36.581 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.340      ;
; 36.628 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.293      ;
; 36.628 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.293      ;
; 36.628 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.293      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.644 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.277      ;
; 36.649 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.272      ;
; 36.649 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.272      ;
; 36.649 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.272      ;
; 36.659 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.262      ;
; 36.659 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.262      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.665 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.256      ;
; 36.673 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.248      ;
; 36.695 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.226      ;
; 36.698 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.223      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.219      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.219      ;
; 36.702 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.219      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.718 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.203      ;
; 36.721 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.200      ;
; 36.723 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.198      ;
; 36.734 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.187      ;
; 36.742 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.179      ;
; 36.784 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.137      ;
; 36.792 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.129      ;
; 36.816 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.105      ;
; 36.834 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.087      ;
; 36.855 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.066      ;
; 36.888 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.033      ;
; 36.891 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.030      ;
; 36.895 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.026      ;
; 36.908 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.013      ;
; 36.910 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.011      ;
; 36.912 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 3.009      ;
; 36.935 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.986      ;
; 36.951 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.970      ;
; 36.991 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.930      ;
; 37.007 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.914      ;
; 37.009 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.912      ;
; 37.009 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.912      ;
; 37.009 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.080     ; 2.912      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 0.746      ;
; 0.724 ; Debouncer:inst8|inst                                                                      ; Debouncer:inst8|inst1                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.056      ; 0.992      ;
; 0.734 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.028      ;
; 0.734 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.028      ;
; 0.736 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.736 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.030      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.031      ;
; 0.737 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.031      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.738 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.032      ;
; 0.759 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.053      ;
; 0.761 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.057      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.058      ;
; 0.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.059      ;
; 0.786 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.079      ;
; 0.816 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.109      ;
; 0.952 ; Debouncer:inst8|inst1                                                                     ; Debouncer:inst8|inst2                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.056      ; 1.220      ;
; 1.005 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.299      ;
; 1.019 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.080      ; 1.311      ;
; 1.088 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.382      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.383      ;
; 1.089 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.383      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.090 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.384      ;
; 1.097 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.391      ;
; 1.097 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.392      ;
; 1.098 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.392      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.099 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.393      ;
; 1.106 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.400      ;
; 1.106 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.401      ;
; 1.107 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.402      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.410      ;
; 1.117 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.411      ;
; 1.124 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.419      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.420      ;
; 1.133 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.427      ;
; 1.135 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.428      ;
; 1.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.136 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.429      ;
; 1.139 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.433      ;
; 1.140 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.434      ;
; 1.161 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.455      ;
; 1.199 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 4.764      ; 6.456      ;
; 1.219 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.513      ;
; 1.219 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.513      ;
; 1.219 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.513      ;
; 1.221 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.515      ;
; 1.221 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.514      ;
; 1.224 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.080      ; 1.516      ;
; 1.225 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.518      ;
; 1.228 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.522      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.523      ;
; 1.229 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.523      ;
; 1.230 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.524      ;
; 1.233 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.081      ; 1.526      ;
; 1.235 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.080      ; 1.527      ;
; 1.237 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.531      ;
; 1.237 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.082      ; 1.532      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.497 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.049      ; 0.758      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.635 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 1.229      ; 2.337      ;
; 1.187 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 1.229      ; 2.389      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                  ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.744 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.744 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.036      ;
; 0.747 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.039      ;
; 0.754 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.046      ;
; 0.755 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.755 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.047      ;
; 0.756 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.756 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.048      ;
; 0.757 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.757 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.049      ;
; 0.769 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.061      ;
; 0.773 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.065      ;
; 0.950 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.242      ;
; 1.058 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.350      ;
; 1.098 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.391      ;
; 1.107 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.399      ;
; 1.108 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.400      ;
; 1.109 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.401      ;
; 1.110 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.402      ;
; 1.116 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.116 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.408      ;
; 1.117 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.410      ;
; 1.125 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.417      ;
; 1.127 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.419      ;
; 1.143 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.435      ;
; 1.146 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.438      ;
; 1.229 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.521      ;
; 1.238 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.530      ;
; 1.239 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.531      ;
; 1.240 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.532      ;
; 1.247 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.539      ;
; 1.249 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.541      ;
; 1.256 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.256 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.548      ;
; 1.257 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.549      ;
; 1.258 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.550      ;
; 1.265 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.557      ;
; 1.267 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.559      ;
; 1.274 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.566      ;
; 1.299 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.591      ;
; 1.315 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.607      ;
; 1.339 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.631      ;
; 1.348 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.640      ;
; 1.364 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.656      ;
; 1.370 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.662      ;
; 1.378 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.670      ;
; 1.388 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.680      ;
; 1.396 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.688      ;
; 1.397 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.689      ;
; 1.398 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.690      ;
; 1.407 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.699      ;
; 1.445 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.737      ;
; 1.445 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.737      ;
; 1.457 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.749      ;
; 1.462 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.754      ;
; 1.464 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.756      ;
; 1.501 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.793      ;
; 1.504 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.796      ;
; 1.509 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.801      ;
; 1.521 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.813      ;
; 1.527 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.819      ;
; 1.537 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.829      ;
; 1.581 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.873      ;
; 1.585 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.877      ;
; 1.585 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.877      ;
; 1.597 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.889      ;
; 1.601 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.893      ;
; 1.605 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.897      ;
; 1.609 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.901      ;
; 1.619 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.911      ;
; 1.640 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.932      ;
; 1.644 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.936      ;
; 1.661 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.953      ;
; 1.677 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.969      ;
; 1.679 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.971      ;
; 1.699 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.991      ;
; 1.725 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.017      ;
; 1.759 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.051      ;
; 1.762 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.054      ;
; 1.773 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.065      ;
; 1.777 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.069      ;
; 1.801 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.093      ;
; 1.802 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.094      ;
; 1.810 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.102      ;
; 1.815 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.107      ;
; 1.817 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.109      ;
; 1.818 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.110      ;
; 1.819 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.111      ;
; 1.854 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.146      ;
; 1.859 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.151      ;
; 1.886 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.178      ;
; 1.894 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.186      ;
; 1.902 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.194      ;
; 1.902 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.194      ;
; 1.909 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.201      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 143.12 MHz  ; 143.12 MHz      ; CLK                                               ;                                                ;
; 279.56 MHz  ; 279.56 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 1265.82 MHz ; 402.09 MHz      ; FourDigitSSD:MUX|Sequencer:inst2|inst             ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -1.498 ; -1.498        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.483 ; -0.483        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.210  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.423 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.401 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.447 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.568 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.690 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.487 ; -1.487        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.487 ; -1.487        ;
; CLK                                                                                       ; 9.551  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.718 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.498 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 4.198      ; 6.438      ;
; -1.260 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 4.198      ; 6.700      ;
; 13.013 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.917      ;
; 13.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.901      ;
; 13.177 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.753      ;
; 13.190 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.740      ;
; 13.244 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.687      ;
; 13.252 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.678      ;
; 13.268 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.662      ;
; 13.273 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.656      ;
; 13.277 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.653      ;
; 13.279 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.651      ;
; 13.285 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.645      ;
; 13.286 ; vga_driver:inst|v_count[6]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.486      ;
; 13.287 ; vga_driver:inst|v_count[5]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.485      ;
; 13.322 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.607      ;
; 13.358 ; vga_driver:inst|v_count[9]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.414      ;
; 13.360 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.571      ;
; 13.376 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.555      ;
; 13.384 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.546      ;
; 13.384 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.546      ;
; 13.395 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.536      ;
; 13.397 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.532      ;
; 13.408 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.522      ;
; 13.423 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.507      ;
; 13.431 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.498      ;
; 13.443 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.487      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.444 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.485      ;
; 13.446 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.483      ;
; 13.450 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.480      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.451 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.478      ;
; 13.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.464      ;
; 13.468 ; vga_driver:inst|v_count[2]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.304      ;
; 13.472 ; vga_driver:inst|v_count[8]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.300      ;
; 13.480 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.450      ;
; 13.481 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.449      ;
; 13.482 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.448      ;
; 13.492 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.436      ;
; 13.497 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.431      ;
; 13.499 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.429      ;
; 13.511 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.419      ;
; 13.512 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.417      ;
; 13.516 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.414      ;
; 13.518 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.412      ;
; 13.524 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.406      ;
; 13.529 ; vga_driver:inst|v_count[4]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.243      ;
; 13.530 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.400      ;
; 13.538 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.392      ;
; 13.543 ; vga_driver:inst|v_count[3]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.229      ;
; 13.555 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.374      ;
; 13.559 ; vga_driver:inst|v_count[7]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.213      ;
; 13.559 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.371      ;
; 13.561 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.368      ;
; 13.590 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.340      ;
; 13.593 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.337      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.611 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.318      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.615 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.314      ;
; 13.621 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.307      ;
; 13.626 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.305      ;
; 13.627 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.303      ;
; 13.632 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.071     ; 6.299      ;
; 13.632 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.298      ;
; 13.647 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.283      ;
; 13.659 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.269      ;
; 13.663 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.265      ;
; 13.670 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.073     ; 6.259      ;
; 13.682 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.248      ;
; 13.685 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.245      ;
; 13.689 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.241      ;
; 13.704 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.226      ;
; 13.704 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.226      ;
; 13.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.219      ;
; 13.718 ; vga_driver:inst|v_count[1]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.850      ; 8.054      ;
; 13.719 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.211      ;
; 13.721 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.072     ; 6.209      ;
; 13.736 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.074     ; 6.192      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.483 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 1.088      ; 2.333      ;
; 0.083  ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 1.088      ; 2.267      ;
+--------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.210 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.042     ; 0.770      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.507      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.507      ;
; 36.423 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.507      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.440 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.490      ;
; 36.625 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.305      ;
; 36.637 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.293      ;
; 36.637 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.293      ;
; 36.637 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.293      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.654 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.276      ;
; 36.689 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.241      ;
; 36.689 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.241      ;
; 36.689 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.241      ;
; 36.702 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.228      ;
; 36.702 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.228      ;
; 36.702 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.228      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.706 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.224      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.719 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.211      ;
; 36.829 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.101      ;
; 36.837 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.093      ;
; 36.839 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.091      ;
; 36.851 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.079      ;
; 36.851 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.079      ;
; 36.851 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.079      ;
; 36.864 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.066      ;
; 36.864 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.066      ;
; 36.864 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.066      ;
; 36.865 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.065      ;
; 36.865 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.065      ;
; 36.865 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.065      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.868 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.062      ;
; 36.879 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.051      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.881 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.049      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.882 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.048      ;
; 36.891 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.039      ;
; 36.904 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 3.026      ;
; 36.943 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.987      ;
; 36.971 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.959      ;
; 36.988 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.942      ;
; 37.009 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.921      ;
; 37.043 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.887      ;
; 37.047 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.883      ;
; 37.053 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.877      ;
; 37.060 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.870      ;
; 37.066 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.864      ;
; 37.067 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.863      ;
; 37.095 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.835      ;
; 37.108 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.822      ;
; 37.116 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.814      ;
; 37.135 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.795      ;
; 37.166 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.764      ;
; 37.171 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.759      ;
; 37.171 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.759      ;
; 37.171 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.759      ;
; 37.172 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.758      ;
; 37.188 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.742      ;
; 37.188 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.742      ;
; 37.188 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.742      ;
; 37.188 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.072     ; 2.742      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.669      ;
; 0.644 ; Debouncer:inst8|inst                                                                      ; Debouncer:inst8|inst1                                                                     ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.890      ;
; 0.682 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.950      ;
; 0.682 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.950      ;
; 0.682 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.950      ;
; 0.684 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.952      ;
; 0.685 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.953      ;
; 0.685 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.953      ;
; 0.687 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.955      ;
; 0.688 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.688 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.956      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.976      ;
; 0.711 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 0.980      ;
; 0.734 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.001      ;
; 0.760 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.028      ;
; 0.877 ; Debouncer:inst8|inst1                                                                     ; Debouncer:inst8|inst2                                                                     ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.123      ;
; 0.902 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.170      ;
; 0.932 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.200      ;
; 1.003 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.271      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.272      ;
; 1.004 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.273      ;
; 1.005 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.273      ;
; 1.008 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.276      ;
; 1.009 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.277      ;
; 1.009 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.277      ;
; 1.019 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.287      ;
; 1.021 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.289      ;
; 1.021 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.289      ;
; 1.022 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.290      ;
; 1.022 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.290      ;
; 1.027 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.294      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.296      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.028 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.300      ;
; 1.042 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.310      ;
; 1.042 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.309      ;
; 1.044 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.311      ;
; 1.045 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.312      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.314      ;
; 1.086 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.354      ;
; 1.096 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.364      ;
; 1.097 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.365      ;
; 1.101 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.369      ;
; 1.103 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.371      ;
; 1.103 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.371      ;
; 1.113 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.381      ;
; 1.121 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.388      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.122 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.389      ;
; 1.125 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.393      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.394      ;
; 1.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK          ; CLK         ; 0.000        ; 0.072      ; 1.393      ;
; 1.127 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.395      ;
; 1.127 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 0.000        ; 0.073      ; 1.395      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.447 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.042      ; 0.684      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.568 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 1.153      ; 2.156      ;
; 1.142 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 1.153      ; 2.230      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.690 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.957      ;
; 0.693 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.696 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.702 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.702 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.703 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.970      ;
; 0.704 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.971      ;
; 0.707 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.719 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.719 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.874 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.141      ;
; 0.988 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.255      ;
; 1.012 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.279      ;
; 1.014 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.017 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.021 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.021 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.288      ;
; 1.025 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.292      ;
; 1.026 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.026 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.293      ;
; 1.029 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.036 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.303      ;
; 1.039 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.306      ;
; 1.041 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.309      ;
; 1.053 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.114 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.381      ;
; 1.125 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.392      ;
; 1.134 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.136 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.403      ;
; 1.139 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.406      ;
; 1.143 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.410      ;
; 1.146 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.413      ;
; 1.147 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.414      ;
; 1.151 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.418      ;
; 1.152 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.158 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.425      ;
; 1.160 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.161 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.428      ;
; 1.172 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.439      ;
; 1.200 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.467      ;
; 1.210 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.477      ;
; 1.229 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.496      ;
; 1.231 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.498      ;
; 1.249 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.516      ;
; 1.253 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.520      ;
; 1.259 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.526      ;
; 1.261 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.528      ;
; 1.268 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.535      ;
; 1.273 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.540      ;
; 1.277 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.544      ;
; 1.283 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.550      ;
; 1.292 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.559      ;
; 1.340 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.607      ;
; 1.345 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.612      ;
; 1.347 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.614      ;
; 1.351 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.618      ;
; 1.352 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.619      ;
; 1.358 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.625      ;
; 1.371 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.638      ;
; 1.380 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.647      ;
; 1.399 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.666      ;
; 1.402 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.669      ;
; 1.414 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.681      ;
; 1.420 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.687      ;
; 1.444 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.711      ;
; 1.460 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.727      ;
; 1.462 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.729      ;
; 1.478 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.745      ;
; 1.493 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.760      ;
; 1.496 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.763      ;
; 1.502 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.769      ;
; 1.503 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.770      ;
; 1.518 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.785      ;
; 1.521 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.788      ;
; 1.521 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.788      ;
; 1.542 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.809      ;
; 1.566 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.833      ;
; 1.577 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.844      ;
; 1.584 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.851      ;
; 1.601 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.868      ;
; 1.610 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.877      ;
; 1.614 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.881      ;
; 1.625 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.892      ;
; 1.640 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.907      ;
; 1.649 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.916      ;
; 1.655 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.922      ;
; 1.656 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.923      ;
; 1.664 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.931      ;
; 1.675 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.942      ;
; 1.685 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.952      ;
; 1.714 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.981      ;
; 1.716 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.983      ;
; 1.724 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.991      ;
; 1.735 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.002      ;
; 1.741 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.008      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                       ; -0.704 ; -0.704        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.075  ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.624  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 38.349 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                                 ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                     ; Slack ; End Point TNS ;
+-------------------------------------------------------------------------------------------+-------+---------------+
; CLK                                                                                       ; 0.186 ; 0.000         ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.206 ; 0.000         ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.275 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.297 ; 0.000         ;
+-------------------------------------------------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                                   ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                     ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------------+--------+---------------+
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; -1.000 ; -1.000        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -1.000 ; -1.000        ;
; CLK                                                                                       ; 9.436  ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 19.798 ; 0.000         ;
+-------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.704 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.500        ; 2.068      ; 3.364      ;
; -0.023 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 1.000        ; 2.068      ; 3.183      ;
; 16.787 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.163      ;
; 16.796 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.154      ;
; 16.849 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.101      ;
; 16.858 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.092      ;
; 16.895 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 3.056      ;
; 16.898 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 3.053      ;
; 16.900 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.050      ;
; 16.901 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.049      ;
; 16.907 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 3.044      ;
; 16.923 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.027      ;
; 16.929 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.021      ;
; 16.935 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.015      ;
; 16.944 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.006      ;
; 16.949 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 3.001      ;
; 16.955 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.995      ;
; 16.960 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.990      ;
; 16.962 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.988      ;
; 16.962 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.988      ;
; 16.963 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.987      ;
; 16.963 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.986      ;
; 16.970 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.980      ;
; 16.973 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.978      ;
; 16.974 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.976      ;
; 16.978 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.972      ;
; 16.988 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.962      ;
; 16.988 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.962      ;
; 16.994 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.956      ;
; 17.002 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.947      ;
; 17.007 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.943      ;
; 17.010 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.941      ;
; 17.011 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.940      ;
; 17.012 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.939      ;
; 17.018 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.932      ;
; 17.024 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.926      ;
; 17.032 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.918      ;
; 17.037 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.913      ;
; 17.040 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.910      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.044 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.906      ;
; 17.048 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.902      ;
; 17.049 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.901      ;
; 17.049 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.901      ;
; 17.053 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.897      ;
; 17.061 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.889      ;
; 17.061 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.890      ;
; 17.064 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.886      ;
; 17.065 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.885      ;
; 17.066 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.884      ;
; 17.071 ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.879      ;
; 17.073 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.878      ;
; 17.077 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.873      ;
; 17.081 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.870      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.084 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.866      ;
; 17.086 ; vga_driver:inst|v_count[9]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.081      ; 3.902      ;
; 17.089 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.862      ;
; 17.092 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.858      ;
; 17.095 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.855      ;
; 17.097 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[0]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.853      ;
; 17.097 ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.853      ;
; 17.100 ; vga_driver:inst|v_count[6]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.081      ; 3.888      ;
; 17.101 ; vga_driver:inst|v_count[5]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.081      ; 3.887      ;
; 17.102 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.848      ;
; 17.103 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.847      ;
; 17.109 ; vga_driver:inst|v_count[2]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.081      ; 3.879      ;
; 17.110 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.840      ;
; 17.111 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.038     ; 2.838      ;
; 17.118 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.832      ;
; 17.123 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.827      ;
; 17.125 ; vga_driver:inst|v_count[4]                                                                ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK         ; 20.000       ; 1.081      ; 3.863      ;
; 17.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.824      ;
; 17.126 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.824      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[5]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[3]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[1]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[2]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[7]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.127 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 20.000       ; -0.037     ; 2.823      ;
; 17.129 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.822      ;
; 17.141 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; CLK                                                                                       ; CLK         ; 20.000       ; -0.036     ; 2.810      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.075 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.500        ; 0.478      ; 1.015      ;
; 0.569 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1.000        ; 0.478      ; 1.021      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                              ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.624 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 1.000        ; -0.024     ; 0.359      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 38.349 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.602      ;
; 38.349 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.602      ;
; 38.349 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.602      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.360 ; vga_driver:inst|h_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.590      ;
; 38.428 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.523      ;
; 38.428 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.523      ;
; 38.428 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.523      ;
; 38.432 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.519      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.439 ; vga_driver:inst|h_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.511      ;
; 38.497 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.454      ;
; 38.505 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.446      ;
; 38.505 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.446      ;
; 38.505 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.446      ;
; 38.511 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.440      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.516 ; vga_driver:inst|h_count[8] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.434      ;
; 38.539 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.412      ;
; 38.540 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.411      ;
; 38.540 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.411      ;
; 38.540 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.411      ;
; 38.546 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.405      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[7] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.399      ;
; 38.551 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.400      ;
; 38.565 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.386      ;
; 38.565 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.386      ;
; 38.565 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.386      ;
; 38.569 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.382      ;
; 38.570 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.381      ;
; 38.575 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.376      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.576 ; vga_driver:inst|h_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.374      ;
; 38.578 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.373      ;
; 38.588 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.363      ;
; 38.592 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.359      ;
; 38.606 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.345      ;
; 38.606 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.345      ;
; 38.606 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.345      ;
; 38.610 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.341      ;
; 38.610 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.341      ;
; 38.610 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.341      ;
; 38.612 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.339      ;
; 38.613 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.338      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.614 ; vga_driver:inst|h_count[6] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.336      ;
; 38.620 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.331      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.621 ; vga_driver:inst|h_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.329      ;
; 38.623 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.328      ;
; 38.628 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.323      ;
; 38.629 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.322      ;
; 38.647 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.304      ;
; 38.648 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.303      ;
; 38.658 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.293      ;
; 38.692 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.259      ;
; 38.693 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.258      ;
; 38.693 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.258      ;
; 38.695 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.256      ;
; 38.698 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.252      ;
; 38.703 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.248      ;
; 38.703 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.248      ;
; 38.703 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.036     ; 1.248      ;
; 38.714 ; vga_driver:inst|h_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.037     ; 1.236      ;
+--------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock                                                                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; wrapper:I2C_Read|i2c_master:i2c_master|post_serial_data                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[1]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[3]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[0]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[1]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.307      ;
; 0.275 ; Debouncer:inst8|inst                                                                      ; Debouncer:inst8|inst1                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.025      ; 0.384      ;
; 0.291 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.412      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.292 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.415      ;
; 0.303 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.316 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.437      ;
; 0.331 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.01                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.452      ;
; 0.357 ; Debouncer:inst8|inst1                                                                     ; Debouncer:inst8|inst2                                                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.025      ; 0.466      ;
; 0.398 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.10                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.519      ;
; 0.399 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.520      ;
; 0.422 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK         ; 0.000        ; 2.151      ; 2.782      ;
; 0.440 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.441 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.562      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.442 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.563      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.451 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.572      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[1]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.573      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.453 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.574      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[0]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[2]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.454 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.575      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.455 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.576      ;
; 0.457 ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; wrapper:I2C_Read|i2c_master:i2c_master|serial_clock                                       ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.578      ;
; 0.463 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[1]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[15]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[3]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[9]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[11]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.586      ;
; 0.465 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[13]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.586      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|state[3]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|state[2]                                           ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[0]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[6]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[2]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[4]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[8]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[14]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.589      ;
; 0.468 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[10]                                ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[12]                                ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.589      ;
; 0.488 ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; wrapper:I2C_Read|i2c_master:i2c_master|last_acknowledge                                   ; CLK                                                                                       ; CLK         ; 0.000        ; 0.036      ; 0.608      ;
; 0.488 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|post_state[2]                                      ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.609      ;
; 0.492 ; wrapper:I2C_Read|i2c_master:i2c_master|state[0]                                           ; wrapper:I2C_Read|i2c_master:i2c_master|saved_device_address[0]                            ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.613      ;
; 0.497 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.618      ;
; 0.503 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.624      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.504 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.11                                 ; wrapper:I2C_Read|i2c_master:i2c_master|process_counter.00                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.625      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[11] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.505 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[9]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.626      ;
; 0.506 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[3]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[6]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.627      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[1]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[4]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.507 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[5]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[8]  ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.628      ;
; 0.508 ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[7]  ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[10] ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.629      ;
; 0.508 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[4]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.629      ;
; 0.512 ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; wrapper:I2C_Read|i2c_master:i2c_master|bit_counter[6]                                     ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.633      ;
; 0.516 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[5]                                 ; wrapper:I2C_Read|i2c_master:i2c_master|divider_counter[7]                                 ; CLK                                                                                       ; CLK         ; 0.000        ; 0.037      ; 0.637      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|Sequencer:inst2|inst'                                                                                                                                               ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.206 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst1 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; 0.000        ; 0.024      ; 0.314      ;
+-------+----------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]'                                                                                                                                             ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                          ; Latch Clock                                                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.275 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 0.000        ; 0.508      ; 0.972      ;
; 0.776 ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|Sequencer:inst2|inst ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.500       ; 0.508      ; 0.973      ;
+-------+---------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                   ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.297 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.309 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.311 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.366 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.487      ;
; 0.423 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.543      ;
; 0.446 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.450 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.571      ;
; 0.451 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.456 ; vga_driver:inst|h_count[9] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.459 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.582      ;
; 0.461 ; vga_driver:inst|h_count[6] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.463 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.584      ;
; 0.464 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.472 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.502 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.623      ;
; 0.510 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.512 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.632      ;
; 0.513 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.635      ;
; 0.517 ; vga_driver:inst|v_count[5] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.638      ;
; 0.521 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.522 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.525 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.526 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.646      ;
; 0.526 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.647      ;
; 0.529 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.529 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.650      ;
; 0.532 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.653      ;
; 0.535 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.655      ;
; 0.538 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.658      ;
; 0.541 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.661      ;
; 0.546 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.667      ;
; 0.575 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
; 0.579 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.581 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.702      ;
; 0.584 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.704      ;
; 0.589 ; vga_driver:inst|h_count[2] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.709      ;
; 0.591 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.595 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.716      ;
; 0.598 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.718      ;
; 0.598 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.719      ;
; 0.601 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.721      ;
; 0.603 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.724      ;
; 0.604 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.724      ;
; 0.608 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.729      ;
; 0.609 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.730      ;
; 0.610 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[4] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.730      ;
; 0.621 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.741      ;
; 0.632 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.753      ;
; 0.637 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.758      ;
; 0.639 ; vga_driver:inst|v_count[2] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.760      ;
; 0.642 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.644 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.765      ;
; 0.647 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.768      ;
; 0.649 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.769      ;
; 0.653 ; vga_driver:inst|h_count[5] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.773      ;
; 0.654 ; vga_driver:inst|h_count[0] ; vga_driver:inst|h_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.667 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.787      ;
; 0.670 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.791      ;
; 0.670 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.790      ;
; 0.673 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.793      ;
; 0.676 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[6] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.796      ;
; 0.690 ; vga_driver:inst|v_count[8] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.811      ;
; 0.695 ; vga_driver:inst|h_count[8] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.815      ;
; 0.700 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.820      ;
; 0.707 ; vga_driver:inst|v_count[3] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.827      ;
; 0.710 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.831      ;
; 0.713 ; vga_driver:inst|v_count[1] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.834      ;
; 0.737 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.857      ;
; 0.739 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[7] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.859      ;
; 0.740 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.861      ;
; 0.741 ; vga_driver:inst|v_count[7] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.862      ;
; 0.742 ; vga_driver:inst|h_count[3] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.862      ;
; 0.742 ; vga_driver:inst|v_count[0] ; vga_driver:inst|v_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.862      ;
; 0.750 ; vga_driver:inst|h_count[4] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.870      ;
; 0.751 ; vga_driver:inst|h_count[1] ; vga_driver:inst|h_count[5] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.871      ;
; 0.755 ; vga_driver:inst|v_count[6] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.876      ;
; 0.768 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[3] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.889      ;
; 0.770 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.890      ;
; 0.773 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.894      ;
; 0.775 ; vga_driver:inst|v_count[4] ; vga_driver:inst|v_count[9] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.896      ;
; 0.775 ; vga_driver:inst|h_count[7] ; vga_driver:inst|h_count[8] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.895      ;
; 0.781 ; vga_driver:inst|v_count[9] ; vga_driver:inst|v_count[2] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.901      ;
+-------+----------------------------+----------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                    ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                                      ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                           ; -1.608 ; 0.186 ; N/A      ; N/A     ; -1.487              ;
;  CLK                                                                                       ; -1.608 ; 0.186 ; N/A      ; N/A     ; 9.436               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.114  ; 0.206 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.559 ; 0.275 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 36.236 ; 0.297 ; N/A      ; N/A     ; 19.718              ;
; Design-wide TNS                                                                            ; -2.167 ; 0.0   ; 0.0      ; 0.0     ; -2.974              ;
;  CLK                                                                                       ; -1.608 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0.000  ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; -0.559 ; 0.000 ; N/A      ; N/A     ; -1.487              ;
;  inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Hsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Vsync         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_R         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_G         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; out_B         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segA          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segB          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segC          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segD          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segE          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segF          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; segG          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display1      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display2      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display3      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; display4      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SCL           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDA           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; VALUE[8]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VALUE[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SCL                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SDA                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RST                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b0                      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Hsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Vsync         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_R         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; out_G         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; out_B         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; segA          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segB          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segC          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segD          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segE          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segF          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; segG          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display1      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display2      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; display3      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; display4      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SCL           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SDA           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2777     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                ; To Clock                                                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                       ; CLK                                                                                       ; 2777     ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; CLK                                                                                       ; 1        ; 1        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; CLK                                                                                       ; 45       ; 0        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; 1        ; 1        ; 0        ; 0        ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; 0        ; 0        ; 0        ; 1        ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; 280      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 67    ; 67   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 35    ; 35   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; Target                                                                                    ; Clock                                                                                     ; Type      ; Status      ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+
; CLK                                                                                       ; CLK                                                                                       ; Base      ; Constrained ;
; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; FourDigitSSD:MUX|Sequencer:inst2|inst                                                     ; Base      ; Constrained ;
; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] ; Base      ; Constrained ;
; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; inst2|altpll_component|auto_generated|pll1|clk[0]                                         ; Generated ; Constrained ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+-----------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; RST        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b0         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Hsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SCL         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SDA         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Vsync       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display1    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display2    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display3    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; display4    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Tue Nov  5 07:08:37 2024
Info: Command: quartus_sta VGASystem -c VGASystem
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGASystem.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info (332110): create_generated_clock -source {inst2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {inst2|altpll_component|auto_generated|pll1|clk[0]} {inst2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12]
    Info (332105): create_clock -period 1.000 -name FourDigitSSD:MUX|Sequencer:inst2|inst FourDigitSSD:MUX|Sequencer:inst2|inst
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.608              -1.608 CLK 
    Info (332119):    -0.559              -0.559 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.114               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.236               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 CLK 
    Info (332119):     0.497               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.635               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.744               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.624               0.000 CLK 
    Info (332119):    19.721               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.498
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.498              -1.498 CLK 
    Info (332119):    -0.483              -0.483 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.210               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    36.423               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 CLK 
    Info (332119):     0.447               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.568               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.690               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.487              -1.487 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.551               0.000 CLK 
    Info (332119):    19.718               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.704
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.704              -0.704 CLK 
    Info (332119):     0.075               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.624               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    38.349               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 CLK 
    Info (332119):     0.206               0.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):     0.275               0.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     0.297               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|Sequencer:inst2|inst 
    Info (332119):    -1.000              -1.000 FourDigitSSD:MUX|lpm_counter:FrequencyDivider|cntr_c3g:auto_generated|counter_reg_bit[12] 
    Info (332119):     9.436               0.000 CLK 
    Info (332119):    19.798               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4755 megabytes
    Info: Processing ended: Tue Nov  5 07:08:39 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


