0.6
2018.2
Jun 14 2018
20:41:02
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sim_1/imports/Testbench/cpu_tb.v,1590864542,verilog,,,,cpu_tb,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/cache.sv,1590940040,systemVerilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,,cache,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/main_mem.sv,1590505637,systemVerilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,,main_mem,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/Computer Architecture/labs/lab3/lab3_stage1/lab3.srcs/sources_1/imports/CacheSrcCode/mem.sv,1591979992,systemVerilog,,,,mem,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ALU.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ALU,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_EX.v,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,BranchDecision,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v,1591979892,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v,,InstructionCache,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ControllerDecoder,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/DataExtend.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,DataExtend,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v,,Addr_MEM,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v,,Ctrl_MEM,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v,,Reg2_MEM,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Result.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v,,Result_MEM,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/GeneralRegister.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Hazard.v,,RegisterFile,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Hazard.v,1590863910,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,HarzardUnit,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/AddrEx.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/AddrMem.v,,Addr_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/BranchDecision.v,,BR_Target_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/CtrlEx.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/CtrlMem.v,,Ctrl_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/PC.v,,Op1_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v,,PC_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ExMemSegReg/Reg2Mem.v,,Reg2_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/IR.v,1590863016,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/Imm.v,,IR_ID,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IfIdSegReg/PcId.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v,,PC_ID,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Cache/InstructionCache.v,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,ImmExtend,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/AddrWb.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/BrTarget.v,,Addr_WB,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/CtrlWb.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/DataExtend.v,,Ctrl_WB,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/MemWbSegReg/WbData.v,1590863595,verilog,,,,WB_Data_WB,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/NPCGenerator.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Op1.v,,NPC_Generator,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/PC.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/PcEx.v,,PC_IF,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/Parameters.v,1590737477,verilog,,,,,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/RV32ICore.v,1590897174,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/IdExSegReg/Reg2Ex.v,,RV32ICore,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_EX.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_Regfile.v,,CSR_EX,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/CSR_Regfile.v,1589013178,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ControllerDecoder.v,,CSR_Regfile,,,,,,,,
D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/new/Imm.v,1590737477,verilog,,D:/Computer Architecture/labs/lab3/Lab3_stage2/Lab3_stage2.srcs/sources_1/imports/USTC-ComputerArchitecture-2020S/Lab2/Lab2/Lab2.srcs/sources_1/imports/SourceCode/ImmExtend.v,,Imm_EX,,,,,,,,
