#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sun Mar  4 17:57:21 2018
# Process ID: 7472
# Current directory: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado
# Command line: vivado
# Log file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/vivado.log
# Journal file: /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.xpr
open_bd_design {/home/trevor/mylab/experiments/20180224-tmc-mb/vivado/video_digip_2/video_digip_2.srcs/sources_1/bd/design_1/design_1.bd}
update_compile_order -fileset sources_1
save_project_as mandelbrot_1 /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1 -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
set_property  ip_repo_paths  {/home/trevor/mylab/Basys3/vivado-library-master /home/trevor/mylab/experiments/20180303-tmc-hls/hls/hls_train/solution5 /home/trevor/mylab/experiments/20180224-tmc-mb/ip_repo} [current_project]
update_ip_catalog
open_bd_design {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv tmc:hls:mandel_calc:1.0 mandel_calc_0
endgroup
set_property location {2.5 709 -152} [get_bd_cells mandel_calc_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_ap] [get_bd_pins mandel_calc_0/ap_clk]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:axis_rtl:1.0 count_out_V
connect_bd_intf_net [get_bd_intf_pins mandel_calc_0/count_out_V] [get_bd_intf_ports count_out_V]
endgroup
regenerate_bd_layout
save_bd_design
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip -vlnv tmc:hls:mandel_calc:1.0 [get_ips  design_1_mandel_calc_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_mandel_calc_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:acc_handshake_rtl:1.0 ap_ctrl
connect_bd_intf_net [get_bd_intf_pins mandel_calc_0/ap_ctrl] [get_bd_intf_ports ap_ctrl]
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_cells xlconstant_0]
startgroup
create_bd_port -dir I -from 11 -to 0 rgb_pData
connect_bd_net [get_bd_pins /rgb2vga_0/rgb_pData] [get_bd_ports rgb_pData]
endgroup
startgroup
create_bd_port -dir I -from 17 -to 0 -type data re_V
set_property CONFIG.LAYERED_METADATA [get_property CONFIG.LAYERED_METADATA [get_bd_pins mandel_calc_0/re_V]] [get_bd_ports re_V]
connect_bd_net [get_bd_pins /mandel_calc_0/re_V] [get_bd_ports re_V]
endgroup
startgroup
create_bd_port -dir I -from 17 -to 0 -type data im_V
set_property CONFIG.LAYERED_METADATA [get_property CONFIG.LAYERED_METADATA [get_bd_pins mandel_calc_0/im_V]] [get_bd_ports im_V]
connect_bd_net [get_bd_pins /mandel_calc_0/im_V] [get_bd_ports im_V]
endgroup
regenerate_bd_layout
startgroup
create_bd_port -dir O -from 0 -to 0 fsync_out
connect_bd_net [get_bd_pins /v_tc_0/fsync_out] [get_bd_ports fsync_out]
endgroup
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv digilentinc.com:ip:clock_forwarder:1.0 clock_forwarder_0
endgroup
set_property location {3 634 584} [get_bd_cells clock_forwarder_0]
delete_bd_objs [get_bd_cells clock_forwarder_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vdma:6.3 axi_vdma_0
endgroup
delete_bd_objs [get_bd_cells axi_vdma_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_axi4s_vid_out:4.0 v_axi4s_vid_out_0
endgroup
set_property -dict [list CONFIG.C_HAS_ASYNC_CLK {1}] [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_cells v_axi4s_vid_out_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:v_tpg:7.0 v_tpg_0
endgroup
save_bd_design
close_project
open_project /home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/trevor/mylab/experiments/20180219-tmc-test_pattern/vivado/test_pattern_5/test_pattern_5.srcs/sources_1/bd/design_1/design_1.bd}
close_project
open_project /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_cells v_tpg_0]
delete_bd_objs [get_bd_nets re_V_1] [get_bd_nets im_V_1] [get_bd_intf_nets ap_ctrl_1] [get_bd_intf_nets mandel_calc_0_count_out_V] [get_bd_nets clk_wiz_0_clk_ap] [get_bd_cells mandel_calc_0]
export_ip_user_files -of_objects  [get_files /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.srcs/sources_1/bd/design_1/design_1.bd
close_project
open_project /home/trevor/mylab/experiments/20180303-tmc-hls/vivado/mandelbrot_1/mandelbrot_1.xpr
update_compile_order -fileset sources_1
