# compile vhdl design source files
vhdl xil_defaultlib  "test2_func_synth.vhd"
vhdl xil_defaultlib  "../../../../FPGA-Z.srcs/sources_1/new/Font.vhd"
vhdl xil_defaultlib  "../../../../FPGA-Z.srcs/sim_2/new/test2.vhd"

# Do not sort compile order
nosort
