static int icp_multi_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = readw(dev->mmio + ICP_MULTI_ADC_CSR);\r\nif ((status & ICP_MULTI_ADC_CSR_BSY) == 0)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int icp_multi_ai_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int aref = CR_AREF(insn->chanspec);\r\nunsigned int adc_csr;\r\nint ret = 0;\r\nint n;\r\nif (aref == AREF_DIFF) {\r\nadc_csr = ICP_MULTI_ADC_CSR_DI_CHAN(chan) |\r\nICP_MULTI_ADC_CSR_DI;\r\n} else {\r\nadc_csr = ICP_MULTI_ADC_CSR_SE_CHAN(chan);\r\n}\r\nadc_csr |= range_codes_analog[range];\r\nwritew(adc_csr, dev->mmio + ICP_MULTI_ADC_CSR);\r\nfor (n = 0; n < insn->n; n++) {\r\nwritew(adc_csr | ICP_MULTI_ADC_CSR_ST,\r\ndev->mmio + ICP_MULTI_ADC_CSR);\r\nudelay(1);\r\nret = comedi_timeout(dev, s, insn, icp_multi_ai_eoc, 0);\r\nif (ret)\r\nbreak;\r\ndata[n] = (readw(dev->mmio + ICP_MULTI_AI) >> 4) & 0x0fff;\r\n}\r\nreturn ret ? ret : n;\r\n}\r\nstatic int icp_multi_ao_ready(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = readw(dev->mmio + ICP_MULTI_DAC_CSR);\r\nif ((status & ICP_MULTI_DAC_CSR_BSY) == 0)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int icp_multi_ao_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int range = CR_RANGE(insn->chanspec);\r\nunsigned int dac_csr;\r\nint i;\r\ndac_csr = ICP_MULTI_DAC_CSR_CHAN(chan);\r\ndac_csr |= range_codes_analog[range];\r\nwritew(dac_csr, dev->mmio + ICP_MULTI_DAC_CSR);\r\nfor (i = 0; i < insn->n; i++) {\r\nunsigned int val = data[i];\r\nint ret;\r\nret = comedi_timeout(dev, s, insn, icp_multi_ao_ready, 0);\r\nif (ret)\r\nreturn ret;\r\nwritew(val, dev->mmio + ICP_MULTI_AO);\r\nwritew(dac_csr | ICP_MULTI_DAC_CSR_ST,\r\ndev->mmio + ICP_MULTI_DAC_CSR);\r\ns->readback[chan] = val;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int icp_multi_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = readw(dev->mmio + ICP_MULTI_DI);\r\nreturn insn->n;\r\n}\r\nstatic int icp_multi_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\nwritew(s->state, dev->mmio + ICP_MULTI_DO);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int icp_multi_reset(struct comedi_device *dev)\r\n{\r\nint i;\r\nwritew(0, dev->mmio + ICP_MULTI_INT_EN);\r\nwritew(ICP_MULTI_INT_MASK, dev->mmio + ICP_MULTI_INT_STAT);\r\nfor (i = 0; i < 4; i++) {\r\nunsigned int dac_csr = ICP_MULTI_DAC_CSR_CHAN(i);\r\nwritew(dac_csr, dev->mmio + ICP_MULTI_DAC_CSR);\r\nwritew(0, dev->mmio + ICP_MULTI_AO);\r\nwritew(dac_csr | ICP_MULTI_DAC_CSR_ST,\r\ndev->mmio + ICP_MULTI_DAC_CSR);\r\nudelay(1);\r\n}\r\nwritew(0, dev->mmio + ICP_MULTI_DO);\r\nreturn 0;\r\n}\r\nstatic int icp_multi_auto_attach(struct comedi_device *dev,\r\nunsigned long context_unused)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nstruct comedi_subdevice *s;\r\nint ret;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndev->mmio = pci_ioremap_bar(pcidev, 2);\r\nif (!dev->mmio)\r\nreturn -ENOMEM;\r\nret = comedi_alloc_subdevices(dev, 4);\r\nif (ret)\r\nreturn ret;\r\nicp_multi_reset(dev);\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_COMMON | SDF_GROUND | SDF_DIFF;\r\ns->n_chan = 16;\r\ns->maxdata = 0x0fff;\r\ns->range_table = &icp_multi_ranges;\r\ns->insn_read = icp_multi_ai_insn_read;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_AO;\r\ns->subdev_flags = SDF_WRITABLE | SDF_GROUND | SDF_COMMON;\r\ns->n_chan = 4;\r\ns->maxdata = 0x0fff;\r\ns->range_table = &icp_multi_ranges;\r\ns->insn_write = icp_multi_ao_insn_write;\r\nret = comedi_alloc_subdev_readback(s);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[2];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 16;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = icp_multi_di_insn_bits;\r\ns = &dev->subdevices[3];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 8;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = icp_multi_do_insn_bits;\r\nreturn 0;\r\n}\r\nstatic int icp_multi_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &icp_multi_driver, id->driver_data);\r\n}
