-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity lfsr is
port (
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    seed_V : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (23 downto 0) );
end;


architecture behav of lfsr is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "lfsr,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=0.978000,HLS_SYN_LAT=0,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=0,HLS_SYN_LUT=6,HLS_VERSION=2019_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal tmp_1_fu_38_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_30_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_46_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_fu_54_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln301_1_fu_68_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln301_fu_62_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1356_fu_80_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal feedback_V_fu_74_p2 : STD_LOGIC_VECTOR (0 downto 0);


begin



    ap_done <= ap_start;
    ap_idle <= ap_const_logic_1;
    ap_ready <= ap_start;
    ap_return <= (trunc_ln1356_fu_80_p1 & feedback_V_fu_74_p2);
    feedback_V_fu_74_p2 <= (xor_ln301_fu_62_p2 xor xor_ln301_1_fu_68_p2);
    tmp_1_fu_38_p3 <= seed_V(21 downto 21);
    tmp_2_fu_46_p3 <= seed_V(23 downto 23);
    tmp_3_fu_54_p3 <= seed_V(22 downto 22);
    tmp_fu_30_p3 <= seed_V(16 downto 16);
    trunc_ln1356_fu_80_p1 <= seed_V(23 - 1 downto 0);
    xor_ln301_1_fu_68_p2 <= (tmp_3_fu_54_p3 xor tmp_2_fu_46_p3);
    xor_ln301_fu_62_p2 <= (tmp_fu_30_p3 xor tmp_1_fu_38_p3);
end behav;
