#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d923c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1d92550 .scope module, "tb" "tb" 3 85;
 .timescale -12 -12;
L_0x1d78950 .functor NOT 1, L_0x1dd5b80, C4<0>, C4<0>, C4<0>;
L_0x1d78d30 .functor XOR 1, L_0x1dd57a0, L_0x1dd58d0, C4<0>, C4<0>;
L_0x1d790e0 .functor XOR 1, L_0x1d78d30, L_0x1dd5a10, C4<0>, C4<0>;
v0x1dc4790_0 .net *"_ivl_10", 0 0, L_0x1dd5a10;  1 drivers
v0x1dc4890_0 .net *"_ivl_12", 0 0, L_0x1d790e0;  1 drivers
v0x1dc4970_0 .net *"_ivl_2", 0 0, L_0x1dd5700;  1 drivers
v0x1dc4a30_0 .net *"_ivl_4", 0 0, L_0x1dd57a0;  1 drivers
v0x1dc4b10_0 .net *"_ivl_6", 0 0, L_0x1dd58d0;  1 drivers
v0x1dc4c40_0 .net *"_ivl_8", 0 0, L_0x1d78d30;  1 drivers
v0x1dc4d20_0 .var "clk", 0 0;
v0x1dc4dc0_0 .net "done_dut", 0 0, v0x1dc4040_0;  1 drivers
v0x1dc4e60_0 .net "done_ref", 0 0, L_0x1dd5570;  1 drivers
v0x1dc4f90_0 .net "in", 0 0, v0x1dc34a0_0;  1 drivers
v0x1dc5030_0 .net "reset", 0 0, v0x1dc3570_0;  1 drivers
v0x1dc50d0_0 .var/2u "stats1", 159 0;
v0x1dc5170_0 .var/2u "strobe", 0 0;
v0x1dc5230_0 .net "tb_match", 0 0, L_0x1dd5b80;  1 drivers
v0x1dc52f0_0 .net "tb_mismatch", 0 0, L_0x1d78950;  1 drivers
L_0x1dd5700 .concat [ 1 0 0 0], L_0x1dd5570;
L_0x1dd57a0 .concat [ 1 0 0 0], L_0x1dd5570;
L_0x1dd58d0 .concat [ 1 0 0 0], v0x1dc4040_0;
L_0x1dd5a10 .concat [ 1 0 0 0], L_0x1dd5570;
L_0x1dd5b80 .cmp/eeq 1, L_0x1dd5700, L_0x1d790e0;
S_0x1d96d80 .scope module, "good1" "reference_module" 3 126, 3 4 0, S_0x1d92550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x1d96f10 .param/l "B0" 0 3 10, +C4<00000000000000000000000000000000>;
P_0x1d96f50 .param/l "B1" 0 3 10, +C4<00000000000000000000000000000001>;
P_0x1d96f90 .param/l "B2" 0 3 10, +C4<00000000000000000000000000000010>;
P_0x1d96fd0 .param/l "B3" 0 3 10, +C4<00000000000000000000000000000011>;
P_0x1d97010 .param/l "B4" 0 3 10, +C4<00000000000000000000000000000100>;
P_0x1d97050 .param/l "B5" 0 3 10, +C4<00000000000000000000000000000101>;
P_0x1d97090 .param/l "B6" 0 3 10, +C4<00000000000000000000000000000110>;
P_0x1d970d0 .param/l "B7" 0 3 10, +C4<00000000000000000000000000000111>;
P_0x1d97110 .param/l "DONE" 0 3 10, +C4<00000000000000000000000000001010>;
P_0x1d97150 .param/l "ERR" 0 3 10, +C4<00000000000000000000000000001011>;
P_0x1d97190 .param/l "START" 0 3 10, +C4<00000000000000000000000000001000>;
P_0x1d971d0 .param/l "STOP" 0 3 10, +C4<00000000000000000000000000001001>;
v0x1d77f20_0 .net *"_ivl_0", 31 0, L_0x1dc5400;  1 drivers
L_0x7f580fbd5018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1d78310_0 .net *"_ivl_3", 27 0, L_0x7f580fbd5018;  1 drivers
L_0x7f580fbd5060 .functor BUFT 1, C4<00000000000000000000000000001010>, C4<0>, C4<0>, C4<0>;
v0x1d786b0_0 .net/2u *"_ivl_4", 31 0, L_0x7f580fbd5060;  1 drivers
v0x1d78aa0_0 .net "clk", 0 0, v0x1dc4d20_0;  1 drivers
v0x1d78e40_0 .net "done", 0 0, L_0x1dd5570;  alias, 1 drivers
v0x1d79230_0 .net "in", 0 0, v0x1dc34a0_0;  alias, 1 drivers
v0x1d795d0_0 .var "next", 3 0;
v0x1dc2f40_0 .net "reset", 0 0, v0x1dc3570_0;  alias, 1 drivers
v0x1dc3000_0 .var "state", 3 0;
E_0x1d8e870 .event posedge, v0x1d78aa0_0;
E_0x1d8cdd0 .event anyedge, v0x1dc3000_0, v0x1d79230_0;
L_0x1dc5400 .concat [ 4 28 0 0], v0x1dc3000_0, L_0x7f580fbd5018;
L_0x1dd5570 .cmp/eq 32, L_0x1dc5400, L_0x7f580fbd5060;
S_0x1dc31f0 .scope module, "stim1" "stimulus_gen" 3 121, 3 41 0, S_0x1d92550;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "in";
    .port_info 2 /OUTPUT 1 "reset";
v0x1dc33e0_0 .net "clk", 0 0, v0x1dc4d20_0;  alias, 1 drivers
v0x1dc34a0_0 .var "in", 0 0;
v0x1dc3570_0 .var "reset", 0 0;
E_0x1d8e500/0 .event negedge, v0x1d78aa0_0;
E_0x1d8e500/1 .event posedge, v0x1d78aa0_0;
E_0x1d8e500 .event/or E_0x1d8e500/0, E_0x1d8e500/1;
S_0x1dc3670 .scope module, "top_module1" "top_module" 3 132, 4 1 0, S_0x1d92550;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "in";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 1 "done";
P_0x1dc3880 .param/l "DATA_BITS" 1 4 14, C4<0010>;
P_0x1dc38c0 .param/l "DONE" 1 4 16, C4<0100>;
P_0x1dc3900 .param/l "ERROR" 1 4 17, C4<0101>;
P_0x1dc3940 .param/l "IDLE" 1 4 12, C4<0000>;
P_0x1dc3980 .param/l "START_BIT" 1 4 13, C4<0001>;
P_0x1dc39c0 .param/l "STOP_BIT" 1 4 15, C4<0011>;
v0x1dc3d90_0 .var "bit_counter", 2 0;
v0x1dc3e90_0 .net "clk", 0 0, v0x1dc4d20_0;  alias, 1 drivers
v0x1dc3fa0_0 .var "data", 7 0;
v0x1dc4040_0 .var "done", 0 0;
v0x1dc4100_0 .net "in", 0 0, v0x1dc34a0_0;  alias, 1 drivers
v0x1dc4240_0 .var "next_state", 3 0;
v0x1dc4320_0 .net "reset", 0 0, v0x1dc3570_0;  alias, 1 drivers
v0x1dc4410_0 .var "state", 3 0;
E_0x1d6f9f0 .event posedge, v0x1dc2f40_0, v0x1d78aa0_0;
E_0x1da50a0 .event anyedge, v0x1dc4410_0, v0x1d79230_0, v0x1dc3d90_0;
S_0x1dc4570 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 140, 3 140 0, S_0x1d92550;
 .timescale -12 -12;
E_0x1da53c0 .event anyedge, v0x1dc5170_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1dc5170_0;
    %nor/r;
    %assign/vec4 v0x1dc5170_0, 0;
    %wait E_0x1da53c0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dc31f0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc3570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %wait E_0x1d8e870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d8e870;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %wait E_0x1d8e870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.3, 5;
    %jmp/1 T_1.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d8e870;
    %jmp T_1.2;
T_1.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %wait E_0x1d8e870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.5, 5;
    %jmp/1 T_1.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d8e870;
    %jmp T_1.4;
T_1.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %wait E_0x1d8e870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %pushi/vec4 10, 0, 32;
T_1.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.7, 5;
    %jmp/1 T_1.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d8e870;
    %jmp T_1.6;
T_1.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %wait E_0x1d8e870;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %pushi/vec4 9, 0, 32;
T_1.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.9, 5;
    %jmp/1 T_1.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d8e870;
    %jmp T_1.8;
T_1.9 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %wait E_0x1d8e870;
    %pushi/vec4 800, 0, 32;
T_1.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.11, 5;
    %jmp/1 T_1.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1d8e500;
    %vpi_func 3 76 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x1dc34a0_0, 0;
    %vpi_func 3 77 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x1dc3570_0, 0;
    %jmp T_1.10;
T_1.11 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 80 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1d96d80;
T_2 ;
Ewait_0 .event/or E_0x1d8cdd0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1dc3000_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %jmp T_2.12;
T_2.0 ;
    %load/vec4 v0x1d79230_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.13, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.14, 8;
T_2.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.14, 8;
 ; End of false expr.
    %blend;
T_2.14;
    %pad/s 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.2 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.3 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.4 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.8 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.9 ;
    %load/vec4 v0x1d79230_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.15, 8;
    %pushi/vec4 10, 0, 32;
    %jmp/1 T_2.16, 8;
T_2.15 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.16, 8;
 ; End of false expr.
    %blend;
T_2.16;
    %pad/s 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.10 ;
    %load/vec4 v0x1d79230_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.18, 8;
T_2.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.18, 8;
 ; End of false expr.
    %blend;
T_2.18;
    %pad/s 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v0x1d79230_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_2.20, 8;
T_2.19 ; End of true expr.
    %pushi/vec4 11, 0, 32;
    %jmp/0 T_2.20, 8;
 ; End of false expr.
    %blend;
T_2.20;
    %pad/s 4;
    %store/vec4 v0x1d795d0_0, 0, 4;
    %jmp T_2.12;
T_2.12 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1d96d80;
T_3 ;
    %wait E_0x1d8e870;
    %load/vec4 v0x1dc2f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x1dc3000_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1d795d0_0;
    %assign/vec4 v0x1dc3000_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1dc3670;
T_4 ;
    %wait E_0x1d6f9f0;
    %load/vec4 v0x1dc4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x1dc4410_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dc3d90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc4040_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1dc4240_0;
    %assign/vec4 v0x1dc4410_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dc3670;
T_5 ;
    %wait E_0x1da50a0;
    %load/vec4 v0x1dc4410_0;
    %store/vec4 v0x1dc4240_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc4040_0, 0, 1;
    %load/vec4 v0x1dc4410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x1dc4100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
T_5.7 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1dc3d90_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x1dc3d90_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_5.9, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
T_5.10 ;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x1dc4100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.11, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
T_5.12 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dc4040_0, 0, 1;
    %load/vec4 v0x1dc4100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
T_5.14 ;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x1dc4100_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_5.15, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1dc4240_0, 0, 4;
T_5.15 ;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x1dc3670;
T_6 ;
    %wait E_0x1d6f9f0;
    %load/vec4 v0x1dc4320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dc3d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1dc3fa0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1dc4410_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dc3d90_0, 0;
    %jmp T_6.5;
T_6.2 ;
    %load/vec4 v0x1dc4100_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0x1dc3d90_0;
    %assign/vec4/off/d v0x1dc3fa0_0, 4, 5;
    %load/vec4 v0x1dc3d90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x1dc3d90_0, 0;
    %jmp T_6.5;
T_6.3 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dc3d90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1dc3fa0_0, 0;
    %jmp T_6.5;
T_6.5 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1d92550;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc4d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc5170_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x1d92550;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x1dc4d20_0;
    %inv;
    %store/vec4 v0x1dc4d20_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x1d92550;
T_9 ;
    %vpi_call/w 3 113 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 114 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1dc33e0_0, v0x1dc52f0_0, v0x1dc4d20_0, v0x1dc4f90_0, v0x1dc5030_0, v0x1dc4e60_0, v0x1dc4dc0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x1d92550;
T_10 ;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 149 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 150 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_10.1 ;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 152 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 153 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 154 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x1d92550;
T_11 ;
    %wait E_0x1d8e500;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc50d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc50d0_0, 4, 32;
    %load/vec4 v0x1dc5230_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 165 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc50d0_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dc50d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc50d0_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x1dc4e60_0;
    %load/vec4 v0x1dc4e60_0;
    %load/vec4 v0x1dc4dc0_0;
    %xor;
    %load/vec4 v0x1dc4e60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc50d0_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x1dc50d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1dc50d0_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fsm_serial/fsm_serial_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/fsm_serial/iter0/response27/top_module.sv";
