// Seed: 138351711
module module_0 (
    input tri1 id_0,
    input wire id_1
);
endmodule
module module_1 (
    input tri1 id_0,
    output wire id_1,
    output uwire id_2,
    input wire id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri1 id_8,
    input uwire id_9
);
  wire id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
  logic id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  module_2 modCall_1 ();
  input wire id_5;
  input wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  assign id_3[1] = id_5 ? 1 : id_4;
  localparam id_7 = -1'h0 == -1;
endmodule
