// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module bd_3a92_hcr_0_v_hcresampler_core (
        ap_clk,
        ap_rst,
        ap_start,
        start_full_n,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        start_out,
        start_write,
        srcYUV_dout,
        srcYUV_num_data_valid,
        srcYUV_fifo_cap,
        srcYUV_empty_n,
        srcYUV_read,
        height,
        width,
        input_video_format,
        output_video_format,
        coefs_0_0,
        coefs_0_1,
        coefs_0_2,
        coefs_0_3,
        coefs_1_0,
        coefs_1_1,
        coefs_1_2,
        coefs_1_3,
        outYUV_din,
        outYUV_num_data_valid,
        outYUV_fifo_cap,
        outYUV_full_n,
        outYUV_write
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
input   start_full_n;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output   start_out;
output   start_write;
input  [23:0] srcYUV_dout;
input  [4:0] srcYUV_num_data_valid;
input  [4:0] srcYUV_fifo_cap;
input   srcYUV_empty_n;
output   srcYUV_read;
input  [15:0] height;
input  [15:0] width;
input  [7:0] input_video_format;
input  [7:0] output_video_format;
input  [15:0] coefs_0_0;
input  [15:0] coefs_0_1;
input  [15:0] coefs_0_2;
input  [15:0] coefs_0_3;
input  [15:0] coefs_1_0;
input  [15:0] coefs_1_1;
input  [15:0] coefs_1_2;
input  [15:0] coefs_1_3;
output  [23:0] outYUV_din;
input  [4:0] outYUV_num_data_valid;
input  [4:0] outYUV_fifo_cap;
input   outYUV_full_n;
output   outYUV_write;

reg ap_done;
reg ap_idle;
reg start_write;
reg srcYUV_read;
reg outYUV_write;

reg    real_start;
reg    start_once_reg;
reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    internal_ap_ready;
wire   [10:0] empty_fu_289_p1;
wire   [0:0] icmp_ln145_fu_293_p2;
wire   [0:0] cmp56_fu_321_p2;
wire   [10:0] empty_37_fu_351_p1;
reg   [7:0] pixbuf_y_val_V_load_reg_595;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln157_fu_363_p2;
reg   [7:0] pixbuf_y_val_V_2_load_reg_600;
reg   [7:0] pixbuf_y_val_V_3_load_reg_605;
reg   [7:0] pixbuf_y_val_V_4_load_reg_610;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_idle;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_ready;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read;
wire   [23:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_din;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write;
wire   [10:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth;
wire   [0:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast;
wire   [0:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145;
wire   [0:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not;
wire   [0:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425;
wire   [2:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o_ap_vld;
wire   [7:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o_ap_vld;
wire   [63:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o_ap_vld;
wire   [63:0] grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o;
wire    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o_ap_vld;
reg    grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg   [7:0] pixbuf_y_val_V_4_fu_164;
reg   [7:0] pixbuf_y_val_V_3_fu_160;
reg   [7:0] pixbuf_y_val_V_2_fu_156;
reg   [7:0] pixbuf_y_val_V_1_fu_152;
reg   [7:0] pixbuf_y_val_V_fu_148;
reg   [7:0] p_0_0_0_0_0_2465_lcssa510_fu_144;
reg   [7:0] p_0_0_0_0_0185_2461_lcssa507_fu_140;
reg   [7:0] p_0_0_0_0_0_1458_lcssa504_fu_136;
reg   [7:0] p_0_0_0_0_0185_1455_lcssa501_fu_132;
reg   [7:0] p_0_0_0_0_0451454_lcssa498_fu_128;
reg   [7:0] p_0_0_0_0_0449_lcssa495_fu_124;
reg   [7:0] p_0_0_0_0_0185445448_lcssa492_fu_120;
reg   [7:0] p_0_0_0_0_0185443_lcssa489_fu_116;
reg   [7:0] p_0_1_0_0_0441_lcssa486_fu_112;
reg   [7:0] p_0_1_0_0_0437_lcssa483_fu_108;
reg   [7:0] p_0_2_0_0_0432_lcssa477_fu_104;
reg   [7:0] p_0_1_0_0_0430_lcssa474_fu_100;
reg   [7:0] p_0_0_0_0_0193428_lcssa471_fu_96;
reg   [63:0] filt_res1_fu_88;
reg   [63:0] filt_res0_fu_84;
reg   [10:0] y_fu_92;
wire   [10:0] y_2_fu_368_p2;
reg    ap_block_state1;
wire   [10:0] select_ln156_1_fu_307_p3;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 start_once_reg = 1'b0;
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg = 1'b0;
end

bd_3a92_hcr_0_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2 grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start),
    .ap_done(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done),
    .ap_idle(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_idle),
    .ap_ready(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_ready),
    .srcYUV_dout(srcYUV_dout),
    .srcYUV_num_data_valid(5'd0),
    .srcYUV_fifo_cap(5'd0),
    .srcYUV_empty_n(srcYUV_empty_n),
    .srcYUV_read(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read),
    .outYUV_din(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_din),
    .outYUV_num_data_valid(5'd0),
    .outYUV_fifo_cap(5'd0),
    .outYUV_full_n(outYUV_full_n),
    .outYUV_write(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write),
    .pixbuf_y_val_V_4(pixbuf_y_val_V_4_load_reg_610),
    .pixbuf_y_val_V_3(pixbuf_y_val_V_3_load_reg_605),
    .pixbuf_y_val_V_2(pixbuf_y_val_V_2_load_reg_600),
    .pixbuf_y_val_V(pixbuf_y_val_V_load_reg_595),
    .loopWidth(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth),
    .cmp56(cmp56_fu_321_p2),
    .conv285_cast_cast_cast_cast(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast),
    .not_icmp_ln145(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145),
    .coefs_0_2_load(coefs_0_2),
    .coefs_1_2_load(coefs_1_2),
    .coefs_0_0_load(coefs_0_0),
    .coefs_1_0_load(coefs_1_0),
    .coefs_0_1_load(coefs_0_1),
    .coefs_1_1_load(coefs_1_1),
    .coefs_0_3_load(coefs_0_3),
    .coefs_1_3_load(coefs_1_3),
    .icmp_ln145(icmp_ln145_fu_293_p2),
    .cmp394_not(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not),
    .cmp425(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425),
    .select_ln156(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156),
    .width_cast2_cast(empty_fu_289_p1),
    .pixbuf_y_val_V_9_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out),
    .pixbuf_y_val_V_9_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out_ap_vld),
    .pixbuf_y_val_V_8_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out),
    .pixbuf_y_val_V_8_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out_ap_vld),
    .pixbuf_y_val_V_7_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out),
    .pixbuf_y_val_V_7_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out_ap_vld),
    .pixbuf_y_val_V_6_out_i(pixbuf_y_val_V_1_fu_152),
    .pixbuf_y_val_V_6_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o),
    .pixbuf_y_val_V_6_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o_ap_vld),
    .pixbuf_y_val_V_5_out(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out),
    .pixbuf_y_val_V_5_out_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out_ap_vld),
    .p_0_0_0_0_0_2467_out_i(p_0_0_0_0_0_2465_lcssa510_fu_144),
    .p_0_0_0_0_0_2467_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o),
    .p_0_0_0_0_0_2467_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o_ap_vld),
    .p_0_0_0_0_0185_2463_out_i(p_0_0_0_0_0185_2461_lcssa507_fu_140),
    .p_0_0_0_0_0185_2463_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o),
    .p_0_0_0_0_0185_2463_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o_ap_vld),
    .p_0_0_0_0_0_1460_out_i(p_0_0_0_0_0_1458_lcssa504_fu_136),
    .p_0_0_0_0_0_1460_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o),
    .p_0_0_0_0_0_1460_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o_ap_vld),
    .p_0_0_0_0_0185_1457_out_i(p_0_0_0_0_0185_1455_lcssa501_fu_132),
    .p_0_0_0_0_0185_1457_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o),
    .p_0_0_0_0_0185_1457_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o_ap_vld),
    .p_0_0_0_0_0451453_out_i(p_0_0_0_0_0451454_lcssa498_fu_128),
    .p_0_0_0_0_0451453_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o),
    .p_0_0_0_0_0451453_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o_ap_vld),
    .p_0_0_0_0_0451_out_i(p_0_0_0_0_0449_lcssa495_fu_124),
    .p_0_0_0_0_0451_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o),
    .p_0_0_0_0_0451_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o_ap_vld),
    .p_0_0_0_0_0185445447_out_i(p_0_0_0_0_0185445448_lcssa492_fu_120),
    .p_0_0_0_0_0185445447_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o),
    .p_0_0_0_0_0185445447_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o_ap_vld),
    .p_0_0_0_0_0185445_out_i(p_0_0_0_0_0185443_lcssa489_fu_116),
    .p_0_0_0_0_0185445_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o),
    .p_0_0_0_0_0185445_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o_ap_vld),
    .p_0_1_0_0_0440_out_i(p_0_1_0_0_0441_lcssa486_fu_112),
    .p_0_1_0_0_0440_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o),
    .p_0_1_0_0_0440_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o_ap_vld),
    .p_0_1_0_0_0436_out_i(p_0_1_0_0_0437_lcssa483_fu_108),
    .p_0_1_0_0_0436_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o),
    .p_0_1_0_0_0436_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o_ap_vld),
    .p_0_2_0_0_0431_out_i(p_0_2_0_0_0432_lcssa477_fu_104),
    .p_0_2_0_0_0431_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o),
    .p_0_2_0_0_0431_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o_ap_vld),
    .p_0_1_0_0_0429_out_i(p_0_1_0_0_0430_lcssa474_fu_100),
    .p_0_1_0_0_0429_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o),
    .p_0_1_0_0_0429_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o_ap_vld),
    .p_0_0_0_0_0193427_out_i(p_0_0_0_0_0193428_lcssa471_fu_96),
    .p_0_0_0_0_0193427_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o),
    .p_0_0_0_0_0193427_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o_ap_vld),
    .filt_res1_1_out_i(filt_res1_fu_88),
    .filt_res1_1_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o),
    .filt_res1_1_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o_ap_vld),
    .filt_res0_1_out_i(filt_res0_fu_84),
    .filt_res0_1_out_o(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o),
    .filt_res0_1_out_o_ap_vld(grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_363_p2 == 1'd1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg <= 1'b1;
        end else if ((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_ready == 1'b1)) begin
            grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        start_once_reg <= 1'b0;
    end else begin
        if (((internal_ap_ready == 1'b0) & (real_start == 1'b1))) begin
            start_once_reg <= 1'b1;
        end else if ((internal_ap_ready == 1'b1)) begin
            start_once_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        y_fu_92 <= 11'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_363_p2 == 1'd0))) begin
        y_fu_92 <= y_2_fu_368_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        filt_res0_fu_84 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res0_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        filt_res1_fu_88 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_filt_res1_1_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0185443_lcssa489_fu_116 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0185445448_lcssa492_fu_120 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185445447_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0185_1455_lcssa501_fu_132 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_1457_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0185_2461_lcssa507_fu_140 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0185_2463_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_0_0_0_0193428_lcssa471_fu_96 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0193427_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0449_lcssa495_fu_124 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0451454_lcssa498_fu_128 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0451453_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0_1458_lcssa504_fu_136 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_1460_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o_ap_vld == 1'b1))) begin
        p_0_0_0_0_0_2465_lcssa510_fu_144 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_0_0_0_0_2467_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        p_0_1_0_0_0430_lcssa474_fu_100 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0429_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o_ap_vld == 1'b1))) begin
        p_0_1_0_0_0437_lcssa483_fu_108 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0436_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o_ap_vld == 1'b1))) begin
        p_0_1_0_0_0441_lcssa486_fu_112 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_1_0_0_0440_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o_ap_vld == 1'b1))) begin
        p_0_2_0_0_0432_lcssa477_fu_104 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_p_0_2_0_0_0431_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_1_fu_152 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_6_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_2_fu_156 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_7_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_363_p2 == 1'd0))) begin
        pixbuf_y_val_V_2_load_reg_600 <= pixbuf_y_val_V_2_fu_156;
        pixbuf_y_val_V_3_load_reg_605 <= pixbuf_y_val_V_3_fu_160;
        pixbuf_y_val_V_4_load_reg_610 <= pixbuf_y_val_V_4_fu_164;
        pixbuf_y_val_V_load_reg_595 <= pixbuf_y_val_V_fu_148;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_3_fu_160 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_8_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_4_fu_164 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_9_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out_ap_vld == 1'b1))) begin
        pixbuf_y_val_V_fu_148 <= grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_pixbuf_y_val_V_5_out;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (real_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_363_p2 == 1'd1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (real_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_363_p2 == 1'd1))) begin
        internal_ap_ready = 1'b1;
    end else begin
        internal_ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        outYUV_write = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_write;
    end else begin
        outYUV_write = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (start_full_n == 1'b0))) begin
        real_start = 1'b0;
    end else begin
        real_start = ap_start;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        srcYUV_read = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_srcYUV_read;
    end else begin
        srcYUV_read = 1'b0;
    end
end

always @ (*) begin
    if (((start_once_reg == 1'b0) & (real_start == 1'b1))) begin
        start_write = 1'b1;
    end else begin
        start_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (real_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln157_fu_363_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (real_start == 1'b0));
end

assign ap_ready = internal_ap_ready;

assign cmp56_fu_321_p2 = ((input_video_format == 8'd1) ? 1'b1 : 1'b0);

assign empty_37_fu_351_p1 = height[10:0];

assign empty_fu_289_p1 = width[10:0];

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_ap_start_reg;

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp394_not = (cmp56_fu_321_p2 ^ 1'd1);

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_cmp425 = ((input_video_format == output_video_format) ? 1'b1 : 1'b0);

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_conv285_cast_cast_cast_cast = (icmp_ln145_fu_293_p2 ^ 1'd1);

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_loopWidth = (select_ln156_1_fu_307_p3 + empty_fu_289_p1);

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_not_icmp_ln145 = (icmp_ln145_fu_293_p2 ^ 1'd1);

assign grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_select_ln156 = ((icmp_ln145_fu_293_p2[0:0] == 1'b1) ? 3'd5 : 3'd2);

assign icmp_ln145_fu_293_p2 = ((input_video_format == 8'd2) ? 1'b1 : 1'b0);

assign icmp_ln157_fu_363_p2 = ((y_fu_92 == empty_37_fu_351_p1) ? 1'b1 : 1'b0);

assign outYUV_din = grp_v_hcresampler_core_Pipeline_VITIS_LOOP_159_2_fu_240_outYUV_din;

assign select_ln156_1_fu_307_p3 = ((icmp_ln145_fu_293_p2[0:0] == 1'b1) ? 11'd5 : 11'd2);

assign start_out = real_start;

assign y_2_fu_368_p2 = (y_fu_92 + 11'd1);

endmodule //bd_3a92_hcr_0_v_hcresampler_core
