\relax 
\providecommand\hyper@newdestlabel[2]{}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\bibstyle{biblatex}
\bibdata{Main-blx,./AuxFiles/ProjectBib}
\citation{biblatex-control}
\abx@aux@refcontext{none/global//global/global}
\ifx\qr@savematrix\@undefined\def\qr@savematrix{\begingroup\let\do\@makeother\dospecials\catcode`\{=1\catcode`\}=2\relax \qr@savematrix@int}\def\qr@savematrix@int#1#2#3#4{\endgroup}\fi
\providecommand\@newglossary[4]{}
\@newglossary{main}{glg}{gls}{glo}
\@newglossary{symbolList}{sym}{sym1}{sym2}
\providecommand\@glsorder[1]{}
\providecommand\@istfilename[1]{}
\@istfilename{Main.ist}
\@glsorder{word}
\pgfsyspdfmark {pgfid1}{5891346}{49858272}
\qr@savematrix{}{1}{2}{111111100011001111111100000100111001000001101110101100101011101101110101110001011101101110100110001011101100000100010101000001111111101010101111111000000000010000000000000110110101100001100110010000110111010101000010101011000010110111000000011011001101100010110100101000100000000001010010101011111111101100000110010100000100000100111001101110101110111101101101110101000111011100101110100100100000111100000100000010010111111111100001010001100}
\pgfsyspdfmark {pgfid2}{6148026}{49858272}
\pgfsyspdfmark {pgfid5}{19579138}{27690495}
\pgfsyspdfmark {pgfid4}{4736286}{50644704}
\pgfsyspdfmark {pgfid7}{19579138}{27690495}
\pgfsyspdfmark {pgfid6}{4736286}{50644704}
\pgfsyspdfmark {pgfid3}{5891346}{49858272}
\pgfsyspdfmark {pgfid10}{19579138}{27690495}
\pgfsyspdfmark {pgfid9}{4736286}{50644704}
\pgfsyspdfmark {pgfid12}{19579138}{27690495}
\pgfsyspdfmark {pgfid11}{4736286}{50644704}
\pgfsyspdfmark {pgfid8}{5891346}{49858272}
\pgfsyspdfmark {pgfid15}{19579138}{27690495}
\pgfsyspdfmark {pgfid14}{4736286}{50644704}
\pgfsyspdfmark {pgfid17}{19579138}{27690495}
\pgfsyspdfmark {pgfid16}{4736286}{50644704}
\pgfsyspdfmark {pgfid13}{5891346}{49858272}
\pgfsyspdfmark {pgfid20}{19579138}{27690495}
\pgfsyspdfmark {pgfid19}{4736286}{50644704}
\pgfsyspdfmark {pgfid22}{19579138}{27690495}
\pgfsyspdfmark {pgfid21}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{Abstract}{i}{chapter*.1}\protected@file@percent }
\pgfsyspdfmark {pgfid18}{5891346}{48659143}
\pgfsyspdfmark {pgfid24}{19579138}{27690495}
\pgfsyspdfmark {pgfid23}{4736286}{50644704}
\pgfsyspdfmark {pgfid26}{19579138}{27690495}
\pgfsyspdfmark {pgfid25}{4736286}{50644704}
\pgfsyspdfmark {pgfid28}{19579138}{27690495}
\pgfsyspdfmark {pgfid27}{4736286}{50644704}
\pgfsyspdfmark {pgfid30}{19579138}{27690495}
\pgfsyspdfmark {pgfid29}{4736286}{50644704}
\pgfsyspdfmark {pgfid32}{19579138}{27690495}
\pgfsyspdfmark {pgfid31}{4736286}{50644704}
\pgfsyspdfmark {pgfid34}{19579138}{27690495}
\pgfsyspdfmark {pgfid33}{4736286}{50644704}
\pgfsyspdfmark {pgfid36}{19579138}{27690495}
\pgfsyspdfmark {pgfid35}{4736286}{50644704}
\pgfsyspdfmark {pgfid38}{19579138}{27690495}
\pgfsyspdfmark {pgfid37}{4736286}{50644704}
\pgfsyspdfmark {pgfid40}{19579138}{27690495}
\pgfsyspdfmark {pgfid39}{4736286}{50644704}
\pgfsyspdfmark {pgfid42}{19579138}{27690495}
\pgfsyspdfmark {pgfid41}{4736286}{50644704}
\pgfsyspdfmark {pgfid44}{19579138}{27690495}
\pgfsyspdfmark {pgfid43}{4736286}{50644704}
\pgfsyspdfmark {pgfid46}{19579138}{27690495}
\pgfsyspdfmark {pgfid45}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{List of Figures}{vii}{chapter*.2}\protected@file@percent }
\pgfsyspdfmark {pgfid48}{19579138}{27690495}
\pgfsyspdfmark {pgfid47}{4736286}{50644704}
\pgfsyspdfmark {pgfid50}{19579138}{27690495}
\pgfsyspdfmark {pgfid49}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{List of Tables}{viii}{chapter*.3}\protected@file@percent }
\pgfsyspdfmark {pgfid52}{19579138}{27690495}
\pgfsyspdfmark {pgfid51}{4736286}{50644704}
\pgfsyspdfmark {pgfid54}{19579138}{27690495}
\pgfsyspdfmark {pgfid53}{4736286}{50644704}
\pgfsyspdfmark {pgfid56}{19579138}{27690495}
\pgfsyspdfmark {pgfid55}{4736286}{50644704}
\pgfsyspdfmark {pgfid58}{19579138}{27690495}
\pgfsyspdfmark {pgfid57}{4736286}{50644704}
\pgfsyspdfmark {pgfid60}{19579138}{27690495}
\pgfsyspdfmark {pgfid59}{4736286}{50644704}
\pgfsyspdfmark {pgfid62}{19579138}{27690495}
\pgfsyspdfmark {pgfid61}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Introduction to FPGA Architectures for Machine Learning and Hardware Acceleration}{1}{chapter.1}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\pgfsyspdfmark {pgfid64}{19579138}{27690495}
\pgfsyspdfmark {pgfid63}{4736286}{50644704}
\pgfsyspdfmark {pgfid66}{19579138}{27690495}
\pgfsyspdfmark {pgfid65}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Introduction}{2}{section.1.1}\protected@file@percent }
\pgfsyspdfmark {pgfid68}{19579138}{27690495}
\pgfsyspdfmark {pgfid67}{4736286}{50644704}
\pgfsyspdfmark {pgfid70}{19579138}{27690495}
\pgfsyspdfmark {pgfid69}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Motivation}{3}{section.1.2}\protected@file@percent }
\pgfsyspdfmark {pgfid72}{19579138}{27690495}
\pgfsyspdfmark {pgfid71}{4736286}{50644704}
\pgfsyspdfmark {pgfid74}{19579138}{27690495}
\pgfsyspdfmark {pgfid73}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Problem statement}{4}{section.1.3}\protected@file@percent }
\citation{ahmed2000effect}
\abx@aux@cite{0}{ahmed2000effect}
\abx@aux@segm{0}{0}{ahmed2000effect}
\citation{stratix2007stratix}
\abx@aux@cite{0}{stratix2007stratix}
\abx@aux@segm{0}{0}{stratix2007stratix}
\citation{xilinxvirtex}
\abx@aux@cite{0}{xilinxvirtex}
\abx@aux@segm{0}{0}{xilinxvirtex}
\citation{boutros2019math}
\abx@aux@cite{0}{boutros2019math}
\abx@aux@segm{0}{0}{boutros2019math}
\pgfsyspdfmark {pgfid76}{19579138}{27690495}
\pgfsyspdfmark {pgfid75}{4736286}{50644704}
\pgfsyspdfmark {pgfid78}{19579138}{27690495}
\pgfsyspdfmark {pgfid77}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Objectives}{5}{section.1.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {1.5}Literature Review}{5}{section.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.1}Related Work on FPGA Architectural Exploration for ML Workloads}{5}{subsection.1.5.1}\protected@file@percent }
\citation{intel_agilex_2020}
\abx@aux@cite{0}{intel_agilex_2020}
\abx@aux@segm{0}{0}{intel_agilex_2020}
\citation{xilinx_versal_trm_2021}
\abx@aux@cite{0}{xilinx_versal_trm_2021}
\abx@aux@segm{0}{0}{xilinx_versal_trm_2021}
\citation{boutros2019math}
\abx@aux@cite{0}{boutros2019math}
\abx@aux@segm{0}{0}{boutros2019math}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\citation{rose2012vtr}
\abx@aux@cite{0}{rose2012vtr}
\abx@aux@segm{0}{0}{rose2012vtr}
\citation{yang1991logic}
\abx@aux@cite{0}{yang1991logic}
\abx@aux@segm{0}{0}{yang1991logic}
\citation{rose2012vtr}
\abx@aux@cite{0}{rose2012vtr}
\abx@aux@segm{0}{0}{rose2012vtr}
\citation{intel_stratix10_2019}
\abx@aux@cite{0}{intel_stratix10_2019}
\abx@aux@segm{0}{0}{intel_stratix10_2019}
\citation{xilinx_versal_trm_2021}
\abx@aux@cite{0}{xilinx_versal_trm_2021}
\abx@aux@segm{0}{0}{xilinx_versal_trm_2021}
\pgfsyspdfmark {pgfid80}{19579138}{27690495}
\pgfsyspdfmark {pgfid79}{4736286}{50644704}
\pgfsyspdfmark {pgfid82}{19579138}{27690495}
\pgfsyspdfmark {pgfid81}{4736286}{50644704}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\citation{pca_architecture-1}
\abx@aux@cite{0}{pca_architecture-1}
\abx@aux@segm{0}{0}{pca_architecture-1}
\citation{pca_architecture-2}
\abx@aux@cite{0}{pca_architecture-2}
\abx@aux@segm{0}{0}{pca_architecture-2}
\pgfsyspdfmark {pgfid84}{19579138}{27690495}
\pgfsyspdfmark {pgfid83}{4736286}{50644704}
\pgfsyspdfmark {pgfid86}{19579138}{27690495}
\pgfsyspdfmark {pgfid85}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.2}Related Work on PCA and SVD Accelerators}{7}{subsection.1.5.2}\protected@file@percent }
\citation{pca_architecture-3}
\abx@aux@cite{0}{pca_architecture-3}
\abx@aux@segm{0}{0}{pca_architecture-3}
\citation{pca_architecture-4}
\abx@aux@cite{0}{pca_architecture-4}
\abx@aux@segm{0}{0}{pca_architecture-4}
\citation{pca_architecture-5}
\abx@aux@cite{0}{pca_architecture-5}
\abx@aux@segm{0}{0}{pca_architecture-5}
\pgfsyspdfmark {pgfid88}{19579138}{27690495}
\pgfsyspdfmark {pgfid87}{4736286}{50644704}
\pgfsyspdfmark {pgfid90}{19579138}{27690495}
\pgfsyspdfmark {pgfid89}{4736286}{50644704}
\citation{svd_architecture-1}
\abx@aux@cite{0}{svd_architecture-1}
\abx@aux@segm{0}{0}{svd_architecture-1}
\citation{svd_architecture-2}
\abx@aux@cite{0}{svd_architecture-2}
\abx@aux@segm{0}{0}{svd_architecture-2}
\citation{svd_architecture-3}
\abx@aux@cite{0}{svd_architecture-3}
\abx@aux@segm{0}{0}{svd_architecture-3}
\citation{svd_architecture-4}
\abx@aux@cite{0}{svd_architecture-4}
\abx@aux@segm{0}{0}{svd_architecture-4}
\pgfsyspdfmark {pgfid92}{19579138}{27690495}
\pgfsyspdfmark {pgfid91}{4736286}{50644704}
\pgfsyspdfmark {pgfid94}{19579138}{27690495}
\pgfsyspdfmark {pgfid93}{4736286}{50644704}
\citation{svd_architecture-5}
\abx@aux@cite{0}{svd_architecture-5}
\abx@aux@segm{0}{0}{svd_architecture-5}
\citation{svd_architecture-6}
\abx@aux@cite{0}{svd_architecture-6}
\abx@aux@segm{0}{0}{svd_architecture-6}
\pgfsyspdfmark {pgfid96}{19579138}{27690495}
\pgfsyspdfmark {pgfid95}{4736286}{50644704}
\pgfsyspdfmark {pgfid98}{19579138}{27690495}
\pgfsyspdfmark {pgfid97}{4736286}{50644704}
\pgfsyspdfmark {pgfid100}{19579138}{27690495}
\pgfsyspdfmark {pgfid99}{4736286}{50644704}
\pgfsyspdfmark {pgfid102}{19579138}{27690495}
\pgfsyspdfmark {pgfid101}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {1.6}Brief Methodology of the project}{11}{section.1.6}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {1.1}{\ignorespaces Methodology of FPGA Architectural Exploration}}{11}{figure.1.1}\protected@file@percent }
\newlabel{fig:vtr_methodology}{{1.1}{11}{Methodology of FPGA Architectural Exploration}{figure.1.1}{}}
\pgfsyspdfmark {pgfid104}{19579138}{27690495}
\pgfsyspdfmark {pgfid103}{4736286}{50644704}
\pgfsyspdfmark {pgfid106}{19579138}{27690495}
\pgfsyspdfmark {pgfid105}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {1.2}{\ignorespaces Methodology for Manojavam Accelerator Development}}{12}{figure.1.2}\protected@file@percent }
\newlabel{fig:manojavam_methodology}{{1.2}{12}{Methodology for Manojavam Accelerator Development}{figure.1.2}{}}
\@writefile{toc}{\contentsline {section}{\numberline {1.7}Organization of the report}{12}{section.1.7}\protected@file@percent }
\pgfsyspdfmark {pgfid108}{19579138}{27690495}
\pgfsyspdfmark {pgfid107}{4736286}{50644704}
\pgfsyspdfmark {pgfid110}{19579138}{27690495}
\pgfsyspdfmark {pgfid109}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Theoretical Foundations and Technical Prerequisites}{13}{chapter.2}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\citation{funda-fpga-arch-1}
\abx@aux@cite{0}{funda-fpga-arch-1}
\abx@aux@segm{0}{0}{funda-fpga-arch-1}
\citation{stratix2007stratix}
\abx@aux@cite{0}{stratix2007stratix}
\abx@aux@segm{0}{0}{stratix2007stratix}
\pgfsyspdfmark {pgfid112}{19579138}{27690495}
\pgfsyspdfmark {pgfid111}{4736286}{50644704}
\pgfsyspdfmark {pgfid114}{19579138}{27690495}
\pgfsyspdfmark {pgfid113}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Fundamentals of FPGA Architecture}{14}{section.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Configurable Logic and Logic Clusters}{14}{subsection.2.1.1}\protected@file@percent }
\pgfsyspdfmark {pgfid116}{19579138}{27690495}
\pgfsyspdfmark {pgfid115}{4736286}{50644704}
\pgfsyspdfmark {pgfid118}{19579138}{27690495}
\pgfsyspdfmark {pgfid117}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.1}{\ignorespaces FPGA Architecture Overview : Early v/s Modern\blx@tocontentsinit {0}\cite {boutros2021fpga}}}{15}{figure.2.1}\protected@file@percent }
\newlabel{fig:fpga architecture}{{2.1}{15}{FPGA Architecture Overview : Early v/s Modern\cite {boutros2021fpga}}{figure.2.1}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.2}{\ignorespaces Transistor Implementation of a 4-LUT\blx@tocontentsinit {0}\cite {boutros2021fpga}}}{15}{figure.2.2}\protected@file@percent }
\newlabel{fig:4-lut transistor}{{2.2}{15}{Transistor Implementation of a 4-LUT\cite {boutros2021fpga}}{figure.2.2}{}}
\citation{funda-fpga-arch-2}
\abx@aux@cite{0}{funda-fpga-arch-2}
\abx@aux@segm{0}{0}{funda-fpga-arch-2}
\citation{funda-fpga-arch-3}
\abx@aux@cite{0}{funda-fpga-arch-3}
\abx@aux@segm{0}{0}{funda-fpga-arch-3}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\pgfsyspdfmark {pgfid120}{19579138}{27690495}
\pgfsyspdfmark {pgfid119}{4736286}{50644704}
\pgfsyspdfmark {pgfid122}{19579138}{27690495}
\pgfsyspdfmark {pgfid121}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.3}{\ignorespaces LAB Internal Architecture\blx@tocontentsinit {0}\cite {boutros2021fpga}}}{16}{figure.2.3}\protected@file@percent }
\newlabel{fig:lab internal architecture}{{2.3}{16}{LAB Internal Architecture\cite {boutros2021fpga}}{figure.2.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Programmable Routing Architecture}{16}{subsection.2.1.2}\protected@file@percent }
\citation{funda-fpga-arch-4}
\abx@aux@cite{0}{funda-fpga-arch-4}
\abx@aux@segm{0}{0}{funda-fpga-arch-4}
\citation{boutros2021fpga}
\abx@aux@cite{0}{boutros2021fpga}
\abx@aux@segm{0}{0}{boutros2021fpga}
\citation{funda-fpga-arch-5}
\abx@aux@cite{0}{funda-fpga-arch-5}
\abx@aux@segm{0}{0}{funda-fpga-arch-5}
\citation{funda-fpga-arch-6}
\abx@aux@cite{0}{funda-fpga-arch-6}
\abx@aux@segm{0}{0}{funda-fpga-arch-6}
\citation{funda-fpga-arch-7}
\abx@aux@cite{0}{funda-fpga-arch-7}
\abx@aux@segm{0}{0}{funda-fpga-arch-7}
\pgfsyspdfmark {pgfid124}{19579138}{27690495}
\pgfsyspdfmark {pgfid123}{4736286}{50644704}
\pgfsyspdfmark {pgfid126}{19579138}{27690495}
\pgfsyspdfmark {pgfid125}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.4}{\ignorespaces Island Style Programmable Routing Architecture\blx@tocontentsinit {0}\cite {boutros2021fpga}}}{17}{figure.2.4}\protected@file@percent }
\newlabel{fig:island style routing architecture}{{2.4}{17}{Island Style Programmable Routing Architecture\cite {boutros2021fpga}}{figure.2.4}{}}
\citation{funda-fpga-arch-8}
\abx@aux@cite{0}{funda-fpga-arch-8}
\abx@aux@segm{0}{0}{funda-fpga-arch-8}
\citation{funda-fpga-arch-9}
\abx@aux@cite{0}{funda-fpga-arch-9}
\abx@aux@segm{0}{0}{funda-fpga-arch-9}
\citation{funda-fpga-arch-10}
\abx@aux@cite{0}{funda-fpga-arch-10}
\abx@aux@segm{0}{0}{funda-fpga-arch-10}
\citation{funda-fpga-arch-11}
\abx@aux@cite{0}{funda-fpga-arch-11}
\abx@aux@segm{0}{0}{funda-fpga-arch-11}
\citation{funda-fpga-arch-12}
\abx@aux@cite{0}{funda-fpga-arch-12}
\abx@aux@segm{0}{0}{funda-fpga-arch-12}
\pgfsyspdfmark {pgfid128}{19579138}{27690495}
\pgfsyspdfmark {pgfid127}{4736286}{50644704}
\pgfsyspdfmark {pgfid130}{19579138}{27690495}
\pgfsyspdfmark {pgfid129}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}Embedded Arithmetic and Carry Chains}{18}{subsection.2.1.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.4}On Chip Memory: BRAM and LUT-RAM}{18}{subsection.2.1.4}\protected@file@percent }
\citation{funda-fpga-arch-13}
\abx@aux@cite{0}{funda-fpga-arch-13}
\abx@aux@segm{0}{0}{funda-fpga-arch-13}
\pgfsyspdfmark {pgfid132}{19579138}{27690495}
\pgfsyspdfmark {pgfid131}{4736286}{50644704}
\pgfsyspdfmark {pgfid134}{19579138}{27690495}
\pgfsyspdfmark {pgfid133}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.5}DSP Hard Blocks}{19}{subsection.2.1.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.6}Programmable IO Blocks}{19}{subsection.2.1.6}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Target FPGA Architectures Used in the Study}{19}{section.2.2}\protected@file@percent }
\citation{target-arch-1}
\abx@aux@cite{0}{target-arch-1}
\abx@aux@segm{0}{0}{target-arch-1}
\citation{target-arch-2}
\abx@aux@cite{0}{target-arch-2}
\abx@aux@segm{0}{0}{target-arch-2}
\pgfsyspdfmark {pgfid136}{19579138}{27690495}
\pgfsyspdfmark {pgfid135}{4736286}{50644704}
\pgfsyspdfmark {pgfid138}{19579138}{27690495}
\pgfsyspdfmark {pgfid137}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}Intel Stratix-10-like Architecture}{20}{subsection.2.2.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}4-bit Single Carry Chain Architecture}{20}{subsection.2.2.2}\protected@file@percent }
\citation{target-arch-2}
\abx@aux@cite{0}{target-arch-2}
\abx@aux@segm{0}{0}{target-arch-2}
\pgfsyspdfmark {pgfid140}{19579138}{27690495}
\pgfsyspdfmark {pgfid139}{4736286}{50644704}
\pgfsyspdfmark {pgfid142}{19579138}{27690495}
\pgfsyspdfmark {pgfid141}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}4-bit Double Carry Chain Architecture}{21}{subsection.2.2.3}\protected@file@percent }
\pgfsyspdfmark {pgfid144}{19579138}{27690495}
\pgfsyspdfmark {pgfid143}{4736286}{50644704}
\pgfsyspdfmark {pgfid146}{19579138}{27690495}
\pgfsyspdfmark {pgfid145}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.4}Summary of Architectural Differences}{22}{subsection.2.2.4}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.1}{\ignorespaces FPGA Architectural Differences between Test Architectures}}{22}{table.2.1}\protected@file@percent }
\newlabel{tab:fpga architectural differences between test architectures}{{2.1}{22}{FPGA Architectural Differences between Test Architectures}{table.2.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}HDL Benchmarks Employed in the Study}{22}{section.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}2-Level Adder Trees}{22}{subsection.2.3.1}\protected@file@percent }
\pgfsyspdfmark {pgfid148}{19579138}{27690495}
\pgfsyspdfmark {pgfid147}{4736286}{50644704}
\pgfsyspdfmark {pgfid150}{19579138}{27690495}
\pgfsyspdfmark {pgfid149}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}3-Level Adder Trees}{23}{subsection.2.3.2}\protected@file@percent }
\pgfsyspdfmark {pgfid152}{19579138}{27690495}
\pgfsyspdfmark {pgfid151}{4736286}{50644704}
\pgfsyspdfmark {pgfid154}{19579138}{27690495}
\pgfsyspdfmark {pgfid153}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.3}Unpipelined FIR Filter with Hardblock Multipliers}{24}{subsection.2.3.3}\protected@file@percent }
\pgfsyspdfmark {pgfid156}{19579138}{27690495}
\pgfsyspdfmark {pgfid155}{4736286}{50644704}
\pgfsyspdfmark {pgfid158}{19579138}{27690495}
\pgfsyspdfmark {pgfid157}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.4}Pipelined FIR Filter with Hardblock Multipliers}{25}{subsection.2.3.4}\protected@file@percent }
\pgfsyspdfmark {pgfid160}{19579138}{27690495}
\pgfsyspdfmark {pgfid159}{4736286}{50644704}
\pgfsyspdfmark {pgfid162}{19579138}{27690495}
\pgfsyspdfmark {pgfid161}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.5}Unpipelined FIR Filter with Carry Chains}{26}{subsection.2.3.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.6}Pipelined FIR Filter on Carry Chains}{26}{subsection.2.3.6}\protected@file@percent }
\pgfsyspdfmark {pgfid164}{19579138}{27690495}
\pgfsyspdfmark {pgfid163}{4736286}{50644704}
\pgfsyspdfmark {pgfid166}{19579138}{27690495}
\pgfsyspdfmark {pgfid165}{4736286}{50644704}
\citation{arch-benchmark-metrics-1}
\abx@aux@cite{0}{arch-benchmark-metrics-1}
\abx@aux@segm{0}{0}{arch-benchmark-metrics-1}
\citation{arch-benchmark-metrics-2}
\abx@aux@cite{0}{arch-benchmark-metrics-2}
\abx@aux@segm{0}{0}{arch-benchmark-metrics-2}
\pgfsyspdfmark {pgfid168}{19579138}{27690495}
\pgfsyspdfmark {pgfid167}{4736286}{50644704}
\pgfsyspdfmark {pgfid170}{19579138}{27690495}
\pgfsyspdfmark {pgfid169}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Architecture-Benchmark Evaluation Metrics}{28}{section.2.4}\protected@file@percent }
\citation{vtr-toolchain-1}
\abx@aux@cite{0}{vtr-toolchain-1}
\abx@aux@segm{0}{0}{vtr-toolchain-1}
\citation{target-arch-2}
\abx@aux@cite{0}{target-arch-2}
\abx@aux@segm{0}{0}{target-arch-2}
\citation{vtr-toolchain-1}
\abx@aux@cite{0}{vtr-toolchain-1}
\abx@aux@segm{0}{0}{vtr-toolchain-1}
\citation{vtr-toolchain-2}
\abx@aux@cite{0}{vtr-toolchain-2}
\abx@aux@segm{0}{0}{vtr-toolchain-2}
\citation{vtr-toolchain-3}
\abx@aux@cite{0}{vtr-toolchain-3}
\abx@aux@segm{0}{0}{vtr-toolchain-3}
\citation{vtr-toolchain-4}
\abx@aux@cite{0}{vtr-toolchain-4}
\abx@aux@segm{0}{0}{vtr-toolchain-4}
\pgfsyspdfmark {pgfid172}{19579138}{27690495}
\pgfsyspdfmark {pgfid171}{4736286}{50644704}
\pgfsyspdfmark {pgfid174}{19579138}{27690495}
\pgfsyspdfmark {pgfid173}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.5}VTR Toolchain}{29}{section.2.5}\protected@file@percent }
\citation{vtr-toolchain-5}
\abx@aux@cite{0}{vtr-toolchain-5}
\abx@aux@segm{0}{0}{vtr-toolchain-5}
\pgfsyspdfmark {pgfid176}{19579138}{27690495}
\pgfsyspdfmark {pgfid175}{4736286}{50644704}
\pgfsyspdfmark {pgfid178}{19579138}{27690495}
\pgfsyspdfmark {pgfid177}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.5}{\ignorespaces VTR CAD Flow\blx@tocontentsinit {0}\cite {vtr-toolchain-1}}}{30}{figure.2.5}\protected@file@percent }
\newlabel{fig:vtr cad flow}{{2.5}{30}{VTR CAD Flow\cite {vtr-toolchain-1}}{figure.2.5}{}}
\citation{pca-1}
\abx@aux@cite{0}{pca-1}
\abx@aux@segm{0}{0}{pca-1}
\citation{pca-2}
\abx@aux@cite{0}{pca-2}
\abx@aux@segm{0}{0}{pca-2}
\citation{pca-3}
\abx@aux@cite{0}{pca-3}
\abx@aux@segm{0}{0}{pca-3}
\pgfsyspdfmark {pgfid180}{19579138}{27690495}
\pgfsyspdfmark {pgfid179}{4736286}{50644704}
\pgfsyspdfmark {pgfid182}{19579138}{27690495}
\pgfsyspdfmark {pgfid181}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.6}Principal Component Analysis (PCA)}{31}{section.2.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.6.1}Introduction and Evaluation Metrics}{31}{subsection.2.6.1}\protected@file@percent }
\pgfsyspdfmark {pgfid184}{19579138}{27690495}
\pgfsyspdfmark {pgfid183}{4736286}{50644704}
\pgfsyspdfmark {pgfid186}{19579138}{27690495}
\pgfsyspdfmark {pgfid185}{4736286}{50644704}
\citation{pca-4}
\abx@aux@cite{0}{pca-4}
\abx@aux@segm{0}{0}{pca-4}
\pgfsyspdfmark {pgfid188}{19579138}{27690495}
\pgfsyspdfmark {pgfid187}{4736286}{50644704}
\pgfsyspdfmark {pgfid190}{19579138}{27690495}
\pgfsyspdfmark {pgfid189}{4736286}{50644704}
\newlabel{eq:equation_1}{{2.1}{33}{Introduction and Evaluation Metrics}{equation.2.6.1}{}}
\newlabel{eq:equation_3}{{2.2}{33}{Introduction and Evaluation Metrics}{equation.2.6.2}{}}
\citation{pca-5}
\abx@aux@cite{0}{pca-5}
\abx@aux@segm{0}{0}{pca-5}
\pgfsyspdfmark {pgfid192}{19579138}{27690495}
\pgfsyspdfmark {pgfid191}{4736286}{50644704}
\pgfsyspdfmark {pgfid194}{19579138}{27690495}
\pgfsyspdfmark {pgfid193}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.6.2}Case Study on Principal Component Analysis}{34}{subsection.2.6.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {2.2}{\ignorespaces Summary-Original Features}}{34}{table.2.2}\protected@file@percent }
\newlabel{summary of original features}{{2.2}{34}{Summary-Original Features}{table.2.2}{}}
\newlabel{tab:summary of original features}{{2.2}{34}{Summary-Original Features}{table.2.2}{}}
\pgfsyspdfmark {pgfid196}{19579138}{27690495}
\pgfsyspdfmark {pgfid195}{4736286}{50644704}
\pgfsyspdfmark {pgfid198}{19579138}{27690495}
\pgfsyspdfmark {pgfid197}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.6}{\ignorespaces Covariance Matrix}}{35}{figure.2.6}\protected@file@percent }
\newlabel{the covariance matrix}{{2.6}{35}{Covariance Matrix}{figure.2.6}{}}
\pgfsyspdfmark {pgfid200}{19579138}{27690495}
\pgfsyspdfmark {pgfid199}{4736286}{50644704}
\pgfsyspdfmark {pgfid202}{19579138}{27690495}
\pgfsyspdfmark {pgfid201}{4736286}{50644704}
\@writefile{lot}{\contentsline {table}{\numberline {2.3}{\ignorespaces Eigenvalues of Covariance Matrix}}{36}{table.2.3}\protected@file@percent }
\newlabel{tab:eigenvalues of covariance matrix}{{2.3}{36}{Eigenvalues of Covariance Matrix}{table.2.3}{}}
\newlabel{table:3}{{2.3}{36}{Eigenvalues of Covariance Matrix}{table.2.3}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.4}{\ignorespaces Variance and cumulative ratios}}{36}{table.2.4}\protected@file@percent }
\newlabel{table:4}{{2.4}{36}{Variance and cumulative ratios}{table.2.4}{}}
\newlabel{variance contribution ratio of the principal components}{{2.4}{36}{Variance and cumulative ratios}{table.2.4}{}}
\citation{mm-technique-1}
\abx@aux@cite{0}{mm-technique-1}
\abx@aux@segm{0}{0}{mm-technique-1}
\citation{svd_architecture-4}
\abx@aux@cite{0}{svd_architecture-4}
\abx@aux@segm{0}{0}{svd_architecture-4}
\pgfsyspdfmark {pgfid204}{19579138}{27690495}
\pgfsyspdfmark {pgfid203}{4736286}{50644704}
\pgfsyspdfmark {pgfid206}{19579138}{27690495}
\pgfsyspdfmark {pgfid205}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.7}{\ignorespaces PCA Ratio Plot}}{37}{figure.2.7}\protected@file@percent }
\newlabel{pca ratio plot}{{2.7}{37}{PCA Ratio Plot}{figure.2.7}{}}
\@writefile{lot}{\contentsline {table}{\numberline {2.5}{\ignorespaces PCA Processed Table : First 5 records}}{37}{table.2.5}\protected@file@percent }
\newlabel{table:5}{{2.5}{37}{PCA Processed Table : First 5 records}{table.2.5}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.7}Matrix Multiplication Techniques on Hardware}{37}{section.2.7}\protected@file@percent }
\citation{mm-techniques-2}
\abx@aux@cite{0}{mm-techniques-2}
\abx@aux@segm{0}{0}{mm-techniques-2}
\citation{mm-techniques-3}
\abx@aux@cite{0}{mm-techniques-3}
\abx@aux@segm{0}{0}{mm-techniques-3}
\citation{mm-techniques-4}
\abx@aux@cite{0}{mm-techniques-4}
\abx@aux@segm{0}{0}{mm-techniques-4}
\citation{mm-techniques-5}
\abx@aux@cite{0}{mm-techniques-5}
\abx@aux@segm{0}{0}{mm-techniques-5}
\pgfsyspdfmark {pgfid208}{19579138}{27690495}
\pgfsyspdfmark {pgfid207}{4736286}{50644704}
\pgfsyspdfmark {pgfid210}{19579138}{27690495}
\pgfsyspdfmark {pgfid209}{4736286}{50644704}
\citation{svd_architecture-6}
\abx@aux@cite{0}{svd_architecture-6}
\abx@aux@segm{0}{0}{svd_architecture-6}
\pgfsyspdfmark {pgfid212}{19579138}{27690495}
\pgfsyspdfmark {pgfid211}{4736286}{50644704}
\pgfsyspdfmark {pgfid214}{19579138}{27690495}
\pgfsyspdfmark {pgfid213}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.8}{\ignorespaces Systolic Array Architecture}}{39}{figure.2.8}\protected@file@percent }
\newlabel{fig:systolic-array}{{2.8}{39}{Systolic Array Architecture}{figure.2.8}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.8}Singular Value Decomposition on Hardware}{39}{section.2.8}\protected@file@percent }
\citation{svd-hardware-1}
\abx@aux@cite{0}{svd-hardware-1}
\abx@aux@segm{0}{0}{svd-hardware-1}
\citation{svd-hardware-2}
\abx@aux@cite{0}{svd-hardware-2}
\abx@aux@segm{0}{0}{svd-hardware-2}
\citation{svd-hardware-3}
\abx@aux@cite{0}{svd-hardware-3}
\abx@aux@segm{0}{0}{svd-hardware-3}
\citation{svd-hardware-4}
\abx@aux@cite{0}{svd-hardware-4}
\abx@aux@segm{0}{0}{svd-hardware-4}
\pgfsyspdfmark {pgfid216}{19579138}{27690495}
\pgfsyspdfmark {pgfid215}{4736286}{50644704}
\pgfsyspdfmark {pgfid218}{19579138}{27690495}
\pgfsyspdfmark {pgfid217}{4736286}{50644704}
\pgfsyspdfmark {pgfid220}{19579138}{27690495}
\pgfsyspdfmark {pgfid219}{4736286}{50644704}
\pgfsyspdfmark {pgfid222}{19579138}{27690495}
\pgfsyspdfmark {pgfid221}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.8.1}Jacobi Eigenvalue Decomposition}{41}{subsection.2.8.1}\protected@file@percent }
\citation{svd-hardware-5}
\abx@aux@cite{0}{svd-hardware-5}
\abx@aux@segm{0}{0}{svd-hardware-5}
\citation{cordic-3}
\abx@aux@cite{0}{cordic-3}
\abx@aux@segm{0}{0}{cordic-3}
\citation{cordic-1}
\abx@aux@cite{0}{cordic-1}
\abx@aux@segm{0}{0}{cordic-1}
\pgfsyspdfmark {pgfid224}{19579138}{27690495}
\pgfsyspdfmark {pgfid223}{4736286}{50644704}
\pgfsyspdfmark {pgfid226}{19579138}{27690495}
\pgfsyspdfmark {pgfid225}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.9}Introduction to CORDICs}{42}{section.2.9}\protected@file@percent }
\citation{cordic-2}
\abx@aux@cite{0}{cordic-2}
\abx@aux@segm{0}{0}{cordic-2}
\pgfsyspdfmark {pgfid228}{19579138}{27690495}
\pgfsyspdfmark {pgfid227}{4736286}{50644704}
\pgfsyspdfmark {pgfid230}{19579138}{27690495}
\pgfsyspdfmark {pgfid229}{4736286}{50644704}
\newlabel{eq:equation_3}{{2.3}{43}{Introduction to CORDICs}{equation.2.9.3}{}}
\newlabel{eq:equation_3}{{2.4}{43}{Introduction to CORDICs}{equation.2.9.4}{}}
\newlabel{eq:equation_3}{{2.5}{43}{Introduction to CORDICs}{equation.2.9.5}{}}
\@writefile{lof}{\contentsline {figure}{\numberline {2.9}{\ignorespaces CORDIC Rotation}}{43}{figure.2.9}\protected@file@percent }
\newlabel{cordic rotation}{{2.9}{43}{CORDIC Rotation}{figure.2.9}{}}
\citation{cache-1}
\abx@aux@cite{0}{cache-1}
\abx@aux@segm{0}{0}{cache-1}
\pgfsyspdfmark {pgfid232}{19579138}{27690495}
\pgfsyspdfmark {pgfid231}{4736286}{50644704}
\pgfsyspdfmark {pgfid234}{19579138}{27690495}
\pgfsyspdfmark {pgfid233}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.10}{\ignorespaces Architecture of a Direct-Mapped Cache}}{44}{figure.2.10}\protected@file@percent }
\newlabel{fig:direct-mapped-cache-arch}{{2.10}{44}{Architecture of a Direct-Mapped Cache}{figure.2.10}{}}
\@writefile{toc}{\contentsline {section}{\numberline {2.10}Cache Architecture and Modeling}{44}{section.2.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.10.1}Direct Mapped Caches}{44}{subsection.2.10.1}\protected@file@percent }
\citation{cache-3}
\abx@aux@cite{0}{cache-3}
\abx@aux@segm{0}{0}{cache-3}
\citation{cache-3}
\abx@aux@cite{0}{cache-3}
\abx@aux@segm{0}{0}{cache-3}
\citation{cache-4}
\abx@aux@cite{0}{cache-4}
\abx@aux@segm{0}{0}{cache-4}
\pgfsyspdfmark {pgfid236}{19579138}{27690495}
\pgfsyspdfmark {pgfid235}{4736286}{50644704}
\pgfsyspdfmark {pgfid238}{19579138}{27690495}
\pgfsyspdfmark {pgfid237}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.10.2}Cache Write Miss Policies}{45}{subsection.2.10.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Write-Allocate Write-Miss Policy}{45}{section*.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Write-Around Write-Miss Policy}{45}{section*.6}\protected@file@percent }
\citation{cache-5}
\abx@aux@cite{0}{cache-5}
\abx@aux@segm{0}{0}{cache-5}
\citation{cache-6}
\abx@aux@cite{0}{cache-6}
\abx@aux@segm{0}{0}{cache-6}
\citation{cache-7}
\abx@aux@cite{0}{cache-7}
\abx@aux@segm{0}{0}{cache-7}
\citation{cache-8}
\abx@aux@cite{0}{cache-8}
\abx@aux@segm{0}{0}{cache-8}
\pgfsyspdfmark {pgfid240}{19579138}{27690495}
\pgfsyspdfmark {pgfid239}{4736286}{50644704}
\pgfsyspdfmark {pgfid242}{19579138}{27690495}
\pgfsyspdfmark {pgfid241}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.10.3}Cache Modeling Benchmarks}{46}{subsection.2.10.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{LINPACK SAXPY Benchmark}{46}{section*.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Livermore Benchmark}{46}{section*.8}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.10.4}CACTI Cache Modeler}{46}{subsection.2.10.4}\protected@file@percent }
\pgfsyspdfmark {pgfid244}{19579138}{27690495}
\pgfsyspdfmark {pgfid243}{4736286}{50644704}
\pgfsyspdfmark {pgfid246}{19579138}{27690495}
\pgfsyspdfmark {pgfid245}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.11}FPGA Design Flow}{47}{section.2.11}\protected@file@percent }
\pgfsyspdfmark {pgfid248}{19579138}{27690495}
\pgfsyspdfmark {pgfid247}{4736286}{50644704}
\pgfsyspdfmark {pgfid250}{19579138}{27690495}
\pgfsyspdfmark {pgfid249}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {2.11}{\ignorespaces FPGA Design Flow}}{48}{figure.2.11}\protected@file@percent }
\newlabel{fig:fpga-design-flow}{{2.11}{48}{FPGA Design Flow}{figure.2.11}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.1}RTL Entry}{48}{subsection.2.11.1}\protected@file@percent }
\pgfsyspdfmark {pgfid252}{19579138}{27690495}
\pgfsyspdfmark {pgfid251}{4736286}{50644704}
\pgfsyspdfmark {pgfid254}{19579138}{27690495}
\pgfsyspdfmark {pgfid253}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.2}Behavioural Simulation}{49}{subsection.2.11.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.3}Synthesis}{49}{subsection.2.11.3}\protected@file@percent }
\pgfsyspdfmark {pgfid256}{19579138}{27690495}
\pgfsyspdfmark {pgfid255}{4736286}{50644704}
\pgfsyspdfmark {pgfid258}{19579138}{27690495}
\pgfsyspdfmark {pgfid257}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.4}Post Synthesis Simulation}{50}{subsection.2.11.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.5}Implementation}{50}{subsection.2.11.5}\protected@file@percent }
\citation{fpga-flow-1}
\abx@aux@cite{0}{fpga-flow-1}
\abx@aux@segm{0}{0}{fpga-flow-1}
\pgfsyspdfmark {pgfid260}{19579138}{27690495}
\pgfsyspdfmark {pgfid259}{4736286}{50644704}
\pgfsyspdfmark {pgfid262}{19579138}{27690495}
\pgfsyspdfmark {pgfid261}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.6}Post Implementation Simulation}{51}{subsection.2.11.6}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.7}Xilinx Design Constraints}{51}{subsection.2.11.7}\protected@file@percent }
\citation{asic-3}
\abx@aux@cite{0}{asic-3}
\abx@aux@segm{0}{0}{asic-3}
\citation{asic-1}
\abx@aux@cite{0}{asic-1}
\abx@aux@segm{0}{0}{asic-1}
\citation{asic-2}
\abx@aux@cite{0}{asic-2}
\abx@aux@segm{0}{0}{asic-2}
\pgfsyspdfmark {pgfid264}{19579138}{27690495}
\pgfsyspdfmark {pgfid263}{4736286}{50644704}
\pgfsyspdfmark {pgfid266}{19579138}{27690495}
\pgfsyspdfmark {pgfid265}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.11.8}Bitstream Generation}{52}{subsection.2.11.8}\protected@file@percent }
\citation{asic-1}
\abx@aux@cite{0}{asic-1}
\abx@aux@segm{0}{0}{asic-1}
\pgfsyspdfmark {pgfid268}{19579138}{27690495}
\pgfsyspdfmark {pgfid267}{4736286}{50644704}
\pgfsyspdfmark {pgfid270}{19579138}{27690495}
\pgfsyspdfmark {pgfid269}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {2.12}ASIC Design Flow on Openlane and OpenRAM}{53}{section.2.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {2.12.1}Openlane Architecture and Flow}{53}{subsection.2.12.1}\protected@file@percent }
\@writefile{lof}{\contentsline {figure}{\numberline {2.12}{\ignorespaces ASIC Openlane Flow\blx@tocontentsinit {0}\cite {asic-1}}}{53}{figure.2.12}\protected@file@percent }
\newlabel{fig:openlane-flow}{{2.12}{53}{ASIC Openlane Flow\cite {asic-1}}{figure.2.12}{}}
\pgfsyspdfmark {pgfid272}{19579138}{27690495}
\pgfsyspdfmark {pgfid271}{4736286}{50644704}
\pgfsyspdfmark {pgfid274}{19579138}{27690495}
\pgfsyspdfmark {pgfid273}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.12.2}OpenRAM Integration}{54}{subsection.2.12.2}\protected@file@percent }
\pgfsyspdfmark {pgfid276}{19579138}{27690495}
\pgfsyspdfmark {pgfid275}{4736286}{50644704}
\pgfsyspdfmark {pgfid278}{19579138}{27690495}
\pgfsyspdfmark {pgfid277}{4736286}{50644704}
\pgfsyspdfmark {pgfid280}{19579138}{27690495}
\pgfsyspdfmark {pgfid279}{4736286}{50644704}
\pgfsyspdfmark {pgfid282}{19579138}{27690495}
\pgfsyspdfmark {pgfid281}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Design Methodology}{56}{chapter.3}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\pgfsyspdfmark {pgfid284}{19579138}{27690495}
\pgfsyspdfmark {pgfid283}{4736286}{50644704}
\pgfsyspdfmark {pgfid286}{19579138}{27690495}
\pgfsyspdfmark {pgfid285}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Specifications of FPGA Architectural Exploration}{57}{section.3.1}\protected@file@percent }
\pgfsyspdfmark {pgfid288}{19579138}{27690495}
\pgfsyspdfmark {pgfid287}{4736286}{50644704}
\pgfsyspdfmark {pgfid290}{19579138}{27690495}
\pgfsyspdfmark {pgfid289}{4736286}{50644704}
\pgfsyspdfmark {pgfid292}{19579138}{27690495}
\pgfsyspdfmark {pgfid291}{4736286}{50644704}
\pgfsyspdfmark {pgfid294}{19579138}{27690495}
\pgfsyspdfmark {pgfid293}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}FPGA Architectural Modeling in VTR}{59}{section.3.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.1}CLB Architecture and Carry Chain Design}{59}{subsection.3.2.1}\protected@file@percent }
\pgfsyspdfmark {pgfid296}{19579138}{27690495}
\pgfsyspdfmark {pgfid295}{4736286}{50644704}
\pgfsyspdfmark {pgfid298}{19579138}{27690495}
\pgfsyspdfmark {pgfid297}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.2}Routing and Interconnects}{60}{subsection.3.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.3}Hardblocks and Memory Modeling}{60}{subsection.3.2.3}\protected@file@percent }
\pgfsyspdfmark {pgfid300}{19579138}{27690495}
\pgfsyspdfmark {pgfid299}{4736286}{50644704}
\pgfsyspdfmark {pgfid302}{19579138}{27690495}
\pgfsyspdfmark {pgfid301}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Methodology for FPGA Architectural Exploration using VTR}{61}{section.3.3}\protected@file@percent }
\pgfsyspdfmark {pgfid304}{19579138}{27690495}
\pgfsyspdfmark {pgfid303}{4736286}{50644704}
\pgfsyspdfmark {pgfid306}{19579138}{27690495}
\pgfsyspdfmark {pgfid305}{4736286}{50644704}
\pgfsyspdfmark {pgfid308}{19579138}{27690495}
\pgfsyspdfmark {pgfid307}{4736286}{50644704}
\pgfsyspdfmark {pgfid310}{19579138}{27690495}
\pgfsyspdfmark {pgfid309}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {3.4}FPGA Analysis Metrics Equations}{63}{section.3.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.1}Operational Frequency}{63}{subsection.3.4.1}\protected@file@percent }
\newlabel{eq:operational_Frequency_vtr}{{3.1}{63}{Operational Frequency}{equation.3.4.1}{}}
\newlabel{eq:operational_Frequency_vtr_mhz}{{3.2}{63}{Operational Frequency}{equation.3.4.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.2}Critical Path Delay}{63}{subsection.3.4.2}\protected@file@percent }
\pgfsyspdfmark {pgfid312}{19579138}{27690495}
\pgfsyspdfmark {pgfid311}{4736286}{50644704}
\pgfsyspdfmark {pgfid314}{19579138}{27690495}
\pgfsyspdfmark {pgfid313}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.4.3}Area in MWTA Units}{64}{subsection.3.4.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {3.5}Architecture of the Manojavam Accelerator}{64}{section.3.5}\protected@file@percent }
\citation{chap3-2}
\abx@aux@cite{0}{chap3-2}
\abx@aux@segm{0}{0}{chap3-2}
\pgfsyspdfmark {pgfid316}{19579138}{27690495}
\pgfsyspdfmark {pgfid315}{4736286}{50644704}
\pgfsyspdfmark {pgfid318}{19579138}{27690495}
\pgfsyspdfmark {pgfid317}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {3.1}{\ignorespaces High Level Architecture of Manojavam}}{65}{figure.3.1}\protected@file@percent }
\newlabel{fig:manojavam high level architecture}{{3.1}{65}{High Level Architecture of Manojavam}{figure.3.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.6}Matrix Multiplication Engine}{65}{section.3.6}\protected@file@percent }
\citation{chap3-1}
\abx@aux@cite{0}{chap3-1}
\abx@aux@segm{0}{0}{chap3-1}
\pgfsyspdfmark {pgfid320}{19579138}{27690495}
\pgfsyspdfmark {pgfid319}{4736286}{50644704}
\pgfsyspdfmark {pgfid322}{19579138}{27690495}
\pgfsyspdfmark {pgfid321}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {3.2}{\ignorespaces Illustration of Tiled Matrix Multiplication}}{66}{figure.3.2}\protected@file@percent }
\newlabel{fig:tiled-MM}{{3.2}{66}{Illustration of Tiled Matrix Multiplication}{figure.3.2}{}}
\pgfsyspdfmark {pgfid324}{19579138}{27690495}
\pgfsyspdfmark {pgfid323}{4736286}{50644704}
\pgfsyspdfmark {pgfid326}{19579138}{27690495}
\pgfsyspdfmark {pgfid325}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {3.3}{\ignorespaces Systolic Operand Setup by Matrix Padding Units}}{67}{figure.3.3}\protected@file@percent }
\newlabel{fig:systolic_array_setup}{{3.3}{67}{Systolic Operand Setup by Matrix Padding Units}{figure.3.3}{}}
\pgfsyspdfmark {pgfid328}{19579138}{27690495}
\pgfsyspdfmark {pgfid327}{4736286}{50644704}
\pgfsyspdfmark {pgfid330}{19579138}{27690495}
\pgfsyspdfmark {pgfid329}{4736286}{50644704}
\pgfsyspdfmark {pgfid332}{19579138}{27690495}
\pgfsyspdfmark {pgfid331}{4736286}{50644704}
\pgfsyspdfmark {pgfid334}{19579138}{27690495}
\pgfsyspdfmark {pgfid333}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {3.4}{\ignorespaces Jacobian Unit Architecture}}{69}{figure.3.4}\protected@file@percent }
\newlabel{fig:jacobian unit architecture}{{3.4}{69}{Jacobian Unit Architecture}{figure.3.4}{}}
\@writefile{toc}{\contentsline {section}{\numberline {3.7}Jacobian Unit Architecture}{69}{section.3.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.7.1}Data Lookup Engine (DLE)}{69}{subsection.3.7.1}\protected@file@percent }
\pgfsyspdfmark {pgfid336}{19579138}{27690495}
\pgfsyspdfmark {pgfid335}{4736286}{50644704}
\pgfsyspdfmark {pgfid338}{19579138}{27690495}
\pgfsyspdfmark {pgfid337}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.7.2}CORDIC Kernels}{70}{subsection.3.7.2}\protected@file@percent }
\newlabel{eq:rotation-angle-equation}{{3.5}{70}{CORDIC Kernels}{equation.3.7.5}{}}
\pgfsyspdfmark {pgfid340}{19579138}{27690495}
\pgfsyspdfmark {pgfid339}{4736286}{50644704}
\pgfsyspdfmark {pgfid342}{19579138}{27690495}
\pgfsyspdfmark {pgfid341}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.7.3}Givens Engine}{71}{subsection.3.7.3}\protected@file@percent }
\pgfsyspdfmark {pgfid344}{19579138}{27690495}
\pgfsyspdfmark {pgfid343}{4736286}{50644704}
\pgfsyspdfmark {pgfid346}{19579138}{27690495}
\pgfsyspdfmark {pgfid345}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {3.8}Cache Subsystem}{72}{section.3.8}\protected@file@percent }
\pgfsyspdfmark {pgfid348}{19579138}{27690495}
\pgfsyspdfmark {pgfid347}{4736286}{50644704}
\pgfsyspdfmark {pgfid350}{19579138}{27690495}
\pgfsyspdfmark {pgfid349}{4736286}{50644704}
\pgfsyspdfmark {pgfid352}{19579138}{27690495}
\pgfsyspdfmark {pgfid351}{4736286}{50644704}
\pgfsyspdfmark {pgfid354}{19579138}{27690495}
\pgfsyspdfmark {pgfid353}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {3.9}Controller Design and Hierarchy}{74}{section.3.9}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.9.1}Top-Level Controller}{74}{subsection.3.9.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.9.2}LHS Shared Cache Controller}{74}{subsection.3.9.2}\protected@file@percent }
\pgfsyspdfmark {pgfid356}{19579138}{27690495}
\pgfsyspdfmark {pgfid355}{4736286}{50644704}
\pgfsyspdfmark {pgfid358}{19579138}{27690495}
\pgfsyspdfmark {pgfid357}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.9.3}Private RHS Cache Controller Complex}{75}{subsection.3.9.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {3.9.4}Jacobian Controller}{75}{subsection.3.9.4}\protected@file@percent }
\pgfsyspdfmark {pgfid360}{19579138}{27690495}
\pgfsyspdfmark {pgfid359}{4736286}{50644704}
\pgfsyspdfmark {pgfid362}{19579138}{27690495}
\pgfsyspdfmark {pgfid361}{4736286}{50644704}
\pgfsyspdfmark {pgfid364}{19579138}{27690495}
\pgfsyspdfmark {pgfid363}{4736286}{50644704}
\pgfsyspdfmark {pgfid366}{19579138}{27690495}
\pgfsyspdfmark {pgfid365}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Implementation}{77}{chapter.4}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\pgfsyspdfmark {pgfid368}{19579138}{27690495}
\pgfsyspdfmark {pgfid367}{4736286}{50644704}
\pgfsyspdfmark {pgfid370}{19579138}{27690495}
\pgfsyspdfmark {pgfid369}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Docker Container for VTR}{78}{section.4.1}\protected@file@percent }
\pgfsyspdfmark {pgfid372}{19579138}{27690495}
\pgfsyspdfmark {pgfid371}{4736286}{50644704}
\pgfsyspdfmark {pgfid374}{19579138}{27690495}
\pgfsyspdfmark {pgfid373}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}Architectural Description}{79}{section.4.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.1}Intel Stratix-10 Architecture}{79}{subsection.4.2.1}\protected@file@percent }
\pgfsyspdfmark {pgfid376}{19579138}{27690495}
\pgfsyspdfmark {pgfid375}{4736286}{50644704}
\pgfsyspdfmark {pgfid378}{19579138}{27690495}
\pgfsyspdfmark {pgfid377}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.2}4-Bit Single Carry Chain Architecture}{80}{subsection.4.2.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.3}4-Bit Double Carry Chain Architecture}{80}{subsection.4.2.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Benchmark Creation}{80}{section.4.3}\protected@file@percent }
\pgfsyspdfmark {pgfid380}{19579138}{27690495}
\pgfsyspdfmark {pgfid379}{4736286}{50644704}
\pgfsyspdfmark {pgfid382}{19579138}{27690495}
\pgfsyspdfmark {pgfid381}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.1}Adder Tree Benchmarks}{81}{subsection.4.3.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.2}FIR Filter Benchmarks}{81}{subsection.4.3.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.3.3}Modified FIR Benchmarks with Wallace Tree Multipliers}{81}{subsection.4.3.3}\protected@file@percent }
\pgfsyspdfmark {pgfid384}{19579138}{27690495}
\pgfsyspdfmark {pgfid383}{4736286}{50644704}
\pgfsyspdfmark {pgfid386}{19579138}{27690495}
\pgfsyspdfmark {pgfid385}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.4}Shell Automation Scripts}{82}{section.4.4}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.5}BLIF File Generation using Parmys and ABC}{82}{section.4.5}\protected@file@percent }
\pgfsyspdfmark {pgfid388}{19579138}{27690495}
\pgfsyspdfmark {pgfid387}{4736286}{50644704}
\pgfsyspdfmark {pgfid390}{19579138}{27690495}
\pgfsyspdfmark {pgfid389}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.6}VPR Pack, Place \& Route}{83}{section.4.6}\protected@file@percent }
\pgfsyspdfmark {pgfid392}{19579138}{27690495}
\pgfsyspdfmark {pgfid391}{4736286}{50644704}
\pgfsyspdfmark {pgfid394}{19579138}{27690495}
\pgfsyspdfmark {pgfid393}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.7}Architecture Timing and Area Analysis}{84}{section.4.7}\protected@file@percent }
\citation{chap4-1}
\abx@aux@cite{0}{chap4-1}
\abx@aux@segm{0}{0}{chap4-1}
\pgfsyspdfmark {pgfid396}{19579138}{27690495}
\pgfsyspdfmark {pgfid395}{4736286}{50644704}
\pgfsyspdfmark {pgfid398}{19579138}{27690495}
\pgfsyspdfmark {pgfid397}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.8}Target FPGA Platform for Manojavam}{85}{section.4.8}\protected@file@percent }
\pgfsyspdfmark {pgfid400}{19579138}{27690495}
\pgfsyspdfmark {pgfid399}{4736286}{50644704}
\pgfsyspdfmark {pgfid402}{19579138}{27690495}
\pgfsyspdfmark {pgfid401}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.9}RTL Entry and Behavioral Simulation}{86}{section.4.9}\protected@file@percent }
\citation{chap4-2}
\abx@aux@cite{0}{chap4-2}
\abx@aux@segm{0}{0}{chap4-2}
\pgfsyspdfmark {pgfid404}{19579138}{27690495}
\pgfsyspdfmark {pgfid403}{4736286}{50644704}
\pgfsyspdfmark {pgfid406}{19579138}{27690495}
\pgfsyspdfmark {pgfid405}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.10}Xilinx Design Constraints}{87}{section.4.10}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.10.1}I/O Constraints}{87}{subsection.4.10.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.10.2}Clock Constraints}{87}{subsection.4.10.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.10.3}PBlock Floorplanning Constraints}{87}{subsection.4.10.3}\protected@file@percent }
\pgfsyspdfmark {pgfid408}{19579138}{27690495}
\pgfsyspdfmark {pgfid407}{4736286}{50644704}
\pgfsyspdfmark {pgfid410}{19579138}{27690495}
\pgfsyspdfmark {pgfid409}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.11}Synthesis}{88}{section.4.11}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.11.1}Post Synthesis Simulations}{88}{subsection.4.11.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.11.2}Utilization and Power Reports}{88}{subsection.4.11.2}\protected@file@percent }
\pgfsyspdfmark {pgfid412}{19579138}{27690495}
\pgfsyspdfmark {pgfid411}{4736286}{50644704}
\pgfsyspdfmark {pgfid414}{19579138}{27690495}
\pgfsyspdfmark {pgfid413}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.11.3}Timing Summaries}{89}{subsection.4.11.3}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {4.12}Implementation}{89}{section.4.12}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.12.1}Post Implementation Simulations}{89}{subsection.4.12.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.12.2}Utilization and Power Reports}{89}{subsection.4.12.2}\protected@file@percent }
\pgfsyspdfmark {pgfid416}{19579138}{27690495}
\pgfsyspdfmark {pgfid415}{4736286}{50644704}
\pgfsyspdfmark {pgfid418}{19579138}{27690495}
\pgfsyspdfmark {pgfid417}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {4.13}Openlane ASIC Implementation}{90}{section.4.13}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.1}Openlane RTL Entry and Configuration File}{90}{subsection.4.13.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.2}Integration with SRAM MAcros}{90}{subsection.4.13.2}\protected@file@percent }
\pgfsyspdfmark {pgfid420}{19579138}{27690495}
\pgfsyspdfmark {pgfid419}{4736286}{50644704}
\pgfsyspdfmark {pgfid422}{19579138}{27690495}
\pgfsyspdfmark {pgfid421}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.3}Floorplanning}{91}{subsection.4.13.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.4}Placement}{91}{subsection.4.13.4}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.5}Clock Tree Synthesis (CTS)}{91}{subsection.4.13.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.6}Routing}{91}{subsection.4.13.6}\protected@file@percent }
\pgfsyspdfmark {pgfid424}{19579138}{27690495}
\pgfsyspdfmark {pgfid423}{4736286}{50644704}
\pgfsyspdfmark {pgfid426}{19579138}{27690495}
\pgfsyspdfmark {pgfid425}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.7}Signoff}{92}{subsection.4.13.7}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {4.13.8}Analysis and Reports}{92}{subsection.4.13.8}\protected@file@percent }
\pgfsyspdfmark {pgfid428}{19579138}{27690495}
\pgfsyspdfmark {pgfid427}{4736286}{50644704}
\pgfsyspdfmark {pgfid430}{19579138}{27690495}
\pgfsyspdfmark {pgfid429}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Results \& Discussions}{93}{chapter.5}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\pgfsyspdfmark {pgfid432}{19579138}{27690495}
\pgfsyspdfmark {pgfid431}{4736286}{50644704}
\pgfsyspdfmark {pgfid434}{19579138}{27690495}
\pgfsyspdfmark {pgfid433}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Results from FPGA Architectural Exploration}{94}{section.5.1}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.1}Critical Path Delays in Adder Trees}{94}{subsection.5.1.1}\protected@file@percent }
\pgfsyspdfmark {pgfid436}{19579138}{27690495}
\pgfsyspdfmark {pgfid435}{4736286}{50644704}
\pgfsyspdfmark {pgfid438}{19579138}{27690495}
\pgfsyspdfmark {pgfid437}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.1}{\ignorespaces Critical Path Delays of 2-Level Adder Trees across Bitwidths}}{95}{figure.5.1}\protected@file@percent }
\newlabel{fig:critical-path-delays-of-2-level-adder-trees-across-bitwidhts}{{5.1}{95}{Critical Path Delays of 2-Level Adder Trees across Bitwidths}{figure.5.1}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.2}Area in Adder Trees}{95}{subsection.5.1.2}\protected@file@percent }
\pgfsyspdfmark {pgfid440}{19579138}{27690495}
\pgfsyspdfmark {pgfid439}{4736286}{50644704}
\pgfsyspdfmark {pgfid442}{19579138}{27690495}
\pgfsyspdfmark {pgfid441}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.2}{\ignorespaces Area (MWTA) Consumption of 3-Level Adder Trees across Architectures}}{96}{figure.5.2}\protected@file@percent }
\newlabel{fig:Area-(MWTA)-Consumption-of-3-Level-Adder-Trees-across-Architectures}{{5.2}{96}{Area (MWTA) Consumption of 3-Level Adder Trees across Architectures}{figure.5.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.3}Delay vs Area in FIR Filters}{96}{subsection.5.1.3}\protected@file@percent }
\pgfsyspdfmark {pgfid444}{19579138}{27690495}
\pgfsyspdfmark {pgfid443}{4736286}{50644704}
\pgfsyspdfmark {pgfid446}{19579138}{27690495}
\pgfsyspdfmark {pgfid445}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.3}{\ignorespaces Critical Path Delay vs Area (MWTA) for Wallace Tree based FIR Filters}}{97}{figure.5.3}\protected@file@percent }
\newlabel{fig:Critical Path Delay vs Area (MWTA) for Wallace Tree based FIR Filters}{{5.3}{97}{Critical Path Delay vs Area (MWTA) for Wallace Tree based FIR Filters}{figure.5.3}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.4}Delay-Area Product of Unpipelined Wallace Tree based FIR Filters}{97}{subsection.5.1.4}\protected@file@percent }
\pgfsyspdfmark {pgfid448}{19579138}{27690495}
\pgfsyspdfmark {pgfid447}{4736286}{50644704}
\pgfsyspdfmark {pgfid450}{19579138}{27690495}
\pgfsyspdfmark {pgfid449}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.4}{\ignorespaces Delay-Area Product Analysis of Wallace-Tree Unpipelined FIR Filters}}{98}{figure.5.4}\protected@file@percent }
\newlabel{fig:Delay-Area Product Analysis of Wallace-Tree Unpipelined FIR Filters}{{5.4}{98}{Delay-Area Product Analysis of Wallace-Tree Unpipelined FIR Filters}{figure.5.4}{}}
\pgfsyspdfmark {pgfid452}{19579138}{27690495}
\pgfsyspdfmark {pgfid451}{4736286}{50644704}
\pgfsyspdfmark {pgfid454}{19579138}{27690495}
\pgfsyspdfmark {pgfid453}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.1.5}Peak Operational Frequency Analysis}{99}{subsection.5.1.5}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {5.1}{\ignorespaces Peak Operational Frequencies}}{99}{table.5.1}\protected@file@percent }
\newlabel{tab:peak-operational-frequencies}{{5.1}{99}{Peak Operational Frequencies}{table.5.1}{}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}FPGA Implementation of Manojavam}{99}{section.5.2}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.1}Resource Consumption}{99}{subsection.5.2.1}\protected@file@percent }
\pgfsyspdfmark {pgfid456}{19579138}{27690495}
\pgfsyspdfmark {pgfid455}{4736286}{50644704}
\pgfsyspdfmark {pgfid458}{19579138}{27690495}
\pgfsyspdfmark {pgfid457}{4736286}{50644704}
\@writefile{lot}{\contentsline {table}{\numberline {5.2}{\ignorespaces Manojavam's Resource Consumption}}{100}{table.5.2}\protected@file@percent }
\newlabel{tab:manojavam-resource-consumption}{{5.2}{100}{Manojavam's Resource Consumption}{table.5.2}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.2}Power Consumption}{100}{subsection.5.2.2}\protected@file@percent }
\@writefile{lot}{\contentsline {table}{\numberline {5.3}{\ignorespaces Manojavam's Power Consumption}}{100}{table.5.3}\protected@file@percent }
\newlabel{tab:manojavam-power-consumption}{{5.3}{100}{Manojavam's Power Consumption}{table.5.3}{}}
\pgfsyspdfmark {pgfid460}{19579138}{27690495}
\pgfsyspdfmark {pgfid459}{4736286}{50644704}
\pgfsyspdfmark {pgfid462}{19579138}{27690495}
\pgfsyspdfmark {pgfid461}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.3}Timing Report and Summaries}{101}{subsection.5.2.3}\protected@file@percent }
\pgfsyspdfmark {pgfid464}{19579138}{27690495}
\pgfsyspdfmark {pgfid463}{4736286}{50644704}
\pgfsyspdfmark {pgfid466}{19579138}{27690495}
\pgfsyspdfmark {pgfid465}{4736286}{50644704}
\@writefile{lot}{\contentsline {table}{\numberline {5.4}{\ignorespaces Manojavam's Timing Report}}{102}{table.5.4}\protected@file@percent }
\newlabel{tab:manojavam-timing-report}{{5.4}{102}{Manojavam's Timing Report}{table.5.4}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.4}Accelerator Floorplanning}{102}{subsection.5.2.4}\protected@file@percent }
\pgfsyspdfmark {pgfid468}{19579138}{27690495}
\pgfsyspdfmark {pgfid467}{4736286}{50644704}
\pgfsyspdfmark {pgfid470}{19579138}{27690495}
\pgfsyspdfmark {pgfid469}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.5}{\ignorespaces FPGA Floorplanning of Manojavam}}{103}{figure.5.5}\protected@file@percent }
\newlabel{fig:FPGA Floorplanning of Manojavam}{{5.5}{103}{FPGA Floorplanning of Manojavam}{figure.5.5}{}}
\citation{chap5-1}
\abx@aux@cite{0}{chap5-1}
\abx@aux@segm{0}{0}{chap5-1}
\citation{chap5-2}
\abx@aux@cite{0}{chap5-2}
\abx@aux@segm{0}{0}{chap5-2}
\pgfsyspdfmark {pgfid472}{19579138}{27690495}
\pgfsyspdfmark {pgfid471}{4736286}{50644704}
\pgfsyspdfmark {pgfid474}{19579138}{27690495}
\pgfsyspdfmark {pgfid473}{4736286}{50644704}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.2.5}Comparative Runtime Analysis of PCA on CPU, GPU, and Manojavam Accelerator}{104}{subsection.5.2.5}\protected@file@percent }
\@writefile{toc}{\contentsline {subsubsection}{Matrix Multiplication (MM) Comparison}{104}{section*.9}\protected@file@percent }
\pgfsyspdfmark {pgfid476}{19579138}{27690495}
\pgfsyspdfmark {pgfid475}{4736286}{50644704}
\pgfsyspdfmark {pgfid478}{19579138}{27690495}
\pgfsyspdfmark {pgfid477}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.6}{\ignorespaces Execution Time Analysis for Matrix Multiplication}}{105}{figure.5.6}\protected@file@percent }
\newlabel{fig:Execution Time Analysis for Matrix Multiplication}{{5.6}{105}{Execution Time Analysis for Matrix Multiplication}{figure.5.6}{}}
\@writefile{toc}{\contentsline {subsubsection}{Singular Value Decomposition (SVD) Comparison}{105}{section*.10}\protected@file@percent }
\pgfsyspdfmark {pgfid480}{19579138}{27690495}
\pgfsyspdfmark {pgfid479}{4736286}{50644704}
\pgfsyspdfmark {pgfid482}{19579138}{27690495}
\pgfsyspdfmark {pgfid481}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.7}{\ignorespaces Execution Time Analysis for Singular Value Decomposition}}{106}{figure.5.7}\protected@file@percent }
\newlabel{fig:Execution Time Analysis for Singular Value Decomposition}{{5.7}{106}{Execution Time Analysis for Singular Value Decomposition}{figure.5.7}{}}
\@writefile{toc}{\contentsline {subsubsection}{Total Runtime Comparison (MM + SVD)}{106}{section*.11}\protected@file@percent }
\pgfsyspdfmark {pgfid484}{19579138}{27690495}
\pgfsyspdfmark {pgfid483}{4736286}{50644704}
\pgfsyspdfmark {pgfid486}{19579138}{27690495}
\pgfsyspdfmark {pgfid485}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.8}{\ignorespaces Total Execution Time Analysis}}{107}{figure.5.8}\protected@file@percent }
\newlabel{fig:Total Execution Time Analysis}{{5.8}{107}{Total Execution Time Analysis}{figure.5.8}{}}
\@writefile{toc}{\contentsline {subsubsection}{Detailed Performance Analysis}{107}{section*.12}\protected@file@percent }
\pgfsyspdfmark {pgfid488}{19579138}{27690495}
\pgfsyspdfmark {pgfid487}{4736286}{50644704}
\pgfsyspdfmark {pgfid490}{19579138}{27690495}
\pgfsyspdfmark {pgfid489}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}ASIC Implementation of Manojavam}{108}{section.5.3}\protected@file@percent }
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.1}Synthesis Reports}{108}{subsection.5.3.1}\protected@file@percent }
\pgfsyspdfmark {pgfid492}{19579138}{27690495}
\pgfsyspdfmark {pgfid491}{4736286}{50644704}
\pgfsyspdfmark {pgfid494}{19579138}{27690495}
\pgfsyspdfmark {pgfid493}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.9}{\ignorespaces Manojavam ASIC}}{109}{figure.5.9}\protected@file@percent }
\newlabel{fig:manojavam-asic}{{5.9}{109}{Manojavam ASIC}{figure.5.9}{}}
\@writefile{lot}{\contentsline {table}{\numberline {5.5}{\ignorespaces Manojavam-ASIC Resource Utilization}}{109}{table.5.5}\protected@file@percent }
\newlabel{tab:manojavam-asic-utilization-report}{{5.5}{109}{Manojavam-ASIC Resource Utilization}{table.5.5}{}}
\pgfsyspdfmark {pgfid496}{19579138}{27690495}
\pgfsyspdfmark {pgfid495}{4736286}{50644704}
\pgfsyspdfmark {pgfid498}{19579138}{27690495}
\pgfsyspdfmark {pgfid497}{4736286}{50644704}
\@writefile{lot}{\contentsline {table}{\numberline {5.6}{\ignorespaces Manojavam-ASIC Power Report}}{110}{table.5.6}\protected@file@percent }
\newlabel{tab:manojavam-asic-power-report}{{5.6}{110}{Manojavam-ASIC Power Report}{table.5.6}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.2}Power Reports}{110}{subsection.5.3.2}\protected@file@percent }
\pgfsyspdfmark {pgfid500}{19579138}{27690495}
\pgfsyspdfmark {pgfid499}{4736286}{50644704}
\pgfsyspdfmark {pgfid502}{19579138}{27690495}
\pgfsyspdfmark {pgfid501}{4736286}{50644704}
\@writefile{lof}{\contentsline {figure}{\numberline {5.10}{\ignorespaces Manojavam ASIC Routing Layout View}}{111}{figure.5.10}\protected@file@percent }
\newlabel{fig:Manojavam ASIC Routing Layout View}{{5.10}{111}{Manojavam ASIC Routing Layout View}{figure.5.10}{}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.3.3}Routing Results}{111}{subsection.5.3.3}\protected@file@percent }
\pgfsyspdfmark {pgfid504}{19579138}{27690495}
\pgfsyspdfmark {pgfid503}{4736286}{50644704}
\pgfsyspdfmark {pgfid506}{19579138}{27690495}
\pgfsyspdfmark {pgfid505}{4736286}{50644704}
\pgfsyspdfmark {pgfid508}{19579138}{27690495}
\pgfsyspdfmark {pgfid507}{4736286}{50644704}
\pgfsyspdfmark {pgfid510}{19579138}{27690495}
\pgfsyspdfmark {pgfid509}{4736286}{50644704}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}Conclusion and Future Scope}{113}{chapter.6}\protected@file@percent }
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\pgfsyspdfmark {pgfid512}{19579138}{27690495}
\pgfsyspdfmark {pgfid511}{4736286}{50644704}
\pgfsyspdfmark {pgfid514}{19579138}{27690495}
\pgfsyspdfmark {pgfid513}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {6.1}Conclusion}{114}{section.6.1}\protected@file@percent }
\pgfsyspdfmark {pgfid516}{19579138}{27690495}
\pgfsyspdfmark {pgfid515}{4736286}{50644704}
\pgfsyspdfmark {pgfid518}{19579138}{27690495}
\pgfsyspdfmark {pgfid517}{4736286}{50644704}
\@writefile{toc}{\contentsline {section}{\numberline {6.2}Future Scope}{115}{section.6.2}\protected@file@percent }
\@writefile{toc}{\contentsline {section}{\numberline {6.3}Learning Outcomes of the Project}{115}{section.6.3}\protected@file@percent }
\pgfsyspdfmark {pgfid520}{19579138}{27690495}
\pgfsyspdfmark {pgfid519}{4736286}{50644704}
\pgfsyspdfmark {pgfid522}{19579138}{27690495}
\pgfsyspdfmark {pgfid521}{4736286}{50644704}
\pgfsyspdfmark {pgfid524}{19579138}{27690495}
\pgfsyspdfmark {pgfid523}{4736286}{50644704}
\pgfsyspdfmark {pgfid526}{19579138}{27690495}
\pgfsyspdfmark {pgfid525}{4736286}{50644704}
\pgfsyspdfmark {pgfid528}{19579138}{27690495}
\pgfsyspdfmark {pgfid527}{4736286}{50644704}
\pgfsyspdfmark {pgfid530}{19579138}{27690495}
\pgfsyspdfmark {pgfid529}{4736286}{50644704}
\pgfsyspdfmark {pgfid532}{19579138}{27690495}
\pgfsyspdfmark {pgfid531}{4736286}{50644704}
\pgfsyspdfmark {pgfid534}{19579138}{27690495}
\pgfsyspdfmark {pgfid533}{4736286}{50644704}
\pgfsyspdfmark {pgfid536}{19579138}{27690495}
\pgfsyspdfmark {pgfid535}{4736286}{50644704}
\pgfsyspdfmark {pgfid538}{19579138}{27690495}
\pgfsyspdfmark {pgfid537}{4736286}{50644704}
\pgfsyspdfmark {pgfid540}{19579138}{27690495}
\pgfsyspdfmark {pgfid539}{4736286}{50644704}
\pgfsyspdfmark {pgfid542}{19579138}{27690495}
\pgfsyspdfmark {pgfid541}{4736286}{50644704}
\pgfsyspdfmark {pgfid544}{19579138}{27690495}
\pgfsyspdfmark {pgfid543}{4736286}{50644704}
\pgfsyspdfmark {pgfid546}{19579138}{27690495}
\pgfsyspdfmark {pgfid545}{4736286}{50644704}
\pgfsyspdfmark {pgfid548}{19579138}{27690495}
\pgfsyspdfmark {pgfid547}{4736286}{50644704}
\pgfsyspdfmark {pgfid550}{19579138}{27690495}
\pgfsyspdfmark {pgfid549}{4736286}{50644704}
\pgfsyspdfmark {pgfid552}{19579138}{27690495}
\pgfsyspdfmark {pgfid551}{4736286}{50644704}
\pgfsyspdfmark {pgfid554}{19579138}{27690495}
\pgfsyspdfmark {pgfid553}{4736286}{50644704}
\abx@aux@read@bbl@mdfivesum{C624B48F101DEEE71D441A08B3BD7BE4}
\abx@aux@defaultrefcontext{0}{ahmed2000effect}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{stratix2007stratix}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{xilinxvirtex}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{boutros2019math}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{intel_agilex_2020}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{xilinx_versal_trm_2021}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{boutros2021fpga}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{rose2012vtr}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{yang1991logic}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{intel_stratix10_2019}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca_architecture-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca_architecture-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca_architecture-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca_architecture-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca_architecture-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd_architecture-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd_architecture-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd_architecture-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd_architecture-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd_architecture-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd_architecture-6}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-6}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-7}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-8}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-9}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-10}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-11}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-12}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{funda-fpga-arch-13}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{target-arch-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{target-arch-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{arch-benchmark-metrics-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{arch-benchmark-metrics-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{vtr-toolchain-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{vtr-toolchain-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{vtr-toolchain-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{vtr-toolchain-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{vtr-toolchain-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{pca-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{mm-technique-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{mm-techniques-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{mm-techniques-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{mm-techniques-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{mm-techniques-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd-hardware-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd-hardware-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd-hardware-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd-hardware-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{svd-hardware-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cordic-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cordic-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cordic-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-4}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-5}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-6}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-7}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{cache-8}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{fpga-flow-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{asic-3}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{asic-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{asic-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{chap3-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{chap3-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{chap4-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{chap4-2}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{chap5-1}{none/global//global/global}
\abx@aux@defaultrefcontext{0}{chap5-2}{none/global//global/global}
\abx@aux@defaultlabelprefix{0}{ahmed2000effect}{}
\abx@aux@defaultlabelprefix{0}{stratix2007stratix}{}
\abx@aux@defaultlabelprefix{0}{xilinxvirtex}{}
\abx@aux@defaultlabelprefix{0}{boutros2019math}{}
\abx@aux@defaultlabelprefix{0}{intel_agilex_2020}{}
\abx@aux@defaultlabelprefix{0}{xilinx_versal_trm_2021}{}
\abx@aux@defaultlabelprefix{0}{boutros2021fpga}{}
\abx@aux@defaultlabelprefix{0}{rose2012vtr}{}
\abx@aux@defaultlabelprefix{0}{yang1991logic}{}
\abx@aux@defaultlabelprefix{0}{intel_stratix10_2019}{}
\abx@aux@defaultlabelprefix{0}{pca_architecture-1}{}
\abx@aux@defaultlabelprefix{0}{pca_architecture-2}{}
\abx@aux@defaultlabelprefix{0}{pca_architecture-3}{}
\abx@aux@defaultlabelprefix{0}{pca_architecture-4}{}
\abx@aux@defaultlabelprefix{0}{pca_architecture-5}{}
\abx@aux@defaultlabelprefix{0}{svd_architecture-1}{}
\abx@aux@defaultlabelprefix{0}{svd_architecture-2}{}
\abx@aux@defaultlabelprefix{0}{svd_architecture-3}{}
\abx@aux@defaultlabelprefix{0}{svd_architecture-4}{}
\abx@aux@defaultlabelprefix{0}{svd_architecture-5}{}
\abx@aux@defaultlabelprefix{0}{svd_architecture-6}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-1}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-2}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-3}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-4}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-5}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-6}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-7}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-8}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-9}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-10}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-11}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-12}{}
\abx@aux@defaultlabelprefix{0}{funda-fpga-arch-13}{}
\abx@aux@defaultlabelprefix{0}{target-arch-1}{}
\abx@aux@defaultlabelprefix{0}{target-arch-2}{}
\abx@aux@defaultlabelprefix{0}{arch-benchmark-metrics-1}{}
\abx@aux@defaultlabelprefix{0}{arch-benchmark-metrics-2}{}
\abx@aux@defaultlabelprefix{0}{vtr-toolchain-1}{}
\abx@aux@defaultlabelprefix{0}{vtr-toolchain-2}{}
\abx@aux@defaultlabelprefix{0}{vtr-toolchain-3}{}
\abx@aux@defaultlabelprefix{0}{vtr-toolchain-4}{}
\abx@aux@defaultlabelprefix{0}{vtr-toolchain-5}{}
\abx@aux@defaultlabelprefix{0}{pca-1}{}
\abx@aux@defaultlabelprefix{0}{pca-2}{}
\abx@aux@defaultlabelprefix{0}{pca-3}{}
\abx@aux@defaultlabelprefix{0}{pca-4}{}
\abx@aux@defaultlabelprefix{0}{pca-5}{}
\abx@aux@defaultlabelprefix{0}{mm-technique-1}{}
\abx@aux@defaultlabelprefix{0}{mm-techniques-2}{}
\abx@aux@defaultlabelprefix{0}{mm-techniques-3}{}
\abx@aux@defaultlabelprefix{0}{mm-techniques-4}{}
\abx@aux@defaultlabelprefix{0}{mm-techniques-5}{}
\abx@aux@defaultlabelprefix{0}{svd-hardware-1}{}
\abx@aux@defaultlabelprefix{0}{svd-hardware-2}{}
\abx@aux@defaultlabelprefix{0}{svd-hardware-3}{}
\abx@aux@defaultlabelprefix{0}{svd-hardware-4}{}
\abx@aux@defaultlabelprefix{0}{svd-hardware-5}{}
\abx@aux@defaultlabelprefix{0}{cordic-3}{}
\abx@aux@defaultlabelprefix{0}{cordic-1}{}
\abx@aux@defaultlabelprefix{0}{cordic-2}{}
\abx@aux@defaultlabelprefix{0}{cache-1}{}
\abx@aux@defaultlabelprefix{0}{cache-3}{}
\abx@aux@defaultlabelprefix{0}{cache-4}{}
\abx@aux@defaultlabelprefix{0}{cache-5}{}
\abx@aux@defaultlabelprefix{0}{cache-6}{}
\abx@aux@defaultlabelprefix{0}{cache-7}{}
\abx@aux@defaultlabelprefix{0}{cache-8}{}
\abx@aux@defaultlabelprefix{0}{fpga-flow-1}{}
\abx@aux@defaultlabelprefix{0}{asic-3}{}
\abx@aux@defaultlabelprefix{0}{asic-1}{}
\abx@aux@defaultlabelprefix{0}{asic-2}{}
\abx@aux@defaultlabelprefix{0}{chap3-2}{}
\abx@aux@defaultlabelprefix{0}{chap3-1}{}
\abx@aux@defaultlabelprefix{0}{chap4-1}{}
\abx@aux@defaultlabelprefix{0}{chap4-2}{}
\abx@aux@defaultlabelprefix{0}{chap5-1}{}
\abx@aux@defaultlabelprefix{0}{chap5-2}{}
\gdef \@abspage@last{138}
