VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf-dirty
Revision: v8.0.0-rc2-2909-gdadca7ecf-dirty
Compiled: 2025-10-22T23:05:13
Compiler: GNU 11.4.0 on Linux-6.8.0-79-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml main.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/satyanarayana/vaman_siddhanth/Clock/codes/build/main_dummy.sdc --fix_clusters main_constraints.place --place


Architecture file: /home/satyanarayana/symbiflow/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: main

# Loading Architecture Description
# Loading Architecture Description took 0.40 seconds (max_rss 28.4 MiB, delta_rss +22.8 MiB)
# Building complex block graph
# Building complex block graph took 0.09 seconds (max_rss 35.1 MiB, delta_rss +6.7 MiB)
# Load circuit
# Load circuit took 0.03 seconds (max_rss 41.2 MiB, delta_rss +6.1 MiB)
# Clean circuit
Absorbed 2614 LUT buffers
Inferred  106 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred   51 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 2
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 143
Swept block(s)      : 1
Constant Pins Marked: 157
# Clean circuit took 0.04 seconds (max_rss 51.6 MiB, delta_rss +10.3 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 51.7 MiB, delta_rss +0.2 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 51.7 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 417
    .input    :       2
    .output   :      10
    ASSP      :       1
    BIDIR_CELL:      12
    C_FRAG    :      21
    F_FRAG    :       8
    GND       :       1
    Q_FRAG    :     127
    T_FRAG    :     234
    VCC       :       1
  Nets  : 407
    Avg Fanout:     7.4
    Max Fanout:  1243.0
    Min Fanout:     1.0
  Netlist Clocks: 2
# Build Timing Graph
Warning 1: Inferred implicit clock source aclk_dffe_Q.QZ[0] for netlist clock aclk (possibly data used as clock)
  Timing Graph Nodes: 3438
  Timing Graph Edges: 5624
  Timing Graph Levels: 18
# Build Timing Graph took 0.00 seconds (max_rss 51.7 MiB, delta_rss +0.0 MiB)
Netlist contains 2 clocks
  Netlist Clock 'aclk' Fanout: 49 pins (1.4%), 49 blocks (11.8%)
  Netlist Clock 'clk' Fanout: 79 pins (2.3%), 79 blocks (18.9%)
# Load Timing Constraints

SDC file '/home/satyanarayana/vaman_siddhanth/Clock/codes/build/main_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize all netlist and virtual clocks to run as fast as possible
   * ignore cross netlist clock domain timing paths
Timing constraints created 3 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)
  Constrained Clock 'aclk' Source: 'aclk_dffe_Q.QZ[0]'
  Constrained Clock 'clk' Source: 'u_qlal4s3b_cell_macro.Sys_Clk0[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 51.7 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: main.net
Circuit placement file: main.place
Circuit routing file: main.route
Circuit SDC file: /home/satyanarayana/vaman_siddhanth/Clock/codes/build/main_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'main_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'main.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.077581 seconds).
# Load Packing took 0.08 seconds (max_rss 53.9 MiB, delta_rss +2.2 MiB)
Warning 2: Netlist contains 0 global net to non-global architecture pin connections
Warning 3: Logic block #152 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 4: Logic block #153 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 333
Netlist num_blocks: 154
Netlist EMPTY blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-LOGIC blocks: 139.
Netlist PB-CLOCK blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist PB-BIDIR blocks: 12.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-ASSP blocks: 1.
Netlist inputs pins: 2
Netlist output pins: 34


Pb types usage...
  PB-LOGIC          : 139
   LOGIC            : 139
    FRAGS           : 139
     c_frag_modes   : 138
      SINGLE        : 21
       c_frag       : 21
      SPLIT         : 117
       b_frag       : 117
       t_frag       : 117
     f_frag         : 8
     q_frag_modes   : 127
      INT           : 63
       q_frag       : 63
      EXT           : 64
       q_frag       : 64
  PB-SYN_VCC        : 1
   VCC              : 1
  PB-BIDIR          : 12
   BIDIR            : 12
    INPUT           : 2
     bidir          : 2
     inpad          : 2
    OUTPUT          : 10
     bidir          : 10
     outpad         : 10
  PB-SYN_GND        : 1
   GND              : 1
  PB-ASSP           : 1
   ASSP             : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		139	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC
	Netlist
		12	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		1	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP

Device Utilization: 0.11 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.16 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.38 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 1.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.00 seconds (max_rss 54.0 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph



Warning 5: This architecture version is for VPR 8.1.0-dev+dadca7ecf-dirty while your current VPR version is 8.1.0-dev+dadca7ecf compatability issues may arise

## Loading routing resource graph took 0.62 seconds (max_rss 353.6 MiB, delta_rss +299.6 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.63 seconds (max_rss 397.3 MiB, delta_rss +343.3 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 6: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 8: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 9: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 19.02 seconds (max_rss 397.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 397.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 19.02 seconds (max_rss 397.3 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.98 seconds (max_rss 455.3 MiB, delta_rss +58.0 MiB)
Warning 10: CHANX place cost fac is 0 at 2 2
Warning 11: CHANX place cost fac is 0 at 34 34
Warning 12: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading main_constraints.place.

Successfully read main_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 455.3 MiB, delta_rss +0.0 MiB)

There are 2839 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 13326

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 19.6932 td_cost: 4.45371e-06
Initial placement estimated Critical Path Delay (CPD): 87.9364 ns
Initial placement estimated setup Total Negative Slack (sTNS): -7855.49 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -87.9364 ns

Initial placement estimated setup slack histogram:
[ -8.8e-08:   -8e-08)  5 (  3.6%) |*****
[   -8e-08: -7.2e-08) 15 ( 10.8%) |**************
[ -7.2e-08: -6.4e-08) 53 ( 38.1%) |************************************************
[ -6.4e-08: -5.6e-08) 11 (  7.9%) |**********
[ -5.6e-08: -4.8e-08)  7 (  5.0%) |******
[ -4.8e-08:   -4e-08) 19 ( 13.7%) |*****************
[   -4e-08: -3.2e-08) 12 (  8.6%) |***********
[ -3.2e-08: -2.4e-08)  9 (  6.5%) |********
[ -2.4e-08: -1.7e-08)  5 (  3.6%) |*****
[ -1.7e-08: -8.6e-09)  3 (  2.2%) |***
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 825
Warning 13: Starting t: 153 of 154 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 2.6e-01   1.004      19.38 4.1863e-06  93.672  -7.47e+03  -93.672   0.968  0.0209   38.0     1.00       825  0.200
   2    0.0 1.3e-01   0.997      19.64 4.1764e-06  90.514   -7.8e+03  -90.514   0.976  0.0235   38.0     1.00      1650  0.500
   3    0.0 6.4e-02   0.956      19.33 4.2316e-06  86.869  -7.76e+03  -86.869   0.967  0.0186   38.0     1.00      2475  0.500
   4    0.0 3.2e-02   0.997      19.63 3.9595e-06 102.015  -7.75e+03 -102.015   0.943  0.0136   38.0     1.00      3300  0.500
   5    0.0 2.9e-02   0.976      19.22 4.1081e-06  89.508  -7.72e+03  -89.508   0.947  0.0144   38.0     1.00      4125  0.900
   6    0.0 2.6e-02   1.009      19.18 4.3491e-06  81.216  -7.49e+03  -81.216   0.944  0.0180   38.0     1.00      4950  0.900
   7    0.0 2.3e-02   0.992      19.22 4.1516e-06  87.069  -7.33e+03  -87.069   0.926  0.0228   38.0     1.00      5775  0.900
   8    0.0 2.1e-02   0.952      19.55 4.2679e-06  97.557  -7.53e+03  -97.557   0.942  0.0179   38.0     1.00      6600  0.900
   9    0.0 1.9e-02   0.986      19.18 4.1173e-06  90.607  -7.35e+03  -90.607   0.938  0.0137   38.0     1.00      7425  0.900
  10    0.0 1.7e-02   0.972      18.90 4.075e-06   90.235  -7.73e+03  -90.235   0.910  0.0179   38.0     1.00      8250  0.900
  11    0.0 1.5e-02   0.985      18.93 4.1983e-06  89.232  -7.59e+03  -89.232   0.896  0.0271   38.0     1.00      9075  0.900
  12    0.0 1.4e-02   0.981      18.67 4.039e-06   88.480  -7.83e+03  -88.480   0.884  0.0166   38.0     1.00      9900  0.900
  13    0.0 1.2e-02   1.005      18.58 4.0124e-06  85.920  -7.09e+03  -85.920   0.892  0.0134   38.0     1.00     10725  0.900
  14    0.0 1.1e-02   1.023      18.51 4.1018e-06  86.305  -7.26e+03  -86.305   0.864  0.0117   38.0     1.00     11550  0.900
  15    0.0 1.0e-02   1.000      18.84 4.015e-06   88.906   -7.2e+03  -88.906   0.858  0.0164   38.0     1.00     12375  0.900
  16    0.0 9.0e-03   0.962      18.70 4.3005e-06  86.996  -7.38e+03  -86.996   0.853  0.0107   38.0     1.00     13200  0.900
  17    0.0 8.1e-03   0.996      18.49 3.9858e-06  89.665  -7.45e+03  -89.665   0.815  0.0168   38.0     1.00     14025  0.900
  18    0.0 7.3e-03   0.976      18.56 4.117e-06   86.840  -7.19e+03  -86.840   0.850  0.0218   38.0     1.00     14850  0.900
  19    0.0 6.6e-03   0.992      18.47 4.1276e-06  81.939  -7.37e+03  -81.939   0.819  0.0159   38.0     1.00     15675  0.900
  20    0.0 5.9e-03   0.970      18.19 3.8887e-06  84.955  -7.28e+03  -84.955   0.788  0.0258   38.0     1.00     16500  0.900
  21    0.0 5.6e-03   1.007      17.88 3.9323e-06  86.537  -7.33e+03  -86.537   0.773  0.0148   38.0     1.00     17325  0.950
  22    0.0 5.3e-03   0.999      17.93 3.9976e-06  87.252  -7.05e+03  -87.252   0.770  0.0175   38.0     1.00     18150  0.950
  23    0.0 5.1e-03   0.996      18.06 3.8902e-06  81.116  -6.84e+03  -81.116   0.785  0.0151   38.0     1.00     18975  0.950
  24    0.0 4.8e-03   0.982      17.29 3.6406e-06  84.280   -7.2e+03  -84.280   0.735  0.0128   38.0     1.00     19800  0.950
  25    0.0 4.6e-03   0.992      17.13 3.6186e-06  85.102  -6.98e+03  -85.102   0.730  0.0117   38.0     1.00     20625  0.950
  26    0.0 4.3e-03   1.009      17.40 3.9317e-06  83.796  -6.79e+03  -83.796   0.680  0.0250   38.0     1.00     21450  0.950
  27    0.0 4.1e-03   0.988      17.42 3.935e-06   78.359  -6.74e+03  -78.359   0.695  0.0137   38.0     1.00     22275  0.950
  28    0.0 3.9e-03   0.975      17.60 3.6778e-06  88.102  -7.73e+03  -88.102   0.638  0.0138   38.0     1.00     23100  0.950
  29    0.0 3.7e-03   0.969      17.44 3.8066e-06  87.247  -7.53e+03  -87.247   0.686  0.0189   38.0     1.00     23925  0.950
  30    0.0 3.5e-03   1.003      17.28 3.9173e-06  80.414   -6.9e+03  -80.414   0.642  0.0111   38.0     1.00     24750  0.950
  31    0.0 3.4e-03   0.986      17.06 3.888e-06   84.270  -6.87e+03  -84.270   0.613  0.0142   38.0     1.00     25575  0.950
  32    0.0 3.2e-03   0.985      17.08 3.8797e-06  76.969  -6.89e+03  -76.969   0.636  0.0206   38.0     1.00     26400  0.950
  33    0.0 3.0e-03   0.971      16.11 3.6914e-06  78.823  -7.39e+03  -78.823   0.562  0.0237   38.0     1.00     27225  0.950
  34    0.0 2.9e-03   1.000      16.25 3.6464e-06  78.260  -6.43e+03  -78.260   0.558  0.0190   38.0     1.00     28050  0.950
  35    0.0 2.7e-03   0.992      15.64 3.4985e-06  74.102  -6.53e+03  -74.102   0.539  0.0097   38.0     1.00     28875  0.950
  36    0.0 2.6e-03   1.000      16.09 3.509e-06   80.905  -7.12e+03  -80.905   0.518  0.0117   38.0     1.00     29700  0.950
  37    0.0 2.5e-03   0.991      15.65 3.5553e-06  76.029  -6.38e+03  -76.029   0.481  0.0061   38.0     1.00     30525  0.950
  38    0.0 2.3e-03   0.989      15.52 3.3786e-06  81.439  -6.58e+03  -81.439   0.457  0.0206   38.0     1.00     31350  0.950
  39    0.0 2.2e-03   1.017      14.99 3.4997e-06  66.422  -5.89e+03  -66.422   0.413  0.0077   38.0     1.00     32175  0.950
  40    0.0 2.1e-03   0.982      14.60 3.0581e-06  79.697  -6.55e+03  -79.697   0.394  0.0071   37.0     1.19     33000  0.950
  41    0.0 2.0e-03   0.998      14.63 2.9355e-06  79.998  -6.35e+03  -79.998   0.370  0.0127   35.3     1.51     33825  0.950
  42    0.0 1.9e-03   0.984      14.03 2.4689e-06  72.991  -6.21e+03  -72.991   0.336  0.0102   32.8     1.98     34650  0.950
  43    0.0 1.8e-03   1.025      14.45 2.235e-06   73.416  -6.02e+03  -73.416   0.358  0.0116   29.4     2.63     35475  0.950
  44    0.0 1.7e-03   0.974      13.98 2.1681e-06  69.895  -5.99e+03  -69.895   0.336  0.0163   27.0     3.09     36300  0.950
  45    0.0 1.6e-03   0.974      13.72 1.7864e-06  68.567  -5.87e+03  -68.567   0.298  0.0138   24.2     3.62     37125  0.950
  46    0.0 1.6e-03   0.974      13.59 1.6701e-06  65.213  -5.74e+03  -65.213   0.312  0.0157   20.7     4.27     37950  0.950
  47    0.0 1.5e-03   0.956      12.58 1.5455e-06  60.453  -5.69e+03  -60.453   0.263  0.0296   18.1     4.77     38775  0.950
  48    0.0 1.4e-03   0.976      12.03 1.1619e-06  62.588  -5.63e+03  -62.588   0.280  0.0097   14.9     5.38     39600  0.950
  49    0.0 1.3e-03   0.989      11.90 1.1795e-06  62.449  -5.45e+03  -62.449   0.297  0.0093   12.5     5.83     40425  0.950
  50    0.0 1.3e-03   0.974      11.77 1.0361e-06  65.811  -5.27e+03  -65.811   0.315  0.0097   10.7     6.16     41250  0.950
  51    0.0 1.2e-03   0.972      11.61 1.265e-06   61.903  -5.28e+03  -61.903   0.325  0.0112    9.4     6.42     42075  0.950
  52    0.0 1.1e-03   0.972      11.33 9.8327e-07  59.492  -5.14e+03  -59.492   0.297  0.0185    8.3     6.62     42900  0.950
  53    0.0 1.1e-03   0.980      10.92 9.3949e-07  58.007  -5.01e+03  -58.007   0.297  0.0129    7.1     6.85     43725  0.950
  54    0.0 1.0e-03   0.984      10.63 8.5437e-07  60.861  -4.88e+03  -60.861   0.310  0.0073    6.1     7.04     44550  0.950
  55    0.0 9.8e-04   0.977      10.59 9.8505e-07  61.984  -4.78e+03  -61.984   0.354  0.0066    5.3     7.19     45375  0.950
  56    0.0 9.3e-04   1.003      10.70 1.099e-06   58.674  -5.05e+03  -58.674   0.404  0.0072    4.8     7.27     46200  0.950
  57    0.0 8.9e-04   0.972      10.45 9.1405e-07  63.865  -5.08e+03  -63.865   0.367  0.0176    4.7     7.31     47025  0.950
  58    0.0 8.4e-04   0.982       9.96 9.9753e-07  61.989  -4.89e+03  -61.989   0.348  0.0119    4.3     7.37     47850  0.950
  59    0.0 8.0e-04   0.997       9.72 8.9333e-07  58.116   -4.8e+03  -58.116   0.368  0.0042    3.9     7.45     48675  0.950
  60    0.0 7.6e-04   0.976       9.48 1.0395e-06  58.723  -4.85e+03  -58.723   0.348  0.0113    3.6     7.50     49500  0.950
  61    0.0 7.2e-04   0.981       9.51 9.9682e-07  59.897  -4.83e+03  -59.897   0.331  0.0061    3.3     7.56     50325  0.950
  62    0.0 6.9e-04   0.980       9.15 1.0229e-06  57.234  -4.64e+03  -57.234   0.389  0.0092    2.9     7.63     51150  0.950
  63    0.0 6.5e-04   0.986       8.99 9.8952e-07  57.760  -4.57e+03  -57.760   0.425  0.0081    2.8     7.66     51975  0.950
  64    0.0 6.2e-04   0.988       8.84 9.8049e-07  54.746  -4.53e+03  -54.746   0.339  0.0073    2.8     7.67     52800  0.950
  65    0.0 5.9e-04   0.997       8.74 9.1774e-07  58.502  -4.52e+03  -58.502   0.341  0.0026    2.5     7.72     53625  0.950
  66    0.0 5.6e-04   0.979       8.69 8.9241e-07  58.516  -4.59e+03  -58.516   0.292  0.0107    2.2     7.77     54450  0.950
  67    0.0 5.3e-04   0.992       8.57 9.2235e-07  55.008  -4.66e+03  -55.008   0.401  0.0035    1.9     7.83     55275  0.950
  68    0.0 5.0e-04   0.993       8.53 9.5824e-07  53.860  -4.45e+03  -53.860   0.365  0.0032    1.8     7.84     56100  0.950
  69    0.0 4.8e-04   0.996       8.58 1.0217e-06  52.735  -4.45e+03  -52.735   0.384  0.0028    1.7     7.87     56925  0.950
  70    0.0 4.5e-04   0.983       8.52 9.3854e-07  52.842  -4.35e+03  -52.842   0.321  0.0067    1.6     7.89     57750  0.950
  71    0.0 4.3e-04   0.994       8.48 9.6535e-07  53.267  -4.44e+03  -53.267   0.343  0.0048    1.4     7.92     58575  0.950
  72    0.0 4.1e-04   0.989       8.37 1.0255e-06  54.765  -4.31e+03  -54.765   0.319  0.0064    1.3     7.95     59400  0.950
  73    0.0 3.9e-04   0.987       8.24 9.4389e-07  53.144  -4.26e+03  -53.144   0.281  0.0051    1.1     7.98     60225  0.950
  74    0.0 3.7e-04   1.002       8.28 8.9783e-07  52.476  -4.31e+03  -52.476   0.284  0.0016    1.0     8.00     61050  0.950
  75    0.0 3.5e-04   0.992       8.29 8.2461e-07  52.860   -4.3e+03  -52.860   0.298  0.0054    1.0     8.00     61875  0.950
  76    0.0 3.3e-04   0.989       8.24 8.6215e-07  53.990  -4.27e+03  -53.990   0.222  0.0056    1.0     8.00     62700  0.950
  77    0.0 3.2e-04   0.997       8.19 9.5599e-07  52.576  -4.18e+03  -52.576   0.227  0.0033    1.0     8.00     63525  0.950
  78    0.0 3.0e-04   0.997       8.13 9.7649e-07  51.506  -4.18e+03  -51.506   0.216  0.0024    1.0     8.00     64350  0.950
  79    0.0 2.9e-04   0.996       8.14 9.6155e-07  52.074  -4.17e+03  -52.074   0.230  0.0041    1.0     8.00     65175  0.950
  80    0.0 2.7e-04   0.992       8.05 8.3416e-07  53.628  -4.16e+03  -53.628   0.196  0.0028    1.0     8.00     66000  0.950
  81    0.0 2.6e-04   0.998       8.03 8.4104e-07  51.669  -4.12e+03  -51.669   0.178  0.0021    1.0     8.00     66825  0.950
  82    0.0 2.5e-04   0.995       7.99 9.367e-07   51.959  -4.19e+03  -51.959   0.130  0.0024    1.0     8.00     67650  0.950
  83    0.0 2.0e-04   0.994       7.96 9.4332e-07  52.425  -4.17e+03  -52.425   0.114  0.0029    1.0     8.00     68475  0.800
  84    0.0 1.6e-04   0.995       7.90 9.1787e-07  51.334  -4.14e+03  -51.334   0.109  0.0028    1.0     8.00     69300  0.800
  85    0.0 1.3e-04   0.996       7.83 9.4675e-07  51.445  -4.14e+03  -51.445   0.064  0.0019    1.0     8.00     70125  0.800
  86    0.0 1.0e-04   0.998       7.84 9.6489e-07  49.860   -4.1e+03  -49.860   0.052  0.0012    1.0     8.00     70950  0.800
  87    0.0 8.1e-05   0.998       7.82 9.7656e-07  50.449   -4.1e+03  -50.449   0.038  0.0011    1.0     8.00     71775  0.800
  88    0.0 6.4e-05   0.999       7.82 9.4858e-07  49.894  -4.11e+03  -49.894   0.032  0.0008    1.0     8.00     72600  0.800
  89    0.0 5.2e-05   1.000       7.80 9.6505e-07  49.625  -4.07e+03  -49.625   0.030  0.0002    1.0     8.00     73425  0.800
  90    0.0 4.1e-05   0.999       7.83 9.5108e-07  50.286  -4.07e+03  -50.286   0.016  0.0005    1.0     8.00     74250  0.800
  91    0.0 3.3e-05   0.999       7.82 9.7304e-07  49.625  -4.07e+03  -49.625   0.018  0.0001    1.0     8.00     75075  0.800
  92    0.0 2.6e-05   1.000       7.81 9.6586e-07  49.625  -4.07e+03  -49.625   0.016  0.0002    1.0     8.00     75900  0.800
  93    0.0 2.1e-05   1.000       7.81 9.761e-07   49.625  -4.07e+03  -49.625   0.004  0.0001    1.0     8.00     76725  0.800
  94    0.0 1.7e-05   1.000       7.80 9.6909e-07  49.625  -4.07e+03  -49.625   0.010  0.0004    1.0     8.00     77550  0.800
  95    0.0 0.0e+00   0.999       7.79 9.166e-07   51.731  -4.07e+03  -51.731   0.004  0.0003    1.0     8.00     78375  0.800
## Placement Quench took 0.00 seconds (max_rss 455.3 MiB)

BB estimate of min-dist (placement) wire length: 5085

Completed placement consistency check successfully.

Swaps called: 78529

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 51.1437 ns
Placement estimated setup Worst Negative Slack (sWNS): -51.1437 ns
Placement estimated setup Total Negative Slack (sTNS): -4068.72 ns

Placement estimated setup slack histogram:
[ -5.1e-08: -4.7e-08)  4 (  2.9%) |****
[ -4.7e-08: -4.2e-08)  0 (  0.0%) |
[ -4.2e-08: -3.8e-08)  5 (  3.6%) |*****
[ -3.8e-08: -3.3e-08) 51 ( 36.7%) |************************************************
[ -3.3e-08: -2.9e-08) 35 ( 25.2%) |*********************************
[ -2.9e-08: -2.4e-08)  7 (  5.0%) |*******
[ -2.4e-08:   -2e-08) 13 (  9.4%) |************
[   -2e-08: -1.6e-08)  8 (  5.8%) |********
[ -1.6e-08: -1.1e-08)  7 (  5.0%) |*******
[ -1.1e-08: -6.7e-09)  9 (  6.5%) |********

Placement estimated intra-domain critical path delays (CPDs):
  aclk to aclk CPD: 38.4239 ns (26.0254 MHz)
  clk to clk CPD: 36.5352 ns (27.3708 MHz)

Placement estimated inter-domain critical path delays (CPDs):
  virtual_io_clock to clk CPD: 19.2067 ns (52.0651 MHz)
  clk to virtual_io_clock CPD: 51.1437 ns (19.5528 MHz)
  aclk to virtual_io_clock CPD: 32.9205 ns (30.3763 MHz)

Placement estimated intra-domain worst setup slacks per constraint:
  aclk to aclk worst setup slack: -38.4239 ns
  clk to clk worst setup slack: -36.5352 ns

Placement estimated inter-domain worst setup slacks per constraint:
  virtual_io_clock to clk worst setup slack: -19.2067 ns
  clk to virtual_io_clock worst setup slack: -51.1437 ns
  aclk to virtual_io_clock worst setup slack: -32.9205 ns

Placement estimated geomean non-virtual intra-domain period: 37.4677 ns (26.6897 MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: 18.1561 ns (55.078 MHz)

Placement cost: 0.99901, bb_cost: 7.79269, td_cost: 9.16968e-07, 

Placement resource usage:
  PB-LOGIC   implemented as TL-LOGIC  : 139
  PB-SYN_VCC implemented as TL-SYN_VCC: 1
  PB-BIDIR   implemented as TL-BIDIR  : 12
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-ASSP    implemented as TL-ASSP   : 1

Placement number of temperatures: 95
Placement total # of swap attempts: 78529
	Swaps accepted: 36359 (46.3 %)
	Swaps rejected: 40531 (51.6 %)
	Swaps aborted :  1639 ( 2.1 %)
Placement Quench timing analysis took 0.000506939 seconds (0.000390144 STA, 0.000116795 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0536123 seconds (0.0418663 STA, 0.011746 slack) (97 full updates: 97 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 97 in 0.00254667 sec
Full Max Req/Worst Slack updates 94 in 0.0016425 sec
Incr Max Req/Worst Slack updates 3 in 4.9004e-05 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 97 in 0.00596174 sec
# Placement took 1.33 seconds (max_rss 455.3 MiB, delta_rss +58.0 MiB)

Flow timing analysis took 0.0536123 seconds (0.0418663 STA, 0.011746 slack) (97 full updates: 97 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 22.66 seconds (max_rss 455.3 MiB)
