

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4'
================================================================
* Date:           Sat Nov 19 21:51:55 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        vscale-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2055|     2055|  20.550 us|  20.550 us|  2055|  2055|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_141_3_VITIS_LOOP_142_4  |     2053|     2053|         7|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j_5 = alloca i32 1"   --->   Operation 10 'alloca' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten6"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_5"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i12 %indvar_flatten6" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 25 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.97ns)   --->   "%icmp_ln141 = icmp_eq  i12 %indvar_flatten6_load, i12 2048" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 26 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.80ns)   --->   "%add_ln141 = add i12 %indvar_flatten6_load, i12 1" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 27 'add' 'add_ln141' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln141, void %for.inc38, void %for.end40.exitStub" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 28 'br' 'br_ln141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%j_5_load = load i7 %j_5" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 29 'load' 'j_5_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 30 'load' 'i_load' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5_load, i32 6" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 31 'bitselect' 'tmp' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.36ns)   --->   "%select_ln145 = select i1 %tmp, i7 0, i7 %j_5_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 32 'select' 'select_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.77ns)   --->   "%add_ln141_1 = add i7 %i_load, i7 1" [vscale-max-throughput/src/correlation.cpp:141]   --->   Operation 33 'add' 'add_ln141_1' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.36ns)   --->   "%select_ln145_1 = select i1 %tmp, i7 %add_ln141_1, i7 %i_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 34 'select' 'select_ln145_1' <Predicate = (!icmp_ln141)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln145, i32 1, i32 5" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 35 'partselect' 'lshr_ln7' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i7 %select_ln145_1" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 36 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln145, i5 %lshr_ln7" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 37 'bitconcatenate' 'add_ln1' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i11 %add_ln1" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 38 'zext' 'zext_ln145' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 39 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 40 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 41 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 42 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 43 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 44 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 45 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln141)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 46 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln141)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln142 = add i7 %select_ln145, i7 2" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 47 'add' 'add_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln142 = store i12 %add_ln141, i12 %indvar_flatten6" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 48 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %select_ln145_1, i7 %i" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 49 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.42>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln142 = store i7 %add_ln142, i7 %j_5" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 50 'store' 'store_ln142' <Predicate = (!icmp_ln141)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 5.96>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 51 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 52 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 53 [2/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_4_0_load, i16 %reg_file_2_0_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 53 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 54 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 55 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 55 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 56 [2/2] (4.72ns)   --->   "%val1_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_2_1_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 56 'hmul' 'val1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.72>
ST_3 : Operation 57 [1/2] (4.72ns)   --->   "%val1 = hmul i16 %reg_file_4_0_load, i16 %reg_file_2_0_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 57 'hmul' 'val1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 58 'getelementptr' 'reg_file_3_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%val2 = load i11 %reg_file_3_0_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 59 'load' 'val2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 60 'getelementptr' 'reg_file_5_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/2] (4.72ns)   --->   "%val1_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_2_1_load" [vscale-max-throughput/src/correlation.cpp:145]   --->   Operation 61 'hmul' 'val1_1' <Predicate = true> <Delay = 4.72> <CoreInst = "HMul_maxdsp">   --->   Core 60 'HMul_maxdsp' <Latency = 1> <II = 1> <Delay = 4.72> <FuncUnit> <Opcode : 'hmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 62 'getelementptr' 'reg_file_3_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [2/2] (1.23ns)   --->   "%val2_1 = load i11 %reg_file_3_1_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 63 'load' 'val2_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln145" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 64 'getelementptr' 'reg_file_5_1_addr' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 65 [1/2] (1.23ns)   --->   "%val2 = load i11 %reg_file_3_0_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 65 'load' 'val2' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 66 [2/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 66 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/2] (1.23ns)   --->   "%val2_1 = load i11 %reg_file_3_1_addr" [vscale-max-throughput/src/correlation.cpp:146]   --->   Operation 67 'load' 'val2_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 68 [2/2] (5.90ns)   --->   "%add_1 = hadd i16 %val1_1, i16 %val2_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 68 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.90>
ST_5 : Operation 69 [2/2] (1.23ns)   --->   "%val3 = load i11 %reg_file_5_0_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 69 'load' 'val3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 70 [1/2] (5.90ns)   --->   "%add = hadd i16 %val1, i16 %val2" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 70 'hadd' 'add' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [2/2] (1.23ns)   --->   "%val3_1 = load i11 %reg_file_5_1_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 71 'load' 'val3_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_5 : Operation 72 [1/2] (5.90ns)   --->   "%add_1 = hadd i16 %val1_1, i16 %val2_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 72 'hadd' 'add_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 73 [1/2] (1.23ns)   --->   "%val3 = load i11 %reg_file_5_0_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 73 'load' 'val3' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 74 [2/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 74 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (1.23ns)   --->   "%val3_1 = load i11 %reg_file_5_1_addr" [vscale-max-throughput/src/correlation.cpp:147]   --->   Operation 75 'load' 'val3_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_6 : Operation 76 [2/2] (5.90ns)   --->   "%add30_1 = hadd i16 %add_1, i16 %val3_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 76 'hadd' 'add30_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln141)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_3_VITIS_LOOP_142_4_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 78 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [vscale-max-throughput/src/correlation.cpp:143]   --->   Operation 79 'specpipeline' 'specpipeline_ln143' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [vscale-max-throughput/src/correlation.cpp:9]   --->   Operation 80 'specloopname' 'specloopname_ln9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/2] (5.90ns)   --->   "%add1 = hadd i16 %add, i16 %val3" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 81 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (1.23ns)   --->   "%store_ln148 = store i16 %add1, i11 %reg_file_5_0_addr" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 82 'store' 'store_ln148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 83 [1/2] (5.90ns)   --->   "%add30_1 = hadd i16 %add_1, i16 %val3_1" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 83 'hadd' 'add30_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln148 = store i16 %add30_1, i11 %reg_file_5_1_addr" [vscale-max-throughput/src/correlation.cpp:148]   --->   Operation 84 'store' 'store_ln148' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln142 = br void %for.inc35" [vscale-max-throughput/src/correlation.cpp:142]   --->   Operation 85 'br' 'br_ln142' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	'alloca' operation ('i') [10]  (0 ns)
	'load' operation ('i_load', vscale-max-throughput/src/correlation.cpp:145) on local variable 'i' [31]  (0 ns)
	'add' operation ('add_ln141_1', vscale-max-throughput/src/correlation.cpp:141) [36]  (0.773 ns)
	'select' operation ('select_ln145_1', vscale-max-throughput/src/correlation.cpp:145) [37]  (0.36 ns)
	'getelementptr' operation ('reg_file_4_0_addr', vscale-max-throughput/src/correlation.cpp:145) [44]  (0 ns)
	'load' operation ('reg_file_4_0_load', vscale-max-throughput/src/correlation.cpp:145) on array 'reg_file_4_0' [45]  (1.24 ns)

 <State 2>: 5.96ns
The critical path consists of the following:
	'load' operation ('reg_file_4_0_load', vscale-max-throughput/src/correlation.cpp:145) on array 'reg_file_4_0' [45]  (1.24 ns)
	'hmul' operation ('val1', vscale-max-throughput/src/correlation.cpp:145) [48]  (4.72 ns)

 <State 3>: 4.72ns
The critical path consists of the following:
	'hmul' operation ('val1', vscale-max-throughput/src/correlation.cpp:145) [48]  (4.72 ns)

 <State 4>: 7.14ns
The critical path consists of the following:
	'load' operation ('val2', vscale-max-throughput/src/correlation.cpp:146) on array 'reg_file_3_0' [50]  (1.24 ns)
	'hadd' operation ('add', vscale-max-throughput/src/correlation.cpp:148) [53]  (5.9 ns)

 <State 5>: 5.9ns
The critical path consists of the following:
	'hadd' operation ('add', vscale-max-throughput/src/correlation.cpp:148) [53]  (5.9 ns)

 <State 6>: 7.14ns
The critical path consists of the following:
	'load' operation ('val3', vscale-max-throughput/src/correlation.cpp:147) on array 'reg_file_5_0' [52]  (1.24 ns)
	'hadd' operation ('add1', vscale-max-throughput/src/correlation.cpp:148) [54]  (5.9 ns)

 <State 7>: 7.14ns
The critical path consists of the following:
	'hadd' operation ('add1', vscale-max-throughput/src/correlation.cpp:148) [54]  (5.9 ns)
	'store' operation ('store_ln148', vscale-max-throughput/src/correlation.cpp:148) of variable 'add1', vscale-max-throughput/src/correlation.cpp:148 on array 'reg_file_5_0' [55]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
