{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588123963269 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588123963277 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 29 13:32:43 2020 " "Processing started: Wed Apr 29 13:32:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588123963277 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123963277 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off micro_10m50_top -c micro_10m50_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off micro_10m50_top -c micro_10m50_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123963278 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588123963889 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588123963889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/peripherals/micro_simple_timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/peripherals/micro_simple_timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_simple_timer " "Found entity 1: micro_simple_timer" {  } { { "../../peripherals/micro_simple_timer.sv" "" { Text "D:/QuartusProjects/IP/peripherals/micro_simple_timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/peripherals/micro_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/peripherals/micro_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_ram " "Found entity 1: micro_ram" {  } { { "../../peripherals/micro_ram.sv" "" { Text "D:/QuartusProjects/IP/peripherals/micro_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/peripherals/micro_outport.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/peripherals/micro_outport.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_outport " "Found entity 1: micro_outport" {  } { { "../../peripherals/micro_outport.sv" "" { Text "D:/QuartusProjects/IP/peripherals/micro_outport.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/quartusprojects/ip/common/system_monitor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /quartusprojects/ip/common/system_monitor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system_monitor " "Found entity 1: system_monitor" {  } { { "../../common/system_monitor.sv" "" { Text "D:/QuartusProjects/IP/common/system_monitor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_oscillator/synthesis/internal_oscillator.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_oscillator/synthesis/internal_oscillator.v" { { "Info" "ISGN_ENTITY_NAME" "1 internal_oscillator " "Found entity 1: internal_oscillator" {  } { { "internal_oscillator/synthesis/internal_oscillator.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/internal_oscillator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "internal_oscillator/synthesis/submodules/altera_int_osc.v 1 1 " "Found 1 design units, including 1 entities, in source file internal_oscillator/synthesis/submodules/altera_int_osc.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_int_osc " "Found entity 1: altera_int_osc" {  } { { "internal_oscillator/synthesis/submodules/altera_int_osc.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/submodules/altera_int_osc.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/jtag_uart.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart " "Found entity 1: jtag_uart" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file jtag_uart/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_jtag_uart_sim_scfifo_w " "Found entity 1: jtag_uart_jtag_uart_sim_scfifo_w" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974304 ""} { "Info" "ISGN_ENTITY_NAME" "2 jtag_uart_jtag_uart_scfifo_w " "Found entity 2: jtag_uart_jtag_uart_scfifo_w" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974304 ""} { "Info" "ISGN_ENTITY_NAME" "3 jtag_uart_jtag_uart_sim_scfifo_r " "Found entity 3: jtag_uart_jtag_uart_sim_scfifo_r" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974304 ""} { "Info" "ISGN_ENTITY_NAME" "4 jtag_uart_jtag_uart_scfifo_r " "Found entity 4: jtag_uart_jtag_uart_scfifo_r" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974304 ""} { "Info" "ISGN_ENTITY_NAME" "5 jtag_uart_jtag_uart " "Found entity 5: jtag_uart_jtag_uart" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jtag_uart/jtag_uart_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file jtag_uart/jtag_uart_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jtag_uart_top " "Found entity 1: jtag_uart_top" {  } { { "JTAG_UART/jtag_uart_top.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_embedded.sv 1 1 " "Found 1 design units, including 1 entities, in source file micro_embedded.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_embedded " "Found entity 1: micro_embedded" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974309 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SYSTEM_CLOCK system_clock micro_10m50_top.sv(13) " "Verilog HDL Declaration information at micro_10m50_top.sv(13): object \"SYSTEM_CLOCK\" differs only in case from object \"system_clock\" in the same scope" {  } { { "micro_10m50_top.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588123974311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_10m50_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file micro_10m50_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 micro_10m50_top " "Found entity 1: micro_10m50_top" {  } { { "micro_10m50_top.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_10m.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_10m.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_10m " "Found entity 1: pll_10m" {  } { { "pll_10m.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "micro_10m50_top " "Elaborating entity \"micro_10m50_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588123974368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_10m pll_10m:pll " "Elaborating entity \"pll_10m\" for hierarchy \"pll_10m:pll\"" {  } { { "micro_10m50_top.sv" "pll" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_10m:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_10m:pll\|altpll:altpll_component\"" {  } { { "pll_10m.v" "altpll_component" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974458 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_10m:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_10m:pll\|altpll:altpll_component\"" {  } { { "pll_10m.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974478 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_10m:pll\|altpll:altpll_component " "Instantiated megafunction \"pll_10m:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_10m " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_10m\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974478 ""}  } { { "pll_10m.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/pll_10m.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588123974478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_10m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_10m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_10m_altpll " "Found entity 1: pll_10m_altpll" {  } { { "db/pll_10m_altpll.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/pll_10m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_10m_altpll pll_10m:pll\|altpll:altpll_component\|pll_10m_altpll:auto_generated " "Elaborating entity \"pll_10m_altpll\" for hierarchy \"pll_10m:pll\|altpll:altpll_component\|pll_10m_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "internal_oscillator internal_oscillator:oscillator " "Elaborating entity \"internal_oscillator\" for hierarchy \"internal_oscillator:oscillator\"" {  } { { "micro_10m50_top.sv" "oscillator" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_int_osc internal_oscillator:oscillator\|altera_int_osc:int_osc_0 " "Elaborating entity \"altera_int_osc\" for hierarchy \"internal_oscillator:oscillator\|altera_int_osc:int_osc_0\"" {  } { { "internal_oscillator/synthesis/internal_oscillator.v" "int_osc_0" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/internal_oscillator/synthesis/internal_oscillator.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "system_monitor system_monitor:monitor " "Elaborating entity \"system_monitor\" for hierarchy \"system_monitor:monitor\"" {  } { { "micro_10m50_top.sv" "monitor" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_embedded micro_embedded:micro " "Elaborating entity \"micro_embedded\" for hierarchy \"micro_embedded:micro\"" {  } { { "micro_10m50_top.sv" "micro" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_10m50_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RESET_ADDRESS 00000014 micro_embedded.sv(54) " "Verilog HDL Display System Task info at micro_embedded.sv(54): RESET_ADDRESS 00000014" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 54 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 "|micro_10m50_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "IRQ_ADDRESS   00000010 micro_embedded.sv(55) " "Verilog HDL Display System Task info at micro_embedded.sv(55): IRQ_ADDRESS   00000010" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 55 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 "|micro_10m50_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "RAM0_BASE     00000000 micro_embedded.sv(56) " "Verilog HDL Display System Task info at micro_embedded.sv(56): RAM0_BASE     00000000" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 56 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 "|micro_10m50_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "JTAG_BASE     00000800 micro_embedded.sv(57) " "Verilog HDL Display System Task info at micro_embedded.sv(57): JTAG_BASE     00000800" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 57 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 "|micro_10m50_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "PORT0_BASE    00000810 micro_embedded.sv(58) " "Verilog HDL Display System Task info at micro_embedded.sv(58): PORT0_BASE    00000810" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 58 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 "|micro_10m50_top|micro_embedded:micro"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "TIMER0_BASE   00000820 micro_embedded.sv(59) " "Verilog HDL Display System Task info at micro_embedded.sv(59): TIMER0_BASE   00000820" {  } { { "micro_embedded.sv" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 59 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974568 "|micro_10m50_top|micro_embedded:micro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_ram micro_embedded:micro\|micro_ram:ram0 " "Elaborating entity \"micro_ram\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\"" {  } { { "micro_embedded.sv" "ram0" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\"" {  } { { "../../peripherals/micro_ram.sv" "ram" { Text "D:/QuartusProjects/IP/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Elaborated megafunction instantiation \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\"" {  } { { "../../peripherals/micro_ram.sv" "" { Text "D:/QuartusProjects/IP/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974699 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram " "Instantiated megafunction \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file code.mif " "Parameter \"init_file\" = \"code.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 20 " "Parameter \"width_a\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123974699 ""}  } { { "../../peripherals/micro_ram.sv" "" { Text "D:/QuartusProjects/IP/peripherals/micro_ram.sv" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588123974699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_sbg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_sbg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_sbg1 " "Found entity 1: altsyncram_sbg1" {  } { { "db/altsyncram_sbg1.tdf" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/altsyncram_sbg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123974752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123974752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_sbg1 micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\|altsyncram_sbg1:auto_generated " "Elaborating entity \"altsyncram_sbg1\" for hierarchy \"micro_embedded:micro\|micro_ram:ram0\|altsyncram:ram\|altsyncram_sbg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974752 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/code.mif " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/code.mif -- setting all initial values to 0" {  } { { "../../peripherals/micro_ram.sv" "" { Text "D:/QuartusProjects/IP/peripherals/micro_ram.sv" 86 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Analysis & Synthesis" 0 -1 1588123974752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_top micro_embedded:micro\|jtag_uart_top:jtag " "Elaborating entity \"jtag_uart_top\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\"" {  } { { "micro_embedded.sv" "jtag" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart " "Elaborating entity \"jtag_uart\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\"" {  } { { "JTAG_UART/jtag_uart_top.sv" "jtag_uart" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart_top.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart " "Elaborating entity \"jtag_uart_jtag_uart\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\"" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "jtag_uart" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_scfifo_w micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w " "Elaborating entity \"jtag_uart_jtag_uart_scfifo_w\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "the_jtag_uart_jtag_uart_scfifo_w" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123974883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "wfifo" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975084 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8 " "Parameter \"lpm_numwords\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 3 " "Parameter \"lpm_widthu\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123975118 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588123975118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975160 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "scfifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/scfifo.tdf" 278 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] " "Elaborating entity \"lpm_ff\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[7\]" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975208 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\] micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[7\]\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 101 16 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c6c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c6c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c6c " "Found entity 1: mux_c6c" {  } { { "db/mux_c6c.tdf" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/mux_c6c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123975376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123975376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c6c micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_c6c:auto_generated " "Elaborating entity \"mux_c6c\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_c6c:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975453 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 104 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ole.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ole.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ole " "Found entity 1: cntr_ole" {  } { { "db/cntr_ole.tdf" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/cntr_ole.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123975519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123975519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ole micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_ole:auto_generated " "Elaborating entity \"cntr_ole\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_ole:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fffifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fffifo.tdf" 111 2 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975609 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 76 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_upf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_upf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_upf " "Found entity 1: cmpr_upf" {  } { { "db/cmpr_upf.tdf" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/db/cmpr_upf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588123975687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123975687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_upf micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_upf:auto_generated " "Elaborating entity \"cmpr_upf\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_upf:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_w:the_jtag_uart_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "a_fefifo.tdf" "" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/a_fefifo.tdf" 81 4 0 } } { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 139 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jtag_uart_jtag_uart_scfifo_r micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r " "Elaborating entity \"jtag_uart_jtag_uart_scfifo_r\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|jtag_uart_jtag_uart_scfifo_r:the_jtag_uart_jtag_uart_scfifo_r\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "the_jtag_uart_jtag_uart_scfifo_r" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123975756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "jtag_uart_jtag_uart_alt_jtag_atlantic" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976184 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123976184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 3 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123976184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 3 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123976184 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588123976184 ""}  } { { "JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" "" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/jtag_uart_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588123976184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|jtag_uart_jtag_uart:jtag_uart\|alt_jtag_atlantic:jtag_uart_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\"" {  } { { "JTAG_UART/jtag_uart/synthesis/jtag_uart.v" "rst_controller" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/jtag_uart.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"micro_embedded:micro\|jtag_uart_top:jtag\|jtag_uart:jtag_uart\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/JTAG_UART/jtag_uart/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_outport micro_embedded:micro\|micro_outport:port0 " "Elaborating entity \"micro_outport\" for hierarchy \"micro_embedded:micro\|micro_outport:port0\"" {  } { { "micro_embedded.sv" "port0" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_simple_timer micro_embedded:micro\|micro_simple_timer:timer0 " "Elaborating entity \"micro_simple_timer\" for hierarchy \"micro_embedded:micro\|micro_simple_timer:timer0\"" {  } { { "micro_embedded.sv" "timer0" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588123976998 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "core micro " "Node instance \"core\" instantiates undefined entity \"micro\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "micro_embedded.sv" "core" { Text "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/micro_embedded.sv" 94 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1588123977029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/output_files/micro_10m50_top.map.smsg " "Generated suppressed messages file D:/QuartusProjects/IP/forth_micro/Terasic_DE10_LITE_DevKit/output_files/micro_10m50_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123977178 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4816 " "Peak virtual memory: 4816 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588123977550 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 29 13:32:57 2020 " "Processing ended: Wed Apr 29 13:32:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588123977550 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588123977550 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588123977550 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588123977550 ""}
