$date
	Thu Dec 18 17:04:54 2014
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module venting_mealy_test $end
$var wire 1 ! door $end
$var reg 1 " clk $end
$var reg 1 # in10 $end
$var reg 1 $ in5 $end
$var reg 1 % reset $end
$scope module v1 $end
$var wire 1 & clk $end
$var wire 1 ' in10 $end
$var wire 1 ( in5 $end
$var wire 1 ) reset $end
$var reg 1 * door $end
$var reg 2 + n_state [1:0] $end
$var reg 2 , state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
bx +
x*
1)
0(
0'
0&
1%
0$
0#
0"
x!
$end
#100
0*
0!
b0 +
b0 ,
1"
1&
#200
0"
0&
#300
1"
1&
#400
0"
0&
#500
0%
0)
1"
1&
#600
0"
0&
#700
1"
1&
#800
0"
0&
#900
1"
1&
#1000
b10 +
1#
1'
0"
0&
#1100
1*
1!
b0 +
b10 ,
1"
1&
#1200
0"
0&
#1300
0*
0!
b10 +
b0 ,
1"
1&
#1400
0"
0&
#1500
b10 ,
0#
0'
1"
1&
#1600
0"
0&
#1700
1"
1&
#1800
0"
0&
#1900
1"
1&
#2000
b11 +
1$
1(
0"
0&
#2100
1*
1!
b0 +
b11 ,
1"
1&
#2200
0"
0&
#2300
0*
0!
b1 +
b0 ,
1"
1&
#2400
0"
0&
#2500
b1 ,
0$
0(
1"
1&
#2600
0"
0&
#2700
1"
1&
#2800
0"
0&
#2900
1"
1&
#3000
b10 +
1$
1(
0"
0&
#3100
b11 +
b10 ,
1"
1&
#3200
0"
0&
#3300
1*
1!
b0 +
b11 ,
1"
1&
#3400
0"
0&
#3500
0*
0!
b0 ,
0$
0(
1"
1&
#3600
0"
0&
#3700
1"
1&
#3800
0"
0&
#3900
1"
1&
#4000
b10 +
1#
1'
0"
0&
#4100
1*
1!
b0 +
b10 ,
1"
1&
#4200
0"
0&
#4300
0*
0!
b10 +
b0 ,
1"
1&
#4400
0"
0&
#4500
b10 ,
0#
0'
1"
1&
#4600
0"
0&
#4700
1"
1&
#4800
0"
0&
#4900
1"
1&
#5000
0"
0&
#5100
1"
1&
#5200
0"
0&
#5300
1"
1&
#5400
0"
0&
#5500
1"
1&
#5600
0"
0&
#5700
1"
1&
#5800
0"
0&
#5900
1"
1&
#6000
0"
0&
#6100
1"
1&
#6200
0"
0&
#6300
1"
1&
#6400
0"
0&
#6500
1"
1&
#6600
0"
0&
#6700
1"
1&
#6800
0"
0&
#6900
1"
1&
#7000
0"
0&
#7100
1"
1&
#7200
0"
0&
#7300
1"
1&
#7400
0"
0&
#7500
1"
1&
#7600
0"
0&
#7700
1"
1&
#7800
0"
0&
#7900
1"
1&
#8000
0"
0&
#8100
1"
1&
#8200
0"
0&
#8300
1"
1&
#8400
0"
0&
#8500
1"
1&
#8600
0"
0&
#8700
1"
1&
#8800
0"
0&
#8900
1"
1&
#9000
0"
0&
#9100
1"
1&
#9200
0"
0&
#9300
1"
1&
#9400
0"
0&
#9500
1"
1&
