{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1555497566005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1555497566005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 17 12:39:25 2019 " "Processing started: Wed Apr 17 12:39:25 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1555497566005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1555497566005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculator -c calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1555497566006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1555497567277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behavioral " "Found design unit 1: controller-behavioral" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567938 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-Behavioral " "Found design unit 1: alu-Behavioral" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567943 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567943 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqdiv freqdiv.vhd " "Entity \"freqdiv\" obtained from \"freqdiv.vhd\" instead of from Quartus II megafunction library" {  } { { "freqdiv.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/freqdiv.vhd" 4 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1555497567945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file freqdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 freqdiv-Behavioral " "Found design unit 1: freqdiv-Behavioral" {  } { { "freqdiv.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/freqdiv.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567945 ""} { "Info" "ISGN_ENTITY_NAME" "1 freqdiv " "Found entity 1: freqdiv" {  } { { "freqdiv.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/freqdiv.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calculator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 calculator " "Found entity 1: calculator" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rotator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rotator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rotator-behavioral " "Found design unit 1: rotator-behavioral" {  } { { "rotator.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/rotator.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567957 ""} { "Info" "ISGN_ENTITY_NAME" "1 rotator " "Found entity 1: rotator" {  } { { "rotator.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/rotator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-behavioral " "Found design unit 1: decoder-behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/decoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567961 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevensegment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenSegment-behavioral " "Found design unit 1: sevenSegment-behavioral" {  } { { "sevenSegment.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/sevenSegment.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567966 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenSegment " "Found entity 1: sevenSegment" {  } { { "sevenSegment.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/sevenSegment.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodetobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodetobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodeToBin-behavioral " "Found design unit 1: decodeToBin-behavioral" {  } { { "decodeToBin.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/decodeToBin.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567973 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodeToBin " "Found entity 1: decodeToBin" {  } { { "decodeToBin.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/decodeToBin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497567973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497567973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculator " "Elaborating entity \"calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1555497574475 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk sevenSegment inst10 " "Port \"clk\" of type sevenSegment and instance \"inst10\" is missing source signal" {  } { { "calculator.bdf" "" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 128 1512 1720 240 "inst10" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1555497574475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegment sevenSegment:inst10 " "Elaborating entity \"sevenSegment\" for hierarchy \"sevenSegment:inst10\"" {  } { { "calculator.bdf" "inst10" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 128 1512 1720 240 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555497574481 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coded sevenSegment.vhd(23) " "VHDL Process Statement warning at sevenSegment.vhd(23): signal \"coded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegment.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/sevenSegment.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574483 "|calculator|sevenSegment:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coded sevenSegment.vhd(38) " "VHDL Process Statement warning at sevenSegment.vhd(38): signal \"coded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegment.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/sevenSegment.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574483 "|calculator|sevenSegment:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coded sevenSegment.vhd(52) " "VHDL Process Statement warning at sevenSegment.vhd(52): signal \"coded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegment.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/sevenSegment.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574483 "|calculator|sevenSegment:inst10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "coded sevenSegment.vhd(66) " "VHDL Process Statement warning at sevenSegment.vhd(66): signal \"coded\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sevenSegment.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/sevenSegment.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574483 "|calculator|sevenSegment:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:inst3 " "Elaborating entity \"controller\" for hierarchy \"controller:inst3\"" {  } { { "calculator.bdf" "inst3" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 328 1136 1336 440 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555497574485 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempx controller.vhd(28) " "VHDL Signal Declaration warning at controller.vhd(28): used explicit default value for signal \"tempx\" because signal was never assigned a value" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1555497574489 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempy controller.vhd(29) " "VHDL Signal Declaration warning at controller.vhd(29): used explicit default value for signal \"tempy\" because signal was never assigned a value" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 29 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1555497574490 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state controller.vhd(109) " "VHDL Process Statement warning at controller.vhd(109): signal \"state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574490 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(115) " "VHDL Process Statement warning at controller.vhd(115): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 115 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num0 controller.vhd(116) " "VHDL Process Statement warning at controller.vhd(116): signal \"num0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(119) " "VHDL Process Statement warning at controller.vhd(119): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 controller.vhd(120) " "VHDL Process Statement warning at controller.vhd(120): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 120 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num0 controller.vhd(121) " "VHDL Process Statement warning at controller.vhd(121): signal \"num0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(124) " "VHDL Process Statement warning at controller.vhd(124): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 controller.vhd(125) " "VHDL Process Statement warning at controller.vhd(125): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 controller.vhd(126) " "VHDL Process Statement warning at controller.vhd(126): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574491 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num0 controller.vhd(127) " "VHDL Process Statement warning at controller.vhd(127): signal \"num0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 127 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(131) " "VHDL Process Statement warning at controller.vhd(131): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num3 controller.vhd(132) " "VHDL Process Statement warning at controller.vhd(132): signal \"num3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num2 controller.vhd(133) " "VHDL Process Statement warning at controller.vhd(133): signal \"num2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num1 controller.vhd(134) " "VHDL Process Statement warning at controller.vhd(134): signal \"num1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "num0 controller.vhd(135) " "VHDL Process Statement warning at controller.vhd(135): signal \"num0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(139) " "VHDL Process Statement warning at controller.vhd(139): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(141) " "VHDL Process Statement warning at controller.vhd(141): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 141 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inBCD controller.vhd(143) " "VHDL Process Statement warning at controller.vhd(143): signal \"inBCD\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574492 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tempBCD controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"tempBCD\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num0 controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"num0\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num1 controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"num1\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num2 controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"num2\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "num3 controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"num3\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temparith controller.vhd(42) " "VHDL Process Statement warning at controller.vhd(42): inferring latch(es) for signal or variable \"temparith\", which holds its previous value in one or more paths through the process" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temparith\[0\] controller.vhd(42) " "Inferred latch for \"temparith\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temparith\[1\] controller.vhd(42) " "Inferred latch for \"temparith\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[0\] controller.vhd(42) " "Inferred latch for \"num3\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[1\] controller.vhd(42) " "Inferred latch for \"num3\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574493 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[2\] controller.vhd(42) " "Inferred latch for \"num3\[2\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num3\[3\] controller.vhd(42) " "Inferred latch for \"num3\[3\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[0\] controller.vhd(42) " "Inferred latch for \"num2\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[1\] controller.vhd(42) " "Inferred latch for \"num2\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[2\] controller.vhd(42) " "Inferred latch for \"num2\[2\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num2\[3\] controller.vhd(42) " "Inferred latch for \"num2\[3\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[0\] controller.vhd(42) " "Inferred latch for \"num1\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[1\] controller.vhd(42) " "Inferred latch for \"num1\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[2\] controller.vhd(42) " "Inferred latch for \"num1\[2\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num1\[3\] controller.vhd(42) " "Inferred latch for \"num1\[3\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[0\] controller.vhd(42) " "Inferred latch for \"num0\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[1\] controller.vhd(42) " "Inferred latch for \"num0\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[2\] controller.vhd(42) " "Inferred latch for \"num0\[2\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "num0\[3\] controller.vhd(42) " "Inferred latch for \"num0\[3\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[0\] controller.vhd(42) " "Inferred latch for \"tempBCD\[0\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[1\] controller.vhd(42) " "Inferred latch for \"tempBCD\[1\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574494 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[2\] controller.vhd(42) " "Inferred latch for \"tempBCD\[2\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[3\] controller.vhd(42) " "Inferred latch for \"tempBCD\[3\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[4\] controller.vhd(42) " "Inferred latch for \"tempBCD\[4\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[5\] controller.vhd(42) " "Inferred latch for \"tempBCD\[5\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[6\] controller.vhd(42) " "Inferred latch for \"tempBCD\[6\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[7\] controller.vhd(42) " "Inferred latch for \"tempBCD\[7\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[8\] controller.vhd(42) " "Inferred latch for \"tempBCD\[8\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[9\] controller.vhd(42) " "Inferred latch for \"tempBCD\[9\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[10\] controller.vhd(42) " "Inferred latch for \"tempBCD\[10\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[11\] controller.vhd(42) " "Inferred latch for \"tempBCD\[11\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[12\] controller.vhd(42) " "Inferred latch for \"tempBCD\[12\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[13\] controller.vhd(42) " "Inferred latch for \"tempBCD\[13\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[14\] controller.vhd(42) " "Inferred latch for \"tempBCD\[14\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tempBCD\[15\] controller.vhd(42) " "Inferred latch for \"tempBCD\[15\]\" at controller.vhd(42)" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574495 "|calculator|controller:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqdiv freqdiv:inst1 " "Elaborating entity \"freqdiv\" for hierarchy \"freqdiv:inst1\"" {  } { { "calculator.bdf" "inst1" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 200 336 504 312 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555497574496 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp freqdiv.vhd(39) " "VHDL Process Statement warning at freqdiv.vhd(39): signal \"tmp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freqdiv.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/freqdiv.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574500 "|calculator|freqdiv:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp2 freqdiv.vhd(40) " "VHDL Process Statement warning at freqdiv.vhd(40): signal \"tmp2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freqdiv.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/freqdiv.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574500 "|calculator|freqdiv:inst1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tmp3 freqdiv.vhd(41) " "VHDL Process Statement warning at freqdiv.vhd(41): signal \"tmp3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "freqdiv.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/freqdiv.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574500 "|calculator|freqdiv:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:inst\"" {  } { { "calculator.bdf" "inst" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 336 608 800 448 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555497574504 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state decoder.vhd(18) " "Verilog HDL or VHDL warning at decoder.vhd(18): object \"state\" assigned a value but never read" {  } { { "decoder.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/decoder.vhd" 18 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555497574506 "|calculator|decoder:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rst decoder.vhd(28) " "VHDL Process Statement warning at decoder.vhd(28): signal \"rst\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "decoder.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/decoder.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574507 "|calculator|decoder:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rotator rotator:inst2 " "Elaborating entity \"rotator\" for hierarchy \"rotator:inst2\"" {  } { { "calculator.bdf" "inst2" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 200 600 744 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555497574679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst7 " "Elaborating entity \"alu\" for hierarchy \"alu:inst7\"" {  } { { "calculator.bdf" "inst7" { Schematic "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/calculator.bdf" { { 328 1456 1632 440 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1555497574683 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ng ALU.vhd(18) " "VHDL Signal Declaration warning at ALU.vhd(18): used implicit default value for signal \"ng\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555497574686 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "zr ALU.vhd(19) " "VHDL Signal Declaration warning at ALU.vhd(19): used implicit default value for signal \"zr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1555497574686 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c15 ALU.vhd(25) " "Verilog HDL or VHDL warning at ALU.vhd(25): object \"c15\" assigned a value but never read" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1555497574686 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c0 ALU.vhd(38) " "VHDL Process Statement warning at ALU.vhd(38): signal \"c0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574686 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c0 ALU.vhd(39) " "VHDL Process Statement warning at ALU.vhd(39): signal \"c0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574686 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 ALU.vhd(42) " "VHDL Process Statement warning at ALU.vhd(42): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574686 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c1 ALU.vhd(43) " "VHDL Process Statement warning at ALU.vhd(43): signal \"c1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 ALU.vhd(45) " "VHDL Process Statement warning at ALU.vhd(45): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c2 ALU.vhd(46) " "VHDL Process Statement warning at ALU.vhd(46): signal \"c2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 ALU.vhd(48) " "VHDL Process Statement warning at ALU.vhd(48): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c3 ALU.vhd(49) " "VHDL Process Statement warning at ALU.vhd(49): signal \"c3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c4 ALU.vhd(51) " "VHDL Process Statement warning at ALU.vhd(51): signal \"c4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c4 ALU.vhd(52) " "VHDL Process Statement warning at ALU.vhd(52): signal \"c4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c5 ALU.vhd(54) " "VHDL Process Statement warning at ALU.vhd(54): signal \"c5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c5 ALU.vhd(55) " "VHDL Process Statement warning at ALU.vhd(55): signal \"c5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574688 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c6 ALU.vhd(57) " "VHDL Process Statement warning at ALU.vhd(57): signal \"c6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 57 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c6 ALU.vhd(58) " "VHDL Process Statement warning at ALU.vhd(58): signal \"c6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c7 ALU.vhd(60) " "VHDL Process Statement warning at ALU.vhd(60): signal \"c7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c7 ALU.vhd(61) " "VHDL Process Statement warning at ALU.vhd(61): signal \"c7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c8 ALU.vhd(63) " "VHDL Process Statement warning at ALU.vhd(63): signal \"c8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c8 ALU.vhd(64) " "VHDL Process Statement warning at ALU.vhd(64): signal \"c8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c9 ALU.vhd(66) " "VHDL Process Statement warning at ALU.vhd(66): signal \"c9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c9 ALU.vhd(67) " "VHDL Process Statement warning at ALU.vhd(67): signal \"c9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c10 ALU.vhd(69) " "VHDL Process Statement warning at ALU.vhd(69): signal \"c10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574689 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c10 ALU.vhd(70) " "VHDL Process Statement warning at ALU.vhd(70): signal \"c10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c11 ALU.vhd(72) " "VHDL Process Statement warning at ALU.vhd(72): signal \"c11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c11 ALU.vhd(73) " "VHDL Process Statement warning at ALU.vhd(73): signal \"c11\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c12 ALU.vhd(75) " "VHDL Process Statement warning at ALU.vhd(75): signal \"c12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c12 ALU.vhd(76) " "VHDL Process Statement warning at ALU.vhd(76): signal \"c12\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c13 ALU.vhd(78) " "VHDL Process Statement warning at ALU.vhd(78): signal \"c13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c13 ALU.vhd(79) " "VHDL Process Statement warning at ALU.vhd(79): signal \"c13\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c14 ALU.vhd(81) " "VHDL Process Statement warning at ALU.vhd(81): signal \"c14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c14 ALU.vhd(82) " "VHDL Process Statement warning at ALU.vhd(82): signal \"c14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c14 ALU.vhd(84) " "VHDL Process Statement warning at ALU.vhd(84): signal \"c14\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574690 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c0 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c0\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c1 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c1\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c2 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c2\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c3 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c3\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c4 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c4\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c5 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c5\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c6 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c6\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c7 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c7\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c8 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c8\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c9 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c9\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c10 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c10\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c11 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c11\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c12 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c12\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c13 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c13\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574691 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c14 ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"c14\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow ALU.vhd(28) " "VHDL Process Statement warning at ALU.vhd(28): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.vhd(28) " "Inferred latch for \"overflow\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c14 ALU.vhd(28) " "Inferred latch for \"c14\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c13 ALU.vhd(28) " "Inferred latch for \"c13\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c12 ALU.vhd(28) " "Inferred latch for \"c12\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c11 ALU.vhd(28) " "Inferred latch for \"c11\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c10 ALU.vhd(28) " "Inferred latch for \"c10\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c9 ALU.vhd(28) " "Inferred latch for \"c9\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c8 ALU.vhd(28) " "Inferred latch for \"c8\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c7 ALU.vhd(28) " "Inferred latch for \"c7\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c6 ALU.vhd(28) " "Inferred latch for \"c6\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c5 ALU.vhd(28) " "Inferred latch for \"c5\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c4 ALU.vhd(28) " "Inferred latch for \"c4\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c3 ALU.vhd(28) " "Inferred latch for \"c3\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574692 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c2 ALU.vhd(28) " "Inferred latch for \"c2\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574693 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c1 ALU.vhd(28) " "Inferred latch for \"c1\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c0 ALU.vhd(28) " "Inferred latch for \"c0\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] ALU.vhd(28) " "Inferred latch for \"result\[0\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] ALU.vhd(28) " "Inferred latch for \"result\[1\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] ALU.vhd(28) " "Inferred latch for \"result\[2\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] ALU.vhd(28) " "Inferred latch for \"result\[3\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] ALU.vhd(28) " "Inferred latch for \"result\[4\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] ALU.vhd(28) " "Inferred latch for \"result\[5\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] ALU.vhd(28) " "Inferred latch for \"result\[6\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] ALU.vhd(28) " "Inferred latch for \"result\[7\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] ALU.vhd(28) " "Inferred latch for \"result\[8\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574694 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] ALU.vhd(28) " "Inferred latch for \"result\[9\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] ALU.vhd(28) " "Inferred latch for \"result\[10\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] ALU.vhd(28) " "Inferred latch for \"result\[11\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] ALU.vhd(28) " "Inferred latch for \"result\[12\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] ALU.vhd(28) " "Inferred latch for \"result\[13\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] ALU.vhd(28) " "Inferred latch for \"result\[14\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] ALU.vhd(28) " "Inferred latch for \"result\[15\]\" at ALU.vhd(28)" {  } { { "ALU.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/ALU.vhd" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1555497574695 "|calculator|alu:inst7"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jp14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp14 " "Found entity 1: altsyncram_jp14" {  } { { "db/altsyncram_jp14.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/altsyncram_jp14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497575796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497575796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497576017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497576017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497576132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497576132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_obi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_obi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_obi " "Found entity 1: cntr_obi" {  } { { "db/cntr_obi.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/cntr_obi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497576384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497576384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497576505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497576505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497576716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497576716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497576946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497576946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497577157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497577157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1555497577273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1555497577273 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555497577383 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[4\] " "LATCH primitive \"controller:inst3\|tempBCD\[4\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[5\] " "LATCH primitive \"controller:inst3\|tempBCD\[5\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[6\] " "LATCH primitive \"controller:inst3\|tempBCD\[6\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579101 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[7\] " "LATCH primitive \"controller:inst3\|tempBCD\[7\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[0\] " "LATCH primitive \"controller:inst3\|tempBCD\[0\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[1\] " "LATCH primitive \"controller:inst3\|tempBCD\[1\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[2\] " "LATCH primitive \"controller:inst3\|tempBCD\[2\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[3\] " "LATCH primitive \"controller:inst3\|tempBCD\[3\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[12\] " "LATCH primitive \"controller:inst3\|tempBCD\[12\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[13\] " "LATCH primitive \"controller:inst3\|tempBCD\[13\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[14\] " "LATCH primitive \"controller:inst3\|tempBCD\[14\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579103 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[15\] " "LATCH primitive \"controller:inst3\|tempBCD\[15\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[8\] " "LATCH primitive \"controller:inst3\|tempBCD\[8\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[9\] " "LATCH primitive \"controller:inst3\|tempBCD\[9\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579104 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[10\] " "LATCH primitive \"controller:inst3\|tempBCD\[10\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579105 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "controller:inst3\|tempBCD\[11\] " "LATCH primitive \"controller:inst3\|tempBCD\[11\]\" is permanently enabled" {  } { { "controller.vhd" "" { Text "C:/Users/Rodas/Documents/Kurser/UU/Teknisk fysik/VHDL/Project/Calculator/controller.vhd" 42 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1555497579105 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1555497579379 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1555497579417 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1555497579417 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1555497579519 "|calculator|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1555497579519 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 23 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 23 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1555497580724 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1555497580756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1555497580756 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "871 " "Implemented 871 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1555497581105 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1555497581105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "817 " "Implemented 817 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1555497581105 ""} { "Info" "ICUT_CUT_TM_RAMS" "11 " "Implemented 11 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1555497581105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1555497581105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 106 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 106 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1555497581225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 17 12:39:41 2019 " "Processing ended: Wed Apr 17 12:39:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1555497581225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1555497581225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1555497581225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1555497581225 ""}
