// generated by newgenasym  Thu Feb 19 14:22:58 2009


module gc5322iznd (a1, a2, a3, a4, a5, a6, a7, a8, a9, adciref, adcvref, ao, bb0,
        bb1, bb10, bb11, bb12, bb13, bb14, bb15, bb2, bb3, bb4, bb5, bb6,
        bb7, bb8, bb9, bbclk, bbfr, ceb, d0, d1, d10, d11, d12, d13, d14,
        d15, d2, d3, d4, d5, d6, d7, d8, d9, dacrefn, dacrefp, dpdclk,
        dpdclkc, dpdiref, dpdvref, fb0, fb1, fb10, fb11, fb12, fb13,
        fb14, fb15, fb16, fb17, fb18, fb19, fb2, fb20, fb21, fb22, fb23,
        fb24, fb25, fb26, fb27, fb28, fb29, fb3, fb30, fb31, fb32, fb33,
        fb34, fb35, fb4, fb5, fb6, fb7, fb8, fb9, int, mfio0, mfio1,
        mfio10, mfio11, mfio12, mfio13, mfio14, mfio15, mfio16,
        mfio17, mfio18, mfio19, mfio2, mfio20, mfio21, mfio22,
        mfio23, mfio24, mfio25, mfio26, mfio27, mfio28, mfio29,
        mfio3, mfio30, mfio31, mfio32, mfio33, mfio4, mfio5, mfio6,
        mfio7, mfio8, mfio9, oeb, pad, rdb, reset, synca, syncb, syncc,
        syncd, syncdc, syncout, tck, tdi, tdo, testmode, tms, trstb,
        tx0, tx1, tx10, tx11, tx12, tx13, tx14, tx15, tx16, tx17, tx18,
        tx19, tx2, tx20, tx21, tx22, tx23, tx24, tx25, tx26, tx27, tx28,
        tx29, tx3, tx30, tx31, tx32, tx33, tx34, tx35, tx36, tx37, tx4,
        tx5, tx6, tx7, tx8, tx9, vdd1, vdd2, vdda1, vdda2, vdds, vddshv,
        vpp1, vpp2, vss1, vss2, vssa1, vssa2, wrb);
    input a1;
    input a2;
    input a3;
    input a4;
    output a5;
    input a6;
    input a7;
    input a8;
    input a9;
    input adciref;
    input adcvref;
    input ao;
    input bb0;
    input bb1;
    input bb10;
    input bb11;
    input bb12;
    input bb13;
    input bb14;
    input bb15;
    input bb2;
    input bb3;
    input bb4;
    input bb5;
    input bb6;
    input bb7;
    input bb8;
    input bb9;
    input bbclk;
    input bbfr;
    input ceb;
    inout d0;
    inout d1;
    inout d10;
    inout d11;
    inout d12;
    inout d13;
    inout d14;
    inout d15;
    inout d2;
    inout d3;
    inout d4;
    inout d5;
    inout d6;
    inout d7;
    inout d8;
    inout d9;
    input dacrefn;
    input dacrefp;
    input dpdclk;
    input dpdclkc;
    input dpdiref;
    input dpdvref;
    input fb0;
    input fb1;
    input fb10;
    input fb11;
    input fb12;
    input fb13;
    input fb14;
    input fb15;
    input fb16;
    input fb17;
    input fb18;
    input fb19;
    input fb2;
    input fb20;
    input fb21;
    input fb22;
    input fb23;
    input fb24;
    input fb25;
    input fb26;
    input fb27;
    input fb28;
    input fb29;
    input fb3;
    input fb30;
    input fb31;
    input fb32;
    input fb33;
    input fb34;
    input fb35;
    input fb4;
    input fb5;
    input fb6;
    input fb7;
    input fb8;
    input fb9;
    inout int;
    inout mfio0;
    inout mfio1;
    inout mfio10;
    inout mfio11;
    inout mfio12;
    inout mfio13;
    inout mfio14;
    inout mfio15;
    inout mfio16;
    inout mfio17;
    inout mfio18;
    inout mfio19;
    inout mfio2;
    inout mfio20;
    inout mfio21;
    inout mfio22;
    inout mfio23;
    inout mfio24;
    inout mfio25;
    inout mfio26;
    inout mfio27;
    inout mfio28;
    inout mfio29;
    inout mfio3;
    inout mfio30;
    inout mfio31;
    inout mfio32;
    inout mfio33;
    inout mfio4;
    inout mfio5;
    inout mfio6;
    inout mfio7;
    inout mfio8;
    inout mfio9;
    input oeb;
    inout pad;
    input rdb;
    input reset;
    inout synca;
    inout syncb;
    inout syncc;
    inout syncd;
    inout syncdc;
    output syncout;
    input tck;
    input tdi;
    output tdo;
    input testmode;
    input tms;
    input trstb;
    output tx0;
    output tx1;
    output tx10;
    output tx11;
    output tx12;
    output tx13;
    output tx14;
    output tx15;
    output tx16;
    output tx17;
    output tx18;
    output tx19;
    output tx2;
    output tx20;
    output tx21;
    output tx22;
    output tx23;
    output tx24;
    output tx25;
    output tx26;
    output tx27;
    output tx28;
    output tx29;
    output tx3;
    output tx30;
    output tx31;
    output tx32;
    output tx33;
    output tx34;
    output tx35;
    output tx36;
    output tx37;
    output tx4;
    output tx5;
    output tx6;
    output tx7;
    output tx8;
    output tx9;
    input [55:0] vdd1;
    inout vdd2;
    input vdda1;
    input vdda2;
    input [2:0] vdds;
    input [15:0] vddshv;
    input [1:0] vpp1;
    input [1:0] vpp2;
    input [88:0] vss1;
    inout vss2;
    input vssa1;
    input vssa2;
    inout wrb;


    initial
        begin
        end

endmodule
