Analysis & Synthesis report for core_rv32i
Thu Dec 17 20:48:20 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated
 17. Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated
 18. Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated
 19. Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated
 20. Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated
 21. Source assignments for datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|altsyncram_pc61:altsyncram4
 22. Parameter Settings for User Entity Instance: datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component
 23. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0
 24. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0
 25. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0
 26. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0
 27. Parameter Settings for Inferred Entity Instance: datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. altshift_taps Parameter Settings by Entity Instance
 30. Port Connectivity Checks: "mux16_2_1:control_mux"
 31. Port Connectivity Checks: "datapath:datapath_0|adder:return_address_adder"
 32. Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:instruction_address_reg"
 33. Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg5b:register_destination_address_reg"
 34. Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:mem_read_data_reg"
 35. Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:ALU_result_reg"
 36. Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg1b:reg_write_reg"
 37. Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg2b:mem_to_reg_reg"
 38. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:instruction_address_reg"
 39. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg5b:register_destination_address_reg"
 40. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:mem_write_data_reg"
 41. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg"
 42. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:data_format_reg"
 43. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:reg_write_reg"
 44. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg2b:mem_to_reg_reg"
 45. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_read_reg"
 46. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_write_reg"
 47. Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem"
 48. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg"
 49. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:immediate_reg"
 50. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_2_reg"
 51. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_1_reg"
 52. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_2_reg"
 53. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_1_reg"
 54. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_destination_address_reg"
 55. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:reg_write_reg"
 56. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg2b:mem_to_reg_reg"
 57. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:data_format_reg"
 58. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_read_reg"
 59. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_write_reg"
 60. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:ALU_Src_reg"
 61. Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg4b:ALU_Op_reg"
 62. Port Connectivity Checks: "datapath:datapath_0|delay_driver:PC_Src_delay_reg"
 63. Port Connectivity Checks: "datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x0"
 64. Port Connectivity Checks: "datapath:datapath_0|instruction_decode_unit:inst_decode"
 65. Port Connectivity Checks: "datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg"
 66. Port Connectivity Checks: "datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_address_reg"
 67. Port Connectivity Checks: "datapath:datapath_0|program_counter:pc|reg32b:internal_register"
 68. Port Connectivity Checks: "datapath:datapath_0|adder:pc_adder"
 69. Post-Synthesis Netlist Statistics for Top Partition
 70. Elapsed Time Per Partition
 71. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Dec 17 20:48:20 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; core_rv32i                                  ;
; Top-level Entity Name              ; core_rv32i                                  ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 4,342                                       ;
;     Total combinational functions  ; 3,281                                       ;
;     Dedicated logic registers      ; 1,410                                       ;
; Total registers                    ; 1410                                        ;
; Total pins                         ; 34                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,194,403                                   ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; core_rv32i         ; core_rv32i         ;
; Family name                                                      ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; core_rv32i.vhd                   ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd                            ;         ;
; datapath.vhd                     ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd                              ;         ;
; program_counter.vhd              ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd                       ;         ;
; adder.vhd                        ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd                                 ;         ;
; id_ex_reg.vhd                    ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd                             ;         ;
; if_id_reg.vhd                    ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd                             ;         ;
; immediate_generator.vhd          ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd                   ;         ;
; jump_target_unit.vhd             ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd                      ;         ;
; reg32b.vhd                       ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd                                ;         ;
; reg32b_falling_edge.vhd          ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd                   ;         ;
; register_file.vhd                ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd                         ;         ;
; mux_32_1.vhd                     ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd                              ;         ;
; reg1b.vhd                        ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd                                 ;         ;
; reg2b.vhd                        ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd                                 ;         ;
; reg3b.vhd                        ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd                                 ;         ;
; reg4b.vhd                        ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd                                 ;         ;
; reg5b.vhd                        ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd                                 ;         ;
; branch_logic.vhd                 ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd                          ;         ;
; instruction_memory.vhd           ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd                    ;         ;
; mux_2_1.vhd                      ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd                               ;         ;
; mux_3_1.vhd                      ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd                               ;         ;
; ALU.vhd                          ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd                                   ;         ;
; ex_mem_reg.vhd                   ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd                            ;         ;
; mem_wb_reg.vhd                   ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd                            ;         ;
; data_memory.vhd                  ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd                           ;         ;
; datamem_interface.vhd            ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd                     ;         ;
; progmem.vhd                      ; yes             ; User Wizard-Generated File             ; D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd                               ;         ;
; controller.vhd                   ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd                            ;         ;
; forwarding_unit.vhd              ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd                       ;         ;
; hazard_unit.vhd                  ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd                           ;         ;
; mux_4_1.vhd                      ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd                               ;         ;
; instruction_decode_unit.vhd      ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd               ;         ;
; core_rv32i_tb.vhd                ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd                         ;         ;
; mux16_2_1.vhd                    ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd                             ;         ;
; delay_driver.vhd                 ; yes             ; User VHDL File                         ; D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_5gs3.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf                    ;         ;
; progmem.mif                      ; yes             ; Auto-Found Memory Initialization File  ; D:/Documentos/UFSC/VHDL/core_rv32i/progmem.mif                               ;         ;
; db/decode_eca.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_eca.tdf                         ;         ;
; db/mux_isb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_isb.tdf                            ;         ;
; db/altsyncram_0ed1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_0ed1.tdf                    ;         ;
; db/decode_l0b.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_l0b.tdf                         ;         ;
; db/mux_5rb.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_5rb.tdf                            ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_7om.tdf            ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/shift_taps_7om.tdf                     ;         ;
; db/altsyncram_pc61.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_pc61.tdf                    ;         ;
; db/add_sub_s7e.tdf               ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/add_sub_s7e.tdf                        ;         ;
; db/cntr_0tf.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/cntr_0tf.tdf                           ;         ;
; db/cmpr_ikc.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/cmpr_ikc.tdf                           ;         ;
; db/cntr_jch.tdf                  ; yes             ; Auto-Generated Megafunction            ; D:/Documentos/UFSC/VHDL/core_rv32i/db/cntr_jch.tdf                           ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 34               ;
; Total memory bits        ; 4194403          ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; clock~input      ;
; Maximum fan-out          ; 1960             ;
; Total fan-out            ; 29178            ;
; Average fan-out          ; 5.50             ;
+--------------------------+------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                         ; Entity Name             ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |core_rv32i                                       ; 3281 (0)            ; 1410 (0)                  ; 4194403     ; 0            ; 0       ; 0         ; 0         ; 34   ; 0            ; |core_rv32i                                                                                                                                                                 ; core_rv32i              ; work         ;
;    |controller:controller_0|                      ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|controller:controller_0                                                                                                                                         ; controller              ; work         ;
;    |datapath:datapath_0|                          ; 3197 (9)            ; 1410 (0)                  ; 4194403     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0                                                                                                                                             ; datapath                ; work         ;
;       |ALU:ALU_0|                                 ; 699 (699)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ALU:ALU_0                                                                                                                                   ; ALU                     ; work         ;
;       |adder:pc_adder|                            ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|adder:pc_adder                                                                                                                              ; adder                   ; work         ;
;       |adder:return_address_adder|                ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|adder:return_address_adder                                                                                                                  ; adder                   ; work         ;
;       |branch_logic:compare_unit|                 ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|branch_logic:compare_unit                                                                                                                   ; branch_logic            ; work         ;
;       |datamem_interface:datamem|                 ; 439 (210)           ; 48 (0)                    ; 2097152     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem                                                                                                                   ; datamem_interface       ; work         ;
;          |data_memory:datamem_0|                  ; 16 (8)              ; 12 (9)                    ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0                                                                                             ; data_memory             ; work         ;
;             |altsyncram:RAM_rtl_0|                ; 8 (0)               ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0                                                                        ; altsyncram              ; work         ;
;                |altsyncram_0ed1:auto_generated|   ; 8 (0)               ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated                                         ; altsyncram_0ed1         ; work         ;
;                   |decode_l0b:decode2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|decode_l0b:decode2                      ; decode_l0b              ; work         ;
;          |data_memory:datamem_1|                  ; 82 (62)             ; 12 (9)                    ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1                                                                                             ; data_memory             ; work         ;
;             |altsyncram:RAM_rtl_0|                ; 20 (0)              ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0                                                                        ; altsyncram              ; work         ;
;                |altsyncram_0ed1:auto_generated|   ; 20 (0)              ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated                                         ; altsyncram_0ed1         ; work         ;
;                   |decode_eca:rden_decode_b|      ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|decode_eca:rden_decode_b                ; decode_eca              ; work         ;
;                   |decode_l0b:decode2|            ; 12 (12)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|decode_l0b:decode2                      ; decode_l0b              ; work         ;
;          |data_memory:datamem_2|                  ; 66 (58)             ; 12 (9)                    ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2                                                                                             ; data_memory             ; work         ;
;             |altsyncram:RAM_rtl_0|                ; 8 (0)               ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0                                                                        ; altsyncram              ; work         ;
;                |altsyncram_0ed1:auto_generated|   ; 8 (0)               ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated                                         ; altsyncram_0ed1         ; work         ;
;                   |decode_l0b:decode2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|decode_l0b:decode2                      ; decode_l0b              ; work         ;
;          |data_memory:datamem_3|                  ; 65 (57)             ; 12 (9)                    ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3                                                                                             ; data_memory             ; work         ;
;             |altsyncram:RAM_rtl_0|                ; 8 (0)               ; 3 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0                                                                        ; altsyncram              ; work         ;
;                |altsyncram_0ed1:auto_generated|   ; 8 (0)               ; 3 (3)                     ; 524288      ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated                                         ; altsyncram_0ed1         ; work         ;
;                   |decode_l0b:decode2|            ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|decode_l0b:decode2                      ; decode_l0b              ; work         ;
;       |ex_mem_reg:ex_mem|                         ; 23 (0)              ; 73 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem                                                                                                                           ; ex_mem_reg              ; work         ;
;          |reg1b:data_format_reg|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:data_format_reg                                                                                                     ; reg1b                   ; work         ;
;          |reg1b:mem_write_reg|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_write_reg                                                                                                       ; reg1b                   ; work         ;
;          |reg2b:mem_to_reg_reg|                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg2b:mem_to_reg_reg                                                                                                      ; reg2b                   ; work         ;
;          |reg32b:ALU_result_reg|                  ; 23 (23)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg                                                                                                     ; reg32b                  ; work         ;
;          |reg32b:mem_write_data_reg|              ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:mem_write_data_reg                                                                                                 ; reg32b                  ; work         ;
;          |reg5b:register_destination_address_reg| ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg5b:register_destination_address_reg                                                                                    ; reg5b                   ; work         ;
;       |id_ex_reg:id_ex|                           ; 9 (0)               ; 127 (0)                   ; 99          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex                                                                                                                             ; id_ex_reg               ; work         ;
;          |reg1b:ALU_Src_reg|                      ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:ALU_Src_reg                                                                                                           ; reg1b                   ; work         ;
;          |reg1b:data_format_reg|                  ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:data_format_reg                                                                                                       ; reg1b                   ; work         ;
;          |reg1b:mem_read_reg|                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_read_reg                                                                                                          ; reg1b                   ; work         ;
;          |reg1b:mem_write_reg|                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_write_reg                                                                                                         ; reg1b                   ; work         ;
;          |reg2b:mem_to_reg_reg|                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg2b:mem_to_reg_reg                                                                                                        ; reg2b                   ; work         ;
;          |reg32b:immediate_reg|                   ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:immediate_reg                                                                                                        ; reg32b                  ; work         ;
;          |reg32b:instruction_address_reg|         ; 9 (0)               ; 6 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg                                                                                              ; reg32b                  ; work         ;
;             |altshift_taps:internal_value_rtl_0|  ; 9 (0)               ; 6 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0                                                           ; altshift_taps           ; work         ;
;                |shift_taps_7om:auto_generated|    ; 9 (2)               ; 6 (3)                     ; 99          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated                             ; shift_taps_7om          ; work         ;
;                   |altsyncram_pc61:altsyncram4|   ; 0 (0)               ; 0 (0)                     ; 99          ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|altsyncram_pc61:altsyncram4 ; altsyncram_pc61         ; work         ;
;                   |cntr_0tf:cntr1|                ; 5 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|cntr_0tf:cntr1              ; cntr_0tf                ; work         ;
;                   |cntr_jch:cntr5|                ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|cntr_jch:cntr5              ; cntr_jch                ; work         ;
;          |reg32b:register_source_data_1_reg|      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_1_reg                                                                                           ; reg32b                  ; work         ;
;          |reg32b:register_source_data_2_reg|      ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_2_reg                                                                                           ; reg32b                  ; work         ;
;          |reg4b:ALU_Op_reg|                       ; 0 (0)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg4b:ALU_Op_reg                                                                                                            ; reg4b                   ; work         ;
;          |reg5b:register_destination_address_reg| ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_destination_address_reg                                                                                      ; reg5b                   ; work         ;
;          |reg5b:register_source_address_1_reg|    ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_1_reg                                                                                         ; reg5b                   ; work         ;
;          |reg5b:register_source_address_2_reg|    ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_2_reg                                                                                         ; reg5b                   ; work         ;
;       |if_id_reg:if_id|                           ; 0 (0)               ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|if_id_reg:if_id                                                                                                                             ; if_id_reg               ; work         ;
;          |reg32b:instruction_address_reg|         ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_address_reg                                                                                              ; reg32b                  ; work         ;
;          |reg32b:instruction_data_reg|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg                                                                                                 ; reg32b                  ; work         ;
;       |immediate_generator:imm_gen|               ; 46 (46)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|immediate_generator:imm_gen                                                                                                                 ; immediate_generator     ; work         ;
;       |instruction_decode_unit:inst_decode|       ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_decode_unit:inst_decode                                                                                                         ; instruction_decode_unit ; work         ;
;       |instruction_memory:prog_mem|               ; 168 (0)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem                                                                                                                 ; instruction_memory      ; work         ;
;          |progmem:progmem_0|                      ; 168 (0)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0                                                                                               ; progmem                 ; work         ;
;             |altsyncram:altsyncram_component|     ; 168 (0)             ; 3 (0)                     ; 2097152     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component                                                               ; altsyncram              ; work         ;
;                |altsyncram_5gs3:auto_generated|   ; 168 (0)             ; 3 (3)                     ; 2097152     ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated                                ; altsyncram_5gs3         ; work         ;
;                   |decode_eca:rden_decode|        ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|decode_eca:rden_decode         ; decode_eca              ; work         ;
;                   |mux_isb:mux2|                  ; 160 (160)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|mux_isb:mux2                   ; mux_isb                 ; work         ;
;       |jump_target_unit:JTU|                      ; 64 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|jump_target_unit:JTU                                                                                                                        ; jump_target_unit        ; work         ;
;          |adder:internal_adder|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|jump_target_unit:JTU|adder:internal_adder                                                                                                   ; adder                   ; work         ;
;          |mux_2_1:internal_mux_2_1|               ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|jump_target_unit:JTU|mux_2_1:internal_mux_2_1                                                                                               ; mux_2_1                 ; work         ;
;       |mem_wb_reg:mem_wb|                         ; 0 (0)               ; 71 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb                                                                                                                           ; mem_wb_reg              ; work         ;
;          |reg2b:mem_to_reg_reg|                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg2b:mem_to_reg_reg                                                                                                      ; reg2b                   ; work         ;
;          |reg32b:ALU_result_reg|                  ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:ALU_result_reg                                                                                                     ; reg32b                  ; work         ;
;          |reg32b:mem_read_data_reg|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:mem_read_data_reg                                                                                                  ; reg32b                  ; work         ;
;          |reg5b:register_destination_address_reg| ; 0 (0)               ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mem_wb_reg:mem_wb|reg5b:register_destination_address_reg                                                                                    ; reg5b                   ; work         ;
;       |mux_2_1:mux_C|                             ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mux_2_1:mux_C                                                                                                                               ; mux_2_1                 ; work         ;
;       |mux_3_1:wb_mux|                            ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mux_3_1:wb_mux                                                                                                                              ; mux_3_1                 ; work         ;
;       |mux_4_1:mux_A|                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mux_4_1:mux_A                                                                                                                               ; mux_4_1                 ; work         ;
;       |mux_4_1:mux_B|                             ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|mux_4_1:mux_B                                                                                                                               ; mux_4_1                 ; work         ;
;       |program_counter:pc|                        ; 0 (0)               ; 32 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|program_counter:pc                                                                                                                          ; program_counter         ; work         ;
;          |reg32b:internal_register|               ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|program_counter:pc|reg32b:internal_register                                                                                                 ; reg32b                  ; work         ;
;       |register_file:reg_file|                    ; 1324 (31)           ; 992 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file                                                                                                                      ; register_file           ; work         ;
;          |mux_32_1:output_1_mux|                  ; 646 (646)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|mux_32_1:output_1_mux                                                                                                ; mux_32_1                ; work         ;
;          |mux_32_1:output_2_mux|                  ; 647 (647)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|mux_32_1:output_2_mux                                                                                                ; mux_32_1                ; work         ;
;          |reg32b_falling_edge:reg_x10|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x10                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x11|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x11                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x12|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x12                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x13|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x13                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x14|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x14                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x15|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x15                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x16|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x16                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x17|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x17                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x18|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x18                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x19|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x19                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x1|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x1                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x20|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x20                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x21|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x21                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x22|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x22                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x23|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x23                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x24|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x24                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x25|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x25                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x26|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x26                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x27|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x27                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x28|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x28                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x29|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x29                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x2|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x2                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x30|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x30                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x31|            ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x31                                                                                          ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x3|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x3                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x4|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x4                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x5|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x5                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x6|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x6                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x7|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x7                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x8|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x8                                                                                           ; reg32b_falling_edge     ; work         ;
;          |reg32b_falling_edge:reg_x9|             ; 0 (0)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x9                                                                                           ; reg32b_falling_edge     ; work         ;
;    |forwarding_unit:forwarding_unit_0|            ; 36 (36)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|forwarding_unit:forwarding_unit_0                                                                                                                               ; forwarding_unit         ; work         ;
;    |hazard_unit:hazard_unit_0|                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|hazard_unit:hazard_unit_0                                                                                                                                       ; hazard_unit             ; work         ;
;    |mux16_2_1:control_mux|                        ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |core_rv32i|mux16_2_1:control_mux                                                                                                                                           ; mux16_2_1               ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; Name                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+
; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None        ;
; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None        ;
; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None        ;
; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 65536        ; 8            ; 65536        ; 8            ; 524288  ; None        ;
; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|altsyncram_pc61:altsyncram4|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 3            ; 33           ; 3            ; 33           ; 99      ; None        ;
; datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|ALTSYNCRAM                                ; AUTO ; ROM              ; 65536        ; 32           ; --           ; --           ; 2097152 ; progmem.mif ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                               ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+
; Altera ; ROM: 1-PORT  ; 19.1    ; N/A          ; N/A          ; |core_rv32i|datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0 ; progmem.vhd     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                                   ;
+------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                                       ; Free of Timing Hazards ;
+------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
; datapath:datapath_0|delay_driver:PC_Src_delay_reg|internal_value ; VCC                                                                       ; yes                    ;
; controller:controller_0|internal_jump_signal_out                 ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_branch_control_out[3]           ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_branch_control_out[1]           ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_branch_control_out[2]           ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_branch_control_out[0]           ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_mem_read_out                    ; controller:controller_0|WideNor0                                          ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[15]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; controller:controller_0|internal_reg_write_out                   ; controller:controller_0|Selector24                                        ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[14]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[13]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[12]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[11]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[10]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[9]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[8]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[7]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[6]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[5]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[4]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[3]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[2]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[1]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[0]     ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[16]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[17]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[18]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[19]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[20]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[21]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[22]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[23]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[24]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[25]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[26]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[27]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[28]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[29]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[30]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|output_data[31]    ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; controller:controller_0|internal_mem_to_reg_out[1]               ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_mem_to_reg_out[0]               ; controller:controller_0|WideNor0                                          ; yes                    ;
; controller:controller_0|internal_ALU_Src_out                     ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_ALU_Op_out[0]                   ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_ALU_Op_out[1]                   ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_ALU_Op_out[2]                   ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_ALU_Op_out[3]                   ; controller:controller_0|Selector24                                        ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[7]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|internal_load[1]   ; VCC                                                                       ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[7]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|internal_load[2]   ; VCC                                                                       ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[7]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|internal_load[0]   ; VCC                                                                       ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[7]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|internal_load[3]   ; VCC                                                                       ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[6]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[5]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[4]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[3]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[2]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[1]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_1[0]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[6]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[6]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[6]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[5]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[5]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[5]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[4]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[4]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[4]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[3]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[3]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[3]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[2]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[2]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[2]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[1]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[1]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[1]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_3[0]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_2[0]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; datapath:datapath_0|datamem_interface:datamem|memory_input_0[0]  ; datapath:datapath_0|datamem_interface:datamem|membank_address_acquirement ; yes                    ;
; controller:controller_0|internal_data_format_out                 ; controller:controller_0|Selector24                                        ; yes                    ;
; controller:controller_0|internal_mem_write_out                   ; controller:controller_0|Selector24                                        ; yes                    ;
; Number of user-specified and inferred latches = 85               ;                                                                           ;                        ;
+------------------------------------------------------------------+---------------------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                   ;
+---------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                               ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------+----------------------------------------+
; datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x0|internal_value[0..31] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 32                                                      ;                                        ;
+---------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1410  ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 6     ;
; Number of registers using Asynchronous Clear ; 1359  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1027  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                         ; Fan out ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+
; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|dffe6 ; 33      ;
; Total number of inverted registers = 1                                                                                                    ;         ;
+-------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+
; Register Name                                                                              ; Megafunction                                                                            ; Type       ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+
; datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:instruction_address_reg|internal_value[0..31] ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0 ; SHIFT_TAPS ;
; datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:instruction_address_reg|internal_value[0..31] ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0 ; SHIFT_TAPS ;
; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value[0..31]   ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0 ; SHIFT_TAPS ;
; datapath:datapath_0|mem_wb_reg:mem_wb|reg1b:reg_write_reg|internal_value                   ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0 ; SHIFT_TAPS ;
; datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:reg_write_reg|internal_value                   ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0 ; SHIFT_TAPS ;
; datapath:datapath_0|id_ex_reg:id_ex|reg1b:reg_write_reg|internal_value                     ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0 ; SHIFT_TAPS ;
+--------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+
; 31:1               ; 6 bits    ; 120 LEs       ; 48 LEs               ; 72 LEs                 ; Yes        ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg|internal_value[21] ;
; 32:1               ; 4 bits    ; 84 LEs        ; 36 LEs               ; 48 LEs                 ; Yes        ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg|internal_value[27] ;
; 33:1               ; 2 bits    ; 44 LEs        ; 20 LEs               ; 24 LEs                 ; Yes        ; |core_rv32i|datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg|internal_value[28] ;
; 3:1                ; 33 bits   ; 66 LEs        ; 33 LEs               ; 33 LEs                 ; No         ; |core_rv32i|datapath:datapath_0|branch_logic:compare_unit|result_temp[14]                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|mux_3_1:wb_mux|Mux30                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |core_rv32i|forwarding_unit:forwarding_unit_0|forwardA_out[1]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|mux_4_1:mux_A|Mux16                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |core_rv32i|forwarding_unit:forwarding_unit_0|forwardB_out[0]                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|mux_4_1:mux_B|Mux22                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|memory_input_2[4]                ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|output_data[26]                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |core_rv32i|controller:controller_0|decoded_opcode.LB                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |core_rv32i|controller:controller_0|decoded_opcode.ORI                                     ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|memory_input_1[3]                ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |core_rv32i|datapath:datapath_0|register_file:reg_file|mux_32_1:output_1_mux|Mux28         ;
; 32:1               ; 32 bits   ; 672 LEs       ; 640 LEs              ; 32 LEs                 ; No         ; |core_rv32i|datapath:datapath_0|register_file:reg_file|mux_32_1:output_2_mux|Mux10         ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |core_rv32i|datapath:datapath_0|datamem_interface:datamem|output_data[6]                   ;
; 128:1              ; 2 bits    ; 170 LEs       ; 40 LEs               ; 130 LEs                ; No         ; |core_rv32i|datapath:datapath_0|immediate_generator:imm_gen|Mux2                           ;
; 30:1               ; 7 bits    ; 140 LEs       ; 56 LEs               ; 84 LEs                 ; No         ; |core_rv32i|datapath:datapath_0|ALU:ALU_0|Mux50                                            ;
; 31:1               ; 4 bits    ; 80 LEs        ; 36 LEs               ; 44 LEs                 ; No         ; |core_rv32i|datapath:datapath_0|ALU:ALU_0|Mux57                                            ;
; 32:1               ; 2 bits    ; 42 LEs        ; 20 LEs               ; 22 LEs                 ; No         ; |core_rv32i|datapath:datapath_0|ALU:ALU_0|Mux61                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                        ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                         ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0|altsyncram_0ed1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0|shift_taps_7om:auto_generated|altsyncram_pc61:altsyncram4 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                            ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                                                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                                                     ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; progmem.mif          ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                                                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                                     ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_5gs3      ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 65536                ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 65536                ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 65536                ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 65536                ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 65536                ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 65536                ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                          ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                       ;
; WIDTH_A                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_A                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_A                         ; 65536                ; Untyped                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_B                            ; 8                    ; Untyped                                                                       ;
; WIDTHAD_B                          ; 16                   ; Untyped                                                                       ;
; NUMWORDS_B                         ; 65536                ; Untyped                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV GX        ; Untyped                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_0ed1      ; Untyped                                                                       ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                              ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                              ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                              ;
; WIDTH          ; 33             ; Untyped                                                                                                              ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                              ;
; CBXI_PARAMETER ; shift_taps_7om ; Untyped                                                                                                              ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                              ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                             ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                                                 ;
; Entity Instance                           ; datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                                               ;
;     -- WIDTH_A                            ; 32                                                                                                ;
;     -- NUMWORDS_A                         ; 65536                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                 ;
;     -- NUMWORDS_B                         ; 0                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|altsyncram:RAM_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|altsyncram:RAM_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
; Entity Instance                           ; datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|altsyncram:RAM_rtl_0          ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                 ;
;     -- NUMWORDS_A                         ; 65536                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                 ;
;     -- NUMWORDS_B                         ; 65536                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                         ;
+-------------------------------------------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                     ;
; Entity Instance            ; datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                     ;
;     -- TAP_DISTANCE        ; 3                                                                                                     ;
;     -- WIDTH               ; 33                                                                                                    ;
+----------------------------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "mux16_2_1:control_mux" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; input_1 ; Input ; Info     ; Stuck at GND         ;
+---------+-------+----------+----------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|adder:return_address_adder" ;
+----------------+-------+----------+----------------------------------------+
; Port           ; Type  ; Severity ; Details                                ;
+----------------+-------+----------+----------------------------------------+
; input_1[31..3] ; Input ; Info     ; Stuck at GND                           ;
; input_1[1..0]  ; Input ; Info     ; Stuck at GND                           ;
; input_1[2]     ; Input ; Info     ; Stuck at VCC                           ;
+----------------+-------+----------+----------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:instruction_address_reg" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg5b:register_destination_address_reg" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:mem_read_data_reg" ;
+------+-------+----------+------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                          ;
+------+-------+----------+------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                     ;
+------+-------+----------+------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg32b:ALU_result_reg" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg1b:reg_write_reg" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|mem_wb_reg:mem_wb|reg2b:mem_to_reg_reg" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:instruction_address_reg" ;
+------+-------+----------+------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                ;
+------+-------+----------+------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                           ;
+------+-------+----------+------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg5b:register_destination_address_reg" ;
+------+-------+----------+--------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                        ;
+------+-------+----------+--------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                   ;
+------+-------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:mem_write_data_reg" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg32b:ALU_result_reg" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:data_format_reg" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:reg_write_reg" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg2b:mem_to_reg_reg" ;
+------+-------+----------+--------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                      ;
+------+-------+----------+--------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                 ;
+------+-------+----------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_read_reg" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem|reg1b:mem_write_reg" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|ex_mem_reg:ex_mem"                                                      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_read_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:immediate_reg" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_2_reg" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:register_source_data_1_reg" ;
+------+-------+----------+-------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                 ;
+------+-------+----------+-------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                            ;
+------+-------+----------+-------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_2_reg" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_source_address_1_reg" ;
+------+-------+----------+---------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                   ;
+------+-------+----------+---------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                              ;
+------+-------+----------+---------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_destination_address_reg" ;
+------+-------+----------+------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                      ;
+------+-------+----------+------------------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                                 ;
+------+-------+----------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:reg_write_reg" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg2b:mem_to_reg_reg" ;
+------+-------+----------+------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                    ;
+------+-------+----------+------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                               ;
+------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:data_format_reg" ;
+------+-------+----------+-------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                     ;
+------+-------+----------+-------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                ;
+------+-------+----------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_read_reg" ;
+------+-------+----------+----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                  ;
+------+-------+----------+----------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                             ;
+------+-------+----------+----------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:mem_write_reg" ;
+------+-------+----------+-----------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                   ;
+------+-------+----------+-----------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                              ;
+------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg1b:ALU_Src_reg" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                            ;
+------+-------+----------+---------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|id_ex_reg:id_ex|reg4b:ALU_Op_reg" ;
+------+-------+----------+--------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                ;
+------+-------+----------+--------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                           ;
+------+-------+----------+--------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|delay_driver:PC_Src_delay_reg" ;
+------+-------+----------+-----------------------------------------------------+
; Port ; Type  ; Severity ; Details                                             ;
+------+-------+----------+-----------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                        ;
+------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x0" ;
+--------+-------+----------+-----------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                               ;
+--------+-------+----------+-----------------------------------------------------------------------+
; reg_in ; Input ; Info     ; Stuck at GND                                                          ;
; load   ; Input ; Info     ; Stuck at VCC                                                          ;
+--------+-------+----------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|instruction_decode_unit:inst_decode"                              ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; opcode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; funct7 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; funct3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_address_reg" ;
+------+-------+----------+----------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                              ;
+------+-------+----------+----------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                         ;
+------+-------+----------+----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|program_counter:pc|reg32b:internal_register" ;
+------+-------+----------+-------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                           ;
+------+-------+----------+-------------------------------------------------------------------+
; load ; Input ; Info     ; Stuck at VCC                                                      ;
+------+-------+----------+-------------------------------------------------------------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:datapath_0|adder:pc_adder" ;
+----------------+-------+----------+----------------------------+
; Port           ; Type  ; Severity ; Details                    ;
+----------------+-------+----------+----------------------------+
; input_1[31..3] ; Input ; Info     ; Stuck at GND               ;
; input_1[1..0]  ; Input ; Info     ; Stuck at GND               ;
; input_1[2]     ; Input ; Info     ; Stuck at VCC               ;
+----------------+-------+----------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 34                          ;
; cycloneiii_ff         ; 1410                        ;
;     CLR               ; 358                         ;
;     CLR SCLR SLD      ; 6                           ;
;     ENA               ; 32                          ;
;     ENA CLR           ; 995                         ;
;     plain             ; 19                          ;
; cycloneiii_lcell_comb ; 3281                        ;
;     arith             ; 219                         ;
;         2 data inputs ; 61                          ;
;         3 data inputs ; 158                         ;
;     normal            ; 3062                        ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 59                          ;
;         3 data inputs ; 561                         ;
;         4 data inputs ; 2435                        ;
; cycloneiii_ram_block  ; 545                         ;
;                       ;                             ;
; Max LUT depth         ; 20.70                       ;
; Average LUT depth     ; 12.74                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:19     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Thu Dec 17 20:47:36 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off core_rv32i -c core_rv32i
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file core_rv32i.vhd
    Info (12022): Found design unit 1: core_rv32i-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 13
    Info (12023): Found entity 1: core_rv32i File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 41
    Info (12023): Found entity 1: datapath File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd Line: 15
    Info (12023): Found entity 1: program_counter File: D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file adder.vhd
    Info (12022): Found design unit 1: adder-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd Line: 14
    Info (12023): Found entity 1: adder File: D:/Documentos/UFSC/VHDL/core_rv32i/adder.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file id_ex_reg.vhd
    Info (12022): Found design unit 1: id_ex_reg-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd Line: 50
    Info (12023): Found entity 1: id_ex_reg File: D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file if_id_reg.vhd
    Info (12022): Found design unit 1: if_id_reg-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd Line: 17
    Info (12023): Found entity 1: if_id_reg File: D:/Documentos/UFSC/VHDL/core_rv32i/if_id_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file immediate_generator.vhd
    Info (12022): Found design unit 1: immediate_generator-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd Line: 15
    Info (12023): Found entity 1: immediate_generator File: D:/Documentos/UFSC/VHDL/core_rv32i/immediate_generator.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file jump_target_unit.vhd
    Info (12022): Found design unit 1: jump_target_unit-behavioral File: D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd Line: 16
    Info (12023): Found entity 1: jump_target_unit File: D:/Documentos/UFSC/VHDL/core_rv32i/jump_target_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg32b.vhd
    Info (12022): Found design unit 1: reg32b-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 12
    Info (12023): Found entity 1: reg32b File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg32b_falling_edge.vhd
    Info (12022): Found design unit 1: reg32b_falling_edge-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd Line: 12
    Info (12023): Found entity 1: reg32b_falling_edge File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b_falling_edge.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd Line: 17
    Info (12023): Found entity 1: register_file File: D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mux_32_1.vhd
    Info (12022): Found design unit 1: mux_32_1-behavioral File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd Line: 13
    Info (12023): Found entity 1: mux_32_1 File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_32_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg1b.vhd
    Info (12022): Found design unit 1: reg1b-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd Line: 12
    Info (12023): Found entity 1: reg1b File: D:/Documentos/UFSC/VHDL/core_rv32i/reg1b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg2b.vhd
    Info (12022): Found design unit 1: reg2b-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd Line: 12
    Info (12023): Found entity 1: reg2b File: D:/Documentos/UFSC/VHDL/core_rv32i/reg2b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg3b.vhd
    Info (12022): Found design unit 1: reg3b-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd Line: 12
    Info (12023): Found entity 1: reg3b File: D:/Documentos/UFSC/VHDL/core_rv32i/reg3b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg4b.vhd
    Info (12022): Found design unit 1: reg4b-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd Line: 12
    Info (12023): Found entity 1: reg4b File: D:/Documentos/UFSC/VHDL/core_rv32i/reg4b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file reg5b.vhd
    Info (12022): Found design unit 1: reg5b-description File: D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd Line: 12
    Info (12023): Found entity 1: reg5b File: D:/Documentos/UFSC/VHDL/core_rv32i/reg5b.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file branch_logic.vhd
    Info (12022): Found design unit 1: branch_logic-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd Line: 15
    Info (12023): Found entity 1: branch_logic File: D:/Documentos/UFSC/VHDL/core_rv32i/branch_logic.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instruction_memory.vhd
    Info (12022): Found design unit 1: instruction_memory-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd Line: 14
    Info (12023): Found entity 1: instruction_memory File: D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_2_1.vhd
    Info (12022): Found design unit 1: mux_2_1-behavioral File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd Line: 12
    Info (12023): Found entity 1: mux_2_1 File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_2_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux_3_1.vhd
    Info (12022): Found design unit 1: mux_3_1-behavioral File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd Line: 12
    Info (12023): Found entity 1: mux_3_1 File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_3_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd Line: 16
    Info (12023): Found entity 1: ALU File: D:/Documentos/UFSC/VHDL/core_rv32i/ALU.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ex_mem_reg.vhd
    Info (12022): Found design unit 1: ex_mem_reg-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd Line: 38
    Info (12023): Found entity 1: ex_mem_reg File: D:/Documentos/UFSC/VHDL/core_rv32i/ex_mem_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file mem_wb_reg.vhd
    Info (12022): Found design unit 1: mem_wb_reg-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd Line: 30
    Info (12023): Found entity 1: mem_wb_reg File: D:/Documentos/UFSC/VHDL/core_rv32i/mem_wb_reg.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file data_memory.vhd
    Info (12022): Found design unit 1: data_memory-behavioural File: D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd Line: 15
    Info (12023): Found entity 1: data_memory File: D:/Documentos/UFSC/VHDL/core_rv32i/data_memory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file datamem_interface.vhd
    Info (12022): Found design unit 1: datamem_interface-behavioural File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 18
    Info (12023): Found entity 1: datamem_interface File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file progmem.vhd
    Info (12022): Found design unit 1: progmem-SYN File: D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd Line: 53
    Info (12023): Found entity 1: progmem File: D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 27
    Info (12023): Found entity 1: controller File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file forwarding_unit.vhd
    Info (12022): Found design unit 1: forwarding_unit-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd Line: 20
    Info (12023): Found entity 1: forwarding_unit File: D:/Documentos/UFSC/VHDL/core_rv32i/forwarding_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file hazard_unit.vhd
    Info (12022): Found design unit 1: hazard_unit-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd Line: 17
    Info (12023): Found entity 1: hazard_unit File: D:/Documentos/UFSC/VHDL/core_rv32i/hazard_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux_4_1.vhd
    Info (12022): Found design unit 1: mux_4_1-behavioral File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd Line: 12
    Info (12023): Found entity 1: mux_4_1 File: D:/Documentos/UFSC/VHDL/core_rv32i/mux_4_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instruction_decode_unit.vhd
    Info (12022): Found design unit 1: instruction_decode_unit-logic File: D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd Line: 22
    Info (12023): Found entity 1: instruction_decode_unit File: D:/Documentos/UFSC/VHDL/core_rv32i/instruction_decode_unit.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file core_rv32i_tb.vhd
    Info (12022): Found design unit 1: core_rv32i_tb-testbench1 File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd Line: 9
    Info (12023): Found entity 1: core_rv32i_tb File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i_tb.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux16_2_1.vhd
    Info (12022): Found design unit 1: mux16_2_1-behavioral File: D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd Line: 12
    Info (12023): Found entity 1: mux16_2_1 File: D:/Documentos/UFSC/VHDL/core_rv32i/mux16_2_1.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file delay_driver.vhd
    Info (12022): Found design unit 1: delay_driver-description File: D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd Line: 12
    Info (12023): Found entity 1: delay_driver File: D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd Line: 4
Info (12127): Elaborating entity "core_rv32i" for the top level hierarchy
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:datapath_0" File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 137
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(308): object "opcode" assigned a value but never read File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 308
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(309): object "funct7" assigned a value but never read File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 309
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(310): object "funct3" assigned a value but never read File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 310
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(336): object "mem_read_EX_MEM" assigned a value but never read File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 336
Info (12128): Elaborating entity "adder" for hierarchy "datapath:datapath_0|adder:pc_adder" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 357
Info (12128): Elaborating entity "mux_2_1" for hierarchy "datapath:datapath_0|mux_2_1:pc_mux" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 358
Info (12128): Elaborating entity "program_counter" for hierarchy "datapath:datapath_0|program_counter:pc" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 359
Info (12128): Elaborating entity "reg32b" for hierarchy "datapath:datapath_0|program_counter:pc|reg32b:internal_register" File: D:/Documentos/UFSC/VHDL/core_rv32i/program_counter.vhd Line: 24
Info (12128): Elaborating entity "instruction_memory" for hierarchy "datapath:datapath_0|instruction_memory:prog_mem" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 360
Info (12128): Elaborating entity "progmem" for hierarchy "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0" File: D:/Documentos/UFSC/VHDL/core_rv32i/instruction_memory.vhd Line: 29
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component" File: D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd Line: 60
Info (12130): Elaborated megafunction instantiation "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component" File: D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd Line: 60
Info (12133): Instantiated megafunction "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component" with the following parameter: File: D:/Documentos/UFSC/VHDL/core_rv32i/progmem.vhd Line: 60
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV GX"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "progmem.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "8192"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5gs3.tdf
    Info (12023): Found entity 1: altsyncram_5gs3 File: D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_5gs3" for hierarchy "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated" File: d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_eca.tdf
    Info (12023): Found entity 1: decode_eca File: D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_eca.tdf Line: 23
Info (12128): Elaborating entity "decode_eca" for hierarchy "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|decode_eca:rden_decode" File: D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_isb.tdf
    Info (12023): Found entity 1: mux_isb File: D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_isb.tdf Line: 23
Info (12128): Elaborating entity "mux_isb" for hierarchy "datapath:datapath_0|instruction_memory:prog_mem|progmem:progmem_0|altsyncram:altsyncram_component|altsyncram_5gs3:auto_generated|mux_isb:mux2" File: D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_5gs3.tdf Line: 41
Info (12128): Elaborating entity "if_id_reg" for hierarchy "datapath:datapath_0|if_id_reg:if_id" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 362
Info (12128): Elaborating entity "instruction_decode_unit" for hierarchy "datapath:datapath_0|instruction_decode_unit:inst_decode" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 364
Info (12128): Elaborating entity "register_file" for hierarchy "datapath:datapath_0|register_file:reg_file" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 365
Warning (10492): VHDL Process Statement warning at register_file.vhd(75): signal "reg_write" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd Line: 75
Info (12128): Elaborating entity "reg32b_falling_edge" for hierarchy "datapath:datapath_0|register_file:reg_file|reg32b_falling_edge:reg_x0" File: D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd Line: 149
Info (12128): Elaborating entity "mux_32_1" for hierarchy "datapath:datapath_0|register_file:reg_file|mux_32_1:output_1_mux" File: D:/Documentos/UFSC/VHDL/core_rv32i/register_file.vhd Line: 182
Info (12128): Elaborating entity "immediate_generator" for hierarchy "datapath:datapath_0|immediate_generator:imm_gen" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 366
Info (12128): Elaborating entity "jump_target_unit" for hierarchy "datapath:datapath_0|jump_target_unit:JTU" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 367
Info (12128): Elaborating entity "branch_logic" for hierarchy "datapath:datapath_0|branch_logic:compare_unit" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 368
Info (12128): Elaborating entity "delay_driver" for hierarchy "datapath:datapath_0|delay_driver:PC_Src_delay_reg" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 369
Warning (10492): VHDL Process Statement warning at delay_driver.vhd(21): signal "reg_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd Line: 21
Warning (10631): VHDL Process Statement warning at delay_driver.vhd(15): inferring latch(es) for signal or variable "internal_value", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd Line: 15
Info (10041): Inferred latch for "internal_value" at delay_driver.vhd(15) File: D:/Documentos/UFSC/VHDL/core_rv32i/delay_driver.vhd Line: 15
Info (12128): Elaborating entity "id_ex_reg" for hierarchy "datapath:datapath_0|id_ex_reg:id_ex" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 371
Info (12128): Elaborating entity "reg4b" for hierarchy "datapath:datapath_0|id_ex_reg:id_ex|reg4b:ALU_Op_reg" File: D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd Line: 132
Info (12128): Elaborating entity "reg1b" for hierarchy "datapath:datapath_0|id_ex_reg:id_ex|reg1b:ALU_Src_reg" File: D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd Line: 133
Info (12128): Elaborating entity "reg2b" for hierarchy "datapath:datapath_0|id_ex_reg:id_ex|reg2b:mem_to_reg_reg" File: D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd Line: 139
Info (12128): Elaborating entity "reg5b" for hierarchy "datapath:datapath_0|id_ex_reg:id_ex|reg5b:register_destination_address_reg" File: D:/Documentos/UFSC/VHDL/core_rv32i/id_ex_reg.vhd Line: 142
Info (12128): Elaborating entity "mux_4_1" for hierarchy "datapath:datapath_0|mux_4_1:mux_A" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 373
Info (12128): Elaborating entity "ALU" for hierarchy "datapath:datapath_0|ALU:ALU_0" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 376
Info (12128): Elaborating entity "ex_mem_reg" for hierarchy "datapath:datapath_0|ex_mem_reg:ex_mem" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 378
Info (12128): Elaborating entity "datamem_interface" for hierarchy "datapath:datapath_0|datamem_interface:datamem" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 380
Warning (10631): VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable "internal_load", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Warning (10631): VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable "memory_input_3", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Warning (10631): VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable "memory_input_2", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Warning (10631): VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable "memory_input_1", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Warning (10631): VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable "memory_input_0", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Warning (10631): VHDL Process Statement warning at datamem_interface.vhd(46): inferring latch(es) for signal or variable "output_data", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[0]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[1]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[2]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[3]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[4]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[5]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[6]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[7]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[8]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[9]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[10]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[11]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[12]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[13]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[14]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[15]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[16]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[17]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[18]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[19]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[20]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[21]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[22]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[23]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[24]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[25]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[26]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[27]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[28]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[29]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[30]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "output_data[31]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[0]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[1]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[2]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[3]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[4]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[5]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[6]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_0[7]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[0]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[1]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[2]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[3]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[4]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[5]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[6]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_1[7]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[0]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[1]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[2]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[3]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[4]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[5]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[6]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_2[7]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[0]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[1]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[2]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[3]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[4]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[5]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[6]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "memory_input_3[7]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "internal_load[0]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "internal_load[1]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "internal_load[2]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (10041): Inferred latch for "internal_load[3]" at datamem_interface.vhd(46) File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 46
Info (12128): Elaborating entity "data_memory" for hierarchy "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3" File: D:/Documentos/UFSC/VHDL/core_rv32i/datamem_interface.vhd Line: 135
Info (12128): Elaborating entity "mem_wb_reg" for hierarchy "datapath:datapath_0|mem_wb_reg:mem_wb" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 382
Info (12128): Elaborating entity "mux_3_1" for hierarchy "datapath:datapath_0|mux_3_1:wb_mux" File: D:/Documentos/UFSC/VHDL/core_rv32i/datapath.vhd Line: 385
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller_0" File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 138
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_mem_to_reg_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_reg_write_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_mem_write_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_mem_read_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_data_format_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_ALU_Src_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_ALU_Op_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_branch_control_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "internal_jump_signal_out", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (10631): VHDL Process Statement warning at controller.vhd(60): inferring latch(es) for signal or variable "next_state", which holds its previous value in one or more paths through the process File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_jump_signal_out" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_branch_control_out[0]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_branch_control_out[1]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_branch_control_out[2]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_branch_control_out[3]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_ALU_Op_out[0]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_ALU_Op_out[1]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_ALU_Op_out[2]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_ALU_Op_out[3]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_ALU_Src_out" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_data_format_out" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_mem_read_out" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_mem_write_out" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_reg_write_out" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_mem_to_reg_out[0]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (10041): Inferred latch for "internal_mem_to_reg_out[1]" at controller.vhd(60) File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Info (12128): Elaborating entity "forwarding_unit" for hierarchy "forwarding_unit:forwarding_unit_0" File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 139
Info (12128): Elaborating entity "hazard_unit" for hierarchy "hazard_unit:hazard_unit_0" File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 140
Info (12128): Elaborating entity "mux16_2_1" for hierarchy "mux16_2_1:control_mux" File: D:/Documentos/UFSC/VHDL/core_rv32i/core_rv32i.vhd Line: 141
Warning (276027): Inferred dual-clock RAM node "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|RAM_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 5 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_2|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_3|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_0|RAM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 65536
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 65536
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|internal_value_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 33
Info (12130): Elaborated megafunction instantiation "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0"
Info (12133): Instantiated megafunction "datapath:datapath_0|datamem_interface:datamem|data_memory:datamem_1|altsyncram:RAM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "65536"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "65536"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0ed1.tdf
    Info (12023): Found entity 1: altsyncram_0ed1 File: D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_0ed1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_l0b.tdf
    Info (12023): Found entity 1: decode_l0b File: D:/Documentos/UFSC/VHDL/core_rv32i/db/decode_l0b.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5rb.tdf
    Info (12023): Found entity 1: mux_5rb File: D:/Documentos/UFSC/VHDL/core_rv32i/db/mux_5rb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0"
Info (12133): Instantiated megafunction "datapath:datapath_0|id_ex_reg:id_ex|reg32b:instruction_address_reg|altshift_taps:internal_value_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "33"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7om.tdf
    Info (12023): Found entity 1: shift_taps_7om File: D:/Documentos/UFSC/VHDL/core_rv32i/db/shift_taps_7om.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pc61.tdf
    Info (12023): Found entity 1: altsyncram_pc61 File: D:/Documentos/UFSC/VHDL/core_rv32i/db/altsyncram_pc61.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_s7e.tdf
    Info (12023): Found entity 1: add_sub_s7e File: D:/Documentos/UFSC/VHDL/core_rv32i/db/add_sub_s7e.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_0tf.tdf
    Info (12023): Found entity 1: cntr_0tf File: D:/Documentos/UFSC/VHDL/core_rv32i/db/cntr_0tf.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ikc.tdf
    Info (12023): Found entity 1: cmpr_ikc File: D:/Documentos/UFSC/VHDL/core_rv32i/db/cmpr_ikc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jch.tdf
    Info (12023): Found entity 1: cntr_jch File: D:/Documentos/UFSC/VHDL/core_rv32i/db/cntr_jch.tdf Line: 26
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "controller:controller_0|internal_mem_to_reg_out[1]" merged with LATCH primitive "controller:controller_0|internal_jump_signal_out" File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Info (13026): Duplicate LATCH primitive "controller:controller_0|internal_mem_to_reg_out[0]" merged with LATCH primitive "controller:controller_0|internal_mem_read_out" File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
Warning (13012): Latch controller:controller_0|internal_jump_signal_out has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[6] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_branch_control_out[3] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[6] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_branch_control_out[1] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[13] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_branch_control_out[2] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[14] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_branch_control_out[0] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[12] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_mem_read_out has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[14] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
    Warning (13013): Ports ENA and CLR on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[14] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_reg_write_out has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[1] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_ALU_Src_out has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[6] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_ALU_Op_out[0] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[12] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_ALU_Op_out[1] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[13] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_ALU_Op_out[2] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[14] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_ALU_Op_out[3] has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[30] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_data_format_out has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[13] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Warning (13012): Latch controller:controller_0|internal_mem_write_out has unsafe behavior File: D:/Documentos/UFSC/VHDL/core_rv32i/controller.vhd Line: 60
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:datapath_0|if_id_reg:if_id|reg32b:instruction_data_reg|internal_value[6] File: D:/Documentos/UFSC/VHDL/core_rv32i/reg32b.vhd Line: 17
Info (13000): Registers with preset signals will power-up high File: D:/Documentos/UFSC/VHDL/core_rv32i/db/shift_taps_7om.tdf Line: 42
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5189 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 4610 logic cells
    Info (21064): Implemented 545 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 4920 megabytes
    Info: Processing ended: Thu Dec 17 20:48:20 2020
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:48


