<?xml version="1.0"?>
<Checkpoint Version="19" Minor="0">
	<BUILD_NUMBER Name="3671981"/>
	<FULL_BUILD Name="SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022"/>
	<PRODUCT Name="Vivado v2022.2 (64-bit)"/>
	<Part Name="xc7s50csga324-1"/>
	<BoardPart Name="digilentinc.com:arty-s7-50:part0:1.1"/>
	<Top Name="result"/>
	<OrigTop Name="dbg_hub"/>
	<RenamePrefix Name="result"/>
	<DisableAutoIOBuffers Name="1"/>
	<OutOfContext Name="1"/>
	<IpOocRunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="dbg_hub_stub.v" ModTime="1678917269"/>
	<File Type="VHDL_STUB" Name="dbg_hub_stub.vhdl" ModTime="1678917269"/>
	<File Type="XDC_IN_CONTEXT" Name="dbg_hub_in_context.xdc" ModTime="1678917269"/>
	<File Type="SHAPE" Name="dbg_hub.shape" ModTime="1678917269"/>
	<File Type="XN" Name="dbg_hub.xn" ModTime="1678917269"/>
	<File Type="EDIF" Name="dbg_hub.edf" ModTime="1678917269"/>
	<File Type="INCR" Name="dbg_hub.incr" ModTime="1678917269"/>
	<File Type="RDA" Name="dbg_hub.rda" ModTime="1678917269"/>
	<File Type="JSON_RDA" Name="dbg_hub_rda.json" ModTime="1678917269"/>
	<File Type="WDF" Name="dbg_hub.wdf" ModTime="1678917269"/>
	<File Type="RESOURSES" Name="dbg_hub.resources" ModTime="1678917269"/>
</Checkpoint>

