# Reading E:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/memory_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/memory_ip.v 
# -- Compiling module memory_ip
# 
# Top level modules:
# 	memory_ip
# End time: 16:52:31 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/Register.v 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:52:31 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/Processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/Processor.v 
# -- Compiling module Processor
# 
# Top level modules:
# 	Processor
# End time: 16:52:31 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/PC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/PC.v 
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/AC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/AC.v 
# -- Compiling module AC
# 
# Top level modules:
# 	AC
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/IR.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/IR.v 
# -- Compiling module IR
# 
# Top level modules:
# 	IR
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/ALU.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/ALU.v 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/BUS.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/BUS.v 
# -- Compiling module BUS
# 
# Top level modules:
# 	BUS
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/Control_Unit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/Control_Unit.v 
# -- Compiling module Control_Unit
# 
# Top level modules:
# 	Control_Unit
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/state_machine.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/state_machine.v 
# -- Compiling module state_machine
# 
# Top level modules:
# 	state_machine
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/top_layer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/top_layer.v 
# -- Compiling module top_layer
# 
# Top level modules:
# 	top_layer
# End time: 16:52:32 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/GIthub/Processor {E:/GIthub/Processor/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Jun 15,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/GIthub/Processor" E:/GIthub/Processor/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:52:33 on Jun 15,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Load canceled
vlog -reportprogress 300 -work work E:/GIthub/Processor/tb/test_tb2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:57 on Jun 15,2021
# vlog -reportprogress 300 -work work E:/GIthub/Processor/tb/test_tb2.v 
# -- Compiling module test_tb2
# 
# Top level modules:
# 	test_tb2
# End time: 16:52:57 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.test_tb2
# vsim work.test_tb2 
# Start time: 16:53:01 on Jun 15,2021
# Loading work.test_tb2
# Loading work.top_layer
# Loading work.Processor
# Loading work.Control_Unit
# Loading work.datapath
# Loading work.BUS
# Loading work.register
# Loading work.AC
# Loading work.PC
# Loading work.IR
# Loading work.ALU
# Loading work.state_machine
# Loading work.memory_ip
# ** Error: (vsim-3033) E:/GIthub/Processor/memory_ip.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb2/u_top_layer/memory_ip_data File: E:/GIthub/Processor/memory_ip.v
#         Searched libraries:
#             E:/GIthub/Processor/simulation/modelsim/rtl_work
# ** Error: (vsim-3033) E:/GIthub/Processor/memory_ip.v(66): Instantiation of 'altsyncram' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /test_tb2/u_top_layer/memory_ip_inst File: E:/GIthub/Processor/memory_ip.v
#         Searched libraries:
#             E:/GIthub/Processor/simulation/modelsim/rtl_work
# Error loading design
# End time: 16:53:01 on Jun 15,2021, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vsim work.test_tb2 -Lf altera_mf_ver
# vsim work.test_tb2 -Lf altera_mf_ver 
# Start time: 16:53:17 on Jun 15,2021
# Loading work.test_tb2
# Loading work.top_layer
# Loading work.Processor
# Loading work.Control_Unit
# Loading work.datapath
# Loading work.BUS
# Loading work.register
# Loading work.AC
# Loading work.PC
# Loading work.IR
# Loading work.ALU
# Loading work.state_machine
# Loading work.memory_ip
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/GIthub/Processor/top_layer.v(35): [PCDPC] - Port size (16) does not match connection size (1) for port 'addr_out'. The port definition is at: E:/GIthub/Processor/Processor.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb2/u_top_layer/Processor File: E:/GIthub/Processor/Processor.v
# ** Warning: (vsim-3015) E:/GIthub/Processor/datapath.v(22): [PCDPC] - Port size (1) does not match connection size (16) for port 'alu_out'. The port definition is at: E:/GIthub/Processor/AC.v(1).
#    Time: 0 ps  Iteration: 0  Instance: /test_tb2/u_top_layer/Processor/datapath/AC File: E:/GIthub/Processor/AC.v
add wave -position end  sim:/test_tb2/clock
add wave -position end  sim:/test_tb2/dram_in
add wave -position 1  sim:/test_tb2/read_en
run -all
