

================================================================
== Vivado HLS Report for 'PE_5_19_s'
================================================================
* Date:           Thu May 27 10:29:35 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        kernel0
* Solution:       solution
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.33 ns | 2.342 ns |   0.90 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       42|       42| 0.140 us | 0.140 us |   42|   42|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|        27|          1|          1|    15|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      727|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      5|     1025|     1045|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      482|    -|
|Register             |        0|      -|     2193|      256|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|     3218|     2510|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |                   Instance                   |                 Module                 | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |kernel0_fdiv_32ns_32ns_32_12_1_U1414          |kernel0_fdiv_32ns_32ns_32_12_1          |        0|      0|  564|  769|    0|
    |kernel0_fmul_32ns_32ns_32_4_max_dsp_1_U1413   |kernel0_fmul_32ns_32ns_32_4_max_dsp_1   |        0|      3|  143|   78|    0|
    |kernel0_fsub_32ns_32ns_32_7_full_dsp_1_U1412  |kernel0_fsub_32ns_32ns_32_7_full_dsp_1  |        0|      2|  318|  198|    0|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+
    |Total                                         |                                        |        0|      5| 1025| 1045|    0|
    +----------------------------------------------+----------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln323_fu_1031_p2                |     +    |      0|  0|   6|           5|           4|
    |c2_V_fu_1019_p2                     |     +    |      0|  0|   6|           5|           1|
    |ap_block_state16_pp0_stage0_iter14  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state28_pp0_stage0_iter26  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_1196                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_587                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op133_write_state16    |    and   |      0|  0|   2|           1|           1|
    |icmp_ln315_fu_1013_p2               |   icmp   |      0|  0|  11|           5|           5|
    |icmp_ln323_fu_1037_p2               |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln343_491_fu_1120_p2           |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln343_492_fu_1133_p2           |   icmp   |      0|  0|  11|           5|           2|
    |icmp_ln343_493_fu_1146_p2           |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_494_fu_1159_p2           |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_495_fu_1172_p2           |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_496_fu_1185_p2           |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln343_497_fu_1198_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_498_fu_1211_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_499_fu_1224_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_500_fu_1237_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_501_fu_1250_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_502_fu_1263_p2           |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln343_fu_1107_p2               |   icmp   |      0|  0|  11|           5|           1|
    |icmp_ln879_fu_1059_p2               |   icmp   |      0|  0|  11|           5|           3|
    |icmp_ln891_fu_1088_p2               |   icmp   |      0|  0|  11|           5|           3|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1    |    or    |      0|  0|   2|           1|           1|
    |select_ln323_fu_1043_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln333_fu_1051_p3             |  select  |      0|  0|  32|           1|          32|
    |select_ln343_541_fu_1112_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_542_fu_1125_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_543_fu_1138_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_544_fu_1151_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_545_fu_1164_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_546_fu_1177_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_547_fu_1190_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_548_fu_1203_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_549_fu_1216_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_550_fu_1229_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_551_fu_1242_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_552_fu_1255_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_553_fu_1268_p3         |  select  |      0|  0|  32|           1|          32|
    |select_ln343_fu_1100_p3             |  select  |      0|  0|  32|           1|          32|
    |ap_enable_pp0                       |    xor   |      0|  0|   2|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 727|         119|         579|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter14                        |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter26                        |   9|          2|    1|          2|
    |ap_phi_mux_local_L_tmp_10_0_0591_phi_fu_173_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_11_0_0592_phi_fu_162_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_12_0_0593_phi_fu_151_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_13_0_0594_phi_fu_140_p4  |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_1_0_0582_phi_fu_272_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_2_0_0583_phi_fu_261_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_3_0_0584_phi_fu_250_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_4_0_0585_phi_fu_239_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_5_0_0586_phi_fu_228_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_6_0_0587_phi_fu_217_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_7_0_0588_phi_fu_206_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_8_0_0589_phi_fu_195_p4   |   9|          2|   32|         64|
    |ap_phi_mux_local_L_tmp_9_0_0590_phi_fu_184_p4   |   9|          2|   32|         64|
    |ap_phi_mux_p_0403_0_phi_fu_128_p4               |   9|          2|    5|         10|
    |ap_phi_mux_phi_ln341_phi_fu_282_p28             |  59|         14|   32|        448|
    |ap_phi_reg_pp0_iter13_phi_ln341_reg_279         |   9|          2|   32|         64|
    |ap_sig_allocacmp_local_L_tmp_0_0_0581_load      |   9|          2|   32|         64|
    |fifo_L_drain_out_V_blk_n                        |   9|          2|    1|          2|
    |fifo_U_tmp_1_in_V_blk_n                         |   9|          2|    1|          2|
    |fifo_V_in_V_blk_n                               |   9|          2|    1|          2|
    |fifo_V_out_V_blk_n                              |   9|          2|    1|          2|
    |local_L_tmp_10_0_2_reg_481                      |  15|          3|   32|         96|
    |local_L_tmp_11_0_2_reg_429                      |  15|          3|   32|         96|
    |local_L_tmp_12_0_2_reg_377                      |  15|          3|   32|         96|
    |local_L_tmp_13_0_2_reg_325                      |  15|          3|   32|         96|
    |local_L_tmp_1_0_2_reg_949                       |  15|          3|   32|         96|
    |local_L_tmp_2_0_2_reg_897                       |  15|          3|   32|         96|
    |local_L_tmp_3_0_2_reg_845                       |  15|          3|   32|         96|
    |local_L_tmp_4_0_2_reg_793                       |  15|          3|   32|         96|
    |local_L_tmp_5_0_2_reg_741                       |  15|          3|   32|         96|
    |local_L_tmp_6_0_2_reg_689                       |  15|          3|   32|         96|
    |local_L_tmp_7_0_2_reg_637                       |  15|          3|   32|         96|
    |local_L_tmp_8_0_2_reg_585                       |  15|          3|   32|         96|
    |local_L_tmp_9_0_2_reg_533                       |  15|          3|   32|         96|
    |p_0403_0_reg_124                                |   9|          2|    5|         10|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 482|        103|  945|       2692|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |add_ln323_reg_1315                       |   5|   0|    5|          0|
    |ap_CS_fsm                                |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_phi_ln341_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_phi_ln341_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_phi_ln341_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter13_phi_ln341_reg_279  |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_phi_ln341_reg_279   |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_phi_ln341_reg_279   |  32|   0|   32|          0|
    |c2_V_reg_1305                            |   5|   0|    5|          0|
    |icmp_ln315_reg_1301                      |   1|   0|    1|          0|
    |icmp_ln323_reg_1332                      |   1|   0|    1|          0|
    |icmp_ln879_reg_1352                      |   1|   0|    1|          0|
    |icmp_ln891_reg_1366                      |   1|   0|    1|          0|
    |local_L_tmp_10_0_0591_reg_169            |  32|   0|   32|          0|
    |local_L_tmp_10_0_2_reg_481               |  32|   0|   32|          0|
    |local_L_tmp_11_0_0592_reg_158            |  32|   0|   32|          0|
    |local_L_tmp_11_0_2_reg_429               |  32|   0|   32|          0|
    |local_L_tmp_12_0_0593_reg_147            |  32|   0|   32|          0|
    |local_L_tmp_12_0_2_reg_377               |  32|   0|   32|          0|
    |local_L_tmp_13_0_0594_reg_136            |  32|   0|   32|          0|
    |local_L_tmp_13_0_2_reg_325               |  32|   0|   32|          0|
    |local_L_tmp_1_0_0582_reg_268             |  32|   0|   32|          0|
    |local_L_tmp_1_0_2_reg_949                |  32|   0|   32|          0|
    |local_L_tmp_2_0_0583_reg_257             |  32|   0|   32|          0|
    |local_L_tmp_2_0_2_reg_897                |  32|   0|   32|          0|
    |local_L_tmp_3_0_0584_reg_246             |  32|   0|   32|          0|
    |local_L_tmp_3_0_2_reg_845                |  32|   0|   32|          0|
    |local_L_tmp_4_0_0585_reg_235             |  32|   0|   32|          0|
    |local_L_tmp_4_0_2_reg_793                |  32|   0|   32|          0|
    |local_L_tmp_5_0_0586_reg_224             |  32|   0|   32|          0|
    |local_L_tmp_5_0_2_reg_741                |  32|   0|   32|          0|
    |local_L_tmp_6_0_0587_reg_213             |  32|   0|   32|          0|
    |local_L_tmp_6_0_2_reg_689                |  32|   0|   32|          0|
    |local_L_tmp_7_0_0588_reg_202             |  32|   0|   32|          0|
    |local_L_tmp_7_0_2_reg_637                |  32|   0|   32|          0|
    |local_L_tmp_8_0_0589_reg_191             |  32|   0|   32|          0|
    |local_L_tmp_8_0_2_reg_585                |  32|   0|   32|          0|
    |local_L_tmp_9_0_0590_reg_180             |  32|   0|   32|          0|
    |local_L_tmp_9_0_2_reg_533                |  32|   0|   32|          0|
    |local_U_tmp_0_1_0580_fu_86               |  32|   0|   32|          0|
    |local_prev_V_0_0_0579_fu_82              |  32|   0|   32|          0|
    |p_0403_0_reg_124                         |   5|   0|    5|          0|
    |select_ln323_reg_1337                    |  32|   0|   32|          0|
    |select_ln333_reg_1347                    |  32|   0|   32|          0|
    |select_ln343_553_reg_1370                |  32|   0|   32|          0|
    |tmp_112_reg_1361                         |  32|   0|   32|          0|
    |tmp_42_reg_1380                          |  32|   0|   32|          0|
    |tmp_678_fu_94                            |  32|   0|   32|          0|
    |tmp_679_reg_1310                         |  32|   0|   32|          0|
    |tmp_681_reg_1342                         |  32|   0|   32|          0|
    |tmp_fu_90                                |  32|   0|   32|          0|
    |tmp_s_reg_1375                           |  32|   0|   32|          0|
    |add_ln323_reg_1315                       |  64|  32|    5|          0|
    |icmp_ln315_reg_1301                      |  64|  32|    1|          0|
    |icmp_ln323_reg_1332                      |  64|  32|    1|          0|
    |icmp_ln879_reg_1352                      |  64|  32|    1|          0|
    |icmp_ln891_reg_1366                      |  64|  32|    1|          0|
    |p_0403_0_reg_124                         |  64|  32|    5|          0|
    |tmp_679_reg_1310                         |  64|  32|   32|          0|
    |tmp_681_reg_1342                         |  64|  32|   32|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |2193| 256| 1759|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      PE<5, 19>     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      PE<5, 19>     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      PE<5, 19>     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      PE<5, 19>     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      PE<5, 19>     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      PE<5, 19>     | return value |
|fifo_V_in_V_dout           |  in |   32|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_empty_n        |  in |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_in_V_read           | out |    1|   ap_fifo  |     fifo_V_in_V    |    pointer   |
|fifo_V_out_V_din           | out |   32|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_full_n        |  in |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_V_out_V_write         | out |    1|   ap_fifo  |    fifo_V_out_V    |    pointer   |
|fifo_U_tmp_1_in_V_dout     |  in |   32|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_empty_n  |  in |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_U_tmp_1_in_V_read     | out |    1|   ap_fifo  |  fifo_U_tmp_1_in_V |    pointer   |
|fifo_L_drain_out_V_din     | out |   32|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_full_n  |  in |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
|fifo_L_drain_out_V_write   | out |    1|   ap_fifo  | fifo_L_drain_out_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

