TimeQuest Timing Analyzer report for VGA
Wed Aug 08 11:36:40 2018
Quartus II 32-bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'MSF:MSF|state.faz'
 13. Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 14. Slow 1200mV 85C Model Setup: 'clk'
 15. Slow 1200mV 85C Model Hold: 'MSF:MSF|state.faz'
 16. Slow 1200mV 85C Model Hold: 'clk'
 17. Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'MSF:MSF|state.faz'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Slow 1200mV 85C Model Metastability Report
 26. Slow 1200mV 0C Model Fmax Summary
 27. Slow 1200mV 0C Model Setup Summary
 28. Slow 1200mV 0C Model Hold Summary
 29. Slow 1200mV 0C Model Recovery Summary
 30. Slow 1200mV 0C Model Removal Summary
 31. Slow 1200mV 0C Model Minimum Pulse Width Summary
 32. Slow 1200mV 0C Model Setup: 'MSF:MSF|state.faz'
 33. Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 34. Slow 1200mV 0C Model Setup: 'clk'
 35. Slow 1200mV 0C Model Hold: 'MSF:MSF|state.faz'
 36. Slow 1200mV 0C Model Hold: 'clk'
 37. Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 38. Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 39. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 40. Slow 1200mV 0C Model Minimum Pulse Width: 'MSF:MSF|state.faz'
 41. Setup Times
 42. Hold Times
 43. Clock to Output Times
 44. Minimum Clock to Output Times
 45. Slow 1200mV 0C Model Metastability Report
 46. Fast 1200mV 0C Model Setup Summary
 47. Fast 1200mV 0C Model Hold Summary
 48. Fast 1200mV 0C Model Recovery Summary
 49. Fast 1200mV 0C Model Removal Summary
 50. Fast 1200mV 0C Model Minimum Pulse Width Summary
 51. Fast 1200mV 0C Model Setup: 'MSF:MSF|state.faz'
 52. Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'
 53. Fast 1200mV 0C Model Setup: 'clk'
 54. Fast 1200mV 0C Model Hold: 'MSF:MSF|state.faz'
 55. Fast 1200mV 0C Model Hold: 'clk'
 56. Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'
 57. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 58. Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'
 59. Fast 1200mV 0C Model Minimum Pulse Width: 'MSF:MSF|state.faz'
 60. Setup Times
 61. Hold Times
 62. Clock to Output Times
 63. Minimum Clock to Output Times
 64. Fast 1200mV 0C Model Metastability Report
 65. Multicorner Timing Analysis Summary
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Board Trace Model Assignments
 71. Input Transition Times
 72. Signal Integrity Metrics (Slow 1200mv 0c Model)
 73. Signal Integrity Metrics (Slow 1200mv 85c Model)
 74. Signal Integrity Metrics (Fast 1200mv 0c Model)
 75. Setup Transfers
 76. Hold Transfers
 77. Report TCCS
 78. Report RSKM
 79. Unconstrained Paths
 80. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; VGA                                                ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE10F17C8                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; Clock Name                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                 ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+
; clk                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                 ;
; divisor_clock:divisor_clock|clk_out ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_clock:divisor_clock|clk_out } ;
; MSF:MSF|state.faz                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { MSF:MSF|state.faz }                   ;
+-------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                  ;
+-------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+-------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 224.22 MHz  ; 224.22 MHz      ; MSF:MSF|state.faz                   ;                                                               ;
; 276.93 MHz  ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin)                ;
; 1015.23 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                          ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; MSF:MSF|state.faz                   ; -3.460 ; -44.932       ;
; divisor_clock:divisor_clock|clk_out ; -2.611 ; -69.311       ;
; clk                                 ; -0.134 ; -0.156        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; MSF:MSF|state.faz                   ; -1.057 ; -1.125        ;
; clk                                 ; -0.063 ; -0.063        ;
; divisor_clock:divisor_clock|clk_out ; 0.105  ; 0.000         ;
+-------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -67.823       ;
; clk                                 ; -3.000 ; -8.948        ;
; MSF:MSF|state.faz                   ; 0.398  ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'MSF:MSF|state.faz'                                                                                       ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; -3.460 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.018     ; 3.425      ;
; -3.427 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.146      ; 3.402      ;
; -3.418 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.018     ; 3.393      ;
; -3.367 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.017     ; 3.336      ;
; -3.354 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 3.280      ;
; -3.346 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.051     ; 3.471      ;
; -3.321 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.107      ; 3.257      ;
; -3.307 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.189      ; 3.341      ;
; -3.261 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 3.191      ;
; -3.255 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.018     ; 3.414      ;
; -3.240 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.090     ; 3.326      ;
; -3.237 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.060     ; 3.160      ;
; -3.232 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 3.356      ;
; -3.223 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.023     ; 3.183      ;
; -3.221 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.050     ; 3.347      ;
; -3.212 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.008     ; 3.382      ;
; -3.204 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.104      ; 3.137      ;
; -3.201 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.150      ; 3.196      ;
; -3.195 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.060     ; 3.128      ;
; -3.190 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.141      ; 3.160      ;
; -3.171 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.022     ; 3.132      ;
; -3.153 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.067     ; 3.069      ;
; -3.149 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 3.269      ;
; -3.138 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.142      ; 3.109      ;
; -3.130 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.022     ; 3.094      ;
; -3.120 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.097      ; 3.046      ;
; -3.115 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.089     ; 3.202      ;
; -3.109 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 3.229      ;
; -3.106 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.047     ; 3.237      ;
; -3.070 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.184      ; 3.099      ;
; -3.051 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.015     ; 3.212      ;
; -3.032 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.060     ; 3.149      ;
; -3.018 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.023     ; 3.172      ;
; -2.998 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.092     ; 3.082      ;
; -2.966 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.022     ; 3.121      ;
; -2.948 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.067     ; 3.058      ;
; -2.914 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.099     ; 2.991      ;
; -2.879 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 2.815      ;
; -2.878 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.272     ; 2.589      ;
; -2.870 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.059     ; 2.797      ;
; -2.865 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.021     ; 2.830      ;
; -2.849 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.093     ; 2.932      ;
; -2.845 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.108     ; 2.566      ;
; -2.811 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.066     ; 2.731      ;
; -2.810 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.147      ; 2.802      ;
; -2.805 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.185      ; 2.835      ;
; -2.790 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.100     ; 2.866      ;
; -2.751 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.140      ; 2.736      ;
; -2.715 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.050     ; 2.843      ;
; -2.658 ; MSF:MSF|contador[10] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.106      ; 2.593      ;
; -2.572 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 2.499      ;
; -2.546 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 2.667      ;
; -2.539 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.108      ; 2.476      ;
; -2.489 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.271     ; 2.204      ;
; -2.422 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 2.353      ;
; -2.393 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.108      ; 2.330      ;
; -2.362 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.151      ; 2.358      ;
; -2.296 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 2.417      ;
; -2.275 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 2.206      ;
; -2.129 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 2.250      ;
; -2.052 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 2.171      ;
; -1.948 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.065     ; 1.728      ;
; -1.935 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 1.862      ;
; -1.877 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 1.998      ;
; -1.855 ; MSF:MSF|contador[10] ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 1.784      ;
; -1.833 ; MSF:MSF|contador[11] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.063     ; 1.599      ;
; -1.550 ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.840      ; 4.134      ;
; -1.517 ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 3.004      ; 4.111      ;
; -1.508 ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.840      ; 4.102      ;
; -1.438 ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.841      ; 4.026      ;
; -1.417 ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.807      ; 4.161      ;
; -1.378 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 3.047      ; 4.031      ;
; -1.345 ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.840      ; 4.123      ;
; -1.311 ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.808      ; 4.056      ;
; -1.303 ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.803      ; 4.046      ;
; -1.283 ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.850      ; 4.072      ;
; -1.122 ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.843      ; 3.902      ;
; -1.010 ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.840      ; 4.094      ;
; -0.977 ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 3.004      ; 4.071      ;
; -0.968 ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.840      ; 4.062      ;
; -0.905 ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.841      ; 3.993      ;
; -0.884 ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.807      ; 4.128      ;
; -0.847 ; MSF:MSF|contador[8]  ; MSF:MSF|wraddress[8]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.065     ; 0.640      ;
; -0.847 ; MSF:MSF|contador[7]  ; MSF:MSF|wraddress[7]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.054     ; 0.982      ;
; -0.845 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 3.047      ; 3.998      ;
; -0.836 ; MSF:MSF|contador[11] ; MSF:MSF|wraddress[11] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.217     ; 0.617      ;
; -0.805 ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.840      ; 4.083      ;
; -0.798 ; MSF:MSF|contador[3]  ; MSF:MSF|wraddress[3]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 0.737      ;
; -0.771 ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.808      ; 4.016      ;
; -0.770 ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.803      ; 4.013      ;
; -0.750 ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.850      ; 4.039      ;
; -0.743 ; MSF:MSF|contador[9]  ; MSF:MSF|wraddress[9]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.079      ; 1.019      ;
; -0.678 ; MSF:MSF|contador[4]  ; MSF:MSF|wraddress[4]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 0.616      ;
; -0.674 ; MSF:MSF|contador[10] ; MSF:MSF|wraddress[10] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.053     ; 0.618      ;
; -0.671 ; MSF:MSF|contador[6]  ; MSF:MSF|wraddress[6]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.053     ; 0.616      ;
; -0.668 ; MSF:MSF|contador[5]  ; MSF:MSF|wraddress[5]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 0.617      ;
; -0.668 ; MSF:MSF|contador[1]  ; MSF:MSF|wraddress[1]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 0.616      ;
; -0.666 ; MSF:MSF|contador[2]  ; MSF:MSF|wraddress[2]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 0.616      ;
; -0.589 ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.843      ; 3.869      ;
; -0.540 ; MSF:MSF|state.feito  ; MSF:MSF|done          ; clk               ; MSF:MSF|state.faz ; 1.000        ; 0.405      ; 0.803      ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.611 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.051     ; 3.476      ;
; -2.206 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.125      ;
; -2.204 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 3.123      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.170 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 3.091      ;
; -2.164 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.084      ;
; -2.164 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 3.084      ;
; -2.061 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.981      ;
; -2.060 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.980      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.056 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.977      ;
; -2.026 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.945      ;
; -2.014 ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.083     ; 2.932      ;
; -1.994 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.914      ;
; -1.993 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.913      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.989 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.910      ;
; -1.988 ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.083     ; 2.906      ;
; -1.985 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.905      ;
; -1.984 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.904      ;
; -1.983 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.904      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.980 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.901      ;
; -1.915 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.835      ;
; -1.885 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|vga_HS                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.806      ;
; -1.883 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.803      ;
; -1.880 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.396     ; 2.485      ;
; -1.876 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|vga_HS                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.797      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.873 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.793      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.786      ;
; -1.867 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.786      ;
; -1.861 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.781      ;
; -1.852 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.773      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.850 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.770      ;
; -1.845 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.766      ;
; -1.844 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.082     ; 2.763      ;
; -1.834 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.083     ; 2.752      ;
; -1.833 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.753      ;
; -1.801 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.081     ; 2.721      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
; -1.776 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.080     ; 2.697      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                              ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.134 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 2.521      ; 3.407      ;
; -0.022 ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 0.500        ; 2.515      ; 3.289      ;
; 0.015  ; MSF:MSF|state.feito                 ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 1.000        ; -0.081     ; 0.905      ;
; 0.026  ; MSF:MSF|state.idle                  ; MSF:MSF|state.faz                   ; clk                                 ; clk         ; 1.000        ; -0.081     ; 0.894      ;
; 0.098  ; MSF:MSF|state.idle                  ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 1.000        ; -0.081     ; 0.822      ;
; 0.321  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 1.000        ; 2.515      ; 3.446      ;
; 0.369  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 2.521      ; 3.404      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'MSF:MSF|state.faz'                                                                                        ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; -1.057 ; MSF:MSF|state.faz    ; MSF:MSF|wraddress[0]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 3.130      ; 2.334      ;
; -0.538 ; MSF:MSF|state.faz    ; MSF:MSF|wraddress[0]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 3.130      ; 2.373      ;
; -0.068 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 3.175      ; 3.368      ;
; 0.010  ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.963      ; 3.234      ;
; 0.043  ; MSF:MSF|state.feito  ; MSF:MSF|done          ; clk               ; MSF:MSF|state.faz ; 0.000        ; 0.626      ; 0.699      ;
; 0.134  ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.970      ; 3.365      ;
; 0.150  ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 3.130      ; 3.541      ;
; 0.203  ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.961      ; 3.425      ;
; 0.266  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.925      ; 3.452      ;
; 0.309  ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.926      ; 3.496      ;
; 0.327  ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.959      ; 3.547      ;
; 0.330  ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.960      ; 3.551      ;
; 0.396  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.959      ; 3.616      ;
; 0.449  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.921      ; 3.631      ;
; 0.451  ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 3.175      ; 3.407      ;
; 0.487  ; MSF:MSF|contador[8]  ; MSF:MSF|wraddress[8]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.065      ; 0.552      ;
; 0.511  ; MSF:MSF|contador[10] ; MSF:MSF|wraddress[10] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.060      ; 0.571      ;
; 0.511  ; MSF:MSF|contador[2]  ; MSF:MSF|wraddress[2]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.059      ; 0.570      ;
; 0.513  ; MSF:MSF|contador[4]  ; MSF:MSF|wraddress[4]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 0.570      ;
; 0.514  ; MSF:MSF|contador[6]  ; MSF:MSF|wraddress[6]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 0.570      ;
; 0.516  ; MSF:MSF|contador[5]  ; MSF:MSF|wraddress[5]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.054      ; 0.570      ;
; 0.516  ; MSF:MSF|contador[1]  ; MSF:MSF|wraddress[1]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.055      ; 0.571      ;
; 0.529  ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.963      ; 3.273      ;
; 0.613  ; MSF:MSF|contador[3]  ; MSF:MSF|wraddress[3]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 0.670      ;
; 0.653  ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.970      ; 3.404      ;
; 0.654  ; MSF:MSF|contador[9]  ; MSF:MSF|wraddress[9]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.196      ; 0.850      ;
; 0.661  ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 3.130      ; 3.572      ;
; 0.667  ; MSF:MSF|contador[11] ; MSF:MSF|wraddress[11] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.098     ; 0.569      ;
; 0.722  ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.961      ; 3.464      ;
; 0.785  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.925      ; 3.491      ;
; 0.805  ; MSF:MSF|contador[7]  ; MSF:MSF|wraddress[7]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.058      ; 0.863      ;
; 0.820  ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.926      ; 3.527      ;
; 0.838  ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.959      ; 3.578      ;
; 0.841  ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.960      ; 3.582      ;
; 0.907  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.959      ; 3.647      ;
; 0.968  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.921      ; 3.670      ;
; 1.286  ; MSF:MSF|contador[11] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.063      ; 1.349      ;
; 1.409  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.065      ; 1.474      ;
; 1.512  ; MSF:MSF|contador[10] ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 1.569      ;
; 1.547  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.272      ; 1.819      ;
; 1.589  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.227      ; 1.816      ;
; 1.598  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 1.654      ;
; 1.669  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 1.725      ;
; 1.677  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.058      ; 1.735      ;
; 1.730  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.227      ; 1.957      ;
; 1.794  ; MSF:MSF|contador[10] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.226      ; 2.020      ;
; 1.818  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.058      ; 1.876      ;
; 1.842  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 1.899      ;
; 1.886  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 1.943      ;
; 1.919  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.020      ; 1.939      ;
; 1.976  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 2.032      ;
; 1.982  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.262      ; 2.244      ;
; 1.994  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.149     ; 1.845      ;
; 2.004  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.305      ; 2.309      ;
; 2.024  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.055      ; 2.079      ;
; 2.062  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.269      ; 2.331      ;
; 2.130  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.304      ; 2.434      ;
; 2.165  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.151     ; 2.014      ;
; 2.226  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.055      ; 2.281      ;
; 2.237  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.217      ; 2.454      ;
; 2.253  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 2.301      ;
; 2.259  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.260      ; 2.519      ;
; 2.264  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.064      ; 2.328      ;
; 2.275  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.091      ; 2.366      ;
; 2.278  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.272      ; 2.550      ;
; 2.313  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.224      ; 2.537      ;
; 2.316  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.012      ; 2.328      ;
; 2.333  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.055      ; 2.388      ;
; 2.379  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.309      ; 2.688      ;
; 2.385  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.259      ; 2.644      ;
; 2.389  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 2.446      ;
; 2.396  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.013      ; 2.409      ;
; 2.396  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.019      ; 2.415      ;
; 2.401  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.090      ; 2.491      ;
; 2.414  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.046      ; 2.460      ;
; 2.436  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.089      ; 2.525      ;
; 2.457  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.097      ; 2.554      ;
; 2.464  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.054      ; 2.518      ;
; 2.472  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.020      ; 2.492      ;
; 2.480  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.067      ; 2.547      ;
; 2.483  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.046      ; 2.529      ;
; 2.490  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.053      ; 2.543      ;
; 2.493  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.054      ; 2.547      ;
; 2.505  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.089      ; 2.594      ;
; 2.533  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.227      ; 2.760      ;
; 2.549  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.058      ; 2.607      ;
; 2.559  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.053      ; 2.612      ;
; 2.562  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.088      ; 2.650      ;
; 2.581  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.104      ; 2.685      ;
; 2.612  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.022      ; 2.634      ;
; 2.631  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.088      ; 2.719      ;
; 2.634  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.264      ; 2.898      ;
; 2.650  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.095      ; 2.745      ;
; 2.692  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 2.715      ;
; 2.710  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 2.766      ;
; 2.713  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.059      ; 2.772      ;
; 2.779  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 2.835      ;
; 2.793  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.060      ; 2.853      ;
; 2.811  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.093      ; 2.904      ;
; 2.814  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.094      ; 2.908      ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.063 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 2.617      ; 3.057      ;
; 0.104  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 0.000        ; 2.611      ; 3.218      ;
; 0.421  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; -0.500       ; 2.611      ; 3.035      ;
; 0.453  ; MSF:MSF|state.idle                  ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.474  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 2.617      ; 3.094      ;
; 0.484  ; MSF:MSF|state.idle                  ; MSF:MSF|state.faz                   ; clk                                 ; clk         ; 0.000        ; 0.081      ; 0.777      ;
; 0.492  ; MSF:MSF|state.feito                 ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 0.000        ; 0.081      ; 0.785      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                   ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.105 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.807      ; 3.447      ;
; 0.284 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.807      ; 3.626      ;
; 0.350 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.807      ; 3.192      ;
; 0.453 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.746      ;
; 0.505 ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.159      ;
; 0.515 ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.169      ;
; 0.515 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 0.808      ;
; 0.519 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.173      ;
; 0.524 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.178      ;
; 0.526 ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.180      ;
; 0.530 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.807      ; 3.372      ;
; 0.547 ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.201      ;
; 0.550 ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.204      ;
; 0.553 ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.207      ;
; 0.554 ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.208      ;
; 0.555 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.209      ;
; 0.585 ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.239      ;
; 0.598 ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.400      ; 1.252      ;
; 0.739 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.033      ;
; 0.743 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.040      ;
; 0.749 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.042      ;
; 0.753 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.045      ;
; 0.762 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.060      ;
; 0.771 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.771 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.067      ;
; 0.780 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.073      ;
; 0.788 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.080      ;
; 0.795 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.087      ;
; 0.795 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.088      ;
; 0.923 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.215      ;
; 0.952 ; MSF:MSF|wraddress[6]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.002     ; 0.724      ;
; 0.960 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.253      ;
; 1.009 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.303      ;
; 1.080 ; MSF:MSF|wraddress[1]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.004      ; 0.858      ;
; 1.080 ; MSF:MSF|wraddress[11]                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.043     ; 0.811      ;
; 1.086 ; MSF:MSF|wraddress[7]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.035     ; 0.825      ;
; 1.097 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.391      ;
; 1.098 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.391      ;
; 1.099 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.393      ;
; 1.101 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; MSF:MSF|wraddress[3]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.034     ; 0.841      ;
; 1.103 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.395      ;
; 1.107 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.400      ;
; 1.107 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.400      ;
; 1.109 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.110 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.404      ;
; 1.115 ; MSF:MSF|wraddress[5]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.001     ; 0.888      ;
; 1.116 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.409      ;
; 1.116 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.409      ;
; 1.117 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.119 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.412      ;
; 1.120 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.413      ;
; 1.125 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; MSF:MSF|wraddress[10]                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.038     ; 0.862      ;
; 1.127 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.420      ;
; 1.132 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.425      ;
; 1.135 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.427      ;
; 1.135 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.427      ;
; 1.136 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.428      ;
; 1.137 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.080      ; 1.429      ;
; 1.141 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.434      ;
; 1.142 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.435      ;
; 1.164 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.457      ;
; 1.173 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.081      ; 1.466      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.168  ; 0.403        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.168  ; 0.403        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.185  ; 0.420        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.186  ; 0.421        ; 0.235          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.281  ; 0.501        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.282  ; 0.502        ; 0.220          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.310  ; 0.498        ; 0.188          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.283  ; 0.503        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; 0.286  ; 0.506        ; 0.220          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; 0.304  ; 0.492        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; 0.308  ; 0.496        ; 0.188          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.faz|clk                   ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.feito|clk                 ;
; 0.444  ; 0.444        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.idle|clk                  ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]           ;
; 0.467  ; 0.467        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]           ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk             ;
; 0.546  ; 0.546        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.552  ; 0.552        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.faz|clk                   ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.feito|clk                 ;
; 0.555  ; 0.555        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.idle|clk                  ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'MSF:MSF|state.faz'                                                             ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[5]           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[6]           ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[5]            ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[6]            ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[1]            ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[1]           ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[3]            ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[7]            ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[9]            ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[3]           ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[4]            ;
; 0.405 ; 0.405        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[11]          ;
; 0.406 ; 0.406        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[4]           ;
; 0.407 ; 0.407        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[7]           ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[10]           ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[2]            ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[10]          ;
; 0.408 ; 0.408        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[2]           ;
; 0.430 ; 0.430        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[8]           ;
; 0.431 ; 0.431        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[8]            ;
; 0.432 ; 0.432        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[9]           ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|inclk[0] ;
; 0.433 ; 0.433        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|outclk   ;
; 0.435 ; 0.435        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[0]           ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF:MSF|done                   ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[5]|datad         ;
; 0.436 ; 0.436        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[6]|datad         ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[5]|datad          ;
; 0.437 ; 0.437        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[6]|datad          ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[1]|datad          ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[1]|datad         ;
; 0.438 ; 0.438        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[8]|datac         ;
; 0.439 ; 0.439        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[11]           ;
; 0.439 ; 0.439        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[8]|datac          ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[3]|datad          ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[7]|datad          ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[9]|datad          ;
; 0.442 ; 0.442        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[3]|datad         ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[4]|datad          ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|done|datac                 ;
; 0.443 ; 0.443        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[11]|datad        ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[4]|datad         ;
; 0.444 ; 0.444        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[9]|datac         ;
; 0.445 ; 0.445        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[7]|datad         ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[10]|datad         ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[2]|datad          ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[10]|datad        ;
; 0.446 ; 0.446        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[2]|datad         ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[11]|datac         ;
; 0.447 ; 0.447        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[0]|datac         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz|q                ;
; 0.551 ; 0.551        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[11]|datac         ;
; 0.552 ; 0.552        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[0]|datac         ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[2]|datad          ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[10]|datad        ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[2]|datad         ;
; 0.553 ; 0.553        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[7]|datad         ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[10]|datad         ;
; 0.554 ; 0.554        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[9]|datac         ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|done|datac                 ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[11]|datad        ;
; 0.555 ; 0.555        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[4]|datad         ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[4]|datad          ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[9]|datad          ;
; 0.556 ; 0.556        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[3]|datad         ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[3]|datad          ;
; 0.557 ; 0.557        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[7]|datad          ;
; 0.559 ; 0.559        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[11]           ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[8]|datac          ;
; 0.560 ; 0.560        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[8]|datac         ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[1]|datad          ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[5]|datad          ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[6]|datad          ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[1]|datad         ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[5]|datad         ;
; 0.561 ; 0.561        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[6]|datad         ;
; 0.562 ; 0.562        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF:MSF|done                   ;
; 0.564 ; 0.564        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[0]           ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|inclk[0] ;
; 0.565 ; 0.565        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|outclk   ;
; 0.566 ; 0.566        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[9]           ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[8]            ;
; 0.568 ; 0.568        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[8]           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[2]            ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[10]          ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[2]           ;
; 0.590 ; 0.590        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[7]           ;
; 0.591 ; 0.591        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[10]           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[11]          ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[4]           ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[4]            ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[9]            ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[3]           ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[3]            ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[7]            ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[1]            ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[5]            ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[6]            ;
; 0.598 ; 0.598        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[1]           ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; start     ; clk        ; 3.094 ; 3.328 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; start     ; clk        ; -2.538 ; -2.771 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 7.497 ; 7.350 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 8.194 ; 8.390 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.092 ; 7.940 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 8.032 ; 7.881 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.092 ; 7.940 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 8.039 ; 7.875 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 8.562 ; 8.808 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 7.219 ; 7.076 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.873 ; 8.061 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.720 ; 7.569 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.720 ; 7.574 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.772 ; 7.626 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.728 ; 7.569 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 8.225 ; 8.462 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                   ;
+-------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                          ; Note                                                          ;
+-------------+-----------------+-------------------------------------+---------------------------------------------------------------+
; 241.08 MHz  ; 241.08 MHz      ; MSF:MSF|state.faz                   ;                                                               ;
; 305.34 MHz  ; 238.04 MHz      ; divisor_clock:divisor_clock|clk_out ; limit due to minimum period restriction (tmin)                ;
; 1117.32 MHz ; 250.0 MHz       ; clk                                 ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+-------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; MSF:MSF|state.faz                   ; -3.148 ; -40.224       ;
; divisor_clock:divisor_clock|clk_out ; -2.275 ; -61.210       ;
; clk                                 ; -0.113 ; -0.113        ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; MSF:MSF|state.faz                   ; -0.963 ; -1.066        ;
; clk                                 ; -0.026 ; -0.026        ;
; divisor_clock:divisor_clock|clk_out ; 0.260  ; 0.000         ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; divisor_clock:divisor_clock|clk_out ; -3.201 ; -67.823       ;
; clk                                 ; -3.000 ; -8.948        ;
; MSF:MSF|state.faz                   ; 0.309  ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'MSF:MSF|state.faz'                                                                                        ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; -3.148 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.014     ; 3.205      ;
; -3.144 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.015     ; 3.193      ;
; -3.100 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.139      ; 3.163      ;
; -3.061 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.043     ; 3.253      ;
; -3.055 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 3.070      ;
; -3.034 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.015     ; 3.086      ;
; -3.027 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.047     ; 3.217      ;
; -3.011 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.105      ; 3.040      ;
; -3.007 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.175      ; 3.119      ;
; -2.975 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.014     ; 3.196      ;
; -2.972 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.077     ; 3.130      ;
; -2.952 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.006     ; 3.182      ;
; -2.951 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.021     ; 2.994      ;
; -2.950 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.042     ; 3.143      ;
; -2.945 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 2.963      ;
; -2.918 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.141      ; 2.996      ;
; -2.907 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.133      ; 2.964      ;
; -2.886 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 3.073      ;
; -2.875 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.050     ; 2.896      ;
; -2.871 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.051     ; 2.884      ;
; -2.868 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 3.054      ;
; -2.863 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.040     ; 3.059      ;
; -2.861 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.076     ; 3.020      ;
; -2.841 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.021     ; 2.887      ;
; -2.827 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.103      ; 2.854      ;
; -2.819 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.020     ; 2.863      ;
; -2.814 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.169      ; 2.920      ;
; -2.808 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.013     ; 3.030      ;
; -2.803 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.058     ; 2.809      ;
; -2.782 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.020     ; 2.997      ;
; -2.775 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.134      ; 2.833      ;
; -2.759 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.096      ; 2.779      ;
; -2.702 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.050     ; 2.887      ;
; -2.678 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 2.701      ;
; -2.677 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.078     ; 2.834      ;
; -2.650 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.019     ; 2.866      ;
; -2.634 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.057     ; 2.812      ;
; -2.619 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.020     ; 2.666      ;
; -2.609 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.085     ; 2.759      ;
; -2.601 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.079     ; 2.757      ;
; -2.592 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.170      ; 2.699      ;
; -2.576 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.246     ; 2.394      ;
; -2.574 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.051     ; 2.590      ;
; -2.560 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.086     ; 2.709      ;
; -2.547 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.139      ; 2.623      ;
; -2.533 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.058     ; 2.542      ;
; -2.532 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.092     ; 2.364      ;
; -2.506 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.132      ; 2.575      ;
; -2.492 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.042     ; 2.686      ;
; -2.371 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 2.558      ;
; -2.355 ; MSF:MSF|contador[10] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.105      ; 2.384      ;
; -2.297 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 2.312      ;
; -2.253 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.105      ; 2.282      ;
; -2.204 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.246     ; 2.025      ;
; -2.158 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 2.176      ;
; -2.156 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 2.343      ;
; -2.131 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.141      ; 2.209      ;
; -2.128 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.105      ; 2.157      ;
; -2.032 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 2.050      ;
; -1.965 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 2.152      ;
; -1.862 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 2.048      ;
; -1.761 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 1.776      ;
; -1.743 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.056     ; 1.624      ;
; -1.718 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 1.905      ;
; -1.684 ; MSF:MSF|contador[11] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.054     ; 1.554      ;
; -1.648 ; MSF:MSF|contador[10] ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 1.666      ;
; -1.511 ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.541      ; 3.863      ;
; -1.507 ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.540      ; 3.851      ;
; -1.463 ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.694      ; 3.821      ;
; -1.424 ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.512      ; 3.911      ;
; -1.397 ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.540      ; 3.744      ;
; -1.390 ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.508      ; 3.875      ;
; -1.370 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.730      ; 3.777      ;
; -1.338 ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.541      ; 3.854      ;
; -1.315 ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.549      ; 3.840      ;
; -1.313 ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.513      ; 3.801      ;
; -1.171 ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 2.542      ; 3.688      ;
; -0.900 ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.541      ; 3.752      ;
; -0.896 ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.540      ; 3.740      ;
; -0.852 ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.694      ; 3.710      ;
; -0.813 ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.512      ; 3.800      ;
; -0.786 ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.540      ; 3.633      ;
; -0.779 ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.508      ; 3.764      ;
; -0.759 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.730      ; 3.666      ;
; -0.747 ; MSF:MSF|contador[7]  ; MSF:MSF|wraddress[7]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 0.945      ;
; -0.729 ; MSF:MSF|contador[8]  ; MSF:MSF|wraddress[8]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.055     ; 0.621      ;
; -0.727 ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.541      ; 3.743      ;
; -0.704 ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.549      ; 3.729      ;
; -0.702 ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.513      ; 3.690      ;
; -0.683 ; MSF:MSF|contador[11] ; MSF:MSF|wraddress[11] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.200     ; 0.560      ;
; -0.652 ; MSF:MSF|contador[3]  ; MSF:MSF|wraddress[3]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 0.678      ;
; -0.646 ; MSF:MSF|contador[9]  ; MSF:MSF|wraddress[9]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.078      ; 0.978      ;
; -0.560 ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 2.542      ; 3.577      ;
; -0.532 ; MSF:MSF|contador[4]  ; MSF:MSF|wraddress[4]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.049     ; 0.558      ;
; -0.531 ; MSF:MSF|contador[10] ; MSF:MSF|wraddress[10] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.046     ; 0.561      ;
; -0.527 ; MSF:MSF|contador[6]  ; MSF:MSF|wraddress[6]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.046     ; 0.558      ;
; -0.527 ; MSF:MSF|contador[5]  ; MSF:MSF|wraddress[5]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.048     ; 0.559      ;
; -0.527 ; MSF:MSF|contador[1]  ; MSF:MSF|wraddress[1]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.047     ; 0.559      ;
; -0.524 ; MSF:MSF|contador[2]  ; MSF:MSF|wraddress[2]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.047     ; 0.558      ;
; -0.393 ; MSF:MSF|state.feito  ; MSF:MSF|done          ; clk               ; MSF:MSF|state.faz ; 1.000        ; 0.392      ; 0.731      ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                    ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                               ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -2.275 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0] ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.042     ; 3.157      ;
; -1.943 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.873      ;
; -1.942 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.872      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.938 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.871      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.902 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.833      ;
; -1.816 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.747      ;
; -1.815 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.746      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.809 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.742      ;
; -1.806 ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.734      ;
; -1.787 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.718      ;
; -1.786 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.717      ;
; -1.784 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.714      ;
; -1.780 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.711      ;
; -1.779 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.710      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.768 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.701      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.761 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.694      ;
; -1.753 ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.681      ;
; -1.742 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.675      ;
; -1.715 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.345     ; 2.372      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.674 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.604      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                      ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.662 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                       ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.592      ;
; -1.649 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|vga_HS                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.582      ;
; -1.649 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|vga_HS                                                                        ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.582      ;
; -1.644 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.575      ;
; -1.637 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[0]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.568      ;
; -1.637 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.566      ;
; -1.636 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.073     ; 2.565      ;
; -1.632 ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.074     ; 2.560      ;
; -1.627 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.560      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.620 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.551      ;
; -1.614 ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; pixel[0]~reg0                                                                                         ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.072     ; 2.544      ;
; -1.613 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.546      ;
; -1.608 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.539      ;
; -1.601 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.532      ;
; -1.600 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.531      ;
; -1.597 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.071     ; 2.528      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.523      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.523      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.523      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.523      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.523      ;
; -1.590 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                   ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.069     ; 2.523      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                               ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.113 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 2.319      ; 3.164      ;
; 0.100  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 0.500        ; 2.316      ; 2.948      ;
; 0.105  ; MSF:MSF|state.feito                 ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 1.000        ; -0.073     ; 0.824      ;
; 0.115  ; MSF:MSF|state.idle                  ; MSF:MSF|state.faz                   ; clk                                 ; clk         ; 1.000        ; -0.073     ; 0.814      ;
; 0.184  ; MSF:MSF|state.idle                  ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 1.000        ; -0.073     ; 0.745      ;
; 0.255  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 1.000        ; 2.316      ; 3.293      ;
; 0.391  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 2.319      ; 3.160      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'MSF:MSF|state.faz'                                                                                         ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; -0.963 ; MSF:MSF|state.faz    ; MSF:MSF|wraddress[0]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.805      ; 2.082      ;
; -0.371 ; MSF:MSF|state.faz    ; MSF:MSF|wraddress[0]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.805      ; 2.194      ;
; -0.095 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.843      ; 2.988      ;
; -0.008 ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.648      ; 2.880      ;
; 0.024  ; MSF:MSF|state.feito  ; MSF:MSF|done          ; clk               ; MSF:MSF|state.faz ; 0.000        ; 0.594      ; 0.648      ;
; 0.100  ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.655      ; 2.995      ;
; 0.130  ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.805      ; 3.175      ;
; 0.167  ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.646      ; 3.053      ;
; 0.215  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.617      ; 3.072      ;
; 0.284  ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.618      ; 3.142      ;
; 0.299  ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.646      ; 3.185      ;
; 0.315  ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.646      ; 3.201      ;
; 0.360  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.646      ; 3.246      ;
; 0.393  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 2.612      ; 3.245      ;
; 0.434  ; MSF:MSF|contador[8]  ; MSF:MSF|wraddress[8]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 0.490      ;
; 0.484  ; MSF:MSF|contador[10] ; MSF:MSF|wraddress[10] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.052      ; 0.536      ;
; 0.484  ; MSF:MSF|contador[2]  ; MSF:MSF|wraddress[2]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.050      ; 0.534      ;
; 0.485  ; MSF:MSF|contador[6]  ; MSF:MSF|wraddress[6]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 0.534      ;
; 0.485  ; MSF:MSF|contador[4]  ; MSF:MSF|wraddress[4]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 0.534      ;
; 0.488  ; MSF:MSF|contador[5]  ; MSF:MSF|wraddress[5]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 0.535      ;
; 0.488  ; MSF:MSF|contador[1]  ; MSF:MSF|wraddress[1]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 0.535      ;
; 0.497  ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.843      ; 3.100      ;
; 0.557  ; MSF:MSF|contador[3]  ; MSF:MSF|wraddress[3]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 0.606      ;
; 0.576  ; MSF:MSF|contador[9]  ; MSF:MSF|wraddress[9]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.180      ; 0.756      ;
; 0.584  ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.648      ; 2.992      ;
; 0.632  ; MSF:MSF|contador[11] ; MSF:MSF|wraddress[11] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.097     ; 0.535      ;
; 0.692  ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.655      ; 3.107      ;
; 0.717  ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.805      ; 3.282      ;
; 0.720  ; MSF:MSF|contador[7]  ; MSF:MSF|wraddress[7]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 0.768      ;
; 0.759  ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.646      ; 3.165      ;
; 0.807  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.617      ; 3.184      ;
; 0.871  ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.618      ; 3.249      ;
; 0.886  ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.646      ; 3.292      ;
; 0.902  ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.646      ; 3.308      ;
; 0.947  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.646      ; 3.353      ;
; 0.985  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 2.612      ; 3.357      ;
; 1.145  ; MSF:MSF|contador[11] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.054      ; 1.199      ;
; 1.252  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 1.308      ;
; 1.351  ; MSF:MSF|contador[10] ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 1.400      ;
; 1.382  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.245      ; 1.627      ;
; 1.426  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 1.475      ;
; 1.435  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.208      ; 1.643      ;
; 1.487  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 1.535      ;
; 1.522  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 1.571      ;
; 1.558  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.207      ; 1.765      ;
; 1.583  ; MSF:MSF|contador[10] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.208      ; 1.791      ;
; 1.634  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 1.683      ;
; 1.644  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 1.692      ;
; 1.676  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 1.725      ;
; 1.737  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.018      ; 1.755      ;
; 1.750  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.237      ; 1.987      ;
; 1.766  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.274      ; 2.040      ;
; 1.788  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 1.836      ;
; 1.795  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 1.843      ;
; 1.795  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.141     ; 1.654      ;
; 1.816  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.244      ; 2.060      ;
; 1.879  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.273      ; 2.152      ;
; 1.967  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.141     ; 1.826      ;
; 1.975  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.199      ; 2.174      ;
; 1.977  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 2.025      ;
; 1.991  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.236      ; 2.227      ;
; 2.011  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.056      ; 2.067      ;
; 2.012  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.040      ; 2.052      ;
; 2.012  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.245      ; 2.257      ;
; 2.028  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.077      ; 2.105      ;
; 2.041  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.206      ; 2.247      ;
; 2.060  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.011      ; 2.071      ;
; 2.078  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 2.125      ;
; 2.101  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.278      ; 2.379      ;
; 2.104  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.235      ; 2.339      ;
; 2.126  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.018      ; 2.144      ;
; 2.129  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.012      ; 2.141      ;
; 2.133  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 2.181      ;
; 2.141  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.076      ; 2.217      ;
; 2.144  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.040      ; 2.184      ;
; 2.160  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.077      ; 2.237      ;
; 2.188  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.083      ; 2.271      ;
; 2.189  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 2.236      ;
; 2.195  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.019      ; 2.214      ;
; 2.205  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.040      ; 2.245      ;
; 2.207  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.057      ; 2.264      ;
; 2.210  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 2.257      ;
; 2.221  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.077      ; 2.298      ;
; 2.226  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 2.273      ;
; 2.237  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.207      ; 2.444      ;
; 2.271  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.047      ; 2.318      ;
; 2.273  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.076      ; 2.349      ;
; 2.274  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 2.322      ;
; 2.296  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.090      ; 2.386      ;
; 2.322  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.019      ; 2.341      ;
; 2.326  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.240      ; 2.566      ;
; 2.334  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.076      ; 2.410      ;
; 2.363  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.081      ; 2.444      ;
; 2.391  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.020      ; 2.411      ;
; 2.406  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 2.454      ;
; 2.411  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.052      ; 2.463      ;
; 2.467  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.048      ; 2.515      ;
; 2.480  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.053      ; 2.533      ;
; 2.495  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.081      ; 2.576      ;
; 2.511  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.081      ; 2.592      ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.026 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 2.404      ; 2.843      ;
; 0.205  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 0.000        ; 2.402      ; 3.072      ;
; 0.349  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; -0.500       ; 2.402      ; 2.716      ;
; 0.401  ; MSF:MSF|state.idle                  ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.448  ; MSF:MSF|state.idle                  ; MSF:MSF|state.faz                   ; clk                                 ; clk         ; 0.000        ; 0.073      ; 0.716      ;
; 0.454  ; MSF:MSF|state.feito                 ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 0.000        ; 0.073      ; 0.722      ;
; 0.501  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 2.404      ; 2.870      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                    ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 0.260 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.540      ; 3.290      ;
; 0.345 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.540      ; 2.875      ;
; 0.394 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 2.540      ; 3.424      ;
; 0.403 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.669      ;
; 0.474 ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.056      ;
; 0.476 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.742      ;
; 0.484 ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.066      ;
; 0.488 ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.070      ;
; 0.493 ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.075      ;
; 0.496 ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.078      ;
; 0.513 ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.095      ;
; 0.516 ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.098      ;
; 0.517 ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.099      ;
; 0.519 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 2.540      ; 3.049      ;
; 0.521 ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.103      ;
; 0.521 ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.103      ;
; 0.545 ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.127      ;
; 0.561 ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.352      ; 1.143      ;
; 0.657 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 0.925      ;
; 0.693 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.959      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.965      ;
; 0.703 ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.969      ;
; 0.707 ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.973      ;
; 0.707 ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.973      ;
; 0.708 ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.974      ;
; 0.709 ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.975      ;
; 0.710 ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.976      ;
; 0.711 ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.977      ;
; 0.711 ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.977      ;
; 0.713 ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.980      ;
; 0.716 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.982      ;
; 0.718 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.984      ;
; 0.719 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.985      ;
; 0.720 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.986      ;
; 0.721 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.987      ;
; 0.727 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.993      ;
; 0.727 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 0.993      ;
; 0.736 ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.002      ;
; 0.741 ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.007      ;
; 0.741 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.007      ;
; 0.839 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.104      ;
; 0.879 ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.145      ;
; 0.879 ; MSF:MSF|wraddress[6]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.026      ; 0.655      ;
; 0.898 ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.166      ;
; 0.979 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.073      ; 1.247      ;
; 0.990 ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.255      ;
; 0.994 ; MSF:MSF|wraddress[1]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.032      ; 0.776      ;
; 0.995 ; MSF:MSF|wraddress[11]                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.008     ; 0.737      ;
; 1.003 ; MSF:MSF|wraddress[7]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.001     ; 0.752      ;
; 1.005 ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.070      ; 1.270      ;
; 1.015 ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.281      ;
; 1.016 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.282      ;
; 1.017 ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.283      ;
; 1.017 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.283      ;
; 1.018 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.284      ;
; 1.018 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.284      ;
; 1.019 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.285      ;
; 1.021 ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.287      ;
; 1.022 ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.288      ;
; 1.022 ; MSF:MSF|wraddress[3]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.001     ; 0.771      ;
; 1.029 ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.295      ;
; 1.029 ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.295      ;
; 1.030 ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.296      ;
; 1.030 ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.296      ;
; 1.031 ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.297      ;
; 1.031 ; MSF:MSF|wraddress[5]                  ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; 0.027      ; 0.808      ;
; 1.032 ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.298      ;
; 1.032 ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.298      ;
; 1.033 ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.299      ;
; 1.033 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.299      ;
; 1.034 ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.300      ;
; 1.035 ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.301      ;
; 1.035 ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.301      ;
; 1.037 ; MSF:MSF|wraddress[10]                 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; -0.500       ; -0.003     ; 0.784      ;
; 1.042 ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.308      ;
; 1.044 ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.310      ;
; 1.046 ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.312      ;
; 1.046 ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.312      ;
; 1.047 ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.313      ;
; 1.048 ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.314      ;
; 1.048 ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.314      ;
; 1.054 ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.320      ;
; 1.062 ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.328      ;
; 1.100 ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.071      ; 1.366      ;
+-------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.177  ; 0.407        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.195  ; 0.425        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.195  ; 0.425        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.268  ; 0.484        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.269  ; 0.485        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.330  ; 0.514        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; 0.273  ; 0.489        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; 0.274  ; 0.490        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; 0.324  ; 0.508        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.456  ; 0.456        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.faz|clk                   ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.feito|clk                 ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.idle|clk                  ;
; 0.475  ; 0.475        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]           ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]           ;
; 0.521  ; 0.521        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk             ;
; 0.525  ; 0.525        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.faz|clk                   ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.feito|clk                 ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.idle|clk                  ;
; 0.543  ; 0.543        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'MSF:MSF|state.faz'                                                              ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; 0.309 ; 0.309        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[1]            ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[1]           ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[5]           ;
; 0.310 ; 0.310        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[6]           ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[5]            ;
; 0.311 ; 0.311        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[6]            ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[3]            ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[7]            ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[9]            ;
; 0.313 ; 0.313        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[3]           ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[4]            ;
; 0.314 ; 0.314        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[11]          ;
; 0.315 ; 0.315        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[4]           ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[10]           ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[10]          ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[2]           ;
; 0.317 ; 0.317        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[7]           ;
; 0.318 ; 0.318        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[2]            ;
; 0.331 ; 0.331        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[8]           ;
; 0.332 ; 0.332        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[8]            ;
; 0.340 ; 0.340        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[9]           ;
; 0.343 ; 0.343        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[0]           ;
; 0.347 ; 0.347        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[8]|datac         ;
; 0.348 ; 0.348        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[8]|datac          ;
; 0.349 ; 0.349        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[11]           ;
; 0.353 ; 0.353        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF:MSF|done                   ;
; 0.355 ; 0.355        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[1]|datad          ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[1]|datad         ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[5]|datad         ;
; 0.356 ; 0.356        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[6]|datad         ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[5]|datad          ;
; 0.357 ; 0.357        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[6]|datad          ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[3]|datad          ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[7]|datad          ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[9]|datad          ;
; 0.359 ; 0.359        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[3]|datad         ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[4]|datad          ;
; 0.360 ; 0.360        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[11]|datad        ;
; 0.361 ; 0.361        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[4]|datad         ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|done|datac                 ;
; 0.362 ; 0.362        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[9]|datac         ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[10]|datad         ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[10]|datad        ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[2]|datad         ;
; 0.363 ; 0.363        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[7]|datad         ;
; 0.364 ; 0.364        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[2]|datad          ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[11]|datac         ;
; 0.365 ; 0.365        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[0]|datac         ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|inclk[0] ;
; 0.380 ; 0.380        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz|q                ;
; 0.615 ; 0.615        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|inclk[0] ;
; 0.615 ; 0.615        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|outclk   ;
; 0.629 ; 0.629        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[11]|datac         ;
; 0.630 ; 0.630        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[0]|datac         ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[10]|datad         ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[2]|datad          ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[10]|datad        ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[2]|datad         ;
; 0.631 ; 0.631        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[7]|datad         ;
; 0.632 ; 0.632        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|done|datac                 ;
; 0.632 ; 0.632        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[9]|datac         ;
; 0.634 ; 0.634        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[4]|datad          ;
; 0.634 ; 0.634        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[11]|datad        ;
; 0.634 ; 0.634        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[4]|datad         ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[3]|datad          ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[7]|datad          ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[9]|datad          ;
; 0.635 ; 0.635        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[3]|datad         ;
; 0.637 ; 0.637        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[6]|datad         ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[1]|datad          ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[5]|datad          ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[6]|datad          ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[1]|datad         ;
; 0.638 ; 0.638        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[5]|datad         ;
; 0.641 ; 0.641        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF:MSF|done                   ;
; 0.645 ; 0.645        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[11]           ;
; 0.645 ; 0.645        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[8]|datac         ;
; 0.646 ; 0.646        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[8]|datac          ;
; 0.650 ; 0.650        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[0]           ;
; 0.652 ; 0.652        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[9]           ;
; 0.661 ; 0.661        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[8]           ;
; 0.662 ; 0.662        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[8]            ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[10]           ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[2]            ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[10]          ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[2]           ;
; 0.676 ; 0.676        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[7]           ;
; 0.679 ; 0.679        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[4]            ;
; 0.679 ; 0.679        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[11]          ;
; 0.679 ; 0.679        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[4]           ;
; 0.680 ; 0.680        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[3]            ;
; 0.680 ; 0.680        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[7]            ;
; 0.680 ; 0.680        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[9]            ;
; 0.680 ; 0.680        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[3]           ;
; 0.682 ; 0.682        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[6]           ;
; 0.683 ; 0.683        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[1]            ;
; 0.683 ; 0.683        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[5]            ;
; 0.683 ; 0.683        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[6]            ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; start     ; clk        ; 2.789 ; 2.824 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; start     ; clk        ; -2.294 ; -2.331 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 6.864 ; 6.672 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.341 ; 7.733 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.422 ; 7.138 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.375 ; 7.079 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.422 ; 7.138 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.391 ; 7.068 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.682 ; 8.151 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 6.587 ; 6.401 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 7.035 ; 7.412 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 7.069 ; 6.772 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 7.069 ; 6.783 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 7.110 ; 6.836 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 7.084 ; 6.772 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 7.362 ; 7.813 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                           ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; MSF:MSF|state.faz                   ; -0.931 ; -9.199        ;
; divisor_clock:divisor_clock|clk_out ; -0.357 ; -8.204        ;
; clk                                 ; 0.151  ; 0.000         ;
+-------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; MSF:MSF|state.faz                   ; -0.563 ; -0.993        ;
; clk                                 ; -0.151 ; -0.256        ;
; divisor_clock:divisor_clock|clk_out ; -0.048 ; -0.048        ;
+-------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary             ;
+-------------------------------------+--------+---------------+
; Clock                               ; Slack  ; End Point TNS ;
+-------------------------------------+--------+---------------+
; clk                                 ; -3.000 ; -7.257        ;
; divisor_clock:divisor_clock|clk_out ; -1.000 ; -41.000       ;
; MSF:MSF|state.faz                   ; 0.392  ; 0.000         ;
+-------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'MSF:MSF|state.faz'                                                                                        ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; -0.931 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.006     ; 1.476      ;
; -0.917 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.024     ; 1.541      ;
; -0.916 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.004     ; 1.466      ;
; -0.914 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.058      ; 1.461      ;
; -0.879 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.027     ; 1.403      ;
; -0.862 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.037      ; 1.388      ;
; -0.846 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.006     ; 1.392      ;
; -0.829 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.027     ; 1.353      ;
; -0.828 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.005     ; 1.471      ;
; -0.828 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.018     ; 1.457      ;
; -0.814 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.012     ; 1.353      ;
; -0.814 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 1.343      ;
; -0.812 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.037      ; 1.338      ;
; -0.807 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.010     ; 1.348      ;
; -0.805 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.020     ; 1.432      ;
; -0.800 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.081      ; 1.373      ;
; -0.797 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.052      ; 1.338      ;
; -0.791 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.027     ; 1.316      ;
; -0.790 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.054      ; 1.333      ;
; -0.789 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.031     ; 1.309      ;
; -0.776 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.026     ; 1.398      ;
; -0.776 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.039     ; 1.384      ;
; -0.772 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.033      ; 1.294      ;
; -0.750 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.041     ; 1.356      ;
; -0.745 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.060      ; 1.297      ;
; -0.738 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.000      ; 1.385      ;
; -0.726 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.026     ; 1.348      ;
; -0.726 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.039     ; 1.334      ;
; -0.722 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.012     ; 1.262      ;
; -0.711 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.011     ; 1.348      ;
; -0.709 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.027     ; 1.234      ;
; -0.704 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.009     ; 1.343      ;
; -0.697 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 1.226      ;
; -0.687 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.010     ; 1.229      ;
; -0.686 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.030     ; 1.304      ;
; -0.686 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.043     ; 1.290      ;
; -0.683 ; MSF:MSF|contador[3]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.021     ; 1.309      ;
; -0.681 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.026     ; 1.302      ;
; -0.676 ; MSF:MSF|contador[1]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.004     ; 1.319      ;
; -0.676 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.075      ; 1.243      ;
; -0.669 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.031     ; 1.190      ;
; -0.668 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.041     ; 1.274      ;
; -0.663 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.060      ; 1.215      ;
; -0.651 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.115     ; 1.087      ;
; -0.641 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.077      ; 1.210      ;
; -0.634 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.051     ; 1.072      ;
; -0.628 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.045     ; 1.230      ;
; -0.623 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.056      ; 1.171      ;
; -0.601 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.021     ; 1.227      ;
; -0.554 ; MSF:MSF|contador[10] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.039      ; 1.082      ;
; -0.543 ; MSF:MSF|contador[5]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.024     ; 1.166      ;
; -0.531 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.115     ; 0.968      ;
; -0.516 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.026     ; 1.041      ;
; -0.499 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.038      ; 1.026      ;
; -0.448 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.026     ; 0.974      ;
; -0.428 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.039      ; 0.956      ;
; -0.402 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.061      ; 0.955      ;
; -0.395 ; MSF:MSF|contador[6]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.024     ; 1.018      ;
; -0.377 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.904      ;
; -0.314 ; MSF:MSF|contador[4]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.936      ;
; -0.292 ; MSF:MSF|contador[2]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.914      ;
; -0.278 ; MSF:MSF|contador[9]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.804      ;
; -0.246 ; MSF:MSF|contador[7]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.869      ;
; -0.235 ; MSF:MSF|contador[8]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.028     ; 0.699      ;
; -0.204 ; MSF:MSF|contador[10] ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.731      ;
; -0.202 ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.349      ; 1.707      ;
; -0.187 ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.351      ; 1.697      ;
; -0.187 ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.331      ; 1.771      ;
; -0.185 ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.413      ; 1.692      ;
; -0.181 ; MSF:MSF|contador[11] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.028     ; 0.642      ;
; -0.139 ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.349      ; 1.645      ;
; -0.099 ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.350      ; 1.702      ;
; -0.099 ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.337      ; 1.688      ;
; -0.098 ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.335      ; 1.685      ;
; -0.093 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.436      ; 1.626      ;
; -0.031 ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.355      ; 1.638      ;
; 0.031  ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.500        ; 1.351      ; 1.572      ;
; 0.206  ; MSF:MSF|contador[3]  ; MSF:MSF|wraddress[3]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.327      ;
; 0.211  ; MSF:MSF|contador[11] ; MSF:MSF|wraddress[11] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.087     ; 0.262      ;
; 0.212  ; MSF:MSF|contador[8]  ; MSF:MSF|wraddress[8]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.028     ; 0.258      ;
; 0.213  ; MSF:MSF|contador[7]  ; MSF:MSF|wraddress[7]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.416      ;
; 0.236  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.349      ; 1.769      ;
; 0.251  ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.351      ; 1.759      ;
; 0.253  ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.413      ; 1.754      ;
; 0.255  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.331      ; 1.829      ;
; 0.258  ; MSF:MSF|contador[9]  ; MSF:MSF|wraddress[9]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 0.026      ; 0.429      ;
; 0.266  ; MSF:MSF|state.feito  ; MSF:MSF|done          ; clk               ; MSF:MSF|state.faz ; 1.000        ; 0.104      ; 0.336      ;
; 0.269  ; MSF:MSF|contador[1]  ; MSF:MSF|wraddress[1]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.264      ;
; 0.271  ; MSF:MSF|contador[4]  ; MSF:MSF|wraddress[4]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.026     ; 0.262      ;
; 0.272  ; MSF:MSF|contador[10] ; MSF:MSF|wraddress[10] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.022     ; 0.265      ;
; 0.272  ; MSF:MSF|contador[5]  ; MSF:MSF|wraddress[5]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.025     ; 0.262      ;
; 0.274  ; MSF:MSF|contador[6]  ; MSF:MSF|wraddress[6]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.023     ; 0.262      ;
; 0.274  ; MSF:MSF|contador[2]  ; MSF:MSF|wraddress[2]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; -0.023     ; 0.262      ;
; 0.296  ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.349      ; 1.710      ;
; 0.337  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.335      ; 1.750      ;
; 0.339  ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.350      ; 1.764      ;
; 0.339  ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.337      ; 1.750      ;
; 0.342  ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.436      ; 1.691      ;
; 0.404  ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.355      ; 1.703      ;
; 0.466  ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 1.000        ; 1.351      ; 1.637      ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                      ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.357 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.305      ;
; -0.354 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.302      ;
; -0.352 ; MSF:MSF|wraddress[8]                                                                                                           ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.289     ; 0.572      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.331 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.282      ;
; -0.326 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.277      ;
; -0.326 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.277      ;
; -0.314 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.021     ; 1.248      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.302 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.253      ;
; -0.293 ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.184     ; 1.096      ;
; -0.285 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.236      ;
; -0.285 ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.236      ;
; -0.281 ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.229      ;
; -0.273 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.221      ;
; -0.270 ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; pixel[0]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.039     ; 1.218      ;
; -0.267 ; MSF:MSF|wraddress[4]                                                                                                           ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.204     ; 0.572      ;
; -0.262 ; MSF:MSF|wraddress[2]                                                                                                           ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.500        ; -0.203     ; 0.568      ;
; -0.256 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.207      ;
; -0.252 ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.203      ;
; -0.251 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.202      ;
; -0.251 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.202      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.248 ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.198      ;
; -0.247 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.198      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.245 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.037     ; 1.195      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.243 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.194      ;
; -0.239 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.190      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.237 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.188      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.235 ; hvsync_generator:hvsync|CounterX[5]                                                                                            ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.186      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.184      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.184      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.184      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.184      ;
; -0.233 ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.184      ;
; -0.226 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.177      ;
; -0.226 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.177      ;
; -0.212 ; hvsync_generator:hvsync|CounterX[0]                                                                                            ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.163      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
; -0.210 ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 1.000        ; -0.036     ; 1.161      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                              ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; 0.151 ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 0.500        ; 1.147      ; 1.578      ;
; 0.315 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.500        ; 1.148      ; 1.415      ;
; 0.577 ; MSF:MSF|state.feito                 ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 1.000        ; -0.036     ; 0.374      ;
; 0.583 ; MSF:MSF|state.idle                  ; MSF:MSF|state.faz                   ; clk                                 ; clk         ; 1.000        ; -0.036     ; 0.368      ;
; 0.601 ; MSF:MSF|state.idle                  ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 1.000        ; -0.036     ; 0.350      ;
; 0.818 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 1.000        ; 1.148      ; 1.412      ;
; 0.832 ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 1.000        ; 1.147      ; 1.397      ;
+-------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'MSF:MSF|state.faz'                                                                                         ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; Slack  ; From Node            ; To Node               ; Launch Clock      ; Latch Clock       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+
; -0.563 ; MSF:MSF|state.faz    ; MSF:MSF|wraddress[0]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.474      ; 1.016      ;
; -0.146 ; MSF:MSF|state.faz    ; MSF:MSF|wraddress[0]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.474      ; 0.953      ;
; -0.133 ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.495      ; 1.467      ;
; -0.133 ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.407      ; 1.379      ;
; -0.066 ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.411      ; 1.450      ;
; -0.045 ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.472      ; 1.532      ;
; -0.024 ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.405      ; 1.486      ;
; -0.016 ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.407      ; 1.496      ;
; -0.011 ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.392      ; 1.486      ;
; -0.002 ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.406      ; 1.509      ;
; 0.007  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.390      ; 1.502      ;
; 0.024  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.405      ; 1.534      ;
; 0.053  ; MSF:MSF|state.feito  ; MSF:MSF|done          ; clk               ; MSF:MSF|state.faz ; 0.000        ; 0.202      ; 0.285      ;
; 0.091  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 1.386      ; 1.582      ;
; 0.200  ; MSF:MSF|contador[2]  ; MSF:MSF|wraddress[2]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.027      ; 0.227      ;
; 0.201  ; MSF:MSF|contador[10] ; MSF:MSF|wraddress[10] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.028      ; 0.229      ;
; 0.201  ; MSF:MSF|contador[8]  ; MSF:MSF|wraddress[8]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.028      ; 0.229      ;
; 0.201  ; MSF:MSF|contador[6]  ; MSF:MSF|wraddress[6]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.226      ;
; 0.203  ; MSF:MSF|contador[4]  ; MSF:MSF|wraddress[4]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 0.227      ;
; 0.204  ; MSF:MSF|contador[5]  ; MSF:MSF|wraddress[5]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 0.227      ;
; 0.204  ; MSF:MSF|contador[1]  ; MSF:MSF|wraddress[1]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 0.227      ;
; 0.245  ; MSF:MSF|contador[3]  ; MSF:MSF|wraddress[3]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.270      ;
; 0.261  ; MSF:MSF|contador[11] ; MSF:MSF|wraddress[11] ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.034     ; 0.227      ;
; 0.268  ; MSF:MSF|contador[9]  ; MSF:MSF|wraddress[9]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.079      ; 0.347      ;
; 0.284  ; MSF:MSF|state.faz    ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.495      ; 1.404      ;
; 0.284  ; MSF:MSF|state.faz    ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.407      ; 1.316      ;
; 0.324  ; MSF:MSF|contador[7]  ; MSF:MSF|wraddress[7]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.349      ;
; 0.351  ; MSF:MSF|state.faz    ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.411      ; 1.387      ;
; 0.372  ; MSF:MSF|state.faz    ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.472      ; 1.469      ;
; 0.393  ; MSF:MSF|state.faz    ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.405      ; 1.423      ;
; 0.401  ; MSF:MSF|state.faz    ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.407      ; 1.433      ;
; 0.406  ; MSF:MSF|state.faz    ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.392      ; 1.423      ;
; 0.415  ; MSF:MSF|state.faz    ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.406      ; 1.446      ;
; 0.424  ; MSF:MSF|state.faz    ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.390      ; 1.439      ;
; 0.441  ; MSF:MSF|state.faz    ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.405      ; 1.471      ;
; 0.508  ; MSF:MSF|state.faz    ; MSF:MSF|contador[1]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; -0.500       ; 1.386      ; 1.519      ;
; 0.536  ; MSF:MSF|contador[11] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.028      ; 0.564      ;
; 0.566  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.028      ; 0.594      ;
; 0.596  ; MSF:MSF|contador[10] ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.621      ;
; 0.633  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.658      ;
; 0.639  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.114      ; 0.753      ;
; 0.659  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.092      ; 0.751      ;
; 0.675  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.700      ;
; 0.680  ; MSF:MSF|contador[9]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.705      ;
; 0.721  ; MSF:MSF|contador[10] ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.092      ; 0.813      ;
; 0.727  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.091      ; 0.818      ;
; 0.736  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.761      ;
; 0.748  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 0.772      ;
; 0.763  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 0.788      ;
; 0.796  ; MSF:MSF|contador[7]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 0.820      ;
; 0.800  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.005      ; 0.805      ;
; 0.821  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.062     ; 0.759      ;
; 0.842  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.109      ; 0.951      ;
; 0.843  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 0.867      ;
; 0.849  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.129      ; 0.978      ;
; 0.869  ; MSF:MSF|contador[8]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; -0.062     ; 0.807      ;
; 0.882  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.113      ; 0.995      ;
; 0.904  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.127      ; 1.031      ;
; 0.930  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.086      ; 1.016      ;
; 0.931  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 0.955      ;
; 0.937  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.106      ; 1.043      ;
; 0.949  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.029      ; 0.978      ;
; 0.951  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.019      ; 0.970      ;
; 0.958  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.039      ; 0.997      ;
; 0.964  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.006      ; 0.970      ;
; 0.970  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.113      ; 1.083      ;
; 0.970  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.090      ; 1.060      ;
; 0.973  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.020      ; 0.993      ;
; 0.980  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.040      ; 1.020      ;
; 0.982  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.004      ; 0.986      ;
; 0.991  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 1.014      ;
; 0.992  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 1.017      ;
; 0.992  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.104      ; 1.096      ;
; 0.999  ; MSF:MSF|contador[4]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.019      ; 1.018      ;
; 0.999  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.025      ; 1.024      ;
; 1.004  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.010      ; 1.014      ;
; 1.006  ; MSF:MSF|contador[6]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.039      ; 1.045      ;
; 1.013  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.037      ; 1.050      ;
; 1.013  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 1.037      ;
; 1.022  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.008      ; 1.030      ;
; 1.023  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[2]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.045      ; 1.068      ;
; 1.023  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[8]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.133      ; 1.156      ;
; 1.035  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.038      ; 1.073      ;
; 1.037  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.029      ; 1.066      ;
; 1.039  ; MSF:MSF|contador[2]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 1.062      ;
; 1.044  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.022      ; 1.066      ;
; 1.058  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.090      ; 1.148      ;
; 1.061  ; MSF:MSF|contador[5]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.037      ; 1.098      ;
; 1.079  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 1.102      ;
; 1.090  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[4]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.049      ; 1.139      ;
; 1.092  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.010      ; 1.102      ;
; 1.101  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.024      ; 1.125      ;
; 1.110  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.008      ; 1.118      ;
; 1.111  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[11]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.110      ; 1.221      ;
; 1.127  ; MSF:MSF|contador[3]  ; MSF:MSF|contador[9]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.023      ; 1.150      ;
; 1.132  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[10]  ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.043      ; 1.175      ;
; 1.140  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[3]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.045      ; 1.185      ;
; 1.145  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[5]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.030      ; 1.175      ;
; 1.154  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[7]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.044      ; 1.198      ;
; 1.163  ; MSF:MSF|contador[1]  ; MSF:MSF|contador[6]   ; MSF:MSF|state.faz ; MSF:MSF|state.faz ; 0.000        ; 0.028      ; 1.191      ;
+--------+----------------------+-----------------------+-------------------+-------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                             ; Launch Clock                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+
; -0.151 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; 0.000        ; 1.193      ; 1.261      ;
; -0.105 ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; 0.000        ; 1.191      ; 1.305      ;
; 0.187  ; MSF:MSF|state.idle                  ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.198  ; MSF:MSF|state.idle                  ; MSF:MSF|state.faz                   ; clk                                 ; clk         ; 0.000        ; 0.036      ; 0.318      ;
; 0.202  ; MSF:MSF|state.feito                 ; MSF:MSF|state.idle                  ; clk                                 ; clk         ; 0.000        ; 0.036      ; 0.322      ;
; 0.370  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; clk         ; -0.500       ; 1.193      ; 1.282      ;
; 0.552  ; MSF:MSF|state.faz                   ; MSF:MSF|state.feito                 ; MSF:MSF|state.faz                   ; clk         ; -0.500       ; 1.191      ; 1.462      ;
+--------+-------------------------------------+-------------------------------------+-------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                                                                                        ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.048 ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.268      ; 1.449      ;
; 0.032  ; MSF:MSF|state.faz                     ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 1.268      ; 1.529      ;
; 0.187  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[0]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.307      ;
; 0.189  ; contador_end[1]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.476      ;
; 0.195  ; contador_end[2]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.482      ;
; 0.198  ; contador_end[9]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.485      ;
; 0.199  ; contador_end[6]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.486      ;
; 0.201  ; contador_end[7]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.488      ;
; 0.206  ; contador_end[10]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.493      ;
; 0.207  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.327      ;
; 0.209  ; contador_end[4]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.496      ;
; 0.210  ; contador_end[0]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.497      ;
; 0.211  ; contador_end[5]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.498      ;
; 0.211  ; contador_end[11]                      ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.498      ;
; 0.223  ; contador_end[3]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.510      ;
; 0.228  ; contador_end[8]                       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.183      ; 0.515      ;
; 0.287  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.407      ;
; 0.297  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.417      ;
; 0.298  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.418      ;
; 0.299  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.419      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.300  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.420      ;
; 0.303  ; hvsync_generator:hvsync|inDisplayArea ; pixel[1]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.423      ;
; 0.305  ; contador_end[11]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_end[9]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_end[3]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_end[1]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.425      ;
; 0.306  ; contador_end[5]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; contador_end[4]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.426      ;
; 0.307  ; contador_end[7]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; contador_end[6]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; contador_end[2]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.427      ;
; 0.308  ; contador_end[10]                      ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; contador_end[8]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.428      ;
; 0.308  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.428      ;
; 0.310  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.430      ;
; 0.311  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.431      ;
; 0.312  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.432      ;
; 0.313  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.433      ;
; 0.316  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.436      ;
; 0.318  ; contador_end[0]                       ; contador_end[0]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.438      ;
; 0.319  ; hvsync_generator:hvsync|inDisplayArea ; pixel[2]~reg0                                                                                                                  ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.439      ;
; 0.322  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.442      ;
; 0.357  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.035      ; 0.476      ;
; 0.376  ; hvsync_generator:hvsync|CounterY[8]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.496      ;
; 0.397  ; hvsync_generator:hvsync|CounterX[7]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.517      ;
; 0.432  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|vga_HS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.552      ;
; 0.434  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.035      ; 0.553      ;
; 0.436  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.556      ;
; 0.437  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|inDisplayArea                                                                                          ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.035      ; 0.556      ;
; 0.446  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.566      ;
; 0.447  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.567      ;
; 0.449  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.569      ;
; 0.449  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.569      ;
; 0.454  ; contador_end[3]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; contador_end[1]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.454  ; contador_end[9]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.574      ;
; 0.455  ; contador_end[5]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.575      ;
; 0.456  ; contador_end[7]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.576      ;
; 0.457  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.577      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.458  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.578      ;
; 0.459  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.579      ;
; 0.460  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; hvsync_generator:hvsync|CounterX[2]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.460  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.580      ;
; 0.461  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[1]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.461  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|CounterY[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.581      ;
; 0.462  ; hvsync_generator:hvsync|CounterY[1]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.582      ;
; 0.463  ; hvsync_generator:hvsync|CounterY[0]   ; hvsync_generator:hvsync|CounterY[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.583      ;
; 0.464  ; contador_end[4]                       ; contador_end[5]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.584      ;
; 0.464  ; hvsync_generator:hvsync|CounterX[0]   ; hvsync_generator:hvsync|CounterX[2]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.584      ;
; 0.465  ; contador_end[2]                       ; contador_end[3]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; contador_end[0]                       ; contador_end[1]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.465  ; contador_end[6]                       ; contador_end[7]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.585      ;
; 0.466  ; contador_end[10]                      ; contador_end[11]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; contador_end[8]                       ; contador_end[9]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.586      ;
; 0.466  ; hvsync_generator:hvsync|CounterY[5]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.586      ;
; 0.467  ; contador_end[4]                       ; contador_end[6]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.587      ;
; 0.468  ; hvsync_generator:hvsync|CounterY[7]   ; hvsync_generator:hvsync|CounterY[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; contador_end[2]                       ; contador_end[4]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; contador_end[0]                       ; contador_end[2]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.468  ; contador_end[6]                       ; contador_end[8]                                                                                                                ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.588      ;
; 0.469  ; contador_end[8]                       ; contador_end[10]                                                                                                               ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.589      ;
; 0.473  ; hvsync_generator:hvsync|CounterX[4]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.593      ;
; 0.474  ; hvsync_generator:hvsync|CounterX[9]   ; hvsync_generator:hvsync|CounterX[9]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.594      ;
; 0.474  ; hvsync_generator:hvsync|CounterX[6]   ; hvsync_generator:hvsync|CounterX[7]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.594      ;
; 0.475  ; hvsync_generator:hvsync|CounterX[8]   ; hvsync_generator:hvsync|CounterX[8]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.595      ;
; 0.479  ; hvsync_generator:hvsync|CounterY[6]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.599      ;
; 0.491  ; hvsync_generator:hvsync|CounterY[3]   ; hvsync_generator:hvsync|vga_VS                                                                                                 ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.611      ;
; 0.509  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[3]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.629      ;
; 0.512  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.512  ; hvsync_generator:hvsync|CounterY[4]   ; hvsync_generator:hvsync|CounterY[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.512  ; hvsync_generator:hvsync|CounterX[1]   ; hvsync_generator:hvsync|CounterX[4]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.632      ;
; 0.513  ; hvsync_generator:hvsync|CounterX[3]   ; hvsync_generator:hvsync|CounterX[6]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.633      ;
; 0.515  ; hvsync_generator:hvsync|CounterY[2]   ; hvsync_generator:hvsync|CounterY[5]                                                                                            ; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 0.000        ; 0.036      ; 0.635      ;
+--------+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                      ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; clk   ; Rise       ; clk                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.065 ; 0.119        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width  ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; 0.115  ; 0.115        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.faz|clk                   ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.feito|clk                 ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; MSF|state.idle|clk                  ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|o                         ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]           ;
; 0.139  ; 0.139        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~inputclkctrl|outclk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|i                         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clk   ; Rise       ; clk~input|i                         ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.faz                   ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.feito                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; MSF:MSF|state.idle                  ;
; 0.663  ; 0.879        ; 0.216          ; High Pulse Width ; clk   ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|inclk[0]           ;
; 0.861  ; 0.861        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~inputclkctrl|outclk             ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; clk~input|o                         ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.faz|clk                   ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.feito|clk                 ;
; 0.882  ; 0.882        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; MSF|state.idle|clk                  ;
; 0.885  ; 0.885        ; 0.000          ; High Pulse Width ; clk   ; Rise       ; divisor_clock|clk_out|clk           ;
+--------+--------------+----------------+------------------+-------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'divisor_clock:divisor_clock|clk_out'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                                                                                         ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.207  ; 0.437        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.207  ; 0.437        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~porta_we_reg       ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.208  ; 0.438        ; 0.230          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[5]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[0]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[1]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[2]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[3]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[4]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[5]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[6]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[7]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterY[8]                                                                                            ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_HS                                                                                                 ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|vga_VS                                                                                                 ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[4]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[6]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[7]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[8]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[9]                                                                                            ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|inDisplayArea                                                                                          ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[0]~reg0                                                                                                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[1]~reg0                                                                                                                  ;
; 0.269  ; 0.453        ; 0.184          ; Low Pulse Width  ; divisor_clock:divisor_clock|clk_out ; Rise       ; pixel[2]~reg0                                                                                                                  ;
; 0.325  ; 0.555        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|q_b[0]                          ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[0]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[10]                                                                                                               ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[11]                                                                                                               ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[1]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[2]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[3]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[4]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[5]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[6]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[7]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[8]                                                                                                                ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; contador_end[9]                                                                                                                ;
; 0.326  ; 0.556        ; 0.230          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; controlador_ram:controlador_ram|altsyncram:altsyncram_component|altsyncram_iln1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[0]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[1]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[2]                                                                                            ;
; 0.326  ; 0.542        ; 0.216          ; High Pulse Width ; divisor_clock:divisor_clock|clk_out ; Rise       ; hvsync_generator:hvsync|CounterX[3]                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'MSF:MSF|state.faz'                                                              ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock             ; Clock Edge ; Target                         ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[8]            ;
; 0.392 ; 0.392        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[8]           ;
; 0.395 ; 0.395        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[0]           ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[8]|datac          ;
; 0.395 ; 0.395        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[8]|datac         ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[11]           ;
; 0.396 ; 0.396        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[9]           ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[10]|datad         ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[0]|datac         ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[10]|datad        ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[2]|datad         ;
; 0.398 ; 0.398        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[7]|datad         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[11]|datac         ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[2]|datad          ;
; 0.399 ; 0.399        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[9]|datac         ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[3]|datad          ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[4]|datad          ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|done|datac                 ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[11]|datad        ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[3]|datad         ;
; 0.400 ; 0.400        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[4]|datad         ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[1]|datad          ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[5]|datad          ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[7]|datad          ;
; 0.401 ; 0.401        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[5]|datad         ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[6]|datad          ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|contador[9]|datad          ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[1]|datad         ;
; 0.402 ; 0.402        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[6]|datad         ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[10]           ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[10]          ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[2]           ;
; 0.403 ; 0.403        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[7]           ;
; 0.404 ; 0.404        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[2]            ;
; 0.404 ; 0.404        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF:MSF|done                   ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[3]            ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[4]            ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[11]          ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[3]           ;
; 0.405 ; 0.405        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[4]           ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[1]            ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[5]            ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[7]            ;
; 0.406 ; 0.406        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[5]           ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[6]            ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[9]            ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[1]           ;
; 0.407 ; 0.407        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[6]           ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|inclk[0] ;
; 0.445 ; 0.445        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|outclk   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz|q                ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz|q                ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|inclk[0] ;
; 0.552 ; 0.552        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|state.faz~clkctrl|outclk   ;
; 0.589 ; 0.589        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[6]            ;
; 0.589 ; 0.589        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[6]           ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[1]            ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[5]            ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[7]            ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[9]            ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[1]           ;
; 0.590 ; 0.590        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[5]           ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[3]            ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[4]            ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[3]           ;
; 0.591 ; 0.591        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[4]           ;
; 0.592 ; 0.592        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF:MSF|done                   ;
; 0.592 ; 0.592        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[11]          ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[10]           ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[2]            ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[10]          ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[2]           ;
; 0.593 ; 0.593        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[7]           ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[6]|datad          ;
; 0.593 ; 0.593        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[6]|datad         ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[1]|datad          ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[5]|datad          ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[7]|datad          ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[9]|datad          ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[1]|datad         ;
; 0.594 ; 0.594        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[5]|datad         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[3]|datad          ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[4]|datad          ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[3]|datad         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[4]|datad         ;
; 0.595 ; 0.595        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[9]|datac         ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[11]|datac         ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|done|datac                 ;
; 0.596 ; 0.596        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[11]|datad        ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[10]|datad         ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[2]|datad          ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[0]|datac         ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[10]|datad        ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[2]|datad         ;
; 0.597 ; 0.597        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[7]|datad         ;
; 0.598 ; 0.598        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[9]           ;
; 0.599 ; 0.599        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|contador[11]           ;
; 0.600 ; 0.600        ; 0.000          ; Low Pulse Width  ; MSF:MSF|state.faz ; Fall       ; MSF:MSF|wraddress[0]           ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|contador[8]|datac          ;
; 0.601 ; 0.601        ; 0.000          ; High Pulse Width ; MSF:MSF|state.faz ; Rise       ; MSF|wraddress[8]|datac         ;
+-------+--------------+----------------+------------------+-------------------+------------+--------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; start     ; clk        ; 1.410 ; 2.048 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; start     ; clk        ; -1.160 ; -1.799 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 3.435 ; 3.499 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.994 ; 3.829 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.731 ; 3.898 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.701 ; 3.833 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.731 ; 3.898 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.694 ; 3.828 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 4.188 ; 3.979 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 3.316 ; 3.378 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.852 ; 3.693 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.561 ; 3.690 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.566 ; 3.693 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.597 ; 3.757 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.561 ; 3.690 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 4.037 ; 3.837 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                     ; -3.460   ; -1.057 ; N/A      ; N/A     ; -3.201              ;
;  MSF:MSF|state.faz                   ; -3.460   ; -1.057 ; N/A      ; N/A     ; 0.309               ;
;  clk                                 ; -0.134   ; -0.151 ; N/A      ; N/A     ; -3.000              ;
;  divisor_clock:divisor_clock|clk_out ; -2.611   ; -0.048 ; N/A      ; N/A     ; -3.201              ;
; Design-wide TNS                      ; -114.399 ; -1.297 ; 0.0      ; 0.0     ; -76.771             ;
;  MSF:MSF|state.faz                   ; -44.932  ; -1.125 ; N/A      ; N/A     ; 0.000               ;
;  clk                                 ; -0.156   ; -0.256 ; N/A      ; N/A     ; -8.948              ;
;  divisor_clock:divisor_clock|clk_out ; -69.311  ; -0.048 ; N/A      ; N/A     ; -67.823             ;
+--------------------------------------+----------+--------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; start     ; clk        ; 3.094 ; 3.328 ; Rise       ; clk             ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; start     ; clk        ; -1.160 ; -1.799 ; Rise       ; clk             ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                              ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 7.497 ; 7.350 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 8.194 ; 8.390 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 8.092 ; 7.940 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 8.032 ; 7.881 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 8.092 ; 7.940 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 8.039 ; 7.875 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 8.562 ; 8.808 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                      ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                     ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+
; done      ; MSF:MSF|state.faz                   ; 3.316 ; 3.378 ; Rise       ; MSF:MSF|state.faz                   ;
; hsync_out ; divisor_clock:divisor_clock|clk_out ; 3.852 ; 3.693 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; pixel[*]  ; divisor_clock:divisor_clock|clk_out ; 3.561 ; 3.690 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[0] ; divisor_clock:divisor_clock|clk_out ; 3.566 ; 3.693 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[1] ; divisor_clock:divisor_clock|clk_out ; 3.597 ; 3.757 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
;  pixel[2] ; divisor_clock:divisor_clock|clk_out ; 3.561 ; 3.690 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
; vsync_out ; divisor_clock:divisor_clock|clk_out ; 4.037 ; 3.837 ; Rise       ; divisor_clock:divisor_clock|clk_out ;
+-----------+-------------------------------------+-------+-------+------------+-------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pixel[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pixel[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; hsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vsync_out     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; done          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; dataa                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; datab                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00259 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.86e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00259 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.86e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pixel[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pixel[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; pixel[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; hsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; vsync_out     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; result        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; done          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 3        ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; MSF:MSF|state.faz                   ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 458      ; 0        ; 0        ; 0        ;
; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 3        ; 15       ; 0        ; 0        ;
; clk                                 ; MSF:MSF|state.faz                   ; 1        ; 0        ; 0        ; 0        ;
; MSF:MSF|state.faz                   ; MSF:MSF|state.faz                   ; 0        ; 0        ; 12       ; 89       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                        ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; From Clock                          ; To Clock                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
; clk                                 ; clk                                 ; 3        ; 0        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; MSF:MSF|state.faz                   ; clk                                 ; 1        ; 1        ; 0        ; 0        ;
; divisor_clock:divisor_clock|clk_out ; divisor_clock:divisor_clock|clk_out ; 458      ; 0        ; 0        ; 0        ;
; MSF:MSF|state.faz                   ; divisor_clock:divisor_clock|clk_out ; 3        ; 15       ; 0        ; 0        ;
; clk                                 ; MSF:MSF|state.faz                   ; 1        ; 0        ; 0        ; 0        ;
; MSF:MSF|state.faz                   ; MSF:MSF|state.faz                   ; 0        ; 0        ; 12       ; 89       ;
+-------------------------------------+-------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 5     ; 5    ;
; Unconstrained Output Ports      ; 6     ; 6    ;
; Unconstrained Output Port Paths ; 6     ; 6    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Wed Aug 08 11:36:37 2018
Info: Command: quartus_sta VGA -c VGA
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 24 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'VGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name divisor_clock:divisor_clock|clk_out divisor_clock:divisor_clock|clk_out
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name MSF:MSF|state.faz MSF:MSF|state.faz
Warning (332125): Found combinational loop of 2 nodes
    Warning (332126): Node "MSF|contador[0]~0|combout"
    Warning (332126): Node "MSF|contador[0]~0|datac"
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.460
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.460             -44.932 MSF:MSF|state.faz 
    Info (332119):    -2.611             -69.311 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.134              -0.156 clk 
Info (332146): Worst-case hold slack is -1.057
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.057              -1.125 MSF:MSF|state.faz 
    Info (332119):    -0.063              -0.063 clk 
    Info (332119):     0.105               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -67.823 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -8.948 clk 
    Info (332119):     0.398               0.000 MSF:MSF|state.faz 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.148
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.148             -40.224 MSF:MSF|state.faz 
    Info (332119):    -2.275             -61.210 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -0.113              -0.113 clk 
Info (332146): Worst-case hold slack is -0.963
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.963              -1.066 MSF:MSF|state.faz 
    Info (332119):    -0.026              -0.026 clk 
    Info (332119):     0.260               0.000 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201             -67.823 divisor_clock:divisor_clock|clk_out 
    Info (332119):    -3.000              -8.948 clk 
    Info (332119):     0.309               0.000 MSF:MSF|state.faz 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.931
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.931              -9.199 MSF:MSF|state.faz 
    Info (332119):    -0.357              -8.204 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.151               0.000 clk 
Info (332146): Worst-case hold slack is -0.563
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.563              -0.993 MSF:MSF|state.faz 
    Info (332119):    -0.151              -0.256 clk 
    Info (332119):    -0.048              -0.048 divisor_clock:divisor_clock|clk_out 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000              -7.257 clk 
    Info (332119):    -1.000             -41.000 divisor_clock:divisor_clock|clk_out 
    Info (332119):     0.392               0.000 MSF:MSF|state.faz 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 385 megabytes
    Info: Processing ended: Wed Aug 08 11:36:40 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


