TimeQuest Timing Analyzer report for parte3
Fri Aug 24 22:19:02 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'KEY[0]'
 12. Slow Model Hold: 'KEY[0]'
 13. Slow Model Minimum Pulse Width: 'KEY[0]'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'KEY[0]'
 26. Fast Model Hold: 'KEY[0]'
 27. Fast Model Minimum Pulse Width: 'KEY[0]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; parte3                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 82.96 MHz ; 82.96 MHz       ; KEY[0]     ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -5.527 ; -118.236      ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 2.645 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -1.880 ; -151.622             ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'KEY[0]'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.527 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.963      ;
; -5.527 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.963      ;
; -5.527 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.963      ;
; -5.306 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.742      ;
; -5.306 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.742      ;
; -5.306 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.742      ;
; -5.306 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.742      ;
; -5.306 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.742      ;
; -5.306 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.742      ;
; -5.299 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.735      ;
; -5.299 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.735      ;
; -5.299 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.735      ;
; -5.297 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.733      ;
; -5.297 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.733      ;
; -5.297 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.733      ;
; -5.296 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.732      ;
; -5.296 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.732      ;
; -5.296 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.732      ;
; -5.295 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.731      ;
; -5.295 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.731      ;
; -5.295 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.731      ;
; -5.286 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.722      ;
; -5.286 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.722      ;
; -5.286 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.722      ;
; -5.089 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.525      ;
; -5.089 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.525      ;
; -5.089 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.525      ;
; -4.823 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.259      ;
; -4.823 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.259      ;
; -4.823 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.259      ;
; -4.821 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.257      ;
; -4.821 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.257      ;
; -4.821 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.257      ;
; -4.820 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.256      ;
; -4.820 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.256      ;
; -4.820 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.256      ;
; -4.815 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.251      ;
; -4.815 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.251      ;
; -4.815 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.251      ;
; -4.813 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.249      ;
; -4.813 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.249      ;
; -4.813 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.249      ;
; -4.810 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.246      ;
; -4.810 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.246      ;
; -4.810 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 5.246      ;
; -4.548 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 4.984      ;
; -4.548 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 4.984      ;
; -4.548 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 4.984      ;
; -4.547 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 4.983      ;
; -4.547 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 4.983      ;
; -4.547 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.029     ; 4.983      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
; -1.914 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.025     ; 2.854      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'KEY[0]'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 2.645 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.025     ; 2.854      ;
; 4.686 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.391      ;
; 4.686 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.391      ;
; 4.686 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.391      ;
; 4.790 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.495      ;
; 4.790 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.495      ;
; 4.790 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.495      ;
; 4.823 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.528      ;
; 4.823 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.528      ;
; 4.823 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.528      ;
; 4.834 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.539      ;
; 4.834 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.539      ;
; 4.834 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.539      ;
; 4.835 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.540      ;
; 4.835 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.540      ;
; 4.835 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.540      ;
; 4.940 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.645      ;
; 4.940 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.645      ;
; 4.940 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.645      ;
; 4.947 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.652      ;
; 4.947 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.652      ;
; 4.947 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.652      ;
; 4.958 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.663      ;
; 4.958 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.663      ;
; 4.958 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.663      ;
; 4.963 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.668      ;
; 4.963 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.668      ;
; 4.963 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.668      ;
; 5.096 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.801      ;
; 5.096 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.801      ;
; 5.096 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.801      ;
; 5.206 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.911      ;
; 5.206 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.911      ;
; 5.206 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.911      ;
; 5.211 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.916      ;
; 5.211 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.916      ;
; 5.211 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.916      ;
; 5.228 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.933      ;
; 5.228 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.933      ;
; 5.228 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 4.933      ;
; 5.336 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.041      ;
; 5.336 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.041      ;
; 5.336 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.041      ;
; 5.428 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.133      ;
; 5.428 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.133      ;
; 5.428 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.133      ;
; 5.440 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.145      ;
; 5.440 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.145      ;
; 5.440 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.145      ;
; 5.614 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.319      ;
; 5.614 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.319      ;
; 5.614 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.029     ; 5.319      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[0]     ; 4.838  ; 4.838  ; Rise       ; KEY[0]          ;
;  SW[0]    ; KEY[0]     ; -0.002 ; -0.002 ; Rise       ; KEY[0]          ;
;  SW[1]    ; KEY[0]     ; -0.107 ; -0.107 ; Rise       ; KEY[0]          ;
;  SW[2]    ; KEY[0]     ; -0.135 ; -0.135 ; Rise       ; KEY[0]          ;
;  SW[3]    ; KEY[0]     ; -0.852 ; -0.852 ; Rise       ; KEY[0]          ;
;  SW[12]   ; KEY[0]     ; 0.586  ; 0.586  ; Rise       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; 2.349  ; 2.349  ; Rise       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; 2.385  ; 2.385  ; Rise       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; 2.612  ; 2.612  ; Rise       ; KEY[0]          ;
;  SW[16]   ; KEY[0]     ; 4.838  ; 4.838  ; Rise       ; KEY[0]          ;
;  SW[17]   ; KEY[0]     ; 4.492  ; 4.492  ; Rise       ; KEY[0]          ;
; SW[*]     ; KEY[0]     ; 2.584  ; 2.584  ; Fall       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; 2.321  ; 2.321  ; Fall       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; 2.357  ; 2.357  ; Fall       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; 2.584  ; 2.584  ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[0]     ; 1.344  ; 1.344  ; Rise       ; KEY[0]          ;
;  SW[0]    ; KEY[0]     ; 0.287  ; 0.287  ; Rise       ; KEY[0]          ;
;  SW[1]    ; KEY[0]     ; 0.415  ; 0.415  ; Rise       ; KEY[0]          ;
;  SW[2]    ; KEY[0]     ; 0.629  ; 0.629  ; Rise       ; KEY[0]          ;
;  SW[3]    ; KEY[0]     ; 1.344  ; 1.344  ; Rise       ; KEY[0]          ;
;  SW[12]   ; KEY[0]     ; 1.045  ; 1.045  ; Rise       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; -2.080 ; -2.080 ; Rise       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; -2.116 ; -2.116 ; Rise       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; -2.343 ; -2.343 ; Rise       ; KEY[0]          ;
;  SW[16]   ; KEY[0]     ; -2.922 ; -2.922 ; Rise       ; KEY[0]          ;
;  SW[17]   ; KEY[0]     ; -2.756 ; -2.756 ; Rise       ; KEY[0]          ;
; SW[*]     ; KEY[0]     ; -2.052 ; -2.052 ; Fall       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; -2.052 ; -2.052 ; Fall       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; -2.088 ; -2.088 ; Fall       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; -2.315 ; -2.315 ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX2[*]   ; KEY[0]     ; 18.096 ; 18.096 ; Fall       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 16.952 ; 16.952 ; Fall       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 16.457 ; 16.457 ; Fall       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 17.317 ; 17.317 ; Fall       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 17.760 ; 17.760 ; Fall       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 17.692 ; 17.692 ; Fall       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 18.096 ; 18.096 ; Fall       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 17.645 ; 17.645 ; Fall       ; KEY[0]          ;
; LEDG[*]   ; KEY[0]     ; 15.650 ; 15.650 ; Fall       ; KEY[0]          ;
;  LEDG[0]  ; KEY[0]     ; 15.650 ; 15.650 ; Fall       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 16.099 ; 16.099 ; Fall       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 16.099 ; 16.099 ; Fall       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 13.527 ; 13.527 ; Fall       ; KEY[0]          ;
;  LEDR[17] ; KEY[0]     ; 13.775 ; 13.775 ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX2[*]   ; KEY[0]     ; 13.835 ; 13.835 ; Fall       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 14.361 ; 14.361 ; Fall       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 13.835 ; 13.835 ; Fall       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 14.678 ; 14.678 ; Fall       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 15.136 ; 15.136 ; Fall       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 15.079 ; 15.079 ; Fall       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 15.475 ; 15.475 ; Fall       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 15.019 ; 15.019 ; Fall       ; KEY[0]          ;
; LEDG[*]   ; KEY[0]     ; 14.246 ; 14.246 ; Fall       ; KEY[0]          ;
;  LEDG[0]  ; KEY[0]     ; 14.246 ; 14.246 ; Fall       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 12.883 ; 12.883 ; Fall       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 14.731 ; 14.731 ; Fall       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 12.883 ; 12.883 ; Fall       ; KEY[0]          ;
;  LEDR[17] ; KEY[0]     ; 13.217 ; 13.217 ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 7.258  ; 7.258  ; 7.258  ; 7.258  ;
; SW[0]      ; HEX0[1]     ; 7.228  ; 7.228  ; 7.228  ; 7.228  ;
; SW[0]      ; HEX0[2]     ;        ; 7.180  ; 7.180  ;        ;
; SW[0]      ; HEX0[3]     ; 7.226  ; 7.226  ; 7.226  ; 7.226  ;
; SW[0]      ; HEX0[4]     ; 7.513  ;        ;        ; 7.513  ;
; SW[0]      ; HEX0[5]     ; 7.520  ;        ;        ; 7.520  ;
; SW[0]      ; HEX0[6]     ; 7.502  ; 7.502  ; 7.502  ; 7.502  ;
; SW[1]      ; HEX0[0]     ; 7.459  ; 7.459  ; 7.459  ; 7.459  ;
; SW[1]      ; HEX0[1]     ; 7.418  ; 7.418  ; 7.418  ; 7.418  ;
; SW[1]      ; HEX0[2]     ; 7.364  ;        ;        ; 7.364  ;
; SW[1]      ; HEX0[3]     ; 7.085  ; 7.085  ; 7.085  ; 7.085  ;
; SW[1]      ; HEX0[4]     ;        ; 7.712  ; 7.712  ;        ;
; SW[1]      ; HEX0[5]     ; 7.718  ; 7.718  ; 7.718  ; 7.718  ;
; SW[1]      ; HEX0[6]     ; 7.706  ; 7.706  ; 7.706  ; 7.706  ;
; SW[2]      ; HEX0[0]     ; 6.838  ; 6.838  ; 6.838  ; 6.838  ;
; SW[2]      ; HEX0[1]     ; 6.809  ;        ;        ; 6.809  ;
; SW[2]      ; HEX0[2]     ; 6.923  ; 6.923  ; 6.923  ; 6.923  ;
; SW[2]      ; HEX0[3]     ; 6.927  ; 6.927  ; 6.927  ; 6.927  ;
; SW[2]      ; HEX0[4]     ; 7.092  ; 7.092  ; 7.092  ; 7.092  ;
; SW[2]      ; HEX0[5]     ; 7.100  ; 7.100  ; 7.100  ; 7.100  ;
; SW[2]      ; HEX0[6]     ; 7.085  ; 7.085  ; 7.085  ; 7.085  ;
; SW[3]      ; HEX0[0]     ; 6.101  ; 6.101  ; 6.101  ; 6.101  ;
; SW[3]      ; HEX0[1]     ; 6.062  ; 6.062  ; 6.062  ; 6.062  ;
; SW[3]      ; HEX0[2]     ; 6.616  ; 6.616  ; 6.616  ; 6.616  ;
; SW[3]      ; HEX0[3]     ; 5.933  ; 5.933  ; 5.933  ; 5.933  ;
; SW[3]      ; HEX0[4]     ;        ; 6.354  ; 6.354  ;        ;
; SW[3]      ; HEX0[5]     ; 6.359  ; 6.359  ; 6.359  ; 6.359  ;
; SW[3]      ; HEX0[6]     ; 6.346  ; 6.346  ; 6.346  ; 6.346  ;
; SW[11]     ; LEDG[0]     ; 8.774  ;        ;        ; 8.774  ;
; SW[11]     ; LEDR[0]     ; 9.263  ;        ;        ; 9.263  ;
; SW[12]     ; LEDR[17]    ; 8.555  ;        ;        ; 8.555  ;
; SW[13]     ; HEX6[0]     ; 9.353  ; 9.353  ; 9.353  ; 9.353  ;
; SW[13]     ; HEX6[1]     ; 9.369  ; 9.369  ; 9.369  ; 9.369  ;
; SW[13]     ; HEX6[2]     ;        ; 9.360  ; 9.360  ;        ;
; SW[13]     ; HEX6[3]     ; 9.906  ; 9.906  ; 9.906  ; 9.906  ;
; SW[13]     ; HEX6[4]     ; 9.875  ;        ;        ; 9.875  ;
; SW[13]     ; HEX6[5]     ; 9.885  ;        ;        ; 9.885  ;
; SW[13]     ; HEX6[6]     ; 9.908  ;        ;        ; 9.908  ;
; SW[14]     ; HEX6[0]     ;        ; 9.523  ; 9.523  ;        ;
; SW[14]     ; HEX6[1]     ; 9.536  ; 9.536  ; 9.536  ; 9.536  ;
; SW[14]     ; HEX6[2]     ; 9.527  ;        ;        ; 9.527  ;
; SW[14]     ; HEX6[3]     ; 10.047 ; 10.047 ; 10.047 ; 10.047 ;
; SW[14]     ; HEX6[4]     ;        ; 10.070 ; 10.070 ;        ;
; SW[14]     ; HEX6[5]     ; 10.051 ;        ;        ; 10.051 ;
; SW[14]     ; HEX6[6]     ; 10.051 ; 10.051 ; 10.051 ; 10.051 ;
; SW[15]     ; HEX6[0]     ; 9.203  ; 9.203  ; 9.203  ; 9.203  ;
; SW[15]     ; HEX6[1]     ; 9.215  ;        ;        ; 9.215  ;
; SW[15]     ; HEX6[2]     ;        ; 9.203  ; 9.203  ;        ;
; SW[15]     ; HEX6[3]     ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; SW[15]     ; HEX6[4]     ; 9.752  ;        ;        ; 9.752  ;
; SW[15]     ; HEX6[5]     ;        ; 9.732  ; 9.732  ;        ;
; SW[15]     ; HEX6[6]     ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; SW[16]     ; HEX2[0]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; SW[16]     ; HEX2[1]     ; 15.298 ; 15.298 ; 15.298 ; 15.298 ;
; SW[16]     ; HEX2[2]     ; 16.158 ; 16.158 ; 16.158 ; 16.158 ;
; SW[16]     ; HEX2[3]     ; 16.601 ; 16.601 ; 16.601 ; 16.601 ;
; SW[16]     ; HEX2[4]     ; 16.533 ; 16.533 ; 16.533 ; 16.533 ;
; SW[16]     ; HEX2[5]     ; 16.937 ; 16.937 ; 16.937 ; 16.937 ;
; SW[16]     ; HEX2[6]     ; 16.486 ; 16.486 ; 16.486 ; 16.486 ;
; SW[16]     ; HEX7[0]     ; 9.593  ;        ;        ; 9.593  ;
; SW[16]     ; HEX7[2]     ;        ; 9.575  ; 9.575  ;        ;
; SW[16]     ; HEX7[3]     ; 9.563  ;        ;        ; 9.563  ;
; SW[16]     ; HEX7[4]     ; 8.863  ;        ;        ; 8.863  ;
; SW[16]     ; HEX7[5]     ; 9.730  ;        ;        ; 9.730  ;
; SW[16]     ; LEDG[0]     ; 14.249 ; 14.249 ; 14.249 ; 14.249 ;
; SW[16]     ; LEDR[0]     ; 14.698 ; 14.698 ; 14.698 ; 14.698 ;
; SW[16]     ; LEDR[8]     ; 12.338 ; 12.338 ; 12.338 ; 12.338 ;
; SW[17]     ; HEX2[0]     ; 15.191 ; 15.191 ; 15.191 ; 15.191 ;
; SW[17]     ; HEX2[1]     ; 14.696 ; 14.696 ; 14.696 ; 14.696 ;
; SW[17]     ; HEX2[2]     ; 15.556 ; 15.556 ; 15.556 ; 15.556 ;
; SW[17]     ; HEX2[3]     ; 15.999 ; 15.999 ; 15.999 ; 15.999 ;
; SW[17]     ; HEX2[4]     ; 15.931 ; 15.931 ; 15.931 ; 15.931 ;
; SW[17]     ; HEX2[5]     ; 16.335 ; 16.335 ; 16.335 ; 16.335 ;
; SW[17]     ; HEX2[6]     ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; SW[17]     ; HEX7[0]     ;        ; 9.466  ; 9.466  ;        ;
; SW[17]     ; HEX7[2]     ; 9.448  ;        ;        ; 9.448  ;
; SW[17]     ; HEX7[3]     ;        ; 9.436  ; 9.436  ;        ;
; SW[17]     ; HEX7[5]     ; 9.635  ;        ;        ; 9.635  ;
; SW[17]     ; HEX7[6]     ;        ; 9.181  ; 9.181  ;        ;
; SW[17]     ; LEDG[0]     ; 14.115 ; 14.115 ; 14.115 ; 14.115 ;
; SW[17]     ; LEDR[0]     ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; SW[17]     ; LEDR[8]     ; 11.992 ; 11.992 ; 11.992 ; 11.992 ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 7.258  ; 7.258  ; 7.258  ; 7.258  ;
; SW[0]      ; HEX0[1]     ; 7.228  ; 7.228  ; 7.228  ; 7.228  ;
; SW[0]      ; HEX0[2]     ;        ; 7.180  ; 7.180  ;        ;
; SW[0]      ; HEX0[3]     ; 7.226  ; 7.226  ; 7.226  ; 7.226  ;
; SW[0]      ; HEX0[4]     ; 7.513  ;        ;        ; 7.513  ;
; SW[0]      ; HEX0[5]     ; 7.520  ;        ;        ; 7.520  ;
; SW[0]      ; HEX0[6]     ; 7.502  ; 7.502  ; 7.502  ; 7.502  ;
; SW[1]      ; HEX0[0]     ; 7.459  ; 7.459  ; 7.459  ; 7.459  ;
; SW[1]      ; HEX0[1]     ; 7.418  ; 7.418  ; 7.418  ; 7.418  ;
; SW[1]      ; HEX0[2]     ; 7.364  ;        ;        ; 7.364  ;
; SW[1]      ; HEX0[3]     ; 7.085  ; 7.085  ; 7.085  ; 7.085  ;
; SW[1]      ; HEX0[4]     ;        ; 7.712  ; 7.712  ;        ;
; SW[1]      ; HEX0[5]     ; 7.718  ; 7.718  ; 7.718  ; 7.718  ;
; SW[1]      ; HEX0[6]     ; 7.706  ; 7.706  ; 7.706  ; 7.706  ;
; SW[2]      ; HEX0[0]     ; 6.838  ; 6.838  ; 6.838  ; 6.838  ;
; SW[2]      ; HEX0[1]     ; 6.809  ;        ;        ; 6.809  ;
; SW[2]      ; HEX0[2]     ; 6.923  ; 6.923  ; 6.923  ; 6.923  ;
; SW[2]      ; HEX0[3]     ; 6.927  ; 6.927  ; 6.927  ; 6.927  ;
; SW[2]      ; HEX0[4]     ; 7.092  ; 7.092  ; 7.092  ; 7.092  ;
; SW[2]      ; HEX0[5]     ; 7.100  ; 7.100  ; 7.100  ; 7.100  ;
; SW[2]      ; HEX0[6]     ; 7.085  ; 7.085  ; 7.085  ; 7.085  ;
; SW[3]      ; HEX0[0]     ; 6.101  ; 6.101  ; 6.101  ; 6.101  ;
; SW[3]      ; HEX0[1]     ; 6.062  ; 6.062  ; 6.062  ; 6.062  ;
; SW[3]      ; HEX0[2]     ; 6.616  ; 6.616  ; 6.616  ; 6.616  ;
; SW[3]      ; HEX0[3]     ; 5.933  ; 5.933  ; 5.933  ; 5.933  ;
; SW[3]      ; HEX0[4]     ;        ; 6.354  ; 6.354  ;        ;
; SW[3]      ; HEX0[5]     ; 6.359  ; 6.359  ; 6.359  ; 6.359  ;
; SW[3]      ; HEX0[6]     ; 6.346  ; 6.346  ; 6.346  ; 6.346  ;
; SW[11]     ; LEDG[0]     ; 8.774  ;        ;        ; 8.774  ;
; SW[11]     ; LEDR[0]     ; 9.263  ;        ;        ; 9.263  ;
; SW[12]     ; LEDR[17]    ; 8.209  ;        ;        ; 8.209  ;
; SW[13]     ; HEX6[0]     ; 9.353  ; 9.353  ; 9.353  ; 9.353  ;
; SW[13]     ; HEX6[1]     ; 9.369  ; 9.369  ; 9.369  ; 9.369  ;
; SW[13]     ; HEX6[2]     ;        ; 9.360  ; 9.360  ;        ;
; SW[13]     ; HEX6[3]     ; 9.906  ; 9.906  ; 9.906  ; 9.906  ;
; SW[13]     ; HEX6[4]     ; 9.875  ;        ;        ; 9.875  ;
; SW[13]     ; HEX6[5]     ; 9.885  ;        ;        ; 9.885  ;
; SW[13]     ; HEX6[6]     ; 9.908  ;        ;        ; 9.908  ;
; SW[14]     ; HEX6[0]     ;        ; 9.523  ; 9.523  ;        ;
; SW[14]     ; HEX6[1]     ; 9.536  ; 9.536  ; 9.536  ; 9.536  ;
; SW[14]     ; HEX6[2]     ; 9.527  ;        ;        ; 9.527  ;
; SW[14]     ; HEX6[3]     ; 10.047 ; 10.047 ; 10.047 ; 10.047 ;
; SW[14]     ; HEX6[4]     ;        ; 10.070 ; 10.070 ;        ;
; SW[14]     ; HEX6[5]     ; 10.051 ;        ;        ; 10.051 ;
; SW[14]     ; HEX6[6]     ; 10.051 ; 10.051 ; 10.051 ; 10.051 ;
; SW[15]     ; HEX6[0]     ; 9.203  ; 9.203  ; 9.203  ; 9.203  ;
; SW[15]     ; HEX6[1]     ; 9.215  ;        ;        ; 9.215  ;
; SW[15]     ; HEX6[2]     ;        ; 9.203  ; 9.203  ;        ;
; SW[15]     ; HEX6[3]     ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; SW[15]     ; HEX6[4]     ; 9.752  ;        ;        ; 9.752  ;
; SW[15]     ; HEX6[5]     ;        ; 9.732  ; 9.732  ;        ;
; SW[15]     ; HEX6[6]     ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; SW[16]     ; HEX2[0]     ; 14.640 ; 14.640 ; 14.640 ; 14.640 ;
; SW[16]     ; HEX2[1]     ; 14.114 ; 14.114 ; 14.114 ; 14.114 ;
; SW[16]     ; HEX2[2]     ; 14.957 ; 14.957 ; 14.957 ; 14.957 ;
; SW[16]     ; HEX2[3]     ; 15.415 ; 15.415 ; 15.415 ; 15.415 ;
; SW[16]     ; HEX2[4]     ; 15.358 ; 15.358 ; 15.358 ; 15.358 ;
; SW[16]     ; HEX2[5]     ; 15.754 ; 15.754 ; 15.754 ; 15.754 ;
; SW[16]     ; HEX2[6]     ; 15.298 ; 15.298 ; 15.298 ; 15.298 ;
; SW[16]     ; HEX7[0]     ; 9.593  ;        ;        ; 9.593  ;
; SW[16]     ; HEX7[2]     ;        ; 9.575  ; 9.575  ;        ;
; SW[16]     ; HEX7[3]     ; 9.563  ;        ;        ; 9.563  ;
; SW[16]     ; HEX7[4]     ; 8.863  ;        ;        ; 8.863  ;
; SW[16]     ; HEX7[5]     ; 9.730  ;        ;        ; 9.730  ;
; SW[16]     ; LEDG[0]     ; 13.481 ; 13.481 ; 13.481 ; 13.481 ;
; SW[16]     ; LEDR[0]     ; 13.971 ; 13.971 ; 13.971 ; 13.971 ;
; SW[16]     ; LEDR[8]     ; 12.126 ; 12.126 ; 12.126 ; 12.126 ;
; SW[17]     ; HEX2[0]     ; 14.506 ; 14.506 ; 14.506 ; 14.506 ;
; SW[17]     ; HEX2[1]     ; 13.980 ; 13.980 ; 13.980 ; 13.980 ;
; SW[17]     ; HEX2[2]     ; 14.823 ; 14.823 ; 14.823 ; 14.823 ;
; SW[17]     ; HEX2[3]     ; 15.281 ; 15.281 ; 15.281 ; 15.281 ;
; SW[17]     ; HEX2[4]     ; 15.224 ; 15.224 ; 15.224 ; 15.224 ;
; SW[17]     ; HEX2[5]     ; 15.620 ; 15.620 ; 15.620 ; 15.620 ;
; SW[17]     ; HEX2[6]     ; 15.164 ; 15.164 ; 15.164 ; 15.164 ;
; SW[17]     ; HEX7[0]     ;        ; 9.466  ; 9.466  ;        ;
; SW[17]     ; HEX7[2]     ; 9.448  ;        ;        ; 9.448  ;
; SW[17]     ; HEX7[3]     ;        ; 9.436  ; 9.436  ;        ;
; SW[17]     ; HEX7[5]     ; 9.635  ;        ;        ; 9.635  ;
; SW[17]     ; HEX7[6]     ;        ; 9.181  ; 9.181  ;        ;
; SW[17]     ; LEDG[0]     ; 12.879 ; 12.879 ; 12.879 ; 12.879 ;
; SW[17]     ; LEDR[0]     ; 13.369 ; 13.369 ; 13.369 ; 13.369 ;
; SW[17]     ; LEDR[8]     ; 11.736 ; 11.736 ; 11.736 ; 11.736 ;
+------------+-------------+--------+--------+--------+--------+


+---------------------------------+
; Fast Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; KEY[0] ; -2.724 ; -68.117       ;
+--------+--------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; KEY[0] ; 2.321 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+--------+--------+----------------------+
; Clock  ; Slack  ; End Point TNS        ;
+--------+--------+----------------------+
; KEY[0] ; -1.880 ; -151.622             ;
+--------+--------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'KEY[0]'                                                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.724 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.218      ;
; -2.724 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.218      ;
; -2.724 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.218      ;
; -2.672 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.166      ;
; -2.672 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.166      ;
; -2.672 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.166      ;
; -2.669 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.163      ;
; -2.669 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.163      ;
; -2.669 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.163      ;
; -2.669 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.163      ;
; -2.669 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.163      ;
; -2.669 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.163      ;
; -2.666 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.160      ;
; -2.666 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.160      ;
; -2.666 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.160      ;
; -2.664 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.158      ;
; -2.664 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.158      ;
; -2.664 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.158      ;
; -2.662 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.156      ;
; -2.662 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.156      ;
; -2.662 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.156      ;
; -2.661 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.155      ;
; -2.661 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.155      ;
; -2.661 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.155      ;
; -2.564 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.058      ;
; -2.564 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.058      ;
; -2.564 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 3.058      ;
; -2.449 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.943      ;
; -2.449 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.943      ;
; -2.449 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.943      ;
; -2.447 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.941      ;
; -2.447 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.941      ;
; -2.447 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.941      ;
; -2.446 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.940      ;
; -2.446 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.940      ;
; -2.446 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.940      ;
; -2.446 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.940      ;
; -2.446 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.940      ;
; -2.446 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.940      ;
; -2.444 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.938      ;
; -2.444 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.938      ;
; -2.444 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.938      ;
; -2.442 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.936      ;
; -2.442 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.936      ;
; -2.442 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.936      ;
; -2.340 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.834      ;
; -2.340 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.834      ;
; -2.340 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.834      ;
; -2.332 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.826      ;
; -2.332 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.826      ;
; -2.332 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; 0.500        ; -0.005     ; 2.826      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 1.000        ; -0.017     ; 2.442      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'KEY[0]'                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.321 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ; KEY[0]       ; KEY[0]      ; 0.000        ; -0.017     ; 2.442      ;
; 2.924 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.557      ;
; 2.924 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.557      ;
; 2.924 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.557      ;
; 2.972 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.605      ;
; 2.972 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.605      ;
; 2.972 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.605      ;
; 2.978 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.611      ;
; 2.978 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.611      ;
; 2.978 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.611      ;
; 2.987 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.620      ;
; 2.987 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.620      ;
; 2.987 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.620      ;
; 3.013 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.646      ;
; 3.013 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.646      ;
; 3.013 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.646      ;
; 3.048 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.681      ;
; 3.048 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.681      ;
; 3.048 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.681      ;
; 3.049 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.682      ;
; 3.049 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.682      ;
; 3.049 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.682      ;
; 3.053 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.686      ;
; 3.053 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.686      ;
; 3.053 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.686      ;
; 3.060 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.693      ;
; 3.060 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.693      ;
; 3.060 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.693      ;
; 3.109 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.742      ;
; 3.109 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.742      ;
; 3.109 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.742      ;
; 3.169 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.802      ;
; 3.169 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.802      ;
; 3.169 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.802      ;
; 3.172 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.805      ;
; 3.172 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.805      ;
; 3.172 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.805      ;
; 3.175 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.808      ;
; 3.175 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.808      ;
; 3.175 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.808      ;
; 3.228 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.861      ;
; 3.228 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.861      ;
; 3.228 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.861      ;
; 3.258 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.891      ;
; 3.258 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.891      ;
; 3.258 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.891      ;
; 3.266 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.899      ;
; 3.266 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.899      ;
; 3.266 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.899      ;
; 3.334 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.967      ;
; 3.334 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.967      ;
; 3.334 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ; KEY[0]       ; KEY[0]      ; -0.500       ; -0.005     ; 2.967      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'KEY[0]'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg16 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Fall       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a16~porta_memory_reg0 ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; High Pulse Width ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.880 ; 0.500        ; 2.380          ; Low Pulse Width  ; KEY[0] ; Rise       ; cache:c1|altsyncram:altsyncram_component|altsyncram_7np1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                                                                                                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]|combout                                                                                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk0                                                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; c1|altsyncram_component|auto_generated|ram_block1a0|clk1                                                ;
+--------+--------------+----------------+------------------+--------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[0]     ; 2.558  ; 2.558  ; Rise       ; KEY[0]          ;
;  SW[0]    ; KEY[0]     ; -0.198 ; -0.198 ; Rise       ; KEY[0]          ;
;  SW[1]    ; KEY[0]     ; -0.273 ; -0.273 ; Rise       ; KEY[0]          ;
;  SW[2]    ; KEY[0]     ; -0.288 ; -0.288 ; Rise       ; KEY[0]          ;
;  SW[3]    ; KEY[0]     ; -0.730 ; -0.730 ; Rise       ; KEY[0]          ;
;  SW[12]   ; KEY[0]     ; 0.020  ; 0.020  ; Rise       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; 1.477  ; 1.477  ; Rise       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; 1.479  ; 1.479  ; Rise       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; 1.600  ; 1.600  ; Rise       ; KEY[0]          ;
;  SW[16]   ; KEY[0]     ; 2.558  ; 2.558  ; Rise       ; KEY[0]          ;
;  SW[17]   ; KEY[0]     ; 2.381  ; 2.381  ; Rise       ; KEY[0]          ;
; SW[*]     ; KEY[0]     ; 1.596  ; 1.596  ; Fall       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; 1.473  ; 1.473  ; Fall       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; 1.475  ; 1.475  ; Fall       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; 1.596  ; 1.596  ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[0]     ; 0.977  ; 0.977  ; Rise       ; KEY[0]          ;
;  SW[0]    ; KEY[0]     ; 0.343  ; 0.343  ; Rise       ; KEY[0]          ;
;  SW[1]    ; KEY[0]     ; 0.426  ; 0.426  ; Rise       ; KEY[0]          ;
;  SW[2]    ; KEY[0]     ; 0.517  ; 0.517  ; Rise       ; KEY[0]          ;
;  SW[3]    ; KEY[0]     ; 0.977  ; 0.977  ; Rise       ; KEY[0]          ;
;  SW[12]   ; KEY[0]     ; 0.732  ; 0.732  ; Rise       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; -1.338 ; -1.338 ; Rise       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; -1.340 ; -1.340 ; Rise       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; -1.461 ; -1.461 ; Rise       ; KEY[0]          ;
;  SW[16]   ; KEY[0]     ; -1.700 ; -1.700 ; Rise       ; KEY[0]          ;
;  SW[17]   ; KEY[0]     ; -1.614 ; -1.614 ; Rise       ; KEY[0]          ;
; SW[*]     ; KEY[0]     ; -1.334 ; -1.334 ; Fall       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; -1.334 ; -1.334 ; Fall       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; -1.336 ; -1.336 ; Fall       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; -1.457 ; -1.457 ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; KEY[0]     ; 9.521 ; 9.521 ; Fall       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 8.927 ; 8.927 ; Fall       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 8.695 ; 8.695 ; Fall       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 9.095 ; 9.095 ; Fall       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 9.284 ; 9.284 ; Fall       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 9.248 ; 9.248 ; Fall       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 9.521 ; 9.521 ; Fall       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 9.312 ; 9.312 ; Fall       ; KEY[0]          ;
; LEDG[*]   ; KEY[0]     ; 8.356 ; 8.356 ; Fall       ; KEY[0]          ;
;  LEDG[0]  ; KEY[0]     ; 8.356 ; 8.356 ; Fall       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 8.554 ; 8.554 ; Fall       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 8.554 ; 8.554 ; Fall       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 7.342 ; 7.342 ; Fall       ; KEY[0]          ;
;  LEDR[17] ; KEY[0]     ; 7.508 ; 7.508 ; Fall       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; KEY[0]     ; 7.573 ; 7.573 ; Fall       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 7.804 ; 7.804 ; Fall       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 7.573 ; 7.573 ; Fall       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 7.954 ; 7.954 ; Fall       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 8.159 ; 8.159 ; Fall       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 8.114 ; 8.114 ; Fall       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 8.400 ; 8.400 ; Fall       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 8.185 ; 8.185 ; Fall       ; KEY[0]          ;
; LEDG[*]   ; KEY[0]     ; 7.748 ; 7.748 ; Fall       ; KEY[0]          ;
;  LEDG[0]  ; KEY[0]     ; 7.748 ; 7.748 ; Fall       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 7.091 ; 7.091 ; Fall       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 7.945 ; 7.945 ; Fall       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 7.091 ; 7.091 ; Fall       ; KEY[0]          ;
;  LEDR[17] ; KEY[0]     ; 7.250 ; 7.250 ; Fall       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 3.810 ; 3.810 ; 3.810 ; 3.810 ;
; SW[0]      ; HEX0[1]     ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; SW[0]      ; HEX0[2]     ;       ; 3.768 ; 3.768 ;       ;
; SW[0]      ; HEX0[3]     ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; SW[0]      ; HEX0[4]     ; 3.932 ;       ;       ; 3.932 ;
; SW[0]      ; HEX0[5]     ; 3.940 ;       ;       ; 3.940 ;
; SW[0]      ; HEX0[6]     ; 3.925 ; 3.925 ; 3.925 ; 3.925 ;
; SW[1]      ; HEX0[0]     ; 3.899 ; 3.899 ; 3.899 ; 3.899 ;
; SW[1]      ; HEX0[1]     ; 3.860 ; 3.860 ; 3.860 ; 3.860 ;
; SW[1]      ; HEX0[2]     ; 3.840 ;       ;       ; 3.840 ;
; SW[1]      ; HEX0[3]     ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; SW[1]      ; HEX0[4]     ;       ; 4.019 ; 4.019 ;       ;
; SW[1]      ; HEX0[5]     ; 4.018 ; 4.018 ; 4.018 ; 4.018 ;
; SW[1]      ; HEX0[6]     ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; SW[2]      ; HEX0[0]     ; 3.620 ; 3.620 ; 3.620 ; 3.620 ;
; SW[2]      ; HEX0[1]     ; 3.593 ;       ;       ; 3.593 ;
; SW[2]      ; HEX0[2]     ; 3.637 ; 3.637 ; 3.637 ; 3.637 ;
; SW[2]      ; HEX0[3]     ; 3.637 ; 3.637 ; 3.637 ; 3.637 ;
; SW[2]      ; HEX0[4]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[2]      ; HEX0[5]     ; 3.747 ; 3.747 ; 3.747 ; 3.747 ;
; SW[2]      ; HEX0[6]     ; 3.736 ; 3.736 ; 3.736 ; 3.736 ;
; SW[3]      ; HEX0[0]     ; 3.162 ; 3.162 ; 3.162 ; 3.162 ;
; SW[3]      ; HEX0[1]     ; 3.124 ; 3.124 ; 3.124 ; 3.124 ;
; SW[3]      ; HEX0[2]     ; 3.371 ; 3.371 ; 3.371 ; 3.371 ;
; SW[3]      ; HEX0[3]     ; 3.059 ; 3.059 ; 3.059 ; 3.059 ;
; SW[3]      ; HEX0[4]     ;       ; 3.282 ; 3.282 ;       ;
; SW[3]      ; HEX0[5]     ; 3.281 ; 3.281 ; 3.281 ; 3.281 ;
; SW[3]      ; HEX0[6]     ; 3.274 ; 3.274 ; 3.274 ; 3.274 ;
; SW[11]     ; LEDG[0]     ; 4.483 ;       ;       ; 4.483 ;
; SW[11]     ; LEDR[0]     ; 4.678 ;       ;       ; 4.678 ;
; SW[12]     ; LEDR[17]    ; 4.356 ;       ;       ; 4.356 ;
; SW[13]     ; HEX6[0]     ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; SW[13]     ; HEX6[1]     ; 5.239 ; 5.239 ; 5.239 ; 5.239 ;
; SW[13]     ; HEX6[2]     ;       ; 5.240 ; 5.240 ;       ;
; SW[13]     ; HEX6[3]     ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; SW[13]     ; HEX6[4]     ; 5.514 ;       ;       ; 5.514 ;
; SW[13]     ; HEX6[5]     ; 5.500 ;       ;       ; 5.500 ;
; SW[13]     ; HEX6[6]     ; 5.513 ;       ;       ; 5.513 ;
; SW[14]     ; HEX6[0]     ;       ; 5.301 ; 5.301 ;       ;
; SW[14]     ; HEX6[1]     ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; SW[14]     ; HEX6[2]     ; 5.309 ;       ;       ; 5.309 ;
; SW[14]     ; HEX6[3]     ; 5.580 ; 5.580 ; 5.580 ; 5.580 ;
; SW[14]     ; HEX6[4]     ;       ; 5.578 ; 5.578 ;       ;
; SW[14]     ; HEX6[5]     ; 5.569 ;       ;       ; 5.569 ;
; SW[14]     ; HEX6[6]     ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; SW[15]     ; HEX6[0]     ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; SW[15]     ; HEX6[1]     ; 5.186 ;       ;       ; 5.186 ;
; SW[15]     ; HEX6[2]     ;       ; 5.162 ; 5.162 ;       ;
; SW[15]     ; HEX6[3]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; SW[15]     ; HEX6[4]     ; 5.443 ;       ;       ; 5.443 ;
; SW[15]     ; HEX6[5]     ;       ; 5.423 ; 5.423 ;       ;
; SW[15]     ; HEX6[6]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; SW[16]     ; HEX2[0]     ; 8.269 ; 8.269 ; 8.269 ; 8.269 ;
; SW[16]     ; HEX2[1]     ; 8.037 ; 8.037 ; 8.037 ; 8.037 ;
; SW[16]     ; HEX2[2]     ; 8.437 ; 8.437 ; 8.437 ; 8.437 ;
; SW[16]     ; HEX2[3]     ; 8.626 ; 8.626 ; 8.626 ; 8.626 ;
; SW[16]     ; HEX2[4]     ; 8.590 ; 8.590 ; 8.590 ; 8.590 ;
; SW[16]     ; HEX2[5]     ; 8.863 ; 8.863 ; 8.863 ; 8.863 ;
; SW[16]     ; HEX2[6]     ; 8.654 ; 8.654 ; 8.654 ; 8.654 ;
; SW[16]     ; HEX7[0]     ; 5.428 ;       ;       ; 5.428 ;
; SW[16]     ; HEX7[2]     ;       ; 5.375 ; 5.375 ;       ;
; SW[16]     ; HEX7[3]     ; 5.398 ;       ;       ; 5.398 ;
; SW[16]     ; HEX7[4]     ; 5.067 ;       ;       ; 5.067 ;
; SW[16]     ; HEX7[5]     ; 5.477 ;       ;       ; 5.477 ;
; SW[16]     ; LEDG[0]     ; 7.598 ; 7.598 ; 7.598 ; 7.598 ;
; SW[16]     ; LEDR[0]     ; 7.796 ; 7.796 ; 7.796 ; 7.796 ;
; SW[16]     ; LEDR[8]     ; 6.676 ; 6.676 ; 6.676 ; 6.676 ;
; SW[17]     ; HEX2[0]     ; 7.983 ; 7.983 ; 7.983 ; 7.983 ;
; SW[17]     ; HEX2[1]     ; 7.751 ; 7.751 ; 7.751 ; 7.751 ;
; SW[17]     ; HEX2[2]     ; 8.151 ; 8.151 ; 8.151 ; 8.151 ;
; SW[17]     ; HEX2[3]     ; 8.340 ; 8.340 ; 8.340 ; 8.340 ;
; SW[17]     ; HEX2[4]     ; 8.304 ; 8.304 ; 8.304 ; 8.304 ;
; SW[17]     ; HEX2[5]     ; 8.577 ; 8.577 ; 8.577 ; 8.577 ;
; SW[17]     ; HEX2[6]     ; 8.368 ; 8.368 ; 8.368 ; 8.368 ;
; SW[17]     ; HEX7[0]     ;       ; 5.351 ; 5.351 ;       ;
; SW[17]     ; HEX7[2]     ; 5.326 ;       ;       ; 5.326 ;
; SW[17]     ; HEX7[3]     ;       ; 5.321 ; 5.321 ;       ;
; SW[17]     ; HEX7[5]     ; 5.427 ;       ;       ; 5.427 ;
; SW[17]     ; HEX7[6]     ;       ; 5.222 ; 5.222 ;       ;
; SW[17]     ; LEDG[0]     ; 7.513 ; 7.513 ; 7.513 ; 7.513 ;
; SW[17]     ; LEDR[0]     ; 7.711 ; 7.711 ; 7.711 ; 7.711 ;
; SW[17]     ; LEDR[8]     ; 6.499 ; 6.499 ; 6.499 ; 6.499 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 3.810 ; 3.810 ; 3.810 ; 3.810 ;
; SW[0]      ; HEX0[1]     ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; SW[0]      ; HEX0[2]     ;       ; 3.768 ; 3.768 ;       ;
; SW[0]      ; HEX0[3]     ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; SW[0]      ; HEX0[4]     ; 3.932 ;       ;       ; 3.932 ;
; SW[0]      ; HEX0[5]     ; 3.940 ;       ;       ; 3.940 ;
; SW[0]      ; HEX0[6]     ; 3.925 ; 3.925 ; 3.925 ; 3.925 ;
; SW[1]      ; HEX0[0]     ; 3.899 ; 3.899 ; 3.899 ; 3.899 ;
; SW[1]      ; HEX0[1]     ; 3.860 ; 3.860 ; 3.860 ; 3.860 ;
; SW[1]      ; HEX0[2]     ; 3.840 ;       ;       ; 3.840 ;
; SW[1]      ; HEX0[3]     ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; SW[1]      ; HEX0[4]     ;       ; 4.019 ; 4.019 ;       ;
; SW[1]      ; HEX0[5]     ; 4.018 ; 4.018 ; 4.018 ; 4.018 ;
; SW[1]      ; HEX0[6]     ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; SW[2]      ; HEX0[0]     ; 3.620 ; 3.620 ; 3.620 ; 3.620 ;
; SW[2]      ; HEX0[1]     ; 3.593 ;       ;       ; 3.593 ;
; SW[2]      ; HEX0[2]     ; 3.637 ; 3.637 ; 3.637 ; 3.637 ;
; SW[2]      ; HEX0[3]     ; 3.637 ; 3.637 ; 3.637 ; 3.637 ;
; SW[2]      ; HEX0[4]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[2]      ; HEX0[5]     ; 3.747 ; 3.747 ; 3.747 ; 3.747 ;
; SW[2]      ; HEX0[6]     ; 3.736 ; 3.736 ; 3.736 ; 3.736 ;
; SW[3]      ; HEX0[0]     ; 3.162 ; 3.162 ; 3.162 ; 3.162 ;
; SW[3]      ; HEX0[1]     ; 3.124 ; 3.124 ; 3.124 ; 3.124 ;
; SW[3]      ; HEX0[2]     ; 3.371 ; 3.371 ; 3.371 ; 3.371 ;
; SW[3]      ; HEX0[3]     ; 3.059 ; 3.059 ; 3.059 ; 3.059 ;
; SW[3]      ; HEX0[4]     ;       ; 3.282 ; 3.282 ;       ;
; SW[3]      ; HEX0[5]     ; 3.281 ; 3.281 ; 3.281 ; 3.281 ;
; SW[3]      ; HEX0[6]     ; 3.274 ; 3.274 ; 3.274 ; 3.274 ;
; SW[11]     ; LEDG[0]     ; 4.483 ;       ;       ; 4.483 ;
; SW[11]     ; LEDR[0]     ; 4.678 ;       ;       ; 4.678 ;
; SW[12]     ; LEDR[17]    ; 4.193 ;       ;       ; 4.193 ;
; SW[13]     ; HEX6[0]     ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; SW[13]     ; HEX6[1]     ; 5.239 ; 5.239 ; 5.239 ; 5.239 ;
; SW[13]     ; HEX6[2]     ;       ; 5.240 ; 5.240 ;       ;
; SW[13]     ; HEX6[3]     ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; SW[13]     ; HEX6[4]     ; 5.514 ;       ;       ; 5.514 ;
; SW[13]     ; HEX6[5]     ; 5.500 ;       ;       ; 5.500 ;
; SW[13]     ; HEX6[6]     ; 5.513 ;       ;       ; 5.513 ;
; SW[14]     ; HEX6[0]     ;       ; 5.301 ; 5.301 ;       ;
; SW[14]     ; HEX6[1]     ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; SW[14]     ; HEX6[2]     ; 5.309 ;       ;       ; 5.309 ;
; SW[14]     ; HEX6[3]     ; 5.580 ; 5.580 ; 5.580 ; 5.580 ;
; SW[14]     ; HEX6[4]     ;       ; 5.578 ; 5.578 ;       ;
; SW[14]     ; HEX6[5]     ; 5.569 ;       ;       ; 5.569 ;
; SW[14]     ; HEX6[6]     ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; SW[15]     ; HEX6[0]     ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; SW[15]     ; HEX6[1]     ; 5.186 ;       ;       ; 5.186 ;
; SW[15]     ; HEX6[2]     ;       ; 5.162 ; 5.162 ;       ;
; SW[15]     ; HEX6[3]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; SW[15]     ; HEX6[4]     ; 5.443 ;       ;       ; 5.443 ;
; SW[15]     ; HEX6[5]     ;       ; 5.423 ; 5.423 ;       ;
; SW[15]     ; HEX6[6]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; SW[16]     ; HEX2[0]     ; 7.783 ; 7.783 ; 7.783 ; 7.783 ;
; SW[16]     ; HEX2[1]     ; 7.552 ; 7.552 ; 7.552 ; 7.552 ;
; SW[16]     ; HEX2[2]     ; 7.933 ; 7.933 ; 7.933 ; 7.933 ;
; SW[16]     ; HEX2[3]     ; 8.138 ; 8.138 ; 8.138 ; 8.138 ;
; SW[16]     ; HEX2[4]     ; 8.093 ; 8.093 ; 8.093 ; 8.093 ;
; SW[16]     ; HEX2[5]     ; 8.379 ; 8.379 ; 8.379 ; 8.379 ;
; SW[16]     ; HEX2[6]     ; 8.164 ; 8.164 ; 8.164 ; 8.164 ;
; SW[16]     ; HEX7[0]     ; 5.428 ;       ;       ; 5.428 ;
; SW[16]     ; HEX7[2]     ;       ; 5.375 ; 5.375 ;       ;
; SW[16]     ; HEX7[3]     ; 5.398 ;       ;       ; 5.398 ;
; SW[16]     ; HEX7[4]     ; 5.067 ;       ;       ; 5.067 ;
; SW[16]     ; HEX7[5]     ; 5.477 ;       ;       ; 5.477 ;
; SW[16]     ; LEDG[0]     ; 7.236 ; 7.236 ; 7.236 ; 7.236 ;
; SW[16]     ; LEDR[0]     ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; SW[16]     ; LEDR[8]     ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; SW[17]     ; HEX2[0]     ; 7.698 ; 7.698 ; 7.698 ; 7.698 ;
; SW[17]     ; HEX2[1]     ; 7.467 ; 7.467 ; 7.467 ; 7.467 ;
; SW[17]     ; HEX2[2]     ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; SW[17]     ; HEX2[3]     ; 8.053 ; 8.053 ; 8.053 ; 8.053 ;
; SW[17]     ; HEX2[4]     ; 8.008 ; 8.008 ; 8.008 ; 8.008 ;
; SW[17]     ; HEX2[5]     ; 8.294 ; 8.294 ; 8.294 ; 8.294 ;
; SW[17]     ; HEX2[6]     ; 8.079 ; 8.079 ; 8.079 ; 8.079 ;
; SW[17]     ; HEX7[0]     ;       ; 5.351 ; 5.351 ;       ;
; SW[17]     ; HEX7[2]     ; 5.326 ;       ;       ; 5.326 ;
; SW[17]     ; HEX7[3]     ;       ; 5.321 ; 5.321 ;       ;
; SW[17]     ; HEX7[5]     ; 5.427 ;       ;       ; 5.427 ;
; SW[17]     ; HEX7[6]     ;       ; 5.222 ; 5.222 ;       ;
; SW[17]     ; LEDG[0]     ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; SW[17]     ; LEDR[0]     ; 7.147 ; 7.147 ; 7.147 ; 7.147 ;
; SW[17]     ; LEDR[8]     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.527   ; 2.321 ; N/A      ; N/A     ; -1.880              ;
;  KEY[0]          ; -5.527   ; 2.321 ; N/A      ; N/A     ; -1.880              ;
; Design-wide TNS  ; -118.236 ; 0.0   ; 0.0      ; 0.0     ; -151.622            ;
;  KEY[0]          ; -118.236 ; 0.000 ; N/A      ; N/A     ; -151.622            ;
+------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[0]     ; 4.838  ; 4.838  ; Rise       ; KEY[0]          ;
;  SW[0]    ; KEY[0]     ; -0.002 ; -0.002 ; Rise       ; KEY[0]          ;
;  SW[1]    ; KEY[0]     ; -0.107 ; -0.107 ; Rise       ; KEY[0]          ;
;  SW[2]    ; KEY[0]     ; -0.135 ; -0.135 ; Rise       ; KEY[0]          ;
;  SW[3]    ; KEY[0]     ; -0.730 ; -0.730 ; Rise       ; KEY[0]          ;
;  SW[12]   ; KEY[0]     ; 0.586  ; 0.586  ; Rise       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; 2.349  ; 2.349  ; Rise       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; 2.385  ; 2.385  ; Rise       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; 2.612  ; 2.612  ; Rise       ; KEY[0]          ;
;  SW[16]   ; KEY[0]     ; 4.838  ; 4.838  ; Rise       ; KEY[0]          ;
;  SW[17]   ; KEY[0]     ; 4.492  ; 4.492  ; Rise       ; KEY[0]          ;
; SW[*]     ; KEY[0]     ; 2.584  ; 2.584  ; Fall       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; 2.321  ; 2.321  ; Fall       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; 2.357  ; 2.357  ; Fall       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; 2.584  ; 2.584  ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; KEY[0]     ; 1.344  ; 1.344  ; Rise       ; KEY[0]          ;
;  SW[0]    ; KEY[0]     ; 0.343  ; 0.343  ; Rise       ; KEY[0]          ;
;  SW[1]    ; KEY[0]     ; 0.426  ; 0.426  ; Rise       ; KEY[0]          ;
;  SW[2]    ; KEY[0]     ; 0.629  ; 0.629  ; Rise       ; KEY[0]          ;
;  SW[3]    ; KEY[0]     ; 1.344  ; 1.344  ; Rise       ; KEY[0]          ;
;  SW[12]   ; KEY[0]     ; 1.045  ; 1.045  ; Rise       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; -1.338 ; -1.338 ; Rise       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; -1.340 ; -1.340 ; Rise       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; -1.461 ; -1.461 ; Rise       ; KEY[0]          ;
;  SW[16]   ; KEY[0]     ; -1.700 ; -1.700 ; Rise       ; KEY[0]          ;
;  SW[17]   ; KEY[0]     ; -1.614 ; -1.614 ; Rise       ; KEY[0]          ;
; SW[*]     ; KEY[0]     ; -1.334 ; -1.334 ; Fall       ; KEY[0]          ;
;  SW[13]   ; KEY[0]     ; -1.334 ; -1.334 ; Fall       ; KEY[0]          ;
;  SW[14]   ; KEY[0]     ; -1.336 ; -1.336 ; Fall       ; KEY[0]          ;
;  SW[15]   ; KEY[0]     ; -1.457 ; -1.457 ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; HEX2[*]   ; KEY[0]     ; 18.096 ; 18.096 ; Fall       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 16.952 ; 16.952 ; Fall       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 16.457 ; 16.457 ; Fall       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 17.317 ; 17.317 ; Fall       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 17.760 ; 17.760 ; Fall       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 17.692 ; 17.692 ; Fall       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 18.096 ; 18.096 ; Fall       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 17.645 ; 17.645 ; Fall       ; KEY[0]          ;
; LEDG[*]   ; KEY[0]     ; 15.650 ; 15.650 ; Fall       ; KEY[0]          ;
;  LEDG[0]  ; KEY[0]     ; 15.650 ; 15.650 ; Fall       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 16.099 ; 16.099 ; Fall       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 16.099 ; 16.099 ; Fall       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 13.527 ; 13.527 ; Fall       ; KEY[0]          ;
;  LEDR[17] ; KEY[0]     ; 13.775 ; 13.775 ; Fall       ; KEY[0]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; HEX2[*]   ; KEY[0]     ; 7.573 ; 7.573 ; Fall       ; KEY[0]          ;
;  HEX2[0]  ; KEY[0]     ; 7.804 ; 7.804 ; Fall       ; KEY[0]          ;
;  HEX2[1]  ; KEY[0]     ; 7.573 ; 7.573 ; Fall       ; KEY[0]          ;
;  HEX2[2]  ; KEY[0]     ; 7.954 ; 7.954 ; Fall       ; KEY[0]          ;
;  HEX2[3]  ; KEY[0]     ; 8.159 ; 8.159 ; Fall       ; KEY[0]          ;
;  HEX2[4]  ; KEY[0]     ; 8.114 ; 8.114 ; Fall       ; KEY[0]          ;
;  HEX2[5]  ; KEY[0]     ; 8.400 ; 8.400 ; Fall       ; KEY[0]          ;
;  HEX2[6]  ; KEY[0]     ; 8.185 ; 8.185 ; Fall       ; KEY[0]          ;
; LEDG[*]   ; KEY[0]     ; 7.748 ; 7.748 ; Fall       ; KEY[0]          ;
;  LEDG[0]  ; KEY[0]     ; 7.748 ; 7.748 ; Fall       ; KEY[0]          ;
; LEDR[*]   ; KEY[0]     ; 7.091 ; 7.091 ; Fall       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 7.945 ; 7.945 ; Fall       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 7.091 ; 7.091 ; Fall       ; KEY[0]          ;
;  LEDR[17] ; KEY[0]     ; 7.250 ; 7.250 ; Fall       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; SW[0]      ; HEX0[0]     ; 7.258  ; 7.258  ; 7.258  ; 7.258  ;
; SW[0]      ; HEX0[1]     ; 7.228  ; 7.228  ; 7.228  ; 7.228  ;
; SW[0]      ; HEX0[2]     ;        ; 7.180  ; 7.180  ;        ;
; SW[0]      ; HEX0[3]     ; 7.226  ; 7.226  ; 7.226  ; 7.226  ;
; SW[0]      ; HEX0[4]     ; 7.513  ;        ;        ; 7.513  ;
; SW[0]      ; HEX0[5]     ; 7.520  ;        ;        ; 7.520  ;
; SW[0]      ; HEX0[6]     ; 7.502  ; 7.502  ; 7.502  ; 7.502  ;
; SW[1]      ; HEX0[0]     ; 7.459  ; 7.459  ; 7.459  ; 7.459  ;
; SW[1]      ; HEX0[1]     ; 7.418  ; 7.418  ; 7.418  ; 7.418  ;
; SW[1]      ; HEX0[2]     ; 7.364  ;        ;        ; 7.364  ;
; SW[1]      ; HEX0[3]     ; 7.085  ; 7.085  ; 7.085  ; 7.085  ;
; SW[1]      ; HEX0[4]     ;        ; 7.712  ; 7.712  ;        ;
; SW[1]      ; HEX0[5]     ; 7.718  ; 7.718  ; 7.718  ; 7.718  ;
; SW[1]      ; HEX0[6]     ; 7.706  ; 7.706  ; 7.706  ; 7.706  ;
; SW[2]      ; HEX0[0]     ; 6.838  ; 6.838  ; 6.838  ; 6.838  ;
; SW[2]      ; HEX0[1]     ; 6.809  ;        ;        ; 6.809  ;
; SW[2]      ; HEX0[2]     ; 6.923  ; 6.923  ; 6.923  ; 6.923  ;
; SW[2]      ; HEX0[3]     ; 6.927  ; 6.927  ; 6.927  ; 6.927  ;
; SW[2]      ; HEX0[4]     ; 7.092  ; 7.092  ; 7.092  ; 7.092  ;
; SW[2]      ; HEX0[5]     ; 7.100  ; 7.100  ; 7.100  ; 7.100  ;
; SW[2]      ; HEX0[6]     ; 7.085  ; 7.085  ; 7.085  ; 7.085  ;
; SW[3]      ; HEX0[0]     ; 6.101  ; 6.101  ; 6.101  ; 6.101  ;
; SW[3]      ; HEX0[1]     ; 6.062  ; 6.062  ; 6.062  ; 6.062  ;
; SW[3]      ; HEX0[2]     ; 6.616  ; 6.616  ; 6.616  ; 6.616  ;
; SW[3]      ; HEX0[3]     ; 5.933  ; 5.933  ; 5.933  ; 5.933  ;
; SW[3]      ; HEX0[4]     ;        ; 6.354  ; 6.354  ;        ;
; SW[3]      ; HEX0[5]     ; 6.359  ; 6.359  ; 6.359  ; 6.359  ;
; SW[3]      ; HEX0[6]     ; 6.346  ; 6.346  ; 6.346  ; 6.346  ;
; SW[11]     ; LEDG[0]     ; 8.774  ;        ;        ; 8.774  ;
; SW[11]     ; LEDR[0]     ; 9.263  ;        ;        ; 9.263  ;
; SW[12]     ; LEDR[17]    ; 8.555  ;        ;        ; 8.555  ;
; SW[13]     ; HEX6[0]     ; 9.353  ; 9.353  ; 9.353  ; 9.353  ;
; SW[13]     ; HEX6[1]     ; 9.369  ; 9.369  ; 9.369  ; 9.369  ;
; SW[13]     ; HEX6[2]     ;        ; 9.360  ; 9.360  ;        ;
; SW[13]     ; HEX6[3]     ; 9.906  ; 9.906  ; 9.906  ; 9.906  ;
; SW[13]     ; HEX6[4]     ; 9.875  ;        ;        ; 9.875  ;
; SW[13]     ; HEX6[5]     ; 9.885  ;        ;        ; 9.885  ;
; SW[13]     ; HEX6[6]     ; 9.908  ;        ;        ; 9.908  ;
; SW[14]     ; HEX6[0]     ;        ; 9.523  ; 9.523  ;        ;
; SW[14]     ; HEX6[1]     ; 9.536  ; 9.536  ; 9.536  ; 9.536  ;
; SW[14]     ; HEX6[2]     ; 9.527  ;        ;        ; 9.527  ;
; SW[14]     ; HEX6[3]     ; 10.047 ; 10.047 ; 10.047 ; 10.047 ;
; SW[14]     ; HEX6[4]     ;        ; 10.070 ; 10.070 ;        ;
; SW[14]     ; HEX6[5]     ; 10.051 ;        ;        ; 10.051 ;
; SW[14]     ; HEX6[6]     ; 10.051 ; 10.051 ; 10.051 ; 10.051 ;
; SW[15]     ; HEX6[0]     ; 9.203  ; 9.203  ; 9.203  ; 9.203  ;
; SW[15]     ; HEX6[1]     ; 9.215  ;        ;        ; 9.215  ;
; SW[15]     ; HEX6[2]     ;        ; 9.203  ; 9.203  ;        ;
; SW[15]     ; HEX6[3]     ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; SW[15]     ; HEX6[4]     ; 9.752  ;        ;        ; 9.752  ;
; SW[15]     ; HEX6[5]     ;        ; 9.732  ; 9.732  ;        ;
; SW[15]     ; HEX6[6]     ; 9.754  ; 9.754  ; 9.754  ; 9.754  ;
; SW[16]     ; HEX2[0]     ; 15.793 ; 15.793 ; 15.793 ; 15.793 ;
; SW[16]     ; HEX2[1]     ; 15.298 ; 15.298 ; 15.298 ; 15.298 ;
; SW[16]     ; HEX2[2]     ; 16.158 ; 16.158 ; 16.158 ; 16.158 ;
; SW[16]     ; HEX2[3]     ; 16.601 ; 16.601 ; 16.601 ; 16.601 ;
; SW[16]     ; HEX2[4]     ; 16.533 ; 16.533 ; 16.533 ; 16.533 ;
; SW[16]     ; HEX2[5]     ; 16.937 ; 16.937 ; 16.937 ; 16.937 ;
; SW[16]     ; HEX2[6]     ; 16.486 ; 16.486 ; 16.486 ; 16.486 ;
; SW[16]     ; HEX7[0]     ; 9.593  ;        ;        ; 9.593  ;
; SW[16]     ; HEX7[2]     ;        ; 9.575  ; 9.575  ;        ;
; SW[16]     ; HEX7[3]     ; 9.563  ;        ;        ; 9.563  ;
; SW[16]     ; HEX7[4]     ; 8.863  ;        ;        ; 8.863  ;
; SW[16]     ; HEX7[5]     ; 9.730  ;        ;        ; 9.730  ;
; SW[16]     ; LEDG[0]     ; 14.249 ; 14.249 ; 14.249 ; 14.249 ;
; SW[16]     ; LEDR[0]     ; 14.698 ; 14.698 ; 14.698 ; 14.698 ;
; SW[16]     ; LEDR[8]     ; 12.338 ; 12.338 ; 12.338 ; 12.338 ;
; SW[17]     ; HEX2[0]     ; 15.191 ; 15.191 ; 15.191 ; 15.191 ;
; SW[17]     ; HEX2[1]     ; 14.696 ; 14.696 ; 14.696 ; 14.696 ;
; SW[17]     ; HEX2[2]     ; 15.556 ; 15.556 ; 15.556 ; 15.556 ;
; SW[17]     ; HEX2[3]     ; 15.999 ; 15.999 ; 15.999 ; 15.999 ;
; SW[17]     ; HEX2[4]     ; 15.931 ; 15.931 ; 15.931 ; 15.931 ;
; SW[17]     ; HEX2[5]     ; 16.335 ; 16.335 ; 16.335 ; 16.335 ;
; SW[17]     ; HEX2[6]     ; 15.884 ; 15.884 ; 15.884 ; 15.884 ;
; SW[17]     ; HEX7[0]     ;        ; 9.466  ; 9.466  ;        ;
; SW[17]     ; HEX7[2]     ; 9.448  ;        ;        ; 9.448  ;
; SW[17]     ; HEX7[3]     ;        ; 9.436  ; 9.436  ;        ;
; SW[17]     ; HEX7[5]     ; 9.635  ;        ;        ; 9.635  ;
; SW[17]     ; HEX7[6]     ;        ; 9.181  ; 9.181  ;        ;
; SW[17]     ; LEDG[0]     ; 14.115 ; 14.115 ; 14.115 ; 14.115 ;
; SW[17]     ; LEDR[0]     ; 14.564 ; 14.564 ; 14.564 ; 14.564 ;
; SW[17]     ; LEDR[8]     ; 11.992 ; 11.992 ; 11.992 ; 11.992 ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; SW[0]      ; HEX0[0]     ; 3.810 ; 3.810 ; 3.810 ; 3.810 ;
; SW[0]      ; HEX0[1]     ; 3.781 ; 3.781 ; 3.781 ; 3.781 ;
; SW[0]      ; HEX0[2]     ;       ; 3.768 ; 3.768 ;       ;
; SW[0]      ; HEX0[3]     ; 3.809 ; 3.809 ; 3.809 ; 3.809 ;
; SW[0]      ; HEX0[4]     ; 3.932 ;       ;       ; 3.932 ;
; SW[0]      ; HEX0[5]     ; 3.940 ;       ;       ; 3.940 ;
; SW[0]      ; HEX0[6]     ; 3.925 ; 3.925 ; 3.925 ; 3.925 ;
; SW[1]      ; HEX0[0]     ; 3.899 ; 3.899 ; 3.899 ; 3.899 ;
; SW[1]      ; HEX0[1]     ; 3.860 ; 3.860 ; 3.860 ; 3.860 ;
; SW[1]      ; HEX0[2]     ; 3.840 ;       ;       ; 3.840 ;
; SW[1]      ; HEX0[3]     ; 3.713 ; 3.713 ; 3.713 ; 3.713 ;
; SW[1]      ; HEX0[4]     ;       ; 4.019 ; 4.019 ;       ;
; SW[1]      ; HEX0[5]     ; 4.018 ; 4.018 ; 4.018 ; 4.018 ;
; SW[1]      ; HEX0[6]     ; 4.011 ; 4.011 ; 4.011 ; 4.011 ;
; SW[2]      ; HEX0[0]     ; 3.620 ; 3.620 ; 3.620 ; 3.620 ;
; SW[2]      ; HEX0[1]     ; 3.593 ;       ;       ; 3.593 ;
; SW[2]      ; HEX0[2]     ; 3.637 ; 3.637 ; 3.637 ; 3.637 ;
; SW[2]      ; HEX0[3]     ; 3.637 ; 3.637 ; 3.637 ; 3.637 ;
; SW[2]      ; HEX0[4]     ; 3.743 ; 3.743 ; 3.743 ; 3.743 ;
; SW[2]      ; HEX0[5]     ; 3.747 ; 3.747 ; 3.747 ; 3.747 ;
; SW[2]      ; HEX0[6]     ; 3.736 ; 3.736 ; 3.736 ; 3.736 ;
; SW[3]      ; HEX0[0]     ; 3.162 ; 3.162 ; 3.162 ; 3.162 ;
; SW[3]      ; HEX0[1]     ; 3.124 ; 3.124 ; 3.124 ; 3.124 ;
; SW[3]      ; HEX0[2]     ; 3.371 ; 3.371 ; 3.371 ; 3.371 ;
; SW[3]      ; HEX0[3]     ; 3.059 ; 3.059 ; 3.059 ; 3.059 ;
; SW[3]      ; HEX0[4]     ;       ; 3.282 ; 3.282 ;       ;
; SW[3]      ; HEX0[5]     ; 3.281 ; 3.281 ; 3.281 ; 3.281 ;
; SW[3]      ; HEX0[6]     ; 3.274 ; 3.274 ; 3.274 ; 3.274 ;
; SW[11]     ; LEDG[0]     ; 4.483 ;       ;       ; 4.483 ;
; SW[11]     ; LEDR[0]     ; 4.678 ;       ;       ; 4.678 ;
; SW[12]     ; LEDR[17]    ; 4.193 ;       ;       ; 4.193 ;
; SW[13]     ; HEX6[0]     ; 5.235 ; 5.235 ; 5.235 ; 5.235 ;
; SW[13]     ; HEX6[1]     ; 5.239 ; 5.239 ; 5.239 ; 5.239 ;
; SW[13]     ; HEX6[2]     ;       ; 5.240 ; 5.240 ;       ;
; SW[13]     ; HEX6[3]     ; 5.515 ; 5.515 ; 5.515 ; 5.515 ;
; SW[13]     ; HEX6[4]     ; 5.514 ;       ;       ; 5.514 ;
; SW[13]     ; HEX6[5]     ; 5.500 ;       ;       ; 5.500 ;
; SW[13]     ; HEX6[6]     ; 5.513 ;       ;       ; 5.513 ;
; SW[14]     ; HEX6[0]     ;       ; 5.301 ; 5.301 ;       ;
; SW[14]     ; HEX6[1]     ; 5.305 ; 5.305 ; 5.305 ; 5.305 ;
; SW[14]     ; HEX6[2]     ; 5.309 ;       ;       ; 5.309 ;
; SW[14]     ; HEX6[3]     ; 5.580 ; 5.580 ; 5.580 ; 5.580 ;
; SW[14]     ; HEX6[4]     ;       ; 5.578 ; 5.578 ;       ;
; SW[14]     ; HEX6[5]     ; 5.569 ;       ;       ; 5.569 ;
; SW[14]     ; HEX6[6]     ; 5.582 ; 5.582 ; 5.582 ; 5.582 ;
; SW[15]     ; HEX6[0]     ; 5.162 ; 5.162 ; 5.162 ; 5.162 ;
; SW[15]     ; HEX6[1]     ; 5.186 ;       ;       ; 5.186 ;
; SW[15]     ; HEX6[2]     ;       ; 5.162 ; 5.162 ;       ;
; SW[15]     ; HEX6[3]     ; 5.443 ; 5.443 ; 5.443 ; 5.443 ;
; SW[15]     ; HEX6[4]     ; 5.443 ;       ;       ; 5.443 ;
; SW[15]     ; HEX6[5]     ;       ; 5.423 ; 5.423 ;       ;
; SW[15]     ; HEX6[6]     ; 5.435 ; 5.435 ; 5.435 ; 5.435 ;
; SW[16]     ; HEX2[0]     ; 7.783 ; 7.783 ; 7.783 ; 7.783 ;
; SW[16]     ; HEX2[1]     ; 7.552 ; 7.552 ; 7.552 ; 7.552 ;
; SW[16]     ; HEX2[2]     ; 7.933 ; 7.933 ; 7.933 ; 7.933 ;
; SW[16]     ; HEX2[3]     ; 8.138 ; 8.138 ; 8.138 ; 8.138 ;
; SW[16]     ; HEX2[4]     ; 8.093 ; 8.093 ; 8.093 ; 8.093 ;
; SW[16]     ; HEX2[5]     ; 8.379 ; 8.379 ; 8.379 ; 8.379 ;
; SW[16]     ; HEX2[6]     ; 8.164 ; 8.164 ; 8.164 ; 8.164 ;
; SW[16]     ; HEX7[0]     ; 5.428 ;       ;       ; 5.428 ;
; SW[16]     ; HEX7[2]     ;       ; 5.375 ; 5.375 ;       ;
; SW[16]     ; HEX7[3]     ; 5.398 ;       ;       ; 5.398 ;
; SW[16]     ; HEX7[4]     ; 5.067 ;       ;       ; 5.067 ;
; SW[16]     ; HEX7[5]     ; 5.477 ;       ;       ; 5.477 ;
; SW[16]     ; LEDG[0]     ; 7.236 ; 7.236 ; 7.236 ; 7.236 ;
; SW[16]     ; LEDR[0]     ; 7.433 ; 7.433 ; 7.433 ; 7.433 ;
; SW[16]     ; LEDR[8]     ; 6.584 ; 6.584 ; 6.584 ; 6.584 ;
; SW[17]     ; HEX2[0]     ; 7.698 ; 7.698 ; 7.698 ; 7.698 ;
; SW[17]     ; HEX2[1]     ; 7.467 ; 7.467 ; 7.467 ; 7.467 ;
; SW[17]     ; HEX2[2]     ; 7.848 ; 7.848 ; 7.848 ; 7.848 ;
; SW[17]     ; HEX2[3]     ; 8.053 ; 8.053 ; 8.053 ; 8.053 ;
; SW[17]     ; HEX2[4]     ; 8.008 ; 8.008 ; 8.008 ; 8.008 ;
; SW[17]     ; HEX2[5]     ; 8.294 ; 8.294 ; 8.294 ; 8.294 ;
; SW[17]     ; HEX2[6]     ; 8.079 ; 8.079 ; 8.079 ; 8.079 ;
; SW[17]     ; HEX7[0]     ;       ; 5.351 ; 5.351 ;       ;
; SW[17]     ; HEX7[2]     ; 5.326 ;       ;       ; 5.326 ;
; SW[17]     ; HEX7[3]     ;       ; 5.321 ; 5.321 ;       ;
; SW[17]     ; HEX7[5]     ; 5.427 ;       ;       ; 5.427 ;
; SW[17]     ; HEX7[6]     ;       ; 5.222 ; 5.222 ;       ;
; SW[17]     ; LEDG[0]     ; 6.950 ; 6.950 ; 6.950 ; 6.950 ;
; SW[17]     ; LEDR[0]     ; 7.147 ; 7.147 ; 7.147 ; 7.147 ;
; SW[17]     ; LEDR[8]     ; 6.390 ; 6.390 ; 6.390 ; 6.390 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 17       ; 216      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; KEY[0]     ; KEY[0]   ; 17       ; 216      ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 11    ; 11   ;
; Unconstrained Input Port Paths  ; 119   ; 119  ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 24 22:19:00 2018
Info: Command: quartus_sta parte3 -c parte3
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'parte3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name KEY[0] KEY[0]
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.527
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.527      -118.236 KEY[0] 
Info (332146): Worst-case hold slack is 2.645
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.645         0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -151.622 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -2.724
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.724       -68.117 KEY[0] 
Info (332146): Worst-case hold slack is 2.321
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.321         0.000 KEY[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.880
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.880      -151.622 KEY[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 404 megabytes
    Info: Processing ended: Fri Aug 24 22:19:02 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


