0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/FPGA_Synth.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/down_counter.v,1735343506,verilog,,C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/down_counter_tb.v,,down_counter,,,,,,,,
C:/Users/Arkadi/Documents/FPGA/Projects/FPGA_Synth/down_counter_tb.v,1735346158,verilog,,,,down_counter_tb,,,,,,,,
