

================================================================
== Vivado HLS Report for 'Context_layer'
================================================================
* Date:           Wed Aug 30 08:28:13 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    11739|    11739| 0.117 ms | 0.117 ms |  11739|  11739|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                           |      792|      792|        66|          -|          -|    12|    no    |
        | + Loop 1.1                        |       64|       64|         1|          -|          -|    64|    no    |
        |- l_gemm_i_outer1_l_j_outer2_l_k2  |    10944|    10944|        20|         19|          1|   576|    yes   |
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 19, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 19, D = 20, States = { 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 24 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 4 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 25 [1/1] (1.76ns)   --->   "br label %.loopexit" [kernel.cpp:129]   --->   Operation 25 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%v57_0 = phi i4 [ 0, %0 ], [ %v57, %.loopexit.loopexit ]"   --->   Operation 26 'phi' 'v57_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.30ns)   --->   "%icmp_ln129 = icmp eq i4 %v57_0, -4" [kernel.cpp:129]   --->   Operation 27 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.73ns)   --->   "%v57 = add i4 %v57_0, 1" [kernel.cpp:129]   --->   Operation 29 'add' 'v57' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln129, label %.preheader.preheader.preheader, label %.preheader1.preheader" [kernel.cpp:129]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i10 @_ssdm_op_BitConcatenate.i10.i4.i6(i4 %v57_0, i6 0)" [kernel.cpp:131]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i10 %tmp to i11" [kernel.cpp:130]   --->   Operation 32 'zext' 'zext_ln130' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader1" [kernel.cpp:130]   --->   Operation 33 'br' <Predicate = (!icmp_ln129)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (1.76ns)   --->   "br label %.preheader.preheader" [kernel.cpp:140]   --->   Operation 34 'br' <Predicate = (icmp_ln129)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 4.98>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%v58_0 = phi i7 [ %v58, %1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 35 'phi' 'v58_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.48ns)   --->   "%icmp_ln130 = icmp eq i7 %v58_0, -64" [kernel.cpp:130]   --->   Operation 36 'icmp' 'icmp_ln130' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_408 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 37 'speclooptripcount' 'empty_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.87ns)   --->   "%v58 = add i7 %v58_0, 1" [kernel.cpp:130]   --->   Operation 38 'add' 'v58' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln130, label %.loopexit.loopexit, label %1" [kernel.cpp:130]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i7 %v58_0 to i11" [kernel.cpp:131]   --->   Operation 40 'zext' 'zext_ln131' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%add_ln131 = add i11 %zext_ln130, %zext_ln131" [kernel.cpp:131]   --->   Operation 41 'add' 'add_ln131' <Predicate = (!icmp_ln130)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i11 %add_ln131 to i64" [kernel.cpp:131]   --->   Operation 42 'zext' 'zext_ln131_1' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%v56_addr = getelementptr [768 x float]* %v56, i64 0, i64 %zext_ln131_1" [kernel.cpp:131]   --->   Operation 43 'getelementptr' 'v56_addr' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %v56_addr, align 4" [kernel.cpp:131]   --->   Operation 44 'store' <Predicate = (!icmp_ln130)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br label %.preheader1" [kernel.cpp:130]   --->   Operation 45 'br' <Predicate = (!icmp_ln130)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 46 'br' <Predicate = (icmp_ln130)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 5.87>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten67 = phi i10 [ %add_ln134, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:134]   --->   Operation 47 'phi' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%i_outer1_0 = phi i2 [ %select_ln134_1, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:134]   --->   Operation 48 'phi' 'i_outer1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ %select_ln135_6, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:135]   --->   Operation 49 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%j_outer2_0 = phi i5 [ %select_ln135_5, %l_k2 ], [ 0, %.preheader.preheader.preheader ]" [kernel.cpp:135]   --->   Operation 50 'phi' 'j_outer2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%k2_0 = phi i4 [ %k2, %l_k2 ], [ 0, %.preheader.preheader.preheader ]"   --->   Operation 51 'phi' 'k2_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln140 = trunc i5 %j_outer2_0 to i4" [kernel.cpp:140]   --->   Operation 52 'trunc' 'trunc_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln140, i2 0)" [kernel.cpp:140]   --->   Operation 53 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln140 = or i6 %shl_ln, 1" [kernel.cpp:140]   --->   Operation 54 'or' 'or_ln140' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%or_ln140_1 = or i6 %shl_ln, 2" [kernel.cpp:140]   --->   Operation 55 'or' 'or_ln140_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln140_2 = or i6 %shl_ln, 3" [kernel.cpp:140]   --->   Operation 56 'or' 'or_ln140_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.77ns)   --->   "%icmp_ln134 = icmp eq i10 %indvar_flatten67, -448" [kernel.cpp:134]   --->   Operation 57 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (1.73ns)   --->   "%add_ln134 = add i10 1, %indvar_flatten67" [kernel.cpp:134]   --->   Operation 58 'add' 'add_ln134' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %2, label %l_k2" [kernel.cpp:134]   --->   Operation 59 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.56ns)   --->   "%i_outer1 = add i2 1, %i_outer1_0" [kernel.cpp:134]   --->   Operation 60 'add' 'i_outer1' <Predicate = (!icmp_ln134)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.66ns)   --->   "%icmp_ln135 = icmp eq i9 %indvar_flatten, 192" [kernel.cpp:135]   --->   Operation 61 'icmp' 'icmp_ln135' <Predicate = (!icmp_ln134)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.21ns)   --->   "%select_ln134 = select i1 %icmp_ln135, i5 0, i5 %j_outer2_0" [kernel.cpp:134]   --->   Operation 62 'select' 'select_ln134' <Predicate = (!icmp_ln134)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.99ns)   --->   "%select_ln134_1 = select i1 %icmp_ln135, i2 %i_outer1, i2 %i_outer1_0" [kernel.cpp:134]   --->   Operation 63 'select' 'select_ln134_1' <Predicate = (!icmp_ln134)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln134)   --->   "%xor_ln134 = xor i1 %icmp_ln135, true" [kernel.cpp:134]   --->   Operation 64 'xor' 'xor_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (1.30ns)   --->   "%icmp_ln136 = icmp eq i4 %k2_0, -4" [kernel.cpp:136]   --->   Operation 65 'icmp' 'icmp_ln136' <Predicate = (!icmp_ln134)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln134 = and i1 %icmp_ln136, %xor_ln134" [kernel.cpp:134]   --->   Operation 66 'and' 'and_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (1.78ns)   --->   "%j_outer2 = add i5 1, %select_ln134" [kernel.cpp:135]   --->   Operation 67 'add' 'j_outer2' <Predicate = (!icmp_ln134)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node select_ln135)   --->   "%or_ln135 = or i1 %and_ln134, %icmp_ln135" [kernel.cpp:135]   --->   Operation 68 'or' 'or_ln135' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln135 = select i1 %or_ln135, i4 0, i4 %k2_0" [kernel.cpp:135]   --->   Operation 69 'select' 'select_ln135' <Predicate = (!icmp_ln134)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln140_1 = trunc i5 %j_outer2 to i4" [kernel.cpp:140]   --->   Operation 70 'trunc' 'trunc_ln140_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln140_mid1 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %trunc_ln140_1, i2 0)" [kernel.cpp:140]   --->   Operation 71 'bitconcatenate' 'shl_ln140_mid1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_1)   --->   "%select_ln134_2 = select i1 %icmp_ln135, i6 0, i6 %shl_ln" [kernel.cpp:134]   --->   Operation 72 'select' 'select_ln134_2' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln135_1 = select i1 %and_ln134, i6 %shl_ln140_mid1, i6 %select_ln134_2" [kernel.cpp:135]   --->   Operation 73 'select' 'select_ln135_1' <Predicate = (!icmp_ln134)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_2)   --->   "%or_ln140_3 = or i6 %shl_ln140_mid1, 1" [kernel.cpp:140]   --->   Operation 74 'or' 'or_ln140_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_2)   --->   "%select_ln134_3 = select i1 %icmp_ln135, i6 1, i6 %or_ln140" [kernel.cpp:134]   --->   Operation 75 'select' 'select_ln134_3' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln135_2 = select i1 %and_ln134, i6 %or_ln140_3, i6 %select_ln134_3" [kernel.cpp:135]   --->   Operation 76 'select' 'select_ln135_2' <Predicate = (!icmp_ln134)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%or_ln140_4 = or i6 %shl_ln140_mid1, 2" [kernel.cpp:140]   --->   Operation 77 'or' 'or_ln140_4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_3)   --->   "%select_ln134_4 = select i1 %icmp_ln135, i6 2, i6 %or_ln140_1" [kernel.cpp:134]   --->   Operation 78 'select' 'select_ln134_4' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 79 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln135_3 = select i1 %and_ln134, i6 %or_ln140_4, i6 %select_ln134_4" [kernel.cpp:135]   --->   Operation 79 'select' 'select_ln135_3' <Predicate = (!icmp_ln134)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_4)   --->   "%or_ln140_5 = or i6 %shl_ln140_mid1, 3" [kernel.cpp:140]   --->   Operation 80 'or' 'or_ln140_5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln135_4)   --->   "%select_ln134_5 = select i1 %icmp_ln135, i6 3, i6 %or_ln140_2" [kernel.cpp:134]   --->   Operation 81 'select' 'select_ln134_5' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln135_4 = select i1 %and_ln134, i6 %or_ln140_5, i6 %select_ln134_5" [kernel.cpp:135]   --->   Operation 82 'select' 'select_ln135_4' <Predicate = (!icmp_ln134)> <Delay = 1.18> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.21ns)   --->   "%select_ln135_5 = select i1 %and_ln134, i5 %j_outer2, i5 %select_ln134" [kernel.cpp:135]   --->   Operation 83 'select' 'select_ln135_5' <Predicate = (!icmp_ln134)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (1.82ns)   --->   "%add_ln135 = add i9 1, %indvar_flatten" [kernel.cpp:135]   --->   Operation 84 'add' 'add_ln135' <Predicate = (!icmp_ln134)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.96ns)   --->   "%select_ln135_6 = select i1 %icmp_ln135, i9 1, i9 %add_ln135" [kernel.cpp:135]   --->   Operation 85 'select' 'select_ln135_6' <Predicate = (!icmp_ln134)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 5 <SV = 3> <Delay = 6.95>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln142_1_mid2_v = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln134_1, i2 0)" [kernel.cpp:134]   --->   Operation 86 'bitconcatenate' 'zext_ln142_1_mid2_v' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 %select_ln134_1, i6 0)" [kernel.cpp:142]   --->   Operation 87 'bitconcatenate' 'tmp_17' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln142 = zext i8 %tmp_17 to i9" [kernel.cpp:142]   --->   Operation 88 'zext' 'zext_ln142' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_18 = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %select_ln134_1, i4 0)" [kernel.cpp:142]   --->   Operation 89 'bitconcatenate' 'tmp_18' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln142_1 = zext i6 %tmp_18 to i9" [kernel.cpp:142]   --->   Operation 90 'zext' 'zext_ln142_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.91ns)   --->   "%sub_ln142 = sub i9 %zext_ln142, %zext_ln142_1" [kernel.cpp:142]   --->   Operation 91 'sub' 'sub_ln142' <Predicate = (!icmp_ln134)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln134 = or i4 %zext_ln142_1_mid2_v, 1" [kernel.cpp:134]   --->   Operation 92 'or' 'or_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln134, i4 0)" [kernel.cpp:142]   --->   Operation 93 'bitconcatenate' 'tmp_19' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln142_2 = zext i8 %tmp_19 to i9" [kernel.cpp:142]   --->   Operation 94 'zext' 'zext_ln142_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_20 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln134, i2 0)" [kernel.cpp:142]   --->   Operation 95 'bitconcatenate' 'tmp_20' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln142_3 = zext i6 %tmp_20 to i9" [kernel.cpp:142]   --->   Operation 96 'zext' 'zext_ln142_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln142_1 = sub i9 %zext_ln142_2, %zext_ln142_3" [kernel.cpp:142]   --->   Operation 97 'sub' 'sub_ln142_1' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_25 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln134_1, i2 0, i6 %select_ln135_1)" [kernel.cpp:145]   --->   Operation 98 'bitconcatenate' 'tmp_25' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%v56_addr_1 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_25" [kernel.cpp:145]   --->   Operation 99 'getelementptr' 'v56_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_29 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln134_1, i2 0, i6 %select_ln135_2)" [kernel.cpp:145]   --->   Operation 100 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%v56_addr_5 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_29" [kernel.cpp:145]   --->   Operation 101 'getelementptr' 'v56_addr_5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln142_8 = zext i4 %select_ln135 to i9" [kernel.cpp:142]   --->   Operation 102 'zext' 'zext_ln142_8' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln142 = trunc i9 %sub_ln142 to i4" [kernel.cpp:142]   --->   Operation 103 'trunc' 'trunc_ln142' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.97ns)   --->   "%or_ln142 = or i4 %trunc_ln142, %select_ln135" [kernel.cpp:142]   --->   Operation 104 'or' 'or_ln142' <Predicate = (!icmp_ln134)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_41 = call i5 @_ssdm_op_PartSelect.i5.i9.i32.i32(i9 %sub_ln142, i32 4, i32 8)" [kernel.cpp:142]   --->   Operation 105 'partselect' 'tmp_41' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_42 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tmp_41, i4 %or_ln142)" [kernel.cpp:142]   --->   Operation 106 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln142 = sext i9 %tmp_42 to i64" [kernel.cpp:142]   --->   Operation 107 'sext' 'sext_ln142' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (0.00ns)   --->   "%v54_addr = getelementptr [144 x float]* %v54, i64 0, i64 %sext_ln142" [kernel.cpp:142]   --->   Operation 108 'getelementptr' 'v54_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 109 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln142 = add i9 %zext_ln142_8, %sub_ln142_1" [kernel.cpp:142]   --->   Operation 109 'add' 'add_ln142' <Predicate = (!icmp_ln134)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln142_1 = sext i9 %add_ln142 to i64" [kernel.cpp:142]   --->   Operation 110 'sext' 'sext_ln142_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%v54_addr_1 = getelementptr [144 x float]* %v54, i64 0, i64 %sext_ln142_1" [kernel.cpp:142]   --->   Operation 111 'getelementptr' 'v54_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_43 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln135, i6 %select_ln135_1)" [kernel.cpp:143]   --->   Operation 112 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%v55_addr = getelementptr [768 x float]* %v55, i64 0, i64 %tmp_43" [kernel.cpp:143]   --->   Operation 113 'getelementptr' 'v55_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_44 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln135, i6 %select_ln135_2)" [kernel.cpp:143]   --->   Operation 114 'bitconcatenate' 'tmp_44' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%v55_addr_1 = getelementptr [768 x float]* %v55, i64 0, i64 %tmp_44" [kernel.cpp:143]   --->   Operation 115 'getelementptr' 'v55_addr_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (3.25ns)   --->   "%v54_load = load float* %v54_addr, align 4" [kernel.cpp:142]   --->   Operation 116 'load' 'v54_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 117 [2/2] (3.25ns)   --->   "%v55_load = load float* %v55_addr, align 4" [kernel.cpp:143]   --->   Operation 117 'load' 'v55_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%v56_load = load float* %v56_addr_1, align 4" [kernel.cpp:145]   --->   Operation 118 'load' 'v56_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 119 [2/2] (3.25ns)   --->   "%v55_load_1 = load float* %v55_addr_1, align 4" [kernel.cpp:143]   --->   Operation 119 'load' 'v55_load_1' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 120 [2/2] (3.25ns)   --->   "%v56_load_1 = load float* %v56_addr_5, align 4" [kernel.cpp:145]   --->   Operation 120 'load' 'v56_load_1' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_5 : Operation 121 [2/2] (3.25ns)   --->   "%v54_load_1 = load float* %v54_addr_1, align 4" [kernel.cpp:142]   --->   Operation 121 'load' 'v54_load_1' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 6 <SV = 4> <Delay = 6.95>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln134_1 = or i4 %zext_ln142_1_mid2_v, 2" [kernel.cpp:134]   --->   Operation 122 'or' 'or_ln134_1' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln134_1, i4 0)" [kernel.cpp:142]   --->   Operation 123 'bitconcatenate' 'tmp_21' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln142_4 = zext i8 %tmp_21 to i9" [kernel.cpp:142]   --->   Operation 124 'zext' 'zext_ln142_4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_22 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln134_1, i2 0)" [kernel.cpp:142]   --->   Operation 125 'bitconcatenate' 'tmp_22' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln142_5 = zext i6 %tmp_22 to i9" [kernel.cpp:142]   --->   Operation 126 'zext' 'zext_ln142_5' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln142_2 = sub i9 %zext_ln142_4, %zext_ln142_5" [kernel.cpp:142]   --->   Operation 127 'sub' 'sub_ln142_2' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln134_2 = or i4 %zext_ln142_1_mid2_v, 3" [kernel.cpp:134]   --->   Operation 128 'or' 'or_ln134_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %or_ln134_2, i4 0)" [kernel.cpp:142]   --->   Operation 129 'bitconcatenate' 'tmp_23' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln142_6 = zext i8 %tmp_23 to i9" [kernel.cpp:142]   --->   Operation 130 'zext' 'zext_ln142_6' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %or_ln134_2, i2 0)" [kernel.cpp:142]   --->   Operation 131 'bitconcatenate' 'tmp_24' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln142_7 = zext i6 %tmp_24 to i9" [kernel.cpp:142]   --->   Operation 132 'zext' 'zext_ln142_7' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln142_3 = sub i9 %zext_ln142_6, %zext_ln142_7" [kernel.cpp:142]   --->   Operation 133 'sub' 'sub_ln142_3' <Predicate = (!icmp_ln134)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_33 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln134_1, i2 0, i6 %select_ln135_3)" [kernel.cpp:145]   --->   Operation 134 'bitconcatenate' 'tmp_33' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%v56_addr_9 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_33" [kernel.cpp:145]   --->   Operation 135 'getelementptr' 'v56_addr_9' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_37 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i2.i2.i6(i54 0, i2 %select_ln134_1, i2 0, i6 %select_ln135_4)" [kernel.cpp:145]   --->   Operation 136 'bitconcatenate' 'tmp_37' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%v56_addr_13 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_37" [kernel.cpp:145]   --->   Operation 137 'getelementptr' 'v56_addr_13' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln142_1 = add i9 %zext_ln142_8, %sub_ln142_2" [kernel.cpp:142]   --->   Operation 138 'add' 'add_ln142_1' <Predicate = (!icmp_ln134)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln142_2 = sext i9 %add_ln142_1 to i64" [kernel.cpp:142]   --->   Operation 139 'sext' 'sext_ln142_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%v54_addr_2 = getelementptr [144 x float]* %v54, i64 0, i64 %sext_ln142_2" [kernel.cpp:142]   --->   Operation 140 'getelementptr' 'v54_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln142_2 = add i9 %zext_ln142_8, %sub_ln142_3" [kernel.cpp:142]   --->   Operation 141 'add' 'add_ln142_2' <Predicate = (!icmp_ln134)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln142_3 = sext i9 %add_ln142_2 to i64" [kernel.cpp:142]   --->   Operation 142 'sext' 'sext_ln142_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%v54_addr_3 = getelementptr [144 x float]* %v54, i64 0, i64 %sext_ln142_3" [kernel.cpp:142]   --->   Operation 143 'getelementptr' 'v54_addr_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_45 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln135, i6 %select_ln135_3)" [kernel.cpp:143]   --->   Operation 144 'bitconcatenate' 'tmp_45' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%v55_addr_2 = getelementptr [768 x float]* %v55, i64 0, i64 %tmp_45" [kernel.cpp:143]   --->   Operation 145 'getelementptr' 'v55_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_46 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %select_ln135, i6 %select_ln135_4)" [kernel.cpp:143]   --->   Operation 146 'bitconcatenate' 'tmp_46' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%v55_addr_3 = getelementptr [768 x float]* %v55, i64 0, i64 %tmp_46" [kernel.cpp:143]   --->   Operation 147 'getelementptr' 'v55_addr_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_6 : Operation 148 [1/2] (3.25ns)   --->   "%v54_load = load float* %v54_addr, align 4" [kernel.cpp:142]   --->   Operation 148 'load' 'v54_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 149 [1/2] (3.25ns)   --->   "%v55_load = load float* %v55_addr, align 4" [kernel.cpp:143]   --->   Operation 149 'load' 'v55_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 150 [1/2] (3.25ns)   --->   "%v56_load = load float* %v56_addr_1, align 4" [kernel.cpp:145]   --->   Operation 150 'load' 'v56_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 151 [1/2] (3.25ns)   --->   "%v55_load_1 = load float* %v55_addr_1, align 4" [kernel.cpp:143]   --->   Operation 151 'load' 'v55_load_1' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 152 [1/2] (3.25ns)   --->   "%v56_load_1 = load float* %v56_addr_5, align 4" [kernel.cpp:145]   --->   Operation 152 'load' 'v56_load_1' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 153 [2/2] (3.25ns)   --->   "%v55_load_2 = load float* %v55_addr_2, align 4" [kernel.cpp:143]   --->   Operation 153 'load' 'v55_load_2' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 154 [2/2] (3.25ns)   --->   "%v56_load_2 = load float* %v56_addr_9, align 4" [kernel.cpp:145]   --->   Operation 154 'load' 'v56_load_2' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 155 [2/2] (3.25ns)   --->   "%v55_load_3 = load float* %v55_addr_3, align 4" [kernel.cpp:143]   --->   Operation 155 'load' 'v55_load_3' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 156 [2/2] (3.25ns)   --->   "%v56_load_3 = load float* %v56_addr_13, align 4" [kernel.cpp:145]   --->   Operation 156 'load' 'v56_load_3' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 157 [1/2] (3.25ns)   --->   "%v54_load_1 = load float* %v54_addr_1, align 4" [kernel.cpp:142]   --->   Operation 157 'load' 'v54_load_1' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 158 [2/2] (3.25ns)   --->   "%v54_load_2 = load float* %v54_addr_2, align 4" [kernel.cpp:142]   --->   Operation 158 'load' 'v54_load_2' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_6 : Operation 159 [2/2] (3.25ns)   --->   "%v54_load_3 = load float* %v54_addr_3, align 4" [kernel.cpp:142]   --->   Operation 159 'load' 'v54_load_3' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 7 <SV = 5> <Delay = 5.70>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_26 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134, i6 %select_ln135_1)" [kernel.cpp:145]   --->   Operation 160 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%v56_addr_2 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_26" [kernel.cpp:145]   --->   Operation 161 'getelementptr' 'v56_addr_2' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_30 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134, i6 %select_ln135_2)" [kernel.cpp:145]   --->   Operation 162 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%v56_addr_6 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_30" [kernel.cpp:145]   --->   Operation 163 'getelementptr' 'v56_addr_6' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_7 : Operation 164 [4/4] (5.70ns)   --->   "%v = fmul float %v54_load, %v55_load" [kernel.cpp:144]   --->   Operation 164 'fmul' 'v' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [4/4] (5.70ns)   --->   "%v68_0_1 = fmul float %v54_load, %v55_load_1" [kernel.cpp:144]   --->   Operation 165 'fmul' 'v68_0_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/2] (3.25ns)   --->   "%v55_load_2 = load float* %v55_addr_2, align 4" [kernel.cpp:143]   --->   Operation 166 'load' 'v55_load_2' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 167 [1/2] (3.25ns)   --->   "%v56_load_2 = load float* %v56_addr_9, align 4" [kernel.cpp:145]   --->   Operation 167 'load' 'v56_load_2' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 168 [1/2] (3.25ns)   --->   "%v55_load_3 = load float* %v55_addr_3, align 4" [kernel.cpp:143]   --->   Operation 168 'load' 'v55_load_3' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 169 [1/2] (3.25ns)   --->   "%v56_load_3 = load float* %v56_addr_13, align 4" [kernel.cpp:145]   --->   Operation 169 'load' 'v56_load_3' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 170 [2/2] (3.25ns)   --->   "%v56_load_4 = load float* %v56_addr_2, align 4" [kernel.cpp:145]   --->   Operation 170 'load' 'v56_load_4' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 171 [2/2] (3.25ns)   --->   "%v56_load_5 = load float* %v56_addr_6, align 4" [kernel.cpp:145]   --->   Operation 171 'load' 'v56_load_5' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 172 [1/2] (3.25ns)   --->   "%v54_load_2 = load float* %v54_addr_2, align 4" [kernel.cpp:142]   --->   Operation 172 'load' 'v54_load_2' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_7 : Operation 173 [1/2] (3.25ns)   --->   "%v54_load_3 = load float* %v54_addr_3, align 4" [kernel.cpp:142]   --->   Operation 173 'load' 'v54_load_3' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 8 <SV = 6> <Delay = 5.70>
ST_8 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_34 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134, i6 %select_ln135_3)" [kernel.cpp:145]   --->   Operation 174 'bitconcatenate' 'tmp_34' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%v56_addr_10 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_34" [kernel.cpp:145]   --->   Operation 175 'getelementptr' 'v56_addr_10' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_38 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134, i6 %select_ln135_4)" [kernel.cpp:145]   --->   Operation 176 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%v56_addr_14 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_38" [kernel.cpp:145]   --->   Operation 177 'getelementptr' 'v56_addr_14' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_8 : Operation 178 [3/4] (5.70ns)   --->   "%v = fmul float %v54_load, %v55_load" [kernel.cpp:144]   --->   Operation 178 'fmul' 'v' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 179 [3/4] (5.70ns)   --->   "%v68_0_1 = fmul float %v54_load, %v55_load_1" [kernel.cpp:144]   --->   Operation 179 'fmul' 'v68_0_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 180 [4/4] (5.70ns)   --->   "%v68_0_2 = fmul float %v54_load, %v55_load_2" [kernel.cpp:144]   --->   Operation 180 'fmul' 'v68_0_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 181 [4/4] (5.70ns)   --->   "%v68_0_3 = fmul float %v54_load, %v55_load_3" [kernel.cpp:144]   --->   Operation 181 'fmul' 'v68_0_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 182 [1/2] (3.25ns)   --->   "%v56_load_4 = load float* %v56_addr_2, align 4" [kernel.cpp:145]   --->   Operation 182 'load' 'v56_load_4' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 183 [1/2] (3.25ns)   --->   "%v56_load_5 = load float* %v56_addr_6, align 4" [kernel.cpp:145]   --->   Operation 183 'load' 'v56_load_5' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 184 [2/2] (3.25ns)   --->   "%v56_load_6 = load float* %v56_addr_10, align 4" [kernel.cpp:145]   --->   Operation 184 'load' 'v56_load_6' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_8 : Operation 185 [2/2] (3.25ns)   --->   "%v56_load_7 = load float* %v56_addr_14, align 4" [kernel.cpp:145]   --->   Operation 185 'load' 'v56_load_7' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 9 <SV = 7> <Delay = 5.70>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_27 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_1, i6 %select_ln135_1)" [kernel.cpp:145]   --->   Operation 186 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (0.00ns)   --->   "%v56_addr_3 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_27" [kernel.cpp:145]   --->   Operation 187 'getelementptr' 'v56_addr_3' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_31 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_1, i6 %select_ln135_2)" [kernel.cpp:145]   --->   Operation 188 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (0.00ns)   --->   "%v56_addr_7 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_31" [kernel.cpp:145]   --->   Operation 189 'getelementptr' 'v56_addr_7' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_9 : Operation 190 [2/4] (5.70ns)   --->   "%v = fmul float %v54_load, %v55_load" [kernel.cpp:144]   --->   Operation 190 'fmul' 'v' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 191 [2/4] (5.70ns)   --->   "%v68_0_1 = fmul float %v54_load, %v55_load_1" [kernel.cpp:144]   --->   Operation 191 'fmul' 'v68_0_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 192 [3/4] (5.70ns)   --->   "%v68_0_2 = fmul float %v54_load, %v55_load_2" [kernel.cpp:144]   --->   Operation 192 'fmul' 'v68_0_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 193 [3/4] (5.70ns)   --->   "%v68_0_3 = fmul float %v54_load, %v55_load_3" [kernel.cpp:144]   --->   Operation 193 'fmul' 'v68_0_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 194 [4/4] (5.70ns)   --->   "%v68_1 = fmul float %v54_load_1, %v55_load" [kernel.cpp:144]   --->   Operation 194 'fmul' 'v68_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 195 [4/4] (5.70ns)   --->   "%v68_1_1 = fmul float %v54_load_1, %v55_load_1" [kernel.cpp:144]   --->   Operation 195 'fmul' 'v68_1_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 196 [1/2] (3.25ns)   --->   "%v56_load_6 = load float* %v56_addr_10, align 4" [kernel.cpp:145]   --->   Operation 196 'load' 'v56_load_6' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 197 [1/2] (3.25ns)   --->   "%v56_load_7 = load float* %v56_addr_14, align 4" [kernel.cpp:145]   --->   Operation 197 'load' 'v56_load_7' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 198 [2/2] (3.25ns)   --->   "%v56_load_8 = load float* %v56_addr_3, align 4" [kernel.cpp:145]   --->   Operation 198 'load' 'v56_load_8' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_9 : Operation 199 [2/2] (3.25ns)   --->   "%v56_load_9 = load float* %v56_addr_7, align 4" [kernel.cpp:145]   --->   Operation 199 'load' 'v56_load_9' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 10 <SV = 8> <Delay = 5.70>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_35 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_1, i6 %select_ln135_3)" [kernel.cpp:145]   --->   Operation 200 'bitconcatenate' 'tmp_35' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (0.00ns)   --->   "%v56_addr_11 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_35" [kernel.cpp:145]   --->   Operation 201 'getelementptr' 'v56_addr_11' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_39 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_1, i6 %select_ln135_4)" [kernel.cpp:145]   --->   Operation 202 'bitconcatenate' 'tmp_39' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 203 [1/1] (0.00ns)   --->   "%v56_addr_15 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_39" [kernel.cpp:145]   --->   Operation 203 'getelementptr' 'v56_addr_15' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_10 : Operation 204 [1/4] (5.70ns)   --->   "%v = fmul float %v54_load, %v55_load" [kernel.cpp:144]   --->   Operation 204 'fmul' 'v' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 205 [1/4] (5.70ns)   --->   "%v68_0_1 = fmul float %v54_load, %v55_load_1" [kernel.cpp:144]   --->   Operation 205 'fmul' 'v68_0_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 206 [2/4] (5.70ns)   --->   "%v68_0_2 = fmul float %v54_load, %v55_load_2" [kernel.cpp:144]   --->   Operation 206 'fmul' 'v68_0_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 207 [2/4] (5.70ns)   --->   "%v68_0_3 = fmul float %v54_load, %v55_load_3" [kernel.cpp:144]   --->   Operation 207 'fmul' 'v68_0_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 208 [3/4] (5.70ns)   --->   "%v68_1 = fmul float %v54_load_1, %v55_load" [kernel.cpp:144]   --->   Operation 208 'fmul' 'v68_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 209 [3/4] (5.70ns)   --->   "%v68_1_1 = fmul float %v54_load_1, %v55_load_1" [kernel.cpp:144]   --->   Operation 209 'fmul' 'v68_1_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 210 [4/4] (5.70ns)   --->   "%v68_1_2 = fmul float %v54_load_1, %v55_load_2" [kernel.cpp:144]   --->   Operation 210 'fmul' 'v68_1_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 211 [4/4] (5.70ns)   --->   "%v68_1_3 = fmul float %v54_load_1, %v55_load_3" [kernel.cpp:144]   --->   Operation 211 'fmul' 'v68_1_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 212 [1/2] (3.25ns)   --->   "%v56_load_8 = load float* %v56_addr_3, align 4" [kernel.cpp:145]   --->   Operation 212 'load' 'v56_load_8' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 213 [1/2] (3.25ns)   --->   "%v56_load_9 = load float* %v56_addr_7, align 4" [kernel.cpp:145]   --->   Operation 213 'load' 'v56_load_9' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 214 [2/2] (3.25ns)   --->   "%v56_load_10 = load float* %v56_addr_11, align 4" [kernel.cpp:145]   --->   Operation 214 'load' 'v56_load_10' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_10 : Operation 215 [2/2] (3.25ns)   --->   "%v56_load_11 = load float* %v56_addr_15, align 4" [kernel.cpp:145]   --->   Operation 215 'load' 'v56_load_11' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 11 <SV = 9> <Delay = 7.25>
ST_11 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_28 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_2, i6 %select_ln135_1)" [kernel.cpp:145]   --->   Operation 216 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_11 : Operation 217 [1/1] (0.00ns)   --->   "%v56_addr_4 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_28" [kernel.cpp:145]   --->   Operation 217 'getelementptr' 'v56_addr_4' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_11 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_32 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_2, i6 %select_ln135_2)" [kernel.cpp:145]   --->   Operation 218 'bitconcatenate' 'tmp_32' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_11 : Operation 219 [1/1] (0.00ns)   --->   "%v56_addr_8 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_32" [kernel.cpp:145]   --->   Operation 219 'getelementptr' 'v56_addr_8' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_11 : Operation 220 [5/5] (7.25ns)   --->   "%v1 = fadd float %v56_load, %v" [kernel.cpp:146]   --->   Operation 220 'fadd' 'v1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 221 [5/5] (7.25ns)   --->   "%v70_0_1 = fadd float %v56_load_1, %v68_0_1" [kernel.cpp:146]   --->   Operation 221 'fadd' 'v70_0_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 222 [1/4] (5.70ns)   --->   "%v68_0_2 = fmul float %v54_load, %v55_load_2" [kernel.cpp:144]   --->   Operation 222 'fmul' 'v68_0_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/4] (5.70ns)   --->   "%v68_0_3 = fmul float %v54_load, %v55_load_3" [kernel.cpp:144]   --->   Operation 223 'fmul' 'v68_0_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 224 [2/4] (5.70ns)   --->   "%v68_1 = fmul float %v54_load_1, %v55_load" [kernel.cpp:144]   --->   Operation 224 'fmul' 'v68_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [2/4] (5.70ns)   --->   "%v68_1_1 = fmul float %v54_load_1, %v55_load_1" [kernel.cpp:144]   --->   Operation 225 'fmul' 'v68_1_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 226 [3/4] (5.70ns)   --->   "%v68_1_2 = fmul float %v54_load_1, %v55_load_2" [kernel.cpp:144]   --->   Operation 226 'fmul' 'v68_1_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 227 [3/4] (5.70ns)   --->   "%v68_1_3 = fmul float %v54_load_1, %v55_load_3" [kernel.cpp:144]   --->   Operation 227 'fmul' 'v68_1_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 228 [4/4] (5.70ns)   --->   "%v68_2 = fmul float %v54_load_2, %v55_load" [kernel.cpp:144]   --->   Operation 228 'fmul' 'v68_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 229 [4/4] (5.70ns)   --->   "%v68_2_1 = fmul float %v54_load_2, %v55_load_1" [kernel.cpp:144]   --->   Operation 229 'fmul' 'v68_2_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 230 [1/2] (3.25ns)   --->   "%v56_load_10 = load float* %v56_addr_11, align 4" [kernel.cpp:145]   --->   Operation 230 'load' 'v56_load_10' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 231 [1/2] (3.25ns)   --->   "%v56_load_11 = load float* %v56_addr_15, align 4" [kernel.cpp:145]   --->   Operation 231 'load' 'v56_load_11' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 232 [2/2] (3.25ns)   --->   "%v56_load_12 = load float* %v56_addr_4, align 4" [kernel.cpp:145]   --->   Operation 232 'load' 'v56_load_12' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_11 : Operation 233 [2/2] (3.25ns)   --->   "%v56_load_13 = load float* %v56_addr_8, align 4" [kernel.cpp:145]   --->   Operation 233 'load' 'v56_load_13' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 12 <SV = 10> <Delay = 7.25>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_36 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_2, i6 %select_ln135_3)" [kernel.cpp:145]   --->   Operation 234 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%v56_addr_12 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_36" [kernel.cpp:145]   --->   Operation 235 'getelementptr' 'v56_addr_12' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_40 = call i64 @_ssdm_op_BitConcatenate.i64.i54.i4.i6(i54 0, i4 %or_ln134_2, i6 %select_ln135_4)" [kernel.cpp:145]   --->   Operation 236 'bitconcatenate' 'tmp_40' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 237 [1/1] (0.00ns)   --->   "%v56_addr_16 = getelementptr [768 x float]* %v56, i64 0, i64 %tmp_40" [kernel.cpp:145]   --->   Operation 237 'getelementptr' 'v56_addr_16' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_12 : Operation 238 [4/5] (7.25ns)   --->   "%v1 = fadd float %v56_load, %v" [kernel.cpp:146]   --->   Operation 238 'fadd' 'v1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 239 [4/5] (7.25ns)   --->   "%v70_0_1 = fadd float %v56_load_1, %v68_0_1" [kernel.cpp:146]   --->   Operation 239 'fadd' 'v70_0_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 240 [5/5] (7.25ns)   --->   "%v70_0_2 = fadd float %v56_load_2, %v68_0_2" [kernel.cpp:146]   --->   Operation 240 'fadd' 'v70_0_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 241 [5/5] (7.25ns)   --->   "%v70_0_3 = fadd float %v56_load_3, %v68_0_3" [kernel.cpp:146]   --->   Operation 241 'fadd' 'v70_0_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/4] (5.70ns)   --->   "%v68_1 = fmul float %v54_load_1, %v55_load" [kernel.cpp:144]   --->   Operation 242 'fmul' 'v68_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 243 [1/4] (5.70ns)   --->   "%v68_1_1 = fmul float %v54_load_1, %v55_load_1" [kernel.cpp:144]   --->   Operation 243 'fmul' 'v68_1_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [2/4] (5.70ns)   --->   "%v68_1_2 = fmul float %v54_load_1, %v55_load_2" [kernel.cpp:144]   --->   Operation 244 'fmul' 'v68_1_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 245 [2/4] (5.70ns)   --->   "%v68_1_3 = fmul float %v54_load_1, %v55_load_3" [kernel.cpp:144]   --->   Operation 245 'fmul' 'v68_1_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 246 [3/4] (5.70ns)   --->   "%v68_2 = fmul float %v54_load_2, %v55_load" [kernel.cpp:144]   --->   Operation 246 'fmul' 'v68_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 247 [3/4] (5.70ns)   --->   "%v68_2_1 = fmul float %v54_load_2, %v55_load_1" [kernel.cpp:144]   --->   Operation 247 'fmul' 'v68_2_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 248 [4/4] (5.70ns)   --->   "%v68_2_2 = fmul float %v54_load_2, %v55_load_2" [kernel.cpp:144]   --->   Operation 248 'fmul' 'v68_2_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 249 [4/4] (5.70ns)   --->   "%v68_2_3 = fmul float %v54_load_2, %v55_load_3" [kernel.cpp:144]   --->   Operation 249 'fmul' 'v68_2_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 250 [1/2] (3.25ns)   --->   "%v56_load_12 = load float* %v56_addr_4, align 4" [kernel.cpp:145]   --->   Operation 250 'load' 'v56_load_12' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 251 [1/2] (3.25ns)   --->   "%v56_load_13 = load float* %v56_addr_8, align 4" [kernel.cpp:145]   --->   Operation 251 'load' 'v56_load_13' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 252 [2/2] (3.25ns)   --->   "%v56_load_14 = load float* %v56_addr_12, align 4" [kernel.cpp:145]   --->   Operation 252 'load' 'v56_load_14' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_12 : Operation 253 [2/2] (3.25ns)   --->   "%v56_load_15 = load float* %v56_addr_16, align 4" [kernel.cpp:145]   --->   Operation 253 'load' 'v56_load_15' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 13 <SV = 11> <Delay = 7.25>
ST_13 : Operation 254 [3/5] (7.25ns)   --->   "%v1 = fadd float %v56_load, %v" [kernel.cpp:146]   --->   Operation 254 'fadd' 'v1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 255 [3/5] (7.25ns)   --->   "%v70_0_1 = fadd float %v56_load_1, %v68_0_1" [kernel.cpp:146]   --->   Operation 255 'fadd' 'v70_0_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 256 [4/5] (7.25ns)   --->   "%v70_0_2 = fadd float %v56_load_2, %v68_0_2" [kernel.cpp:146]   --->   Operation 256 'fadd' 'v70_0_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 257 [4/5] (7.25ns)   --->   "%v70_0_3 = fadd float %v56_load_3, %v68_0_3" [kernel.cpp:146]   --->   Operation 257 'fadd' 'v70_0_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 258 [5/5] (7.25ns)   --->   "%v70_1 = fadd float %v56_load_4, %v68_1" [kernel.cpp:146]   --->   Operation 258 'fadd' 'v70_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 259 [5/5] (7.25ns)   --->   "%v70_1_1 = fadd float %v56_load_5, %v68_1_1" [kernel.cpp:146]   --->   Operation 259 'fadd' 'v70_1_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 260 [1/4] (5.70ns)   --->   "%v68_1_2 = fmul float %v54_load_1, %v55_load_2" [kernel.cpp:144]   --->   Operation 260 'fmul' 'v68_1_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 261 [1/4] (5.70ns)   --->   "%v68_1_3 = fmul float %v54_load_1, %v55_load_3" [kernel.cpp:144]   --->   Operation 261 'fmul' 'v68_1_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 262 [2/4] (5.70ns)   --->   "%v68_2 = fmul float %v54_load_2, %v55_load" [kernel.cpp:144]   --->   Operation 262 'fmul' 'v68_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 263 [2/4] (5.70ns)   --->   "%v68_2_1 = fmul float %v54_load_2, %v55_load_1" [kernel.cpp:144]   --->   Operation 263 'fmul' 'v68_2_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 264 [3/4] (5.70ns)   --->   "%v68_2_2 = fmul float %v54_load_2, %v55_load_2" [kernel.cpp:144]   --->   Operation 264 'fmul' 'v68_2_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 265 [3/4] (5.70ns)   --->   "%v68_2_3 = fmul float %v54_load_2, %v55_load_3" [kernel.cpp:144]   --->   Operation 265 'fmul' 'v68_2_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 266 [4/4] (5.70ns)   --->   "%v68_3 = fmul float %v54_load_3, %v55_load" [kernel.cpp:144]   --->   Operation 266 'fmul' 'v68_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 267 [4/4] (5.70ns)   --->   "%v68_3_1 = fmul float %v54_load_3, %v55_load_1" [kernel.cpp:144]   --->   Operation 267 'fmul' 'v68_3_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 268 [1/2] (3.25ns)   --->   "%v56_load_14 = load float* %v56_addr_12, align 4" [kernel.cpp:145]   --->   Operation 268 'load' 'v56_load_14' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_13 : Operation 269 [1/2] (3.25ns)   --->   "%v56_load_15 = load float* %v56_addr_16, align 4" [kernel.cpp:145]   --->   Operation 269 'load' 'v56_load_15' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>

State 14 <SV = 12> <Delay = 7.25>
ST_14 : Operation 270 [2/5] (7.25ns)   --->   "%v1 = fadd float %v56_load, %v" [kernel.cpp:146]   --->   Operation 270 'fadd' 'v1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 271 [2/5] (7.25ns)   --->   "%v70_0_1 = fadd float %v56_load_1, %v68_0_1" [kernel.cpp:146]   --->   Operation 271 'fadd' 'v70_0_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [3/5] (7.25ns)   --->   "%v70_0_2 = fadd float %v56_load_2, %v68_0_2" [kernel.cpp:146]   --->   Operation 272 'fadd' 'v70_0_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 273 [3/5] (7.25ns)   --->   "%v70_0_3 = fadd float %v56_load_3, %v68_0_3" [kernel.cpp:146]   --->   Operation 273 'fadd' 'v70_0_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 274 [4/5] (7.25ns)   --->   "%v70_1 = fadd float %v56_load_4, %v68_1" [kernel.cpp:146]   --->   Operation 274 'fadd' 'v70_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [4/5] (7.25ns)   --->   "%v70_1_1 = fadd float %v56_load_5, %v68_1_1" [kernel.cpp:146]   --->   Operation 275 'fadd' 'v70_1_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 276 [5/5] (7.25ns)   --->   "%v70_1_2 = fadd float %v56_load_6, %v68_1_2" [kernel.cpp:146]   --->   Operation 276 'fadd' 'v70_1_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 277 [5/5] (7.25ns)   --->   "%v70_1_3 = fadd float %v56_load_7, %v68_1_3" [kernel.cpp:146]   --->   Operation 277 'fadd' 'v70_1_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 278 [1/4] (5.70ns)   --->   "%v68_2 = fmul float %v54_load_2, %v55_load" [kernel.cpp:144]   --->   Operation 278 'fmul' 'v68_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 279 [1/4] (5.70ns)   --->   "%v68_2_1 = fmul float %v54_load_2, %v55_load_1" [kernel.cpp:144]   --->   Operation 279 'fmul' 'v68_2_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 280 [2/4] (5.70ns)   --->   "%v68_2_2 = fmul float %v54_load_2, %v55_load_2" [kernel.cpp:144]   --->   Operation 280 'fmul' 'v68_2_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 281 [2/4] (5.70ns)   --->   "%v68_2_3 = fmul float %v54_load_2, %v55_load_3" [kernel.cpp:144]   --->   Operation 281 'fmul' 'v68_2_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 282 [3/4] (5.70ns)   --->   "%v68_3 = fmul float %v54_load_3, %v55_load" [kernel.cpp:144]   --->   Operation 282 'fmul' 'v68_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 283 [3/4] (5.70ns)   --->   "%v68_3_1 = fmul float %v54_load_3, %v55_load_1" [kernel.cpp:144]   --->   Operation 283 'fmul' 'v68_3_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 284 [4/4] (5.70ns)   --->   "%v68_3_2 = fmul float %v54_load_3, %v55_load_2" [kernel.cpp:144]   --->   Operation 284 'fmul' 'v68_3_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 285 [4/4] (5.70ns)   --->   "%v68_3_3 = fmul float %v54_load_3, %v55_load_3" [kernel.cpp:144]   --->   Operation 285 'fmul' 'v68_3_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 13> <Delay = 7.25>
ST_15 : Operation 286 [1/5] (7.25ns)   --->   "%v1 = fadd float %v56_load, %v" [kernel.cpp:146]   --->   Operation 286 'fadd' 'v1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/5] (7.25ns)   --->   "%v70_0_1 = fadd float %v56_load_1, %v68_0_1" [kernel.cpp:146]   --->   Operation 287 'fadd' 'v70_0_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [2/5] (7.25ns)   --->   "%v70_0_2 = fadd float %v56_load_2, %v68_0_2" [kernel.cpp:146]   --->   Operation 288 'fadd' 'v70_0_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 289 [2/5] (7.25ns)   --->   "%v70_0_3 = fadd float %v56_load_3, %v68_0_3" [kernel.cpp:146]   --->   Operation 289 'fadd' 'v70_0_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [3/5] (7.25ns)   --->   "%v70_1 = fadd float %v56_load_4, %v68_1" [kernel.cpp:146]   --->   Operation 290 'fadd' 'v70_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 291 [3/5] (7.25ns)   --->   "%v70_1_1 = fadd float %v56_load_5, %v68_1_1" [kernel.cpp:146]   --->   Operation 291 'fadd' 'v70_1_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [4/5] (7.25ns)   --->   "%v70_1_2 = fadd float %v56_load_6, %v68_1_2" [kernel.cpp:146]   --->   Operation 292 'fadd' 'v70_1_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 293 [4/5] (7.25ns)   --->   "%v70_1_3 = fadd float %v56_load_7, %v68_1_3" [kernel.cpp:146]   --->   Operation 293 'fadd' 'v70_1_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 294 [5/5] (7.25ns)   --->   "%v70_2 = fadd float %v56_load_8, %v68_2" [kernel.cpp:146]   --->   Operation 294 'fadd' 'v70_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 295 [5/5] (7.25ns)   --->   "%v70_2_1 = fadd float %v56_load_9, %v68_2_1" [kernel.cpp:146]   --->   Operation 295 'fadd' 'v70_2_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 296 [1/4] (5.70ns)   --->   "%v68_2_2 = fmul float %v54_load_2, %v55_load_2" [kernel.cpp:144]   --->   Operation 296 'fmul' 'v68_2_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/4] (5.70ns)   --->   "%v68_2_3 = fmul float %v54_load_2, %v55_load_3" [kernel.cpp:144]   --->   Operation 297 'fmul' 'v68_2_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [2/4] (5.70ns)   --->   "%v68_3 = fmul float %v54_load_3, %v55_load" [kernel.cpp:144]   --->   Operation 298 'fmul' 'v68_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 299 [2/4] (5.70ns)   --->   "%v68_3_1 = fmul float %v54_load_3, %v55_load_1" [kernel.cpp:144]   --->   Operation 299 'fmul' 'v68_3_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 300 [3/4] (5.70ns)   --->   "%v68_3_2 = fmul float %v54_load_3, %v55_load_2" [kernel.cpp:144]   --->   Operation 300 'fmul' 'v68_3_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 301 [3/4] (5.70ns)   --->   "%v68_3_3 = fmul float %v54_load_3, %v55_load_3" [kernel.cpp:144]   --->   Operation 301 'fmul' 'v68_3_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 14> <Delay = 7.25>
ST_16 : Operation 302 [1/1] (3.25ns)   --->   "store float %v1, float* %v56_addr_1, align 4" [kernel.cpp:147]   --->   Operation 302 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 303 [1/1] (3.25ns)   --->   "store float %v70_0_1, float* %v56_addr_5, align 4" [kernel.cpp:147]   --->   Operation 303 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_16 : Operation 304 [1/5] (7.25ns)   --->   "%v70_0_2 = fadd float %v56_load_2, %v68_0_2" [kernel.cpp:146]   --->   Operation 304 'fadd' 'v70_0_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 305 [1/5] (7.25ns)   --->   "%v70_0_3 = fadd float %v56_load_3, %v68_0_3" [kernel.cpp:146]   --->   Operation 305 'fadd' 'v70_0_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 306 [2/5] (7.25ns)   --->   "%v70_1 = fadd float %v56_load_4, %v68_1" [kernel.cpp:146]   --->   Operation 306 'fadd' 'v70_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 307 [2/5] (7.25ns)   --->   "%v70_1_1 = fadd float %v56_load_5, %v68_1_1" [kernel.cpp:146]   --->   Operation 307 'fadd' 'v70_1_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 308 [3/5] (7.25ns)   --->   "%v70_1_2 = fadd float %v56_load_6, %v68_1_2" [kernel.cpp:146]   --->   Operation 308 'fadd' 'v70_1_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 309 [3/5] (7.25ns)   --->   "%v70_1_3 = fadd float %v56_load_7, %v68_1_3" [kernel.cpp:146]   --->   Operation 309 'fadd' 'v70_1_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 310 [4/5] (7.25ns)   --->   "%v70_2 = fadd float %v56_load_8, %v68_2" [kernel.cpp:146]   --->   Operation 310 'fadd' 'v70_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 311 [4/5] (7.25ns)   --->   "%v70_2_1 = fadd float %v56_load_9, %v68_2_1" [kernel.cpp:146]   --->   Operation 311 'fadd' 'v70_2_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 312 [5/5] (7.25ns)   --->   "%v70_2_2 = fadd float %v56_load_10, %v68_2_2" [kernel.cpp:146]   --->   Operation 312 'fadd' 'v70_2_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 313 [5/5] (7.25ns)   --->   "%v70_2_3 = fadd float %v56_load_11, %v68_2_3" [kernel.cpp:146]   --->   Operation 313 'fadd' 'v70_2_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 314 [1/4] (5.70ns)   --->   "%v68_3 = fmul float %v54_load_3, %v55_load" [kernel.cpp:144]   --->   Operation 314 'fmul' 'v68_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 315 [1/4] (5.70ns)   --->   "%v68_3_1 = fmul float %v54_load_3, %v55_load_1" [kernel.cpp:144]   --->   Operation 315 'fmul' 'v68_3_1' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 316 [2/4] (5.70ns)   --->   "%v68_3_2 = fmul float %v54_load_3, %v55_load_2" [kernel.cpp:144]   --->   Operation 316 'fmul' 'v68_3_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 317 [2/4] (5.70ns)   --->   "%v68_3_3 = fmul float %v54_load_3, %v55_load_3" [kernel.cpp:144]   --->   Operation 317 'fmul' 'v68_3_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 15> <Delay = 7.25>
ST_17 : Operation 318 [1/1] (3.25ns)   --->   "store float %v70_0_2, float* %v56_addr_9, align 4" [kernel.cpp:147]   --->   Operation 318 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_17 : Operation 319 [1/1] (3.25ns)   --->   "store float %v70_0_3, float* %v56_addr_13, align 4" [kernel.cpp:147]   --->   Operation 319 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_17 : Operation 320 [1/5] (7.25ns)   --->   "%v70_1 = fadd float %v56_load_4, %v68_1" [kernel.cpp:146]   --->   Operation 320 'fadd' 'v70_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 321 [1/5] (7.25ns)   --->   "%v70_1_1 = fadd float %v56_load_5, %v68_1_1" [kernel.cpp:146]   --->   Operation 321 'fadd' 'v70_1_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 322 [2/5] (7.25ns)   --->   "%v70_1_2 = fadd float %v56_load_6, %v68_1_2" [kernel.cpp:146]   --->   Operation 322 'fadd' 'v70_1_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 323 [2/5] (7.25ns)   --->   "%v70_1_3 = fadd float %v56_load_7, %v68_1_3" [kernel.cpp:146]   --->   Operation 323 'fadd' 'v70_1_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 324 [3/5] (7.25ns)   --->   "%v70_2 = fadd float %v56_load_8, %v68_2" [kernel.cpp:146]   --->   Operation 324 'fadd' 'v70_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 325 [3/5] (7.25ns)   --->   "%v70_2_1 = fadd float %v56_load_9, %v68_2_1" [kernel.cpp:146]   --->   Operation 325 'fadd' 'v70_2_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 326 [4/5] (7.25ns)   --->   "%v70_2_2 = fadd float %v56_load_10, %v68_2_2" [kernel.cpp:146]   --->   Operation 326 'fadd' 'v70_2_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 327 [4/5] (7.25ns)   --->   "%v70_2_3 = fadd float %v56_load_11, %v68_2_3" [kernel.cpp:146]   --->   Operation 327 'fadd' 'v70_2_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 328 [5/5] (7.25ns)   --->   "%v70_3 = fadd float %v56_load_12, %v68_3" [kernel.cpp:146]   --->   Operation 328 'fadd' 'v70_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 329 [5/5] (7.25ns)   --->   "%v70_3_1 = fadd float %v56_load_13, %v68_3_1" [kernel.cpp:146]   --->   Operation 329 'fadd' 'v70_3_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 330 [1/4] (5.70ns)   --->   "%v68_3_2 = fmul float %v54_load_3, %v55_load_2" [kernel.cpp:144]   --->   Operation 330 'fmul' 'v68_3_2' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 331 [1/4] (5.70ns)   --->   "%v68_3_3 = fmul float %v54_load_3, %v55_load_3" [kernel.cpp:144]   --->   Operation 331 'fmul' 'v68_3_3' <Predicate = (!icmp_ln134)> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 16> <Delay = 7.25>
ST_18 : Operation 332 [1/1] (3.25ns)   --->   "store float %v70_1, float* %v56_addr_2, align 4" [kernel.cpp:147]   --->   Operation 332 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_18 : Operation 333 [1/1] (3.25ns)   --->   "store float %v70_1_1, float* %v56_addr_6, align 4" [kernel.cpp:147]   --->   Operation 333 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_18 : Operation 334 [1/5] (7.25ns)   --->   "%v70_1_2 = fadd float %v56_load_6, %v68_1_2" [kernel.cpp:146]   --->   Operation 334 'fadd' 'v70_1_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 335 [1/5] (7.25ns)   --->   "%v70_1_3 = fadd float %v56_load_7, %v68_1_3" [kernel.cpp:146]   --->   Operation 335 'fadd' 'v70_1_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 336 [2/5] (7.25ns)   --->   "%v70_2 = fadd float %v56_load_8, %v68_2" [kernel.cpp:146]   --->   Operation 336 'fadd' 'v70_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 337 [2/5] (7.25ns)   --->   "%v70_2_1 = fadd float %v56_load_9, %v68_2_1" [kernel.cpp:146]   --->   Operation 337 'fadd' 'v70_2_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 338 [3/5] (7.25ns)   --->   "%v70_2_2 = fadd float %v56_load_10, %v68_2_2" [kernel.cpp:146]   --->   Operation 338 'fadd' 'v70_2_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 339 [3/5] (7.25ns)   --->   "%v70_2_3 = fadd float %v56_load_11, %v68_2_3" [kernel.cpp:146]   --->   Operation 339 'fadd' 'v70_2_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 340 [4/5] (7.25ns)   --->   "%v70_3 = fadd float %v56_load_12, %v68_3" [kernel.cpp:146]   --->   Operation 340 'fadd' 'v70_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 341 [4/5] (7.25ns)   --->   "%v70_3_1 = fadd float %v56_load_13, %v68_3_1" [kernel.cpp:146]   --->   Operation 341 'fadd' 'v70_3_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 342 [5/5] (7.25ns)   --->   "%v70_3_2 = fadd float %v56_load_14, %v68_3_2" [kernel.cpp:146]   --->   Operation 342 'fadd' 'v70_3_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 343 [5/5] (7.25ns)   --->   "%v70_3_3 = fadd float %v56_load_15, %v68_3_3" [kernel.cpp:146]   --->   Operation 343 'fadd' 'v70_3_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 17> <Delay = 7.25>
ST_19 : Operation 344 [1/1] (3.25ns)   --->   "store float %v70_1_2, float* %v56_addr_10, align 4" [kernel.cpp:147]   --->   Operation 344 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_19 : Operation 345 [1/1] (3.25ns)   --->   "store float %v70_1_3, float* %v56_addr_14, align 4" [kernel.cpp:147]   --->   Operation 345 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_19 : Operation 346 [1/5] (7.25ns)   --->   "%v70_2 = fadd float %v56_load_8, %v68_2" [kernel.cpp:146]   --->   Operation 346 'fadd' 'v70_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 347 [1/5] (7.25ns)   --->   "%v70_2_1 = fadd float %v56_load_9, %v68_2_1" [kernel.cpp:146]   --->   Operation 347 'fadd' 'v70_2_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 348 [2/5] (7.25ns)   --->   "%v70_2_2 = fadd float %v56_load_10, %v68_2_2" [kernel.cpp:146]   --->   Operation 348 'fadd' 'v70_2_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 349 [2/5] (7.25ns)   --->   "%v70_2_3 = fadd float %v56_load_11, %v68_2_3" [kernel.cpp:146]   --->   Operation 349 'fadd' 'v70_2_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 350 [3/5] (7.25ns)   --->   "%v70_3 = fadd float %v56_load_12, %v68_3" [kernel.cpp:146]   --->   Operation 350 'fadd' 'v70_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 351 [3/5] (7.25ns)   --->   "%v70_3_1 = fadd float %v56_load_13, %v68_3_1" [kernel.cpp:146]   --->   Operation 351 'fadd' 'v70_3_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 352 [4/5] (7.25ns)   --->   "%v70_3_2 = fadd float %v56_load_14, %v68_3_2" [kernel.cpp:146]   --->   Operation 352 'fadd' 'v70_3_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 353 [4/5] (7.25ns)   --->   "%v70_3_3 = fadd float %v56_load_15, %v68_3_3" [kernel.cpp:146]   --->   Operation 353 'fadd' 'v70_3_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 18> <Delay = 7.25>
ST_20 : Operation 354 [1/1] (3.25ns)   --->   "store float %v70_2, float* %v56_addr_3, align 4" [kernel.cpp:147]   --->   Operation 354 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_20 : Operation 355 [1/1] (3.25ns)   --->   "store float %v70_2_1, float* %v56_addr_7, align 4" [kernel.cpp:147]   --->   Operation 355 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_20 : Operation 356 [1/5] (7.25ns)   --->   "%v70_2_2 = fadd float %v56_load_10, %v68_2_2" [kernel.cpp:146]   --->   Operation 356 'fadd' 'v70_2_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 357 [1/5] (7.25ns)   --->   "%v70_2_3 = fadd float %v56_load_11, %v68_2_3" [kernel.cpp:146]   --->   Operation 357 'fadd' 'v70_2_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 358 [2/5] (7.25ns)   --->   "%v70_3 = fadd float %v56_load_12, %v68_3" [kernel.cpp:146]   --->   Operation 358 'fadd' 'v70_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 359 [2/5] (7.25ns)   --->   "%v70_3_1 = fadd float %v56_load_13, %v68_3_1" [kernel.cpp:146]   --->   Operation 359 'fadd' 'v70_3_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 360 [3/5] (7.25ns)   --->   "%v70_3_2 = fadd float %v56_load_14, %v68_3_2" [kernel.cpp:146]   --->   Operation 360 'fadd' 'v70_3_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 361 [3/5] (7.25ns)   --->   "%v70_3_3 = fadd float %v56_load_15, %v68_3_3" [kernel.cpp:146]   --->   Operation 361 'fadd' 'v70_3_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 19> <Delay = 7.25>
ST_21 : Operation 362 [1/1] (3.25ns)   --->   "store float %v70_2_2, float* %v56_addr_11, align 4" [kernel.cpp:147]   --->   Operation 362 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_21 : Operation 363 [1/1] (3.25ns)   --->   "store float %v70_2_3, float* %v56_addr_15, align 4" [kernel.cpp:147]   --->   Operation 363 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_21 : Operation 364 [1/5] (7.25ns)   --->   "%v70_3 = fadd float %v56_load_12, %v68_3" [kernel.cpp:146]   --->   Operation 364 'fadd' 'v70_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 365 [1/5] (7.25ns)   --->   "%v70_3_1 = fadd float %v56_load_13, %v68_3_1" [kernel.cpp:146]   --->   Operation 365 'fadd' 'v70_3_1' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 366 [2/5] (7.25ns)   --->   "%v70_3_2 = fadd float %v56_load_14, %v68_3_2" [kernel.cpp:146]   --->   Operation 366 'fadd' 'v70_3_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 367 [2/5] (7.25ns)   --->   "%v70_3_3 = fadd float %v56_load_15, %v68_3_3" [kernel.cpp:146]   --->   Operation 367 'fadd' 'v70_3_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 20> <Delay = 7.25>
ST_22 : Operation 368 [1/1] (3.25ns)   --->   "store float %v70_3, float* %v56_addr_4, align 4" [kernel.cpp:147]   --->   Operation 368 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 369 [1/1] (3.25ns)   --->   "store float %v70_3_1, float* %v56_addr_8, align 4" [kernel.cpp:147]   --->   Operation 369 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_22 : Operation 370 [1/5] (7.25ns)   --->   "%v70_3_2 = fadd float %v56_load_14, %v68_3_2" [kernel.cpp:146]   --->   Operation 370 'fadd' 'v70_3_2' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 371 [1/5] (7.25ns)   --->   "%v70_3_3 = fadd float %v56_load_15, %v68_3_3" [kernel.cpp:146]   --->   Operation 371 'fadd' 'v70_3_3' <Predicate = (!icmp_ln134)> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 372 [1/1] (1.73ns)   --->   "%k2 = add i4 1, %select_ln135" [kernel.cpp:136]   --->   Operation 372 'add' 'k2' <Predicate = (!icmp_ln134)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 21> <Delay = 3.25>
ST_23 : Operation 373 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([32 x i8]* @l_gemm_i_outer1_l_j_s)"   --->   Operation 373 'specloopname' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 374 [1/1] (0.00ns)   --->   "%empty_409 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 576, i64 576, i64 576)"   --->   Operation 374 'speclooptripcount' 'empty_409' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 375 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @l_j_outer2_l_k2_str)"   --->   Operation 375 'specloopname' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 376 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str22) nounwind" [kernel.cpp:136]   --->   Operation 376 'specloopname' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str22)" [kernel.cpp:136]   --->   Operation 377 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 378 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [kernel.cpp:137]   --->   Operation 378 'specpipeline' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 379 [1/1] (3.25ns)   --->   "store float %v70_3_2, float* %v56_addr_12, align 4" [kernel.cpp:147]   --->   Operation 379 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_23 : Operation 380 [1/1] (3.25ns)   --->   "store float %v70_3_3, float* %v56_addr_16, align 4" [kernel.cpp:147]   --->   Operation 380 'store' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 768> <RAM>
ST_23 : Operation 381 [1/1] (0.00ns)   --->   "%empty_410 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str22, i32 %tmp_s)" [kernel.cpp:150]   --->   Operation 381 'specregionend' 'empty_410' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_23 : Operation 382 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 382 'br' <Predicate = (!icmp_ln134)> <Delay = 0.00>

State 24 <SV = 3> <Delay = 0.00>
ST_24 : Operation 383 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:153]   --->   Operation 383 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v57') with incoming values : ('v57', kernel.cpp:129) [6]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v58') with incoming values : ('v58', kernel.cpp:130) [16]  (1.77 ns)

 <State 3>: 4.98ns
The critical path consists of the following:
	'phi' operation ('v58') with incoming values : ('v58', kernel.cpp:130) [16]  (0 ns)
	'add' operation ('add_ln131', kernel.cpp:131) [23]  (1.73 ns)
	'getelementptr' operation ('v56_addr', kernel.cpp:131) [25]  (0 ns)
	'store' operation ('store_ln131', kernel.cpp:131) of constant 0 on array 'v56' [26]  (3.25 ns)

 <State 4>: 5.87ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', kernel.cpp:135) with incoming values : ('select_ln135_6', kernel.cpp:135) [35]  (0 ns)
	'icmp' operation ('icmp_ln135', kernel.cpp:135) [50]  (1.66 ns)
	'select' operation ('select_ln134', kernel.cpp:134) [51]  (1.22 ns)
	'add' operation ('j_outer2', kernel.cpp:135) [80]  (1.78 ns)
	'select' operation ('select_ln135_5', kernel.cpp:135) [129]  (1.22 ns)

 <State 5>: 6.95ns
The critical path consists of the following:
	'or' operation ('or_ln134', kernel.cpp:134) [59]  (0 ns)
	'sub' operation ('sub_ln142_1', kernel.cpp:142) [64]  (0 ns)
	'add' operation ('add_ln142', kernel.cpp:142) [140]  (3.7 ns)
	'getelementptr' operation ('v54_addr_1', kernel.cpp:142) [142]  (0 ns)
	'load' operation ('v54_load_1', kernel.cpp:142) on array 'v54' [178]  (3.25 ns)

 <State 6>: 6.95ns
The critical path consists of the following:
	'or' operation ('or_ln134_1', kernel.cpp:134) [65]  (0 ns)
	'sub' operation ('sub_ln142_2', kernel.cpp:142) [70]  (0 ns)
	'add' operation ('add_ln142_1', kernel.cpp:142) [143]  (3.7 ns)
	'getelementptr' operation ('v54_addr_2', kernel.cpp:142) [145]  (0 ns)
	'load' operation ('v54_load_2', kernel.cpp:142) on array 'v54' [195]  (3.25 ns)

 <State 7>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:144) [159]  (5.7 ns)

 <State 8>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:144) [159]  (5.7 ns)

 <State 9>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:144) [159]  (5.7 ns)

 <State 10>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v', kernel.cpp:144) [159]  (5.7 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:146) [161]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:146) [161]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:146) [161]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:146) [161]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v1', kernel.cpp:146) [161]  (7.26 ns)

 <State 16>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_0_2', kernel.cpp:146) [171]  (7.26 ns)

 <State 17>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_1', kernel.cpp:146) [181]  (7.26 ns)

 <State 18>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_1_2', kernel.cpp:146) [189]  (7.26 ns)

 <State 19>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_2', kernel.cpp:146) [198]  (7.26 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_2_2', kernel.cpp:146) [206]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_3', kernel.cpp:146) [215]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v70_3_2', kernel.cpp:146) [223]  (7.26 ns)

 <State 23>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln147', kernel.cpp:147) of variable 'v70_3_2', kernel.cpp:146 on array 'v56' [224]  (3.25 ns)

 <State 24>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
