
FreeRTOS_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004e94  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000154  08004fa4  08004fa4  00014fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080050f8  080050f8  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  080050f8  080050f8  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080050f8  080050f8  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080050f8  080050f8  000150f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080050fc  080050fc  000150fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08005100  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000340c  2000001c  0800511c  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20003428  0800511c  00023428  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010515  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b0  00000000  00000000  0003055a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  00032f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000f58  00000000  00000000  00033fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001699a  00000000  00000000  00034f28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001144a  00000000  00000000  0004b8c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007ce4a  00000000  00000000  0005cd0c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000d9b56  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044ec  00000000  00000000  000d9ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000001c 	.word	0x2000001c
 800012c:	00000000 	.word	0x00000000
 8000130:	08004f8c 	.word	0x08004f8c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000020 	.word	0x20000020
 800014c:	08004f8c 	.word	0x08004f8c

08000150 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000150:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000152:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000156:	f8df 0080 	ldr.w	r0, [pc, #128]	; 80001d8 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800015a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800015e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000162:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000164:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000166:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000168:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800016a:	d32e      	bcc.n	80001ca <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800016c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800016e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000170:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000172:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000174:	d312      	bcc.n	800019c <_CheckCase2>

08000176 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000176:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000178:	19d0      	adds	r0, r2, r7
 800017a:	bf00      	nop

0800017c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800017c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000180:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000184:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000186:	d005      	beq.n	8000194 <_CSDone>
        LDRB     R3,[R1], #+1
 8000188:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800018c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000190:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000192:	d1f3      	bne.n	800017c <_LoopCopyStraight>

08000194 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000194:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 8000196:	2001      	movs	r0, #1
        POP      {R4-R7}
 8000198:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800019a:	4770      	bx	lr

0800019c <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 800019c:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 800019e:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 80001a0:	d317      	bcc.n	80001d2 <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 80001a2:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 80001a4:	1b12      	subs	r2, r2, r4

080001a6 <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 80001a6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 80001aa:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 80001ae:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 80001b0:	d1f9      	bne.n	80001a6 <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 80001b2:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 80001b4:	d005      	beq.n	80001c2 <_No2ChunkNeeded>

080001b6 <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 80001b6:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 80001ba:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 80001be:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 80001c0:	d1f9      	bne.n	80001b6 <_LoopCopyAfterWrapAround>

080001c2 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 80001c2:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 80001c4:	2001      	movs	r0, #1
        POP      {R4-R7}
 80001c6:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 80001c8:	4770      	bx	lr

080001ca <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 80001ca:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 80001cc:	3801      	subs	r0, #1
        CMP      R0,R2
 80001ce:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 80001d0:	d2d1      	bcs.n	8000176 <_Case4>

080001d2 <_Case3>:
_Case3:
        MOVS     R0,#+0
 80001d2:	2000      	movs	r0, #0
        POP      {R4-R7}
 80001d4:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 80001d6:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d8:	20001e54 	.word	0x20001e54

080001dc <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 80001dc:	b580      	push	{r7, lr}
 80001de:	b088      	sub	sp, #32
 80001e0:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80001e2:	f000 fa4d 	bl	8000680 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80001e6:	f000 f85b 	bl	80002a0 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	SEGGER_UART_init(230400);
 80001ea:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 80001ee:	f002 fddb 	bl	8002da8 <SEGGER_UART_init>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80001f2:	f000 f89b 	bl	800032c <MX_GPIO_Init>
	/* USER CODE BEGIN 2 */

	SCB_DEMCR  |= (1<<24);
 80001f6:	4b22      	ldr	r3, [pc, #136]	; (8000280 <main+0xa4>)
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	4a21      	ldr	r2, [pc, #132]	; (8000280 <main+0xa4>)
 80001fc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000200:	6013      	str	r3, [r2, #0]
	DWT_CONTROL|= (1<<0);
 8000202:	4b20      	ldr	r3, [pc, #128]	; (8000284 <main+0xa8>)
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	4a1f      	ldr	r2, [pc, #124]	; (8000284 <main+0xa8>)
 8000208:	f043 0301 	orr.w	r3, r3, #1
 800020c:	6013      	str	r3, [r2, #0]

	SEGGER_SYSVIEW_Conf();
 800020e:	f002 fbf7 	bl	8002a00 <SEGGER_SYSVIEW_Conf>

	status = xTaskCreate(task1_handler, "Task-1", 200, "Hello World from Task-1", 2, &task1_handle);
 8000212:	f107 0308 	add.w	r3, r7, #8
 8000216:	9301      	str	r3, [sp, #4]
 8000218:	2302      	movs	r3, #2
 800021a:	9300      	str	r3, [sp, #0]
 800021c:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <main+0xac>)
 800021e:	22c8      	movs	r2, #200	; 0xc8
 8000220:	491a      	ldr	r1, [pc, #104]	; (800028c <main+0xb0>)
 8000222:	481b      	ldr	r0, [pc, #108]	; (8000290 <main+0xb4>)
 8000224:	f001 fb7f 	bl	8001926 <xTaskCreate>
 8000228:	6178      	str	r0, [r7, #20]
	configASSERT(status==pdPASS);
 800022a:	697b      	ldr	r3, [r7, #20]
 800022c:	2b01      	cmp	r3, #1
 800022e:	d00a      	beq.n	8000246 <main+0x6a>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 8000230:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000234:	f383 8811 	msr	BASEPRI, r3
 8000238:	f3bf 8f6f 	isb	sy
 800023c:	f3bf 8f4f 	dsb	sy
 8000240:	613b      	str	r3, [r7, #16]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 8000242:	bf00      	nop
 8000244:	e7fe      	b.n	8000244 <main+0x68>
	status = xTaskCreate(task2_handler, "Task-2", 200, "Hello World from Task-2", 2, &task2_handle);
 8000246:	1d3b      	adds	r3, r7, #4
 8000248:	9301      	str	r3, [sp, #4]
 800024a:	2302      	movs	r3, #2
 800024c:	9300      	str	r3, [sp, #0]
 800024e:	4b11      	ldr	r3, [pc, #68]	; (8000294 <main+0xb8>)
 8000250:	22c8      	movs	r2, #200	; 0xc8
 8000252:	4911      	ldr	r1, [pc, #68]	; (8000298 <main+0xbc>)
 8000254:	4811      	ldr	r0, [pc, #68]	; (800029c <main+0xc0>)
 8000256:	f001 fb66 	bl	8001926 <xTaskCreate>
 800025a:	6178      	str	r0, [r7, #20]
	configASSERT(status==pdPASS);
 800025c:	697b      	ldr	r3, [r7, #20]
 800025e:	2b01      	cmp	r3, #1
 8000260:	d00a      	beq.n	8000278 <main+0x9c>
        __asm volatile
 8000262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000266:	f383 8811 	msr	BASEPRI, r3
 800026a:	f3bf 8f6f 	isb	sy
 800026e:	f3bf 8f4f 	dsb	sy
 8000272:	60fb      	str	r3, [r7, #12]
    }
 8000274:	bf00      	nop
 8000276:	e7fe      	b.n	8000276 <main+0x9a>
	vTaskStartScheduler();
 8000278:	f001 fcaa 	bl	8001bd0 <vTaskStartScheduler>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
 800027c:	e7fe      	b.n	800027c <main+0xa0>
 800027e:	bf00      	nop
 8000280:	e000edfc 	.word	0xe000edfc
 8000284:	e0001000 	.word	0xe0001000
 8000288:	08004fa4 	.word	0x08004fa4
 800028c:	08004fbc 	.word	0x08004fbc
 8000290:	080003dd 	.word	0x080003dd
 8000294:	08004fc4 	.word	0x08004fc4
 8000298:	08004fdc 	.word	0x08004fdc
 800029c:	08000401 	.word	0x08000401

080002a0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b090      	sub	sp, #64	; 0x40
 80002a4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80002a6:	f107 0318 	add.w	r3, r7, #24
 80002aa:	2228      	movs	r2, #40	; 0x28
 80002ac:	2100      	movs	r1, #0
 80002ae:	4618      	mov	r0, r3
 80002b0:	f004 fe64 	bl	8004f7c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	2200      	movs	r2, #0
 80002b8:	601a      	str	r2, [r3, #0]
 80002ba:	605a      	str	r2, [r3, #4]
 80002bc:	609a      	str	r2, [r3, #8]
 80002be:	60da      	str	r2, [r3, #12]
 80002c0:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80002c2:	2301      	movs	r3, #1
 80002c4:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80002c6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002ca:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80002cc:	2300      	movs	r3, #0
 80002ce:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80002d0:	2301      	movs	r3, #1
 80002d2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80002d4:	2302      	movs	r3, #2
 80002d6:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80002d8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80002dc:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80002de:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80002e2:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80002e4:	f107 0318 	add.w	r3, r7, #24
 80002e8:	4618      	mov	r0, r3
 80002ea:	f000 fc77 	bl	8000bdc <HAL_RCC_OscConfig>
 80002ee:	4603      	mov	r3, r0
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d001      	beq.n	80002f8 <SystemClock_Config+0x58>
	{
		Error_Handler();
 80002f4:	f000 f8a5 	bl	8000442 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80002f8:	230f      	movs	r3, #15
 80002fa:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80002fc:	2302      	movs	r3, #2
 80002fe:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000300:	2300      	movs	r3, #0
 8000302:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000304:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000308:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800030a:	2300      	movs	r3, #0
 800030c:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800030e:	1d3b      	adds	r3, r7, #4
 8000310:	2102      	movs	r1, #2
 8000312:	4618      	mov	r0, r3
 8000314:	f000 fee4 	bl	80010e0 <HAL_RCC_ClockConfig>
 8000318:	4603      	mov	r3, r0
 800031a:	2b00      	cmp	r3, #0
 800031c:	d001      	beq.n	8000322 <SystemClock_Config+0x82>
	{
		Error_Handler();
 800031e:	f000 f890 	bl	8000442 <Error_Handler>
	}
}
 8000322:	bf00      	nop
 8000324:	3740      	adds	r7, #64	; 0x40
 8000326:	46bd      	mov	sp, r7
 8000328:	bd80      	pop	{r7, pc}
	...

0800032c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	b086      	sub	sp, #24
 8000330:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000332:	f107 0308 	add.w	r3, r7, #8
 8000336:	2200      	movs	r2, #0
 8000338:	601a      	str	r2, [r3, #0]
 800033a:	605a      	str	r2, [r3, #4]
 800033c:	609a      	str	r2, [r3, #8]
 800033e:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000340:	4b24      	ldr	r3, [pc, #144]	; (80003d4 <MX_GPIO_Init+0xa8>)
 8000342:	699b      	ldr	r3, [r3, #24]
 8000344:	4a23      	ldr	r2, [pc, #140]	; (80003d4 <MX_GPIO_Init+0xa8>)
 8000346:	f043 0320 	orr.w	r3, r3, #32
 800034a:	6193      	str	r3, [r2, #24]
 800034c:	4b21      	ldr	r3, [pc, #132]	; (80003d4 <MX_GPIO_Init+0xa8>)
 800034e:	699b      	ldr	r3, [r3, #24]
 8000350:	f003 0320 	and.w	r3, r3, #32
 8000354:	607b      	str	r3, [r7, #4]
 8000356:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000358:	4b1e      	ldr	r3, [pc, #120]	; (80003d4 <MX_GPIO_Init+0xa8>)
 800035a:	699b      	ldr	r3, [r3, #24]
 800035c:	4a1d      	ldr	r2, [pc, #116]	; (80003d4 <MX_GPIO_Init+0xa8>)
 800035e:	f043 0304 	orr.w	r3, r3, #4
 8000362:	6193      	str	r3, [r2, #24]
 8000364:	4b1b      	ldr	r3, [pc, #108]	; (80003d4 <MX_GPIO_Init+0xa8>)
 8000366:	699b      	ldr	r3, [r3, #24]
 8000368:	f003 0304 	and.w	r3, r3, #4
 800036c:	603b      	str	r3, [r7, #0]
 800036e:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8000370:	2200      	movs	r2, #0
 8000372:	21e0      	movs	r1, #224	; 0xe0
 8000374:	4818      	ldr	r0, [pc, #96]	; (80003d8 <MX_GPIO_Init+0xac>)
 8000376:	f000 fc19 	bl	8000bac <HAL_GPIO_WritePin>

	/*Configure GPIO pins : PA2 PA9 */
	GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_9;
 800037a:	f44f 7301 	mov.w	r3, #516	; 0x204
 800037e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000380:	2302      	movs	r3, #2
 8000382:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000384:	2303      	movs	r3, #3
 8000386:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000388:	f107 0308 	add.w	r3, r7, #8
 800038c:	4619      	mov	r1, r3
 800038e:	4812      	ldr	r0, [pc, #72]	; (80003d8 <MX_GPIO_Init+0xac>)
 8000390:	f000 fa88 	bl	80008a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA3 PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_10;
 8000394:	f44f 6381 	mov.w	r3, #1032	; 0x408
 8000398:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800039a:	2300      	movs	r3, #0
 800039c:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800039e:	2300      	movs	r3, #0
 80003a0:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003a2:	f107 0308 	add.w	r3, r7, #8
 80003a6:	4619      	mov	r1, r3
 80003a8:	480b      	ldr	r0, [pc, #44]	; (80003d8 <MX_GPIO_Init+0xac>)
 80003aa:	f000 fa7b 	bl	80008a4 <HAL_GPIO_Init>

	/*Configure GPIO pins : PA5 PA6 PA7 */
	GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 80003ae:	23e0      	movs	r3, #224	; 0xe0
 80003b0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003b2:	2301      	movs	r3, #1
 80003b4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 80003b6:	2302      	movs	r3, #2
 80003b8:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003ba:	2302      	movs	r3, #2
 80003bc:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003be:	f107 0308 	add.w	r3, r7, #8
 80003c2:	4619      	mov	r1, r3
 80003c4:	4804      	ldr	r0, [pc, #16]	; (80003d8 <MX_GPIO_Init+0xac>)
 80003c6:	f000 fa6d 	bl	80008a4 <HAL_GPIO_Init>

}
 80003ca:	bf00      	nop
 80003cc:	3718      	adds	r7, #24
 80003ce:	46bd      	mov	sp, r7
 80003d0:	bd80      	pop	{r7, pc}
 80003d2:	bf00      	nop
 80003d4:	40021000 	.word	0x40021000
 80003d8:	40010800 	.word	0x40010800

080003dc <task1_handler>:

/* USER CODE BEGIN 4 */

static void task1_handler(void * parameters){
 80003dc:	b580      	push	{r7, lr}
 80003de:	b082      	sub	sp, #8
 80003e0:	af00      	add	r7, sp, #0
 80003e2:	6078      	str	r0, [r7, #4]

	while(1){
		SEGGER_SYSVIEW_PrintfTarget((char*)parameters);
 80003e4:	6878      	ldr	r0, [r7, #4]
 80003e6:	f004 fce9 	bl	8004dbc <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 80003ea:	4b04      	ldr	r3, [pc, #16]	; (80003fc <task1_handler+0x20>)
 80003ec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80003f0:	601a      	str	r2, [r3, #0]
 80003f2:	f3bf 8f4f 	dsb	sy
 80003f6:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget((char*)parameters);
 80003fa:	e7f3      	b.n	80003e4 <task1_handler+0x8>
 80003fc:	e000ed04 	.word	0xe000ed04

08000400 <task2_handler>:
	}
}
static void task2_handler(void * parameters){
 8000400:	b580      	push	{r7, lr}
 8000402:	b082      	sub	sp, #8
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]

	while(1){
		SEGGER_SYSVIEW_PrintfTarget((char*)parameters);
 8000408:	6878      	ldr	r0, [r7, #4]
 800040a:	f004 fcd7 	bl	8004dbc <SEGGER_SYSVIEW_PrintfTarget>
		taskYIELD();
 800040e:	4b04      	ldr	r3, [pc, #16]	; (8000420 <task2_handler+0x20>)
 8000410:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	f3bf 8f4f 	dsb	sy
 800041a:	f3bf 8f6f 	isb	sy
		SEGGER_SYSVIEW_PrintfTarget((char*)parameters);
 800041e:	e7f3      	b.n	8000408 <task2_handler+0x8>
 8000420:	e000ed04 	.word	0xe000ed04

08000424 <HAL_TIM_PeriodElapsedCallback>:
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000424:	b580      	push	{r7, lr}
 8000426:	b082      	sub	sp, #8
 8000428:	af00      	add	r7, sp, #0
 800042a:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	/* USER CODE END Callback 0 */
	if (htim->Instance == TIM2) {
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	681b      	ldr	r3, [r3, #0]
 8000430:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000434:	d101      	bne.n	800043a <HAL_TIM_PeriodElapsedCallback+0x16>
		HAL_IncTick();
 8000436:	f000 f939 	bl	80006ac <HAL_IncTick>
	}
	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800043a:	bf00      	nop
 800043c:	3708      	adds	r7, #8
 800043e:	46bd      	mov	sp, r7
 8000440:	bd80      	pop	{r7, pc}

08000442 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8000442:	b480      	push	{r7}
 8000444:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000446:	b672      	cpsid	i
}
 8000448:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 800044a:	e7fe      	b.n	800044a <Error_Handler+0x8>

0800044c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800044c:	b580      	push	{r7, lr}
 800044e:	b082      	sub	sp, #8
 8000450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000452:	4b0f      	ldr	r3, [pc, #60]	; (8000490 <HAL_MspInit+0x44>)
 8000454:	699b      	ldr	r3, [r3, #24]
 8000456:	4a0e      	ldr	r2, [pc, #56]	; (8000490 <HAL_MspInit+0x44>)
 8000458:	f043 0301 	orr.w	r3, r3, #1
 800045c:	6193      	str	r3, [r2, #24]
 800045e:	4b0c      	ldr	r3, [pc, #48]	; (8000490 <HAL_MspInit+0x44>)
 8000460:	699b      	ldr	r3, [r3, #24]
 8000462:	f003 0301 	and.w	r3, r3, #1
 8000466:	607b      	str	r3, [r7, #4]
 8000468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800046a:	4b09      	ldr	r3, [pc, #36]	; (8000490 <HAL_MspInit+0x44>)
 800046c:	69db      	ldr	r3, [r3, #28]
 800046e:	4a08      	ldr	r2, [pc, #32]	; (8000490 <HAL_MspInit+0x44>)
 8000470:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000474:	61d3      	str	r3, [r2, #28]
 8000476:	4b06      	ldr	r3, [pc, #24]	; (8000490 <HAL_MspInit+0x44>)
 8000478:	69db      	ldr	r3, [r3, #28]
 800047a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800047e:	603b      	str	r3, [r7, #0]
 8000480:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */
  vInitPrioGroupValue();
 8000482:	f001 ff55 	bl	8002330 <vInitPrioGroupValue>
  /* USER CODE END MspInit 1 */
}
 8000486:	bf00      	nop
 8000488:	3708      	adds	r7, #8
 800048a:	46bd      	mov	sp, r7
 800048c:	bd80      	pop	{r7, pc}
 800048e:	bf00      	nop
 8000490:	40021000 	.word	0x40021000

08000494 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08e      	sub	sp, #56	; 0x38
 8000498:	af00      	add	r7, sp, #0
 800049a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 800049c:	2300      	movs	r3, #0
 800049e:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80004a0:	2300      	movs	r3, #0
 80004a2:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 80004a4:	2300      	movs	r3, #0
 80004a6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 80004aa:	4b34      	ldr	r3, [pc, #208]	; (800057c <HAL_InitTick+0xe8>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	4a33      	ldr	r2, [pc, #204]	; (800057c <HAL_InitTick+0xe8>)
 80004b0:	f043 0301 	orr.w	r3, r3, #1
 80004b4:	61d3      	str	r3, [r2, #28]
 80004b6:	4b31      	ldr	r3, [pc, #196]	; (800057c <HAL_InitTick+0xe8>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	f003 0301 	and.w	r3, r3, #1
 80004be:	60fb      	str	r3, [r7, #12]
 80004c0:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80004c2:	f107 0210 	add.w	r2, r7, #16
 80004c6:	f107 0314 	add.w	r3, r7, #20
 80004ca:	4611      	mov	r1, r2
 80004cc:	4618      	mov	r0, r3
 80004ce:	f000 ff6d 	bl	80013ac <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80004d2:	6a3b      	ldr	r3, [r7, #32]
 80004d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80004d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80004d8:	2b00      	cmp	r3, #0
 80004da:	d103      	bne.n	80004e4 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80004dc:	f000 ff52 	bl	8001384 <HAL_RCC_GetPCLK1Freq>
 80004e0:	6378      	str	r0, [r7, #52]	; 0x34
 80004e2:	e004      	b.n	80004ee <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80004e4:	f000 ff4e 	bl	8001384 <HAL_RCC_GetPCLK1Freq>
 80004e8:	4603      	mov	r3, r0
 80004ea:	005b      	lsls	r3, r3, #1
 80004ec:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80004ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80004f0:	4a23      	ldr	r2, [pc, #140]	; (8000580 <HAL_InitTick+0xec>)
 80004f2:	fba2 2303 	umull	r2, r3, r2, r3
 80004f6:	0c9b      	lsrs	r3, r3, #18
 80004f8:	3b01      	subs	r3, #1
 80004fa:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 80004fc:	4b21      	ldr	r3, [pc, #132]	; (8000584 <HAL_InitTick+0xf0>)
 80004fe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000502:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000504:	4b1f      	ldr	r3, [pc, #124]	; (8000584 <HAL_InitTick+0xf0>)
 8000506:	f240 32e7 	movw	r2, #999	; 0x3e7
 800050a:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 800050c:	4a1d      	ldr	r2, [pc, #116]	; (8000584 <HAL_InitTick+0xf0>)
 800050e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000510:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 8000512:	4b1c      	ldr	r3, [pc, #112]	; (8000584 <HAL_InitTick+0xf0>)
 8000514:	2200      	movs	r2, #0
 8000516:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000518:	4b1a      	ldr	r3, [pc, #104]	; (8000584 <HAL_InitTick+0xf0>)
 800051a:	2200      	movs	r2, #0
 800051c:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800051e:	4b19      	ldr	r3, [pc, #100]	; (8000584 <HAL_InitTick+0xf0>)
 8000520:	2200      	movs	r2, #0
 8000522:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 8000524:	4817      	ldr	r0, [pc, #92]	; (8000584 <HAL_InitTick+0xf0>)
 8000526:	f000 ff8f 	bl	8001448 <HAL_TIM_Base_Init>
 800052a:	4603      	mov	r3, r0
 800052c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8000530:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000534:	2b00      	cmp	r3, #0
 8000536:	d11b      	bne.n	8000570 <HAL_InitTick+0xdc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 8000538:	4812      	ldr	r0, [pc, #72]	; (8000584 <HAL_InitTick+0xf0>)
 800053a:	f000 ffb9 	bl	80014b0 <HAL_TIM_Base_Start_IT>
 800053e:	4603      	mov	r3, r0
 8000540:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8000544:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000548:	2b00      	cmp	r3, #0
 800054a:	d111      	bne.n	8000570 <HAL_InitTick+0xdc>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800054c:	201c      	movs	r0, #28
 800054e:	f000 f99a 	bl	8000886 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2b0f      	cmp	r3, #15
 8000556:	d808      	bhi.n	800056a <HAL_InitTick+0xd6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 8000558:	2200      	movs	r2, #0
 800055a:	6879      	ldr	r1, [r7, #4]
 800055c:	201c      	movs	r0, #28
 800055e:	f000 f976 	bl	800084e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000562:	4a09      	ldr	r2, [pc, #36]	; (8000588 <HAL_InitTick+0xf4>)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	6013      	str	r3, [r2, #0]
 8000568:	e002      	b.n	8000570 <HAL_InitTick+0xdc>
      }
      else
      {
        status = HAL_ERROR;
 800056a:	2301      	movs	r3, #1
 800056c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000570:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000574:	4618      	mov	r0, r3
 8000576:	3738      	adds	r7, #56	; 0x38
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	40021000 	.word	0x40021000
 8000580:	431bde83 	.word	0x431bde83
 8000584:	20000038 	.word	0x20000038
 8000588:	20000004 	.word	0x20000004

0800058c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800058c:	b480      	push	{r7}
 800058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000590:	e7fe      	b.n	8000590 <NMI_Handler+0x4>

08000592 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000592:	b480      	push	{r7}
 8000594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000596:	e7fe      	b.n	8000596 <HardFault_Handler+0x4>

08000598 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000598:	b480      	push	{r7}
 800059a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800059c:	e7fe      	b.n	800059c <MemManage_Handler+0x4>

0800059e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800059e:	b480      	push	{r7}
 80005a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005a2:	e7fe      	b.n	80005a2 <BusFault_Handler+0x4>

080005a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005a4:	b480      	push	{r7}
 80005a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005a8:	e7fe      	b.n	80005a8 <UsageFault_Handler+0x4>

080005aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005aa:	b480      	push	{r7}
 80005ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005ae:	bf00      	nop
 80005b0:	46bd      	mov	sp, r7
 80005b2:	bc80      	pop	{r7}
 80005b4:	4770      	bx	lr
	...

080005b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80005bc:	4802      	ldr	r0, [pc, #8]	; (80005c8 <TIM2_IRQHandler+0x10>)
 80005be:	f000 ff9a 	bl	80014f6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80005c2:	bf00      	nop
 80005c4:	bd80      	pop	{r7, pc}
 80005c6:	bf00      	nop
 80005c8:	20000038 	.word	0x20000038

080005cc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005d0:	4b15      	ldr	r3, [pc, #84]	; (8000628 <SystemInit+0x5c>)
 80005d2:	681b      	ldr	r3, [r3, #0]
 80005d4:	4a14      	ldr	r2, [pc, #80]	; (8000628 <SystemInit+0x5c>)
 80005d6:	f043 0301 	orr.w	r3, r3, #1
 80005da:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80005dc:	4b12      	ldr	r3, [pc, #72]	; (8000628 <SystemInit+0x5c>)
 80005de:	685a      	ldr	r2, [r3, #4]
 80005e0:	4911      	ldr	r1, [pc, #68]	; (8000628 <SystemInit+0x5c>)
 80005e2:	4b12      	ldr	r3, [pc, #72]	; (800062c <SystemInit+0x60>)
 80005e4:	4013      	ands	r3, r2
 80005e6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80005e8:	4b0f      	ldr	r3, [pc, #60]	; (8000628 <SystemInit+0x5c>)
 80005ea:	681b      	ldr	r3, [r3, #0]
 80005ec:	4a0e      	ldr	r2, [pc, #56]	; (8000628 <SystemInit+0x5c>)
 80005ee:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005f6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005f8:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <SystemInit+0x5c>)
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a0a      	ldr	r2, [pc, #40]	; (8000628 <SystemInit+0x5c>)
 80005fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000602:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8000604:	4b08      	ldr	r3, [pc, #32]	; (8000628 <SystemInit+0x5c>)
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	4a07      	ldr	r2, [pc, #28]	; (8000628 <SystemInit+0x5c>)
 800060a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800060e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8000610:	4b05      	ldr	r3, [pc, #20]	; (8000628 <SystemInit+0x5c>)
 8000612:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8000616:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8000618:	4b05      	ldr	r3, [pc, #20]	; (8000630 <SystemInit+0x64>)
 800061a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800061e:	609a      	str	r2, [r3, #8]
#endif 
}
 8000620:	bf00      	nop
 8000622:	46bd      	mov	sp, r7
 8000624:	bc80      	pop	{r7}
 8000626:	4770      	bx	lr
 8000628:	40021000 	.word	0x40021000
 800062c:	f8ff0000 	.word	0xf8ff0000
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000634:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000636:	e003      	b.n	8000640 <LoopCopyDataInit>

08000638 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000638:	4b0b      	ldr	r3, [pc, #44]	; (8000668 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800063a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800063c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800063e:	3104      	adds	r1, #4

08000640 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000640:	480a      	ldr	r0, [pc, #40]	; (800066c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000642:	4b0b      	ldr	r3, [pc, #44]	; (8000670 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000644:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000646:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000648:	d3f6      	bcc.n	8000638 <CopyDataInit>
  ldr r2, =_sbss
 800064a:	4a0a      	ldr	r2, [pc, #40]	; (8000674 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800064c:	e002      	b.n	8000654 <LoopFillZerobss>

0800064e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800064e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000650:	f842 3b04 	str.w	r3, [r2], #4

08000654 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000656:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000658:	d3f9      	bcc.n	800064e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800065a:	f7ff ffb7 	bl	80005cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800065e:	f004 fc4b 	bl	8004ef8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000662:	f7ff fdbb 	bl	80001dc <main>
  bx lr
 8000666:	4770      	bx	lr
  ldr r3, =_sidata
 8000668:	08005100 	.word	0x08005100
  ldr r0, =_sdata
 800066c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000670:	2000001c 	.word	0x2000001c
  ldr r2, =_sbss
 8000674:	2000001c 	.word	0x2000001c
  ldr r3, = _ebss
 8000678:	20003428 	.word	0x20003428

0800067c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800067c:	e7fe      	b.n	800067c <ADC1_2_IRQHandler>
	...

08000680 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000680:	b580      	push	{r7, lr}
 8000682:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000684:	4b08      	ldr	r3, [pc, #32]	; (80006a8 <HAL_Init+0x28>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	4a07      	ldr	r2, [pc, #28]	; (80006a8 <HAL_Init+0x28>)
 800068a:	f043 0310 	orr.w	r3, r3, #16
 800068e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000690:	2003      	movs	r0, #3
 8000692:	f000 f8d1 	bl	8000838 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000696:	200f      	movs	r0, #15
 8000698:	f7ff fefc 	bl	8000494 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800069c:	f7ff fed6 	bl	800044c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80006a0:	2300      	movs	r3, #0
}
 80006a2:	4618      	mov	r0, r3
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	40022000 	.word	0x40022000

080006ac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006b0:	4b05      	ldr	r3, [pc, #20]	; (80006c8 <HAL_IncTick+0x1c>)
 80006b2:	781b      	ldrb	r3, [r3, #0]
 80006b4:	461a      	mov	r2, r3
 80006b6:	4b05      	ldr	r3, [pc, #20]	; (80006cc <HAL_IncTick+0x20>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	4413      	add	r3, r2
 80006bc:	4a03      	ldr	r2, [pc, #12]	; (80006cc <HAL_IncTick+0x20>)
 80006be:	6013      	str	r3, [r2, #0]
}
 80006c0:	bf00      	nop
 80006c2:	46bd      	mov	sp, r7
 80006c4:	bc80      	pop	{r7}
 80006c6:	4770      	bx	lr
 80006c8:	20000008 	.word	0x20000008
 80006cc:	20000078 	.word	0x20000078

080006d0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
  return uwTick;
 80006d4:	4b02      	ldr	r3, [pc, #8]	; (80006e0 <HAL_GetTick+0x10>)
 80006d6:	681b      	ldr	r3, [r3, #0]
}
 80006d8:	4618      	mov	r0, r3
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr
 80006e0:	20000078 	.word	0x20000078

080006e4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006e4:	b480      	push	{r7}
 80006e6:	b085      	sub	sp, #20
 80006e8:	af00      	add	r7, sp, #0
 80006ea:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	f003 0307 	and.w	r3, r3, #7
 80006f2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006f4:	4b0c      	ldr	r3, [pc, #48]	; (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 80006f6:	68db      	ldr	r3, [r3, #12]
 80006f8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006fa:	68ba      	ldr	r2, [r7, #8]
 80006fc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000700:	4013      	ands	r3, r2
 8000702:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000704:	68fb      	ldr	r3, [r7, #12]
 8000706:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000708:	68bb      	ldr	r3, [r7, #8]
 800070a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800070c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000710:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000714:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000716:	4a04      	ldr	r2, [pc, #16]	; (8000728 <__NVIC_SetPriorityGrouping+0x44>)
 8000718:	68bb      	ldr	r3, [r7, #8]
 800071a:	60d3      	str	r3, [r2, #12]
}
 800071c:	bf00      	nop
 800071e:	3714      	adds	r7, #20
 8000720:	46bd      	mov	sp, r7
 8000722:	bc80      	pop	{r7}
 8000724:	4770      	bx	lr
 8000726:	bf00      	nop
 8000728:	e000ed00 	.word	0xe000ed00

0800072c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800072c:	b480      	push	{r7}
 800072e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000730:	4b04      	ldr	r3, [pc, #16]	; (8000744 <__NVIC_GetPriorityGrouping+0x18>)
 8000732:	68db      	ldr	r3, [r3, #12]
 8000734:	0a1b      	lsrs	r3, r3, #8
 8000736:	f003 0307 	and.w	r3, r3, #7
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr
 8000742:	bf00      	nop
 8000744:	e000ed00 	.word	0xe000ed00

08000748 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000748:	b480      	push	{r7}
 800074a:	b083      	sub	sp, #12
 800074c:	af00      	add	r7, sp, #0
 800074e:	4603      	mov	r3, r0
 8000750:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000756:	2b00      	cmp	r3, #0
 8000758:	db0b      	blt.n	8000772 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800075a:	79fb      	ldrb	r3, [r7, #7]
 800075c:	f003 021f 	and.w	r2, r3, #31
 8000760:	4906      	ldr	r1, [pc, #24]	; (800077c <__NVIC_EnableIRQ+0x34>)
 8000762:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000766:	095b      	lsrs	r3, r3, #5
 8000768:	2001      	movs	r0, #1
 800076a:	fa00 f202 	lsl.w	r2, r0, r2
 800076e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000772:	bf00      	nop
 8000774:	370c      	adds	r7, #12
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr
 800077c:	e000e100 	.word	0xe000e100

08000780 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000780:	b480      	push	{r7}
 8000782:	b083      	sub	sp, #12
 8000784:	af00      	add	r7, sp, #0
 8000786:	4603      	mov	r3, r0
 8000788:	6039      	str	r1, [r7, #0]
 800078a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800078c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000790:	2b00      	cmp	r3, #0
 8000792:	db0a      	blt.n	80007aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	b2da      	uxtb	r2, r3
 8000798:	490c      	ldr	r1, [pc, #48]	; (80007cc <__NVIC_SetPriority+0x4c>)
 800079a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800079e:	0112      	lsls	r2, r2, #4
 80007a0:	b2d2      	uxtb	r2, r2
 80007a2:	440b      	add	r3, r1
 80007a4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007a8:	e00a      	b.n	80007c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	b2da      	uxtb	r2, r3
 80007ae:	4908      	ldr	r1, [pc, #32]	; (80007d0 <__NVIC_SetPriority+0x50>)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	f003 030f 	and.w	r3, r3, #15
 80007b6:	3b04      	subs	r3, #4
 80007b8:	0112      	lsls	r2, r2, #4
 80007ba:	b2d2      	uxtb	r2, r2
 80007bc:	440b      	add	r3, r1
 80007be:	761a      	strb	r2, [r3, #24]
}
 80007c0:	bf00      	nop
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bc80      	pop	{r7}
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000e100 	.word	0xe000e100
 80007d0:	e000ed00 	.word	0xe000ed00

080007d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b089      	sub	sp, #36	; 0x24
 80007d8:	af00      	add	r7, sp, #0
 80007da:	60f8      	str	r0, [r7, #12]
 80007dc:	60b9      	str	r1, [r7, #8]
 80007de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80007e0:	68fb      	ldr	r3, [r7, #12]
 80007e2:	f003 0307 	and.w	r3, r3, #7
 80007e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80007e8:	69fb      	ldr	r3, [r7, #28]
 80007ea:	f1c3 0307 	rsb	r3, r3, #7
 80007ee:	2b04      	cmp	r3, #4
 80007f0:	bf28      	it	cs
 80007f2:	2304      	movcs	r3, #4
 80007f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80007f6:	69fb      	ldr	r3, [r7, #28]
 80007f8:	3304      	adds	r3, #4
 80007fa:	2b06      	cmp	r3, #6
 80007fc:	d902      	bls.n	8000804 <NVIC_EncodePriority+0x30>
 80007fe:	69fb      	ldr	r3, [r7, #28]
 8000800:	3b03      	subs	r3, #3
 8000802:	e000      	b.n	8000806 <NVIC_EncodePriority+0x32>
 8000804:	2300      	movs	r3, #0
 8000806:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000808:	f04f 32ff 	mov.w	r2, #4294967295
 800080c:	69bb      	ldr	r3, [r7, #24]
 800080e:	fa02 f303 	lsl.w	r3, r2, r3
 8000812:	43da      	mvns	r2, r3
 8000814:	68bb      	ldr	r3, [r7, #8]
 8000816:	401a      	ands	r2, r3
 8000818:	697b      	ldr	r3, [r7, #20]
 800081a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800081c:	f04f 31ff 	mov.w	r1, #4294967295
 8000820:	697b      	ldr	r3, [r7, #20]
 8000822:	fa01 f303 	lsl.w	r3, r1, r3
 8000826:	43d9      	mvns	r1, r3
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800082c:	4313      	orrs	r3, r2
         );
}
 800082e:	4618      	mov	r0, r3
 8000830:	3724      	adds	r7, #36	; 0x24
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr

08000838 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0
 800083e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000840:	6878      	ldr	r0, [r7, #4]
 8000842:	f7ff ff4f 	bl	80006e4 <__NVIC_SetPriorityGrouping>
}
 8000846:	bf00      	nop
 8000848:	3708      	adds	r7, #8
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}

0800084e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800084e:	b580      	push	{r7, lr}
 8000850:	b086      	sub	sp, #24
 8000852:	af00      	add	r7, sp, #0
 8000854:	4603      	mov	r3, r0
 8000856:	60b9      	str	r1, [r7, #8]
 8000858:	607a      	str	r2, [r7, #4]
 800085a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800085c:	2300      	movs	r3, #0
 800085e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000860:	f7ff ff64 	bl	800072c <__NVIC_GetPriorityGrouping>
 8000864:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000866:	687a      	ldr	r2, [r7, #4]
 8000868:	68b9      	ldr	r1, [r7, #8]
 800086a:	6978      	ldr	r0, [r7, #20]
 800086c:	f7ff ffb2 	bl	80007d4 <NVIC_EncodePriority>
 8000870:	4602      	mov	r2, r0
 8000872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000876:	4611      	mov	r1, r2
 8000878:	4618      	mov	r0, r3
 800087a:	f7ff ff81 	bl	8000780 <__NVIC_SetPriority>
}
 800087e:	bf00      	nop
 8000880:	3718      	adds	r7, #24
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}

08000886 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000886:	b580      	push	{r7, lr}
 8000888:	b082      	sub	sp, #8
 800088a:	af00      	add	r7, sp, #0
 800088c:	4603      	mov	r3, r0
 800088e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000890:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000894:	4618      	mov	r0, r3
 8000896:	f7ff ff57 	bl	8000748 <__NVIC_EnableIRQ>
}
 800089a:	bf00      	nop
 800089c:	3708      	adds	r7, #8
 800089e:	46bd      	mov	sp, r7
 80008a0:	bd80      	pop	{r7, pc}
	...

080008a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b08b      	sub	sp, #44	; 0x2c
 80008a8:	af00      	add	r7, sp, #0
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80008b2:	2300      	movs	r3, #0
 80008b4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80008b6:	e169      	b.n	8000b8c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80008b8:	2201      	movs	r2, #1
 80008ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008bc:	fa02 f303 	lsl.w	r3, r2, r3
 80008c0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	69fa      	ldr	r2, [r7, #28]
 80008c8:	4013      	ands	r3, r2
 80008ca:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80008cc:	69ba      	ldr	r2, [r7, #24]
 80008ce:	69fb      	ldr	r3, [r7, #28]
 80008d0:	429a      	cmp	r2, r3
 80008d2:	f040 8158 	bne.w	8000b86 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	685b      	ldr	r3, [r3, #4]
 80008da:	4a9a      	ldr	r2, [pc, #616]	; (8000b44 <HAL_GPIO_Init+0x2a0>)
 80008dc:	4293      	cmp	r3, r2
 80008de:	d05e      	beq.n	800099e <HAL_GPIO_Init+0xfa>
 80008e0:	4a98      	ldr	r2, [pc, #608]	; (8000b44 <HAL_GPIO_Init+0x2a0>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d875      	bhi.n	80009d2 <HAL_GPIO_Init+0x12e>
 80008e6:	4a98      	ldr	r2, [pc, #608]	; (8000b48 <HAL_GPIO_Init+0x2a4>)
 80008e8:	4293      	cmp	r3, r2
 80008ea:	d058      	beq.n	800099e <HAL_GPIO_Init+0xfa>
 80008ec:	4a96      	ldr	r2, [pc, #600]	; (8000b48 <HAL_GPIO_Init+0x2a4>)
 80008ee:	4293      	cmp	r3, r2
 80008f0:	d86f      	bhi.n	80009d2 <HAL_GPIO_Init+0x12e>
 80008f2:	4a96      	ldr	r2, [pc, #600]	; (8000b4c <HAL_GPIO_Init+0x2a8>)
 80008f4:	4293      	cmp	r3, r2
 80008f6:	d052      	beq.n	800099e <HAL_GPIO_Init+0xfa>
 80008f8:	4a94      	ldr	r2, [pc, #592]	; (8000b4c <HAL_GPIO_Init+0x2a8>)
 80008fa:	4293      	cmp	r3, r2
 80008fc:	d869      	bhi.n	80009d2 <HAL_GPIO_Init+0x12e>
 80008fe:	4a94      	ldr	r2, [pc, #592]	; (8000b50 <HAL_GPIO_Init+0x2ac>)
 8000900:	4293      	cmp	r3, r2
 8000902:	d04c      	beq.n	800099e <HAL_GPIO_Init+0xfa>
 8000904:	4a92      	ldr	r2, [pc, #584]	; (8000b50 <HAL_GPIO_Init+0x2ac>)
 8000906:	4293      	cmp	r3, r2
 8000908:	d863      	bhi.n	80009d2 <HAL_GPIO_Init+0x12e>
 800090a:	4a92      	ldr	r2, [pc, #584]	; (8000b54 <HAL_GPIO_Init+0x2b0>)
 800090c:	4293      	cmp	r3, r2
 800090e:	d046      	beq.n	800099e <HAL_GPIO_Init+0xfa>
 8000910:	4a90      	ldr	r2, [pc, #576]	; (8000b54 <HAL_GPIO_Init+0x2b0>)
 8000912:	4293      	cmp	r3, r2
 8000914:	d85d      	bhi.n	80009d2 <HAL_GPIO_Init+0x12e>
 8000916:	2b12      	cmp	r3, #18
 8000918:	d82a      	bhi.n	8000970 <HAL_GPIO_Init+0xcc>
 800091a:	2b12      	cmp	r3, #18
 800091c:	d859      	bhi.n	80009d2 <HAL_GPIO_Init+0x12e>
 800091e:	a201      	add	r2, pc, #4	; (adr r2, 8000924 <HAL_GPIO_Init+0x80>)
 8000920:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000924:	0800099f 	.word	0x0800099f
 8000928:	08000979 	.word	0x08000979
 800092c:	0800098b 	.word	0x0800098b
 8000930:	080009cd 	.word	0x080009cd
 8000934:	080009d3 	.word	0x080009d3
 8000938:	080009d3 	.word	0x080009d3
 800093c:	080009d3 	.word	0x080009d3
 8000940:	080009d3 	.word	0x080009d3
 8000944:	080009d3 	.word	0x080009d3
 8000948:	080009d3 	.word	0x080009d3
 800094c:	080009d3 	.word	0x080009d3
 8000950:	080009d3 	.word	0x080009d3
 8000954:	080009d3 	.word	0x080009d3
 8000958:	080009d3 	.word	0x080009d3
 800095c:	080009d3 	.word	0x080009d3
 8000960:	080009d3 	.word	0x080009d3
 8000964:	080009d3 	.word	0x080009d3
 8000968:	08000981 	.word	0x08000981
 800096c:	08000995 	.word	0x08000995
 8000970:	4a79      	ldr	r2, [pc, #484]	; (8000b58 <HAL_GPIO_Init+0x2b4>)
 8000972:	4293      	cmp	r3, r2
 8000974:	d013      	beq.n	800099e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000976:	e02c      	b.n	80009d2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000978:	683b      	ldr	r3, [r7, #0]
 800097a:	68db      	ldr	r3, [r3, #12]
 800097c:	623b      	str	r3, [r7, #32]
          break;
 800097e:	e029      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000980:	683b      	ldr	r3, [r7, #0]
 8000982:	68db      	ldr	r3, [r3, #12]
 8000984:	3304      	adds	r3, #4
 8000986:	623b      	str	r3, [r7, #32]
          break;
 8000988:	e024      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800098a:	683b      	ldr	r3, [r7, #0]
 800098c:	68db      	ldr	r3, [r3, #12]
 800098e:	3308      	adds	r3, #8
 8000990:	623b      	str	r3, [r7, #32]
          break;
 8000992:	e01f      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	68db      	ldr	r3, [r3, #12]
 8000998:	330c      	adds	r3, #12
 800099a:	623b      	str	r3, [r7, #32]
          break;
 800099c:	e01a      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800099e:	683b      	ldr	r3, [r7, #0]
 80009a0:	689b      	ldr	r3, [r3, #8]
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d102      	bne.n	80009ac <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009a6:	2304      	movs	r3, #4
 80009a8:	623b      	str	r3, [r7, #32]
          break;
 80009aa:	e013      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009ac:	683b      	ldr	r3, [r7, #0]
 80009ae:	689b      	ldr	r3, [r3, #8]
 80009b0:	2b01      	cmp	r3, #1
 80009b2:	d105      	bne.n	80009c0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009b4:	2308      	movs	r3, #8
 80009b6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	69fa      	ldr	r2, [r7, #28]
 80009bc:	611a      	str	r2, [r3, #16]
          break;
 80009be:	e009      	b.n	80009d4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009c0:	2308      	movs	r3, #8
 80009c2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	69fa      	ldr	r2, [r7, #28]
 80009c8:	615a      	str	r2, [r3, #20]
          break;
 80009ca:	e003      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009cc:	2300      	movs	r3, #0
 80009ce:	623b      	str	r3, [r7, #32]
          break;
 80009d0:	e000      	b.n	80009d4 <HAL_GPIO_Init+0x130>
          break;
 80009d2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80009d4:	69bb      	ldr	r3, [r7, #24]
 80009d6:	2bff      	cmp	r3, #255	; 0xff
 80009d8:	d801      	bhi.n	80009de <HAL_GPIO_Init+0x13a>
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	e001      	b.n	80009e2 <HAL_GPIO_Init+0x13e>
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	3304      	adds	r3, #4
 80009e2:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80009e4:	69bb      	ldr	r3, [r7, #24]
 80009e6:	2bff      	cmp	r3, #255	; 0xff
 80009e8:	d802      	bhi.n	80009f0 <HAL_GPIO_Init+0x14c>
 80009ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009ec:	009b      	lsls	r3, r3, #2
 80009ee:	e002      	b.n	80009f6 <HAL_GPIO_Init+0x152>
 80009f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80009f2:	3b08      	subs	r3, #8
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80009f8:	697b      	ldr	r3, [r7, #20]
 80009fa:	681a      	ldr	r2, [r3, #0]
 80009fc:	210f      	movs	r1, #15
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	fa01 f303 	lsl.w	r3, r1, r3
 8000a04:	43db      	mvns	r3, r3
 8000a06:	401a      	ands	r2, r3
 8000a08:	6a39      	ldr	r1, [r7, #32]
 8000a0a:	693b      	ldr	r3, [r7, #16]
 8000a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8000a10:	431a      	orrs	r2, r3
 8000a12:	697b      	ldr	r3, [r7, #20]
 8000a14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a16:	683b      	ldr	r3, [r7, #0]
 8000a18:	685b      	ldr	r3, [r3, #4]
 8000a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a1e:	2b00      	cmp	r3, #0
 8000a20:	f000 80b1 	beq.w	8000b86 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a24:	4b4d      	ldr	r3, [pc, #308]	; (8000b5c <HAL_GPIO_Init+0x2b8>)
 8000a26:	699b      	ldr	r3, [r3, #24]
 8000a28:	4a4c      	ldr	r2, [pc, #304]	; (8000b5c <HAL_GPIO_Init+0x2b8>)
 8000a2a:	f043 0301 	orr.w	r3, r3, #1
 8000a2e:	6193      	str	r3, [r2, #24]
 8000a30:	4b4a      	ldr	r3, [pc, #296]	; (8000b5c <HAL_GPIO_Init+0x2b8>)
 8000a32:	699b      	ldr	r3, [r3, #24]
 8000a34:	f003 0301 	and.w	r3, r3, #1
 8000a38:	60bb      	str	r3, [r7, #8]
 8000a3a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a3c:	4a48      	ldr	r2, [pc, #288]	; (8000b60 <HAL_GPIO_Init+0x2bc>)
 8000a3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a40:	089b      	lsrs	r3, r3, #2
 8000a42:	3302      	adds	r3, #2
 8000a44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a48:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4c:	f003 0303 	and.w	r3, r3, #3
 8000a50:	009b      	lsls	r3, r3, #2
 8000a52:	220f      	movs	r2, #15
 8000a54:	fa02 f303 	lsl.w	r3, r2, r3
 8000a58:	43db      	mvns	r3, r3
 8000a5a:	68fa      	ldr	r2, [r7, #12]
 8000a5c:	4013      	ands	r3, r2
 8000a5e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a60:	687b      	ldr	r3, [r7, #4]
 8000a62:	4a40      	ldr	r2, [pc, #256]	; (8000b64 <HAL_GPIO_Init+0x2c0>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d013      	beq.n	8000a90 <HAL_GPIO_Init+0x1ec>
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	4a3f      	ldr	r2, [pc, #252]	; (8000b68 <HAL_GPIO_Init+0x2c4>)
 8000a6c:	4293      	cmp	r3, r2
 8000a6e:	d00d      	beq.n	8000a8c <HAL_GPIO_Init+0x1e8>
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	4a3e      	ldr	r2, [pc, #248]	; (8000b6c <HAL_GPIO_Init+0x2c8>)
 8000a74:	4293      	cmp	r3, r2
 8000a76:	d007      	beq.n	8000a88 <HAL_GPIO_Init+0x1e4>
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4a3d      	ldr	r2, [pc, #244]	; (8000b70 <HAL_GPIO_Init+0x2cc>)
 8000a7c:	4293      	cmp	r3, r2
 8000a7e:	d101      	bne.n	8000a84 <HAL_GPIO_Init+0x1e0>
 8000a80:	2303      	movs	r3, #3
 8000a82:	e006      	b.n	8000a92 <HAL_GPIO_Init+0x1ee>
 8000a84:	2304      	movs	r3, #4
 8000a86:	e004      	b.n	8000a92 <HAL_GPIO_Init+0x1ee>
 8000a88:	2302      	movs	r3, #2
 8000a8a:	e002      	b.n	8000a92 <HAL_GPIO_Init+0x1ee>
 8000a8c:	2301      	movs	r3, #1
 8000a8e:	e000      	b.n	8000a92 <HAL_GPIO_Init+0x1ee>
 8000a90:	2300      	movs	r3, #0
 8000a92:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a94:	f002 0203 	and.w	r2, r2, #3
 8000a98:	0092      	lsls	r2, r2, #2
 8000a9a:	4093      	lsls	r3, r2
 8000a9c:	68fa      	ldr	r2, [r7, #12]
 8000a9e:	4313      	orrs	r3, r2
 8000aa0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000aa2:	492f      	ldr	r1, [pc, #188]	; (8000b60 <HAL_GPIO_Init+0x2bc>)
 8000aa4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa6:	089b      	lsrs	r3, r3, #2
 8000aa8:	3302      	adds	r3, #2
 8000aaa:	68fa      	ldr	r2, [r7, #12]
 8000aac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ab0:	683b      	ldr	r3, [r7, #0]
 8000ab2:	685b      	ldr	r3, [r3, #4]
 8000ab4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ab8:	2b00      	cmp	r3, #0
 8000aba:	d006      	beq.n	8000aca <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000abc:	4b2d      	ldr	r3, [pc, #180]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	492c      	ldr	r1, [pc, #176]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000ac2:	69bb      	ldr	r3, [r7, #24]
 8000ac4:	4313      	orrs	r3, r2
 8000ac6:	600b      	str	r3, [r1, #0]
 8000ac8:	e006      	b.n	8000ad8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000aca:	4b2a      	ldr	r3, [pc, #168]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	69bb      	ldr	r3, [r7, #24]
 8000ad0:	43db      	mvns	r3, r3
 8000ad2:	4928      	ldr	r1, [pc, #160]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000ad4:	4013      	ands	r3, r2
 8000ad6:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d006      	beq.n	8000af2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ae4:	4b23      	ldr	r3, [pc, #140]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000ae6:	685a      	ldr	r2, [r3, #4]
 8000ae8:	4922      	ldr	r1, [pc, #136]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000aea:	69bb      	ldr	r3, [r7, #24]
 8000aec:	4313      	orrs	r3, r2
 8000aee:	604b      	str	r3, [r1, #4]
 8000af0:	e006      	b.n	8000b00 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000af2:	4b20      	ldr	r3, [pc, #128]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000af4:	685a      	ldr	r2, [r3, #4]
 8000af6:	69bb      	ldr	r3, [r7, #24]
 8000af8:	43db      	mvns	r3, r3
 8000afa:	491e      	ldr	r1, [pc, #120]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000afc:	4013      	ands	r3, r2
 8000afe:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b00:	683b      	ldr	r3, [r7, #0]
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b08:	2b00      	cmp	r3, #0
 8000b0a:	d006      	beq.n	8000b1a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b0c:	4b19      	ldr	r3, [pc, #100]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000b0e:	689a      	ldr	r2, [r3, #8]
 8000b10:	4918      	ldr	r1, [pc, #96]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000b12:	69bb      	ldr	r3, [r7, #24]
 8000b14:	4313      	orrs	r3, r2
 8000b16:	608b      	str	r3, [r1, #8]
 8000b18:	e006      	b.n	8000b28 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b1a:	4b16      	ldr	r3, [pc, #88]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000b1c:	689a      	ldr	r2, [r3, #8]
 8000b1e:	69bb      	ldr	r3, [r7, #24]
 8000b20:	43db      	mvns	r3, r3
 8000b22:	4914      	ldr	r1, [pc, #80]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000b24:	4013      	ands	r3, r2
 8000b26:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	685b      	ldr	r3, [r3, #4]
 8000b2c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b30:	2b00      	cmp	r3, #0
 8000b32:	d021      	beq.n	8000b78 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000b36:	68da      	ldr	r2, [r3, #12]
 8000b38:	490e      	ldr	r1, [pc, #56]	; (8000b74 <HAL_GPIO_Init+0x2d0>)
 8000b3a:	69bb      	ldr	r3, [r7, #24]
 8000b3c:	4313      	orrs	r3, r2
 8000b3e:	60cb      	str	r3, [r1, #12]
 8000b40:	e021      	b.n	8000b86 <HAL_GPIO_Init+0x2e2>
 8000b42:	bf00      	nop
 8000b44:	10320000 	.word	0x10320000
 8000b48:	10310000 	.word	0x10310000
 8000b4c:	10220000 	.word	0x10220000
 8000b50:	10210000 	.word	0x10210000
 8000b54:	10120000 	.word	0x10120000
 8000b58:	10110000 	.word	0x10110000
 8000b5c:	40021000 	.word	0x40021000
 8000b60:	40010000 	.word	0x40010000
 8000b64:	40010800 	.word	0x40010800
 8000b68:	40010c00 	.word	0x40010c00
 8000b6c:	40011000 	.word	0x40011000
 8000b70:	40011400 	.word	0x40011400
 8000b74:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b78:	4b0b      	ldr	r3, [pc, #44]	; (8000ba8 <HAL_GPIO_Init+0x304>)
 8000b7a:	68da      	ldr	r2, [r3, #12]
 8000b7c:	69bb      	ldr	r3, [r7, #24]
 8000b7e:	43db      	mvns	r3, r3
 8000b80:	4909      	ldr	r1, [pc, #36]	; (8000ba8 <HAL_GPIO_Init+0x304>)
 8000b82:	4013      	ands	r3, r2
 8000b84:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b88:	3301      	adds	r3, #1
 8000b8a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	681a      	ldr	r2, [r3, #0]
 8000b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b92:	fa22 f303 	lsr.w	r3, r2, r3
 8000b96:	2b00      	cmp	r3, #0
 8000b98:	f47f ae8e 	bne.w	80008b8 <HAL_GPIO_Init+0x14>
  }
}
 8000b9c:	bf00      	nop
 8000b9e:	bf00      	nop
 8000ba0:	372c      	adds	r7, #44	; 0x2c
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bc80      	pop	{r7}
 8000ba6:	4770      	bx	lr
 8000ba8:	40010400 	.word	0x40010400

08000bac <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bac:	b480      	push	{r7}
 8000bae:	b083      	sub	sp, #12
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
 8000bb4:	460b      	mov	r3, r1
 8000bb6:	807b      	strh	r3, [r7, #2]
 8000bb8:	4613      	mov	r3, r2
 8000bba:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000bbc:	787b      	ldrb	r3, [r7, #1]
 8000bbe:	2b00      	cmp	r3, #0
 8000bc0:	d003      	beq.n	8000bca <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bc2:	887a      	ldrh	r2, [r7, #2]
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bc8:	e003      	b.n	8000bd2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bca:	887b      	ldrh	r3, [r7, #2]
 8000bcc:	041a      	lsls	r2, r3, #16
 8000bce:	687b      	ldr	r3, [r7, #4]
 8000bd0:	611a      	str	r2, [r3, #16]
}
 8000bd2:	bf00      	nop
 8000bd4:	370c      	adds	r7, #12
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bc80      	pop	{r7}
 8000bda:	4770      	bx	lr

08000bdc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	b086      	sub	sp, #24
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d101      	bne.n	8000bee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000bea:	2301      	movs	r3, #1
 8000bec:	e272      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	f003 0301 	and.w	r3, r3, #1
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	f000 8087 	beq.w	8000d0a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000bfc:	4b92      	ldr	r3, [pc, #584]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000bfe:	685b      	ldr	r3, [r3, #4]
 8000c00:	f003 030c 	and.w	r3, r3, #12
 8000c04:	2b04      	cmp	r3, #4
 8000c06:	d00c      	beq.n	8000c22 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c08:	4b8f      	ldr	r3, [pc, #572]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c0a:	685b      	ldr	r3, [r3, #4]
 8000c0c:	f003 030c 	and.w	r3, r3, #12
 8000c10:	2b08      	cmp	r3, #8
 8000c12:	d112      	bne.n	8000c3a <HAL_RCC_OscConfig+0x5e>
 8000c14:	4b8c      	ldr	r3, [pc, #560]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c1c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c20:	d10b      	bne.n	8000c3a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c22:	4b89      	ldr	r3, [pc, #548]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d06c      	beq.n	8000d08 <HAL_RCC_OscConfig+0x12c>
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	685b      	ldr	r3, [r3, #4]
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d168      	bne.n	8000d08 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e24c      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c42:	d106      	bne.n	8000c52 <HAL_RCC_OscConfig+0x76>
 8000c44:	4b80      	ldr	r3, [pc, #512]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a7f      	ldr	r2, [pc, #508]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c4a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c4e:	6013      	str	r3, [r2, #0]
 8000c50:	e02e      	b.n	8000cb0 <HAL_RCC_OscConfig+0xd4>
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	685b      	ldr	r3, [r3, #4]
 8000c56:	2b00      	cmp	r3, #0
 8000c58:	d10c      	bne.n	8000c74 <HAL_RCC_OscConfig+0x98>
 8000c5a:	4b7b      	ldr	r3, [pc, #492]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4a7a      	ldr	r2, [pc, #488]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c64:	6013      	str	r3, [r2, #0]
 8000c66:	4b78      	ldr	r3, [pc, #480]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	4a77      	ldr	r2, [pc, #476]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c6c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c70:	6013      	str	r3, [r2, #0]
 8000c72:	e01d      	b.n	8000cb0 <HAL_RCC_OscConfig+0xd4>
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	685b      	ldr	r3, [r3, #4]
 8000c78:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c7c:	d10c      	bne.n	8000c98 <HAL_RCC_OscConfig+0xbc>
 8000c7e:	4b72      	ldr	r3, [pc, #456]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	4a71      	ldr	r2, [pc, #452]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c88:	6013      	str	r3, [r2, #0]
 8000c8a:	4b6f      	ldr	r3, [pc, #444]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a6e      	ldr	r2, [pc, #440]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c94:	6013      	str	r3, [r2, #0]
 8000c96:	e00b      	b.n	8000cb0 <HAL_RCC_OscConfig+0xd4>
 8000c98:	4b6b      	ldr	r3, [pc, #428]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a6a      	ldr	r2, [pc, #424]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000c9e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000ca2:	6013      	str	r3, [r2, #0]
 8000ca4:	4b68      	ldr	r3, [pc, #416]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	4a67      	ldr	r2, [pc, #412]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000caa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cae:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	685b      	ldr	r3, [r3, #4]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	d013      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000cb8:	f7ff fd0a 	bl	80006d0 <HAL_GetTick>
 8000cbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cbe:	e008      	b.n	8000cd2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cc0:	f7ff fd06 	bl	80006d0 <HAL_GetTick>
 8000cc4:	4602      	mov	r2, r0
 8000cc6:	693b      	ldr	r3, [r7, #16]
 8000cc8:	1ad3      	subs	r3, r2, r3
 8000cca:	2b64      	cmp	r3, #100	; 0x64
 8000ccc:	d901      	bls.n	8000cd2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cce:	2303      	movs	r3, #3
 8000cd0:	e200      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cd2:	4b5d      	ldr	r3, [pc, #372]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cda:	2b00      	cmp	r3, #0
 8000cdc:	d0f0      	beq.n	8000cc0 <HAL_RCC_OscConfig+0xe4>
 8000cde:	e014      	b.n	8000d0a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce0:	f7ff fcf6 	bl	80006d0 <HAL_GetTick>
 8000ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce8:	f7ff fcf2 	bl	80006d0 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b64      	cmp	r3, #100	; 0x64
 8000cf4:	d901      	bls.n	8000cfa <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e1ec      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000cfa:	4b53      	ldr	r3, [pc, #332]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d1f0      	bne.n	8000ce8 <HAL_RCC_OscConfig+0x10c>
 8000d06:	e000      	b.n	8000d0a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	f003 0302 	and.w	r3, r3, #2
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d063      	beq.n	8000dde <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d16:	4b4c      	ldr	r3, [pc, #304]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	f003 030c 	and.w	r3, r3, #12
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d00b      	beq.n	8000d3a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d22:	4b49      	ldr	r3, [pc, #292]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f003 030c 	and.w	r3, r3, #12
 8000d2a:	2b08      	cmp	r3, #8
 8000d2c:	d11c      	bne.n	8000d68 <HAL_RCC_OscConfig+0x18c>
 8000d2e:	4b46      	ldr	r3, [pc, #280]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d116      	bne.n	8000d68 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d3a:	4b43      	ldr	r3, [pc, #268]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 0302 	and.w	r3, r3, #2
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d005      	beq.n	8000d52 <HAL_RCC_OscConfig+0x176>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	691b      	ldr	r3, [r3, #16]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d001      	beq.n	8000d52 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d4e:	2301      	movs	r3, #1
 8000d50:	e1c0      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d52:	4b3d      	ldr	r3, [pc, #244]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	695b      	ldr	r3, [r3, #20]
 8000d5e:	00db      	lsls	r3, r3, #3
 8000d60:	4939      	ldr	r1, [pc, #228]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d62:	4313      	orrs	r3, r2
 8000d64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d66:	e03a      	b.n	8000dde <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	691b      	ldr	r3, [r3, #16]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d020      	beq.n	8000db2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d70:	4b36      	ldr	r3, [pc, #216]	; (8000e4c <HAL_RCC_OscConfig+0x270>)
 8000d72:	2201      	movs	r2, #1
 8000d74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d76:	f7ff fcab 	bl	80006d0 <HAL_GetTick>
 8000d7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d7c:	e008      	b.n	8000d90 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d7e:	f7ff fca7 	bl	80006d0 <HAL_GetTick>
 8000d82:	4602      	mov	r2, r0
 8000d84:	693b      	ldr	r3, [r7, #16]
 8000d86:	1ad3      	subs	r3, r2, r3
 8000d88:	2b02      	cmp	r3, #2
 8000d8a:	d901      	bls.n	8000d90 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000d8c:	2303      	movs	r3, #3
 8000d8e:	e1a1      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d90:	4b2d      	ldr	r3, [pc, #180]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f003 0302 	and.w	r3, r3, #2
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d0f0      	beq.n	8000d7e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d9c:	4b2a      	ldr	r3, [pc, #168]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	695b      	ldr	r3, [r3, #20]
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	4927      	ldr	r1, [pc, #156]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000dac:	4313      	orrs	r3, r2
 8000dae:	600b      	str	r3, [r1, #0]
 8000db0:	e015      	b.n	8000dde <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000db2:	4b26      	ldr	r3, [pc, #152]	; (8000e4c <HAL_RCC_OscConfig+0x270>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000db8:	f7ff fc8a 	bl	80006d0 <HAL_GetTick>
 8000dbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dbe:	e008      	b.n	8000dd2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dc0:	f7ff fc86 	bl	80006d0 <HAL_GetTick>
 8000dc4:	4602      	mov	r2, r0
 8000dc6:	693b      	ldr	r3, [r7, #16]
 8000dc8:	1ad3      	subs	r3, r2, r3
 8000dca:	2b02      	cmp	r3, #2
 8000dcc:	d901      	bls.n	8000dd2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000dce:	2303      	movs	r3, #3
 8000dd0:	e180      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dd2:	4b1d      	ldr	r3, [pc, #116]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	f003 0302 	and.w	r3, r3, #2
 8000dda:	2b00      	cmp	r3, #0
 8000ddc:	d1f0      	bne.n	8000dc0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f003 0308 	and.w	r3, r3, #8
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d03a      	beq.n	8000e60 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	699b      	ldr	r3, [r3, #24]
 8000dee:	2b00      	cmp	r3, #0
 8000df0:	d019      	beq.n	8000e26 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000df2:	4b17      	ldr	r3, [pc, #92]	; (8000e50 <HAL_RCC_OscConfig+0x274>)
 8000df4:	2201      	movs	r2, #1
 8000df6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000df8:	f7ff fc6a 	bl	80006d0 <HAL_GetTick>
 8000dfc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000dfe:	e008      	b.n	8000e12 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e00:	f7ff fc66 	bl	80006d0 <HAL_GetTick>
 8000e04:	4602      	mov	r2, r0
 8000e06:	693b      	ldr	r3, [r7, #16]
 8000e08:	1ad3      	subs	r3, r2, r3
 8000e0a:	2b02      	cmp	r3, #2
 8000e0c:	d901      	bls.n	8000e12 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e0e:	2303      	movs	r3, #3
 8000e10:	e160      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e12:	4b0d      	ldr	r3, [pc, #52]	; (8000e48 <HAL_RCC_OscConfig+0x26c>)
 8000e14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e16:	f003 0302 	and.w	r3, r3, #2
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d0f0      	beq.n	8000e00 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e1e:	2001      	movs	r0, #1
 8000e20:	f000 faf4 	bl	800140c <RCC_Delay>
 8000e24:	e01c      	b.n	8000e60 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e26:	4b0a      	ldr	r3, [pc, #40]	; (8000e50 <HAL_RCC_OscConfig+0x274>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e2c:	f7ff fc50 	bl	80006d0 <HAL_GetTick>
 8000e30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e32:	e00f      	b.n	8000e54 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e34:	f7ff fc4c 	bl	80006d0 <HAL_GetTick>
 8000e38:	4602      	mov	r2, r0
 8000e3a:	693b      	ldr	r3, [r7, #16]
 8000e3c:	1ad3      	subs	r3, r2, r3
 8000e3e:	2b02      	cmp	r3, #2
 8000e40:	d908      	bls.n	8000e54 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e42:	2303      	movs	r3, #3
 8000e44:	e146      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
 8000e46:	bf00      	nop
 8000e48:	40021000 	.word	0x40021000
 8000e4c:	42420000 	.word	0x42420000
 8000e50:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e54:	4b92      	ldr	r3, [pc, #584]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000e56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e58:	f003 0302 	and.w	r3, r3, #2
 8000e5c:	2b00      	cmp	r3, #0
 8000e5e:	d1e9      	bne.n	8000e34 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 0304 	and.w	r3, r3, #4
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	f000 80a6 	beq.w	8000fba <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e72:	4b8b      	ldr	r3, [pc, #556]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000e74:	69db      	ldr	r3, [r3, #28]
 8000e76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d10d      	bne.n	8000e9a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e7e:	4b88      	ldr	r3, [pc, #544]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000e80:	69db      	ldr	r3, [r3, #28]
 8000e82:	4a87      	ldr	r2, [pc, #540]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000e84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e88:	61d3      	str	r3, [r2, #28]
 8000e8a:	4b85      	ldr	r3, [pc, #532]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000e8c:	69db      	ldr	r3, [r3, #28]
 8000e8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e92:	60bb      	str	r3, [r7, #8]
 8000e94:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e96:	2301      	movs	r3, #1
 8000e98:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000e9a:	4b82      	ldr	r3, [pc, #520]	; (80010a4 <HAL_RCC_OscConfig+0x4c8>)
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d118      	bne.n	8000ed8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ea6:	4b7f      	ldr	r3, [pc, #508]	; (80010a4 <HAL_RCC_OscConfig+0x4c8>)
 8000ea8:	681b      	ldr	r3, [r3, #0]
 8000eaa:	4a7e      	ldr	r2, [pc, #504]	; (80010a4 <HAL_RCC_OscConfig+0x4c8>)
 8000eac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000eb0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eb2:	f7ff fc0d 	bl	80006d0 <HAL_GetTick>
 8000eb6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000eb8:	e008      	b.n	8000ecc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eba:	f7ff fc09 	bl	80006d0 <HAL_GetTick>
 8000ebe:	4602      	mov	r2, r0
 8000ec0:	693b      	ldr	r3, [r7, #16]
 8000ec2:	1ad3      	subs	r3, r2, r3
 8000ec4:	2b64      	cmp	r3, #100	; 0x64
 8000ec6:	d901      	bls.n	8000ecc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e103      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ecc:	4b75      	ldr	r3, [pc, #468]	; (80010a4 <HAL_RCC_OscConfig+0x4c8>)
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d0f0      	beq.n	8000eba <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	68db      	ldr	r3, [r3, #12]
 8000edc:	2b01      	cmp	r3, #1
 8000ede:	d106      	bne.n	8000eee <HAL_RCC_OscConfig+0x312>
 8000ee0:	4b6f      	ldr	r3, [pc, #444]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000ee2:	6a1b      	ldr	r3, [r3, #32]
 8000ee4:	4a6e      	ldr	r2, [pc, #440]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000ee6:	f043 0301 	orr.w	r3, r3, #1
 8000eea:	6213      	str	r3, [r2, #32]
 8000eec:	e02d      	b.n	8000f4a <HAL_RCC_OscConfig+0x36e>
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	68db      	ldr	r3, [r3, #12]
 8000ef2:	2b00      	cmp	r3, #0
 8000ef4:	d10c      	bne.n	8000f10 <HAL_RCC_OscConfig+0x334>
 8000ef6:	4b6a      	ldr	r3, [pc, #424]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000ef8:	6a1b      	ldr	r3, [r3, #32]
 8000efa:	4a69      	ldr	r2, [pc, #420]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000efc:	f023 0301 	bic.w	r3, r3, #1
 8000f00:	6213      	str	r3, [r2, #32]
 8000f02:	4b67      	ldr	r3, [pc, #412]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f04:	6a1b      	ldr	r3, [r3, #32]
 8000f06:	4a66      	ldr	r2, [pc, #408]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f08:	f023 0304 	bic.w	r3, r3, #4
 8000f0c:	6213      	str	r3, [r2, #32]
 8000f0e:	e01c      	b.n	8000f4a <HAL_RCC_OscConfig+0x36e>
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	2b05      	cmp	r3, #5
 8000f16:	d10c      	bne.n	8000f32 <HAL_RCC_OscConfig+0x356>
 8000f18:	4b61      	ldr	r3, [pc, #388]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f1a:	6a1b      	ldr	r3, [r3, #32]
 8000f1c:	4a60      	ldr	r2, [pc, #384]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f1e:	f043 0304 	orr.w	r3, r3, #4
 8000f22:	6213      	str	r3, [r2, #32]
 8000f24:	4b5e      	ldr	r3, [pc, #376]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f26:	6a1b      	ldr	r3, [r3, #32]
 8000f28:	4a5d      	ldr	r2, [pc, #372]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6213      	str	r3, [r2, #32]
 8000f30:	e00b      	b.n	8000f4a <HAL_RCC_OscConfig+0x36e>
 8000f32:	4b5b      	ldr	r3, [pc, #364]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f34:	6a1b      	ldr	r3, [r3, #32]
 8000f36:	4a5a      	ldr	r2, [pc, #360]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f38:	f023 0301 	bic.w	r3, r3, #1
 8000f3c:	6213      	str	r3, [r2, #32]
 8000f3e:	4b58      	ldr	r3, [pc, #352]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f40:	6a1b      	ldr	r3, [r3, #32]
 8000f42:	4a57      	ldr	r2, [pc, #348]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f44:	f023 0304 	bic.w	r3, r3, #4
 8000f48:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	68db      	ldr	r3, [r3, #12]
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d015      	beq.n	8000f7e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f52:	f7ff fbbd 	bl	80006d0 <HAL_GetTick>
 8000f56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f58:	e00a      	b.n	8000f70 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f5a:	f7ff fbb9 	bl	80006d0 <HAL_GetTick>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	693b      	ldr	r3, [r7, #16]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f68:	4293      	cmp	r3, r2
 8000f6a:	d901      	bls.n	8000f70 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f6c:	2303      	movs	r3, #3
 8000f6e:	e0b1      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f70:	4b4b      	ldr	r3, [pc, #300]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f72:	6a1b      	ldr	r3, [r3, #32]
 8000f74:	f003 0302 	and.w	r3, r3, #2
 8000f78:	2b00      	cmp	r3, #0
 8000f7a:	d0ee      	beq.n	8000f5a <HAL_RCC_OscConfig+0x37e>
 8000f7c:	e014      	b.n	8000fa8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f7e:	f7ff fba7 	bl	80006d0 <HAL_GetTick>
 8000f82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f84:	e00a      	b.n	8000f9c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f86:	f7ff fba3 	bl	80006d0 <HAL_GetTick>
 8000f8a:	4602      	mov	r2, r0
 8000f8c:	693b      	ldr	r3, [r7, #16]
 8000f8e:	1ad3      	subs	r3, r2, r3
 8000f90:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f94:	4293      	cmp	r3, r2
 8000f96:	d901      	bls.n	8000f9c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000f98:	2303      	movs	r3, #3
 8000f9a:	e09b      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000f9c:	4b40      	ldr	r3, [pc, #256]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000f9e:	6a1b      	ldr	r3, [r3, #32]
 8000fa0:	f003 0302 	and.w	r3, r3, #2
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d1ee      	bne.n	8000f86 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fa8:	7dfb      	ldrb	r3, [r7, #23]
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d105      	bne.n	8000fba <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fae:	4b3c      	ldr	r3, [pc, #240]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000fb0:	69db      	ldr	r3, [r3, #28]
 8000fb2:	4a3b      	ldr	r2, [pc, #236]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000fb4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fb8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	69db      	ldr	r3, [r3, #28]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	f000 8087 	beq.w	80010d2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fc4:	4b36      	ldr	r3, [pc, #216]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	f003 030c 	and.w	r3, r3, #12
 8000fcc:	2b08      	cmp	r3, #8
 8000fce:	d061      	beq.n	8001094 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	69db      	ldr	r3, [r3, #28]
 8000fd4:	2b02      	cmp	r3, #2
 8000fd6:	d146      	bne.n	8001066 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000fd8:	4b33      	ldr	r3, [pc, #204]	; (80010a8 <HAL_RCC_OscConfig+0x4cc>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000fde:	f7ff fb77 	bl	80006d0 <HAL_GetTick>
 8000fe2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000fe4:	e008      	b.n	8000ff8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000fe6:	f7ff fb73 	bl	80006d0 <HAL_GetTick>
 8000fea:	4602      	mov	r2, r0
 8000fec:	693b      	ldr	r3, [r7, #16]
 8000fee:	1ad3      	subs	r3, r2, r3
 8000ff0:	2b02      	cmp	r3, #2
 8000ff2:	d901      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000ff4:	2303      	movs	r3, #3
 8000ff6:	e06d      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ff8:	4b29      	ldr	r3, [pc, #164]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001000:	2b00      	cmp	r3, #0
 8001002:	d1f0      	bne.n	8000fe6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	6a1b      	ldr	r3, [r3, #32]
 8001008:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800100c:	d108      	bne.n	8001020 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800100e:	4b24      	ldr	r3, [pc, #144]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8001010:	685b      	ldr	r3, [r3, #4]
 8001012:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	689b      	ldr	r3, [r3, #8]
 800101a:	4921      	ldr	r1, [pc, #132]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 800101c:	4313      	orrs	r3, r2
 800101e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001020:	4b1f      	ldr	r3, [pc, #124]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8001022:	685b      	ldr	r3, [r3, #4]
 8001024:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	6a19      	ldr	r1, [r3, #32]
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001030:	430b      	orrs	r3, r1
 8001032:	491b      	ldr	r1, [pc, #108]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8001034:	4313      	orrs	r3, r2
 8001036:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001038:	4b1b      	ldr	r3, [pc, #108]	; (80010a8 <HAL_RCC_OscConfig+0x4cc>)
 800103a:	2201      	movs	r2, #1
 800103c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800103e:	f7ff fb47 	bl	80006d0 <HAL_GetTick>
 8001042:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001044:	e008      	b.n	8001058 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001046:	f7ff fb43 	bl	80006d0 <HAL_GetTick>
 800104a:	4602      	mov	r2, r0
 800104c:	693b      	ldr	r3, [r7, #16]
 800104e:	1ad3      	subs	r3, r2, r3
 8001050:	2b02      	cmp	r3, #2
 8001052:	d901      	bls.n	8001058 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001054:	2303      	movs	r3, #3
 8001056:	e03d      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001058:	4b11      	ldr	r3, [pc, #68]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001060:	2b00      	cmp	r3, #0
 8001062:	d0f0      	beq.n	8001046 <HAL_RCC_OscConfig+0x46a>
 8001064:	e035      	b.n	80010d2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001066:	4b10      	ldr	r3, [pc, #64]	; (80010a8 <HAL_RCC_OscConfig+0x4cc>)
 8001068:	2200      	movs	r2, #0
 800106a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106c:	f7ff fb30 	bl	80006d0 <HAL_GetTick>
 8001070:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001072:	e008      	b.n	8001086 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001074:	f7ff fb2c 	bl	80006d0 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	1ad3      	subs	r3, r2, r3
 800107e:	2b02      	cmp	r3, #2
 8001080:	d901      	bls.n	8001086 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001082:	2303      	movs	r3, #3
 8001084:	e026      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001086:	4b06      	ldr	r3, [pc, #24]	; (80010a0 <HAL_RCC_OscConfig+0x4c4>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800108e:	2b00      	cmp	r3, #0
 8001090:	d1f0      	bne.n	8001074 <HAL_RCC_OscConfig+0x498>
 8001092:	e01e      	b.n	80010d2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	69db      	ldr	r3, [r3, #28]
 8001098:	2b01      	cmp	r3, #1
 800109a:	d107      	bne.n	80010ac <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800109c:	2301      	movs	r3, #1
 800109e:	e019      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
 80010a0:	40021000 	.word	0x40021000
 80010a4:	40007000 	.word	0x40007000
 80010a8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010ac:	4b0b      	ldr	r3, [pc, #44]	; (80010dc <HAL_RCC_OscConfig+0x500>)
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010b2:	68fb      	ldr	r3, [r7, #12]
 80010b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	6a1b      	ldr	r3, [r3, #32]
 80010bc:	429a      	cmp	r2, r3
 80010be:	d106      	bne.n	80010ce <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010c0:	68fb      	ldr	r3, [r7, #12]
 80010c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ca:	429a      	cmp	r2, r3
 80010cc:	d001      	beq.n	80010d2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80010ce:	2301      	movs	r3, #1
 80010d0:	e000      	b.n	80010d4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	40021000 	.word	0x40021000

080010e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
 80010e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d101      	bne.n	80010f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80010f0:	2301      	movs	r3, #1
 80010f2:	e0d0      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80010f4:	4b6a      	ldr	r3, [pc, #424]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	f003 0307 	and.w	r3, r3, #7
 80010fc:	683a      	ldr	r2, [r7, #0]
 80010fe:	429a      	cmp	r2, r3
 8001100:	d910      	bls.n	8001124 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001102:	4b67      	ldr	r3, [pc, #412]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001104:	681b      	ldr	r3, [r3, #0]
 8001106:	f023 0207 	bic.w	r2, r3, #7
 800110a:	4965      	ldr	r1, [pc, #404]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 800110c:	683b      	ldr	r3, [r7, #0]
 800110e:	4313      	orrs	r3, r2
 8001110:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001112:	4b63      	ldr	r3, [pc, #396]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	f003 0307 	and.w	r3, r3, #7
 800111a:	683a      	ldr	r2, [r7, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	d001      	beq.n	8001124 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001120:	2301      	movs	r3, #1
 8001122:	e0b8      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	f003 0302 	and.w	r3, r3, #2
 800112c:	2b00      	cmp	r3, #0
 800112e:	d020      	beq.n	8001172 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f003 0304 	and.w	r3, r3, #4
 8001138:	2b00      	cmp	r3, #0
 800113a:	d005      	beq.n	8001148 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800113c:	4b59      	ldr	r3, [pc, #356]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	4a58      	ldr	r2, [pc, #352]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001142:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001146:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0308 	and.w	r3, r3, #8
 8001150:	2b00      	cmp	r3, #0
 8001152:	d005      	beq.n	8001160 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001154:	4b53      	ldr	r3, [pc, #332]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	4a52      	ldr	r2, [pc, #328]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800115a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800115e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001160:	4b50      	ldr	r3, [pc, #320]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	689b      	ldr	r3, [r3, #8]
 800116c:	494d      	ldr	r1, [pc, #308]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800116e:	4313      	orrs	r3, r2
 8001170:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	f003 0301 	and.w	r3, r3, #1
 800117a:	2b00      	cmp	r3, #0
 800117c:	d040      	beq.n	8001200 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b01      	cmp	r3, #1
 8001184:	d107      	bne.n	8001196 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001186:	4b47      	ldr	r3, [pc, #284]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800118e:	2b00      	cmp	r3, #0
 8001190:	d115      	bne.n	80011be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e07f      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	685b      	ldr	r3, [r3, #4]
 800119a:	2b02      	cmp	r3, #2
 800119c:	d107      	bne.n	80011ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800119e:	4b41      	ldr	r3, [pc, #260]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d109      	bne.n	80011be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011aa:	2301      	movs	r3, #1
 80011ac:	e073      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011ae:	4b3d      	ldr	r3, [pc, #244]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 80011b0:	681b      	ldr	r3, [r3, #0]
 80011b2:	f003 0302 	and.w	r3, r3, #2
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d101      	bne.n	80011be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ba:	2301      	movs	r3, #1
 80011bc:	e06b      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011be:	4b39      	ldr	r3, [pc, #228]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 80011c0:	685b      	ldr	r3, [r3, #4]
 80011c2:	f023 0203 	bic.w	r2, r3, #3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	4936      	ldr	r1, [pc, #216]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 80011cc:	4313      	orrs	r3, r2
 80011ce:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011d0:	f7ff fa7e 	bl	80006d0 <HAL_GetTick>
 80011d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011d6:	e00a      	b.n	80011ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011d8:	f7ff fa7a 	bl	80006d0 <HAL_GetTick>
 80011dc:	4602      	mov	r2, r0
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011e6:	4293      	cmp	r3, r2
 80011e8:	d901      	bls.n	80011ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80011ea:	2303      	movs	r3, #3
 80011ec:	e053      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011ee:	4b2d      	ldr	r3, [pc, #180]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f003 020c 	and.w	r2, r3, #12
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	685b      	ldr	r3, [r3, #4]
 80011fa:	009b      	lsls	r3, r3, #2
 80011fc:	429a      	cmp	r2, r3
 80011fe:	d1eb      	bne.n	80011d8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001200:	4b27      	ldr	r3, [pc, #156]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f003 0307 	and.w	r3, r3, #7
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	429a      	cmp	r2, r3
 800120c:	d210      	bcs.n	8001230 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800120e:	4b24      	ldr	r3, [pc, #144]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f023 0207 	bic.w	r2, r3, #7
 8001216:	4922      	ldr	r1, [pc, #136]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	4313      	orrs	r3, r2
 800121c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800121e:	4b20      	ldr	r3, [pc, #128]	; (80012a0 <HAL_RCC_ClockConfig+0x1c0>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f003 0307 	and.w	r3, r3, #7
 8001226:	683a      	ldr	r2, [r7, #0]
 8001228:	429a      	cmp	r2, r3
 800122a:	d001      	beq.n	8001230 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e032      	b.n	8001296 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001230:	687b      	ldr	r3, [r7, #4]
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	f003 0304 	and.w	r3, r3, #4
 8001238:	2b00      	cmp	r3, #0
 800123a:	d008      	beq.n	800124e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800123c:	4b19      	ldr	r3, [pc, #100]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	68db      	ldr	r3, [r3, #12]
 8001248:	4916      	ldr	r1, [pc, #88]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800124a:	4313      	orrs	r3, r2
 800124c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	f003 0308 	and.w	r3, r3, #8
 8001256:	2b00      	cmp	r3, #0
 8001258:	d009      	beq.n	800126e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800125a:	4b12      	ldr	r3, [pc, #72]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	691b      	ldr	r3, [r3, #16]
 8001266:	00db      	lsls	r3, r3, #3
 8001268:	490e      	ldr	r1, [pc, #56]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 800126a:	4313      	orrs	r3, r2
 800126c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800126e:	f000 f821 	bl	80012b4 <HAL_RCC_GetSysClockFreq>
 8001272:	4602      	mov	r2, r0
 8001274:	4b0b      	ldr	r3, [pc, #44]	; (80012a4 <HAL_RCC_ClockConfig+0x1c4>)
 8001276:	685b      	ldr	r3, [r3, #4]
 8001278:	091b      	lsrs	r3, r3, #4
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	490a      	ldr	r1, [pc, #40]	; (80012a8 <HAL_RCC_ClockConfig+0x1c8>)
 8001280:	5ccb      	ldrb	r3, [r1, r3]
 8001282:	fa22 f303 	lsr.w	r3, r2, r3
 8001286:	4a09      	ldr	r2, [pc, #36]	; (80012ac <HAL_RCC_ClockConfig+0x1cc>)
 8001288:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800128a:	4b09      	ldr	r3, [pc, #36]	; (80012b0 <HAL_RCC_ClockConfig+0x1d0>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	4618      	mov	r0, r3
 8001290:	f7ff f900 	bl	8000494 <HAL_InitTick>

  return HAL_OK;
 8001294:	2300      	movs	r3, #0
}
 8001296:	4618      	mov	r0, r3
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	40022000 	.word	0x40022000
 80012a4:	40021000 	.word	0x40021000
 80012a8:	080050b8 	.word	0x080050b8
 80012ac:	20000000 	.word	0x20000000
 80012b0:	20000004 	.word	0x20000004

080012b4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012b4:	b490      	push	{r4, r7}
 80012b6:	b08a      	sub	sp, #40	; 0x28
 80012b8:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012ba:	4b29      	ldr	r3, [pc, #164]	; (8001360 <HAL_RCC_GetSysClockFreq+0xac>)
 80012bc:	1d3c      	adds	r4, r7, #4
 80012be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012c4:	f240 2301 	movw	r3, #513	; 0x201
 80012c8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012ca:	2300      	movs	r3, #0
 80012cc:	61fb      	str	r3, [r7, #28]
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
 80012d2:	2300      	movs	r3, #0
 80012d4:	627b      	str	r3, [r7, #36]	; 0x24
 80012d6:	2300      	movs	r3, #0
 80012d8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012da:	2300      	movs	r3, #0
 80012dc:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80012de:	4b21      	ldr	r3, [pc, #132]	; (8001364 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012e0:	685b      	ldr	r3, [r3, #4]
 80012e2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	f003 030c 	and.w	r3, r3, #12
 80012ea:	2b04      	cmp	r3, #4
 80012ec:	d002      	beq.n	80012f4 <HAL_RCC_GetSysClockFreq+0x40>
 80012ee:	2b08      	cmp	r3, #8
 80012f0:	d003      	beq.n	80012fa <HAL_RCC_GetSysClockFreq+0x46>
 80012f2:	e02b      	b.n	800134c <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80012f4:	4b1c      	ldr	r3, [pc, #112]	; (8001368 <HAL_RCC_GetSysClockFreq+0xb4>)
 80012f6:	623b      	str	r3, [r7, #32]
      break;
 80012f8:	e02b      	b.n	8001352 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80012fa:	69fb      	ldr	r3, [r7, #28]
 80012fc:	0c9b      	lsrs	r3, r3, #18
 80012fe:	f003 030f 	and.w	r3, r3, #15
 8001302:	3328      	adds	r3, #40	; 0x28
 8001304:	443b      	add	r3, r7
 8001306:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 800130a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800130c:	69fb      	ldr	r3, [r7, #28]
 800130e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001312:	2b00      	cmp	r3, #0
 8001314:	d012      	beq.n	800133c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001318:	685b      	ldr	r3, [r3, #4]
 800131a:	0c5b      	lsrs	r3, r3, #17
 800131c:	f003 0301 	and.w	r3, r3, #1
 8001320:	3328      	adds	r3, #40	; 0x28
 8001322:	443b      	add	r3, r7
 8001324:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001328:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800132a:	697b      	ldr	r3, [r7, #20]
 800132c:	4a0e      	ldr	r2, [pc, #56]	; (8001368 <HAL_RCC_GetSysClockFreq+0xb4>)
 800132e:	fb03 f202 	mul.w	r2, r3, r2
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	fbb2 f3f3 	udiv	r3, r2, r3
 8001338:	627b      	str	r3, [r7, #36]	; 0x24
 800133a:	e004      	b.n	8001346 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	4a0b      	ldr	r2, [pc, #44]	; (800136c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001340:	fb02 f303 	mul.w	r3, r2, r3
 8001344:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001346:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001348:	623b      	str	r3, [r7, #32]
      break;
 800134a:	e002      	b.n	8001352 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800134c:	4b06      	ldr	r3, [pc, #24]	; (8001368 <HAL_RCC_GetSysClockFreq+0xb4>)
 800134e:	623b      	str	r3, [r7, #32]
      break;
 8001350:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001352:	6a3b      	ldr	r3, [r7, #32]
}
 8001354:	4618      	mov	r0, r3
 8001356:	3728      	adds	r7, #40	; 0x28
 8001358:	46bd      	mov	sp, r7
 800135a:	bc90      	pop	{r4, r7}
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	08004fe4 	.word	0x08004fe4
 8001364:	40021000 	.word	0x40021000
 8001368:	007a1200 	.word	0x007a1200
 800136c:	003d0900 	.word	0x003d0900

08001370 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001374:	4b02      	ldr	r3, [pc, #8]	; (8001380 <HAL_RCC_GetHCLKFreq+0x10>)
 8001376:	681b      	ldr	r3, [r3, #0]
}
 8001378:	4618      	mov	r0, r3
 800137a:	46bd      	mov	sp, r7
 800137c:	bc80      	pop	{r7}
 800137e:	4770      	bx	lr
 8001380:	20000000 	.word	0x20000000

08001384 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001388:	f7ff fff2 	bl	8001370 <HAL_RCC_GetHCLKFreq>
 800138c:	4602      	mov	r2, r0
 800138e:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001390:	685b      	ldr	r3, [r3, #4]
 8001392:	0a1b      	lsrs	r3, r3, #8
 8001394:	f003 0307 	and.w	r3, r3, #7
 8001398:	4903      	ldr	r1, [pc, #12]	; (80013a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800139a:	5ccb      	ldrb	r3, [r1, r3]
 800139c:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40021000 	.word	0x40021000
 80013a8:	080050c8 	.word	0x080050c8

080013ac <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80013ac:	b480      	push	{r7}
 80013ae:	b083      	sub	sp, #12
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
 80013b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	220f      	movs	r2, #15
 80013ba:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80013bc:	4b11      	ldr	r3, [pc, #68]	; (8001404 <HAL_RCC_GetClockConfig+0x58>)
 80013be:	685b      	ldr	r3, [r3, #4]
 80013c0:	f003 0203 	and.w	r2, r3, #3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80013c8:	4b0e      	ldr	r3, [pc, #56]	; (8001404 <HAL_RCC_GetClockConfig+0x58>)
 80013ca:	685b      	ldr	r3, [r3, #4]
 80013cc:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80013d4:	4b0b      	ldr	r3, [pc, #44]	; (8001404 <HAL_RCC_GetClockConfig+0x58>)
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 80013e0:	4b08      	ldr	r3, [pc, #32]	; (8001404 <HAL_RCC_GetClockConfig+0x58>)
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	08db      	lsrs	r3, r3, #3
 80013e6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80013ee:	4b06      	ldr	r3, [pc, #24]	; (8001408 <HAL_RCC_GetClockConfig+0x5c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f003 0207 	and.w	r2, r3, #7
 80013f6:	683b      	ldr	r3, [r7, #0]
 80013f8:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 80013fa:	bf00      	nop
 80013fc:	370c      	adds	r7, #12
 80013fe:	46bd      	mov	sp, r7
 8001400:	bc80      	pop	{r7}
 8001402:	4770      	bx	lr
 8001404:	40021000 	.word	0x40021000
 8001408:	40022000 	.word	0x40022000

0800140c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800140c:	b480      	push	{r7}
 800140e:	b085      	sub	sp, #20
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001414:	4b0a      	ldr	r3, [pc, #40]	; (8001440 <RCC_Delay+0x34>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	4a0a      	ldr	r2, [pc, #40]	; (8001444 <RCC_Delay+0x38>)
 800141a:	fba2 2303 	umull	r2, r3, r2, r3
 800141e:	0a5b      	lsrs	r3, r3, #9
 8001420:	687a      	ldr	r2, [r7, #4]
 8001422:	fb02 f303 	mul.w	r3, r2, r3
 8001426:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001428:	bf00      	nop
  }
  while (Delay --);
 800142a:	68fb      	ldr	r3, [r7, #12]
 800142c:	1e5a      	subs	r2, r3, #1
 800142e:	60fa      	str	r2, [r7, #12]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d1f9      	bne.n	8001428 <RCC_Delay+0x1c>
}
 8001434:	bf00      	nop
 8001436:	bf00      	nop
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr
 8001440:	20000000 	.word	0x20000000
 8001444:	10624dd3 	.word	0x10624dd3

08001448 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	2b00      	cmp	r3, #0
 8001454:	d101      	bne.n	800145a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001456:	2301      	movs	r3, #1
 8001458:	e01d      	b.n	8001496 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001460:	b2db      	uxtb	r3, r3
 8001462:	2b00      	cmp	r3, #0
 8001464:	d106      	bne.n	8001474 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	2200      	movs	r2, #0
 800146a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800146e:	6878      	ldr	r0, [r7, #4]
 8001470:	f000 f815 	bl	800149e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	2202      	movs	r2, #2
 8001478:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	3304      	adds	r3, #4
 8001484:	4619      	mov	r1, r3
 8001486:	4610      	mov	r0, r2
 8001488:	f000 f962 	bl	8001750 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	2201      	movs	r2, #1
 8001490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001494:	2300      	movs	r3, #0
}
 8001496:	4618      	mov	r0, r3
 8001498:	3708      	adds	r7, #8
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800149e:	b480      	push	{r7}
 80014a0:	b083      	sub	sp, #12
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80014a6:	bf00      	nop
 80014a8:	370c      	adds	r7, #12
 80014aa:	46bd      	mov	sp, r7
 80014ac:	bc80      	pop	{r7}
 80014ae:	4770      	bx	lr

080014b0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80014b0:	b480      	push	{r7}
 80014b2:	b085      	sub	sp, #20
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	681b      	ldr	r3, [r3, #0]
 80014bc:	68da      	ldr	r2, [r3, #12]
 80014be:	687b      	ldr	r3, [r7, #4]
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	f042 0201 	orr.w	r2, r2, #1
 80014c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	f003 0307 	and.w	r3, r3, #7
 80014d2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80014d4:	68fb      	ldr	r3, [r7, #12]
 80014d6:	2b06      	cmp	r3, #6
 80014d8:	d007      	beq.n	80014ea <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	681a      	ldr	r2, [r3, #0]
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f042 0201 	orr.w	r2, r2, #1
 80014e8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80014ea:	2300      	movs	r3, #0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	3714      	adds	r7, #20
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bc80      	pop	{r7}
 80014f4:	4770      	bx	lr

080014f6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80014f6:	b580      	push	{r7, lr}
 80014f8:	b082      	sub	sp, #8
 80014fa:	af00      	add	r7, sp, #0
 80014fc:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	691b      	ldr	r3, [r3, #16]
 8001504:	f003 0302 	and.w	r3, r3, #2
 8001508:	2b02      	cmp	r3, #2
 800150a:	d122      	bne.n	8001552 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	68db      	ldr	r3, [r3, #12]
 8001512:	f003 0302 	and.w	r3, r3, #2
 8001516:	2b02      	cmp	r3, #2
 8001518:	d11b      	bne.n	8001552 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	f06f 0202 	mvn.w	r2, #2
 8001522:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2201      	movs	r2, #1
 8001528:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	699b      	ldr	r3, [r3, #24]
 8001530:	f003 0303 	and.w	r3, r3, #3
 8001534:	2b00      	cmp	r3, #0
 8001536:	d003      	beq.n	8001540 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001538:	6878      	ldr	r0, [r7, #4]
 800153a:	f000 f8ed 	bl	8001718 <HAL_TIM_IC_CaptureCallback>
 800153e:	e005      	b.n	800154c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001540:	6878      	ldr	r0, [r7, #4]
 8001542:	f000 f8e0 	bl	8001706 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001546:	6878      	ldr	r0, [r7, #4]
 8001548:	f000 f8ef 	bl	800172a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2200      	movs	r2, #0
 8001550:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	691b      	ldr	r3, [r3, #16]
 8001558:	f003 0304 	and.w	r3, r3, #4
 800155c:	2b04      	cmp	r3, #4
 800155e:	d122      	bne.n	80015a6 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	68db      	ldr	r3, [r3, #12]
 8001566:	f003 0304 	and.w	r3, r3, #4
 800156a:	2b04      	cmp	r3, #4
 800156c:	d11b      	bne.n	80015a6 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f06f 0204 	mvn.w	r2, #4
 8001576:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2202      	movs	r2, #2
 800157c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	699b      	ldr	r3, [r3, #24]
 8001584:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001588:	2b00      	cmp	r3, #0
 800158a:	d003      	beq.n	8001594 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800158c:	6878      	ldr	r0, [r7, #4]
 800158e:	f000 f8c3 	bl	8001718 <HAL_TIM_IC_CaptureCallback>
 8001592:	e005      	b.n	80015a0 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 f8b6 	bl	8001706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f000 f8c5 	bl	800172a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2200      	movs	r2, #0
 80015a4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	691b      	ldr	r3, [r3, #16]
 80015ac:	f003 0308 	and.w	r3, r3, #8
 80015b0:	2b08      	cmp	r3, #8
 80015b2:	d122      	bne.n	80015fa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	68db      	ldr	r3, [r3, #12]
 80015ba:	f003 0308 	and.w	r3, r3, #8
 80015be:	2b08      	cmp	r3, #8
 80015c0:	d11b      	bne.n	80015fa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f06f 0208 	mvn.w	r2, #8
 80015ca:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80015cc:	687b      	ldr	r3, [r7, #4]
 80015ce:	2204      	movs	r2, #4
 80015d0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	681b      	ldr	r3, [r3, #0]
 80015d6:	69db      	ldr	r3, [r3, #28]
 80015d8:	f003 0303 	and.w	r3, r3, #3
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d003      	beq.n	80015e8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80015e0:	6878      	ldr	r0, [r7, #4]
 80015e2:	f000 f899 	bl	8001718 <HAL_TIM_IC_CaptureCallback>
 80015e6:	e005      	b.n	80015f4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80015e8:	6878      	ldr	r0, [r7, #4]
 80015ea:	f000 f88c 	bl	8001706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f000 f89b 	bl	800172a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2200      	movs	r2, #0
 80015f8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	691b      	ldr	r3, [r3, #16]
 8001600:	f003 0310 	and.w	r3, r3, #16
 8001604:	2b10      	cmp	r3, #16
 8001606:	d122      	bne.n	800164e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	68db      	ldr	r3, [r3, #12]
 800160e:	f003 0310 	and.w	r3, r3, #16
 8001612:	2b10      	cmp	r3, #16
 8001614:	d11b      	bne.n	800164e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f06f 0210 	mvn.w	r2, #16
 800161e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	2208      	movs	r2, #8
 8001624:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	69db      	ldr	r3, [r3, #28]
 800162c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001630:	2b00      	cmp	r3, #0
 8001632:	d003      	beq.n	800163c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001634:	6878      	ldr	r0, [r7, #4]
 8001636:	f000 f86f 	bl	8001718 <HAL_TIM_IC_CaptureCallback>
 800163a:	e005      	b.n	8001648 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800163c:	6878      	ldr	r0, [r7, #4]
 800163e:	f000 f862 	bl	8001706 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f000 f871 	bl	800172a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	2200      	movs	r2, #0
 800164c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	f003 0301 	and.w	r3, r3, #1
 8001658:	2b01      	cmp	r3, #1
 800165a:	d10e      	bne.n	800167a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	68db      	ldr	r3, [r3, #12]
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	2b01      	cmp	r3, #1
 8001668:	d107      	bne.n	800167a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	f06f 0201 	mvn.w	r2, #1
 8001672:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f7fe fed5 	bl	8000424 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	691b      	ldr	r3, [r3, #16]
 8001680:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001684:	2b80      	cmp	r3, #128	; 0x80
 8001686:	d10e      	bne.n	80016a6 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	68db      	ldr	r3, [r3, #12]
 800168e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001692:	2b80      	cmp	r3, #128	; 0x80
 8001694:	d107      	bne.n	80016a6 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800169e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80016a0:	6878      	ldr	r0, [r7, #4]
 80016a2:	f000 f8c0 	bl	8001826 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	691b      	ldr	r3, [r3, #16]
 80016ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016b0:	2b40      	cmp	r3, #64	; 0x40
 80016b2:	d10e      	bne.n	80016d2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	68db      	ldr	r3, [r3, #12]
 80016ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80016be:	2b40      	cmp	r3, #64	; 0x40
 80016c0:	d107      	bne.n	80016d2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80016ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80016cc:	6878      	ldr	r0, [r7, #4]
 80016ce:	f000 f835 	bl	800173c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	691b      	ldr	r3, [r3, #16]
 80016d8:	f003 0320 	and.w	r3, r3, #32
 80016dc:	2b20      	cmp	r3, #32
 80016de:	d10e      	bne.n	80016fe <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	f003 0320 	and.w	r3, r3, #32
 80016ea:	2b20      	cmp	r3, #32
 80016ec:	d107      	bne.n	80016fe <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	f06f 0220 	mvn.w	r2, #32
 80016f6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80016f8:	6878      	ldr	r0, [r7, #4]
 80016fa:	f000 f88b 	bl	8001814 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80016fe:	bf00      	nop
 8001700:	3708      	adds	r7, #8
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}

08001706 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001706:	b480      	push	{r7}
 8001708:	b083      	sub	sp, #12
 800170a:	af00      	add	r7, sp, #0
 800170c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800170e:	bf00      	nop
 8001710:	370c      	adds	r7, #12
 8001712:	46bd      	mov	sp, r7
 8001714:	bc80      	pop	{r7}
 8001716:	4770      	bx	lr

08001718 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001718:	b480      	push	{r7}
 800171a:	b083      	sub	sp, #12
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001720:	bf00      	nop
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr

0800172a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800172a:	b480      	push	{r7}
 800172c:	b083      	sub	sp, #12
 800172e:	af00      	add	r7, sp, #0
 8001730:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	bc80      	pop	{r7}
 800173a:	4770      	bx	lr

0800173c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001744:	bf00      	nop
 8001746:	370c      	adds	r7, #12
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr
	...

08001750 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001750:	b480      	push	{r7}
 8001752:	b085      	sub	sp, #20
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
 8001758:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	4a29      	ldr	r2, [pc, #164]	; (8001808 <TIM_Base_SetConfig+0xb8>)
 8001764:	4293      	cmp	r3, r2
 8001766:	d00b      	beq.n	8001780 <TIM_Base_SetConfig+0x30>
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800176e:	d007      	beq.n	8001780 <TIM_Base_SetConfig+0x30>
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	4a26      	ldr	r2, [pc, #152]	; (800180c <TIM_Base_SetConfig+0xbc>)
 8001774:	4293      	cmp	r3, r2
 8001776:	d003      	beq.n	8001780 <TIM_Base_SetConfig+0x30>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	4a25      	ldr	r2, [pc, #148]	; (8001810 <TIM_Base_SetConfig+0xc0>)
 800177c:	4293      	cmp	r3, r2
 800177e:	d108      	bne.n	8001792 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001780:	68fb      	ldr	r3, [r7, #12]
 8001782:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001786:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	68fa      	ldr	r2, [r7, #12]
 800178e:	4313      	orrs	r3, r2
 8001790:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	4a1c      	ldr	r2, [pc, #112]	; (8001808 <TIM_Base_SetConfig+0xb8>)
 8001796:	4293      	cmp	r3, r2
 8001798:	d00b      	beq.n	80017b2 <TIM_Base_SetConfig+0x62>
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80017a0:	d007      	beq.n	80017b2 <TIM_Base_SetConfig+0x62>
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	4a19      	ldr	r2, [pc, #100]	; (800180c <TIM_Base_SetConfig+0xbc>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d003      	beq.n	80017b2 <TIM_Base_SetConfig+0x62>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	4a18      	ldr	r2, [pc, #96]	; (8001810 <TIM_Base_SetConfig+0xc0>)
 80017ae:	4293      	cmp	r3, r2
 80017b0:	d108      	bne.n	80017c4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80017b2:	68fb      	ldr	r3, [r7, #12]
 80017b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80017b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	68db      	ldr	r3, [r3, #12]
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80017ca:	683b      	ldr	r3, [r7, #0]
 80017cc:	695b      	ldr	r3, [r3, #20]
 80017ce:	4313      	orrs	r3, r2
 80017d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	68fa      	ldr	r2, [r7, #12]
 80017d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	689a      	ldr	r2, [r3, #8]
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80017e0:	683b      	ldr	r3, [r7, #0]
 80017e2:	681a      	ldr	r2, [r3, #0]
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	4a07      	ldr	r2, [pc, #28]	; (8001808 <TIM_Base_SetConfig+0xb8>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d103      	bne.n	80017f8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80017f0:	683b      	ldr	r3, [r7, #0]
 80017f2:	691a      	ldr	r2, [r3, #16]
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2201      	movs	r2, #1
 80017fc:	615a      	str	r2, [r3, #20]
}
 80017fe:	bf00      	nop
 8001800:	3714      	adds	r7, #20
 8001802:	46bd      	mov	sp, r7
 8001804:	bc80      	pop	{r7}
 8001806:	4770      	bx	lr
 8001808:	40012c00 	.word	0x40012c00
 800180c:	40000400 	.word	0x40000400
 8001810:	40000800 	.word	0x40000800

08001814 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001814:	b480      	push	{r7}
 8001816:	b083      	sub	sp, #12
 8001818:	af00      	add	r7, sp, #0
 800181a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800181c:	bf00      	nop
 800181e:	370c      	adds	r7, #12
 8001820:	46bd      	mov	sp, r7
 8001822:	bc80      	pop	{r7}
 8001824:	4770      	bx	lr

08001826 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8001826:	b480      	push	{r7}
 8001828:	b083      	sub	sp, #12
 800182a:	af00      	add	r7, sp, #0
 800182c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800182e:	bf00      	nop
 8001830:	370c      	adds	r7, #12
 8001832:	46bd      	mov	sp, r7
 8001834:	bc80      	pop	{r7}
 8001836:	4770      	bx	lr

08001838 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	f103 0208 	add.w	r2, r3, #8
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	f04f 32ff 	mov.w	r2, #4294967295
 8001850:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f103 0208 	add.w	r2, r3, #8
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	f103 0208 	add.w	r2, r3, #8
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800186c:	bf00      	nop
 800186e:	370c      	adds	r7, #12
 8001870:	46bd      	mov	sp, r7
 8001872:	bc80      	pop	{r7}
 8001874:	4770      	bx	lr

08001876 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001876:	b480      	push	{r7}
 8001878:	b083      	sub	sp, #12
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	2200      	movs	r2, #0
 8001882:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8001884:	bf00      	nop
 8001886:	370c      	adds	r7, #12
 8001888:	46bd      	mov	sp, r7
 800188a:	bc80      	pop	{r7}
 800188c:	4770      	bx	lr

0800188e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 800188e:	b480      	push	{r7}
 8001890:	b085      	sub	sp, #20
 8001892:	af00      	add	r7, sp, #0
 8001894:	6078      	str	r0, [r7, #4]
 8001896:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 800189e:	683b      	ldr	r3, [r7, #0]
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	689a      	ldr	r2, [r3, #8]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	689b      	ldr	r3, [r3, #8]
 80018b0:	683a      	ldr	r2, [r7, #0]
 80018b2:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80018ba:	683b      	ldr	r3, [r7, #0]
 80018bc:	687a      	ldr	r2, [r7, #4]
 80018be:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	1c5a      	adds	r2, r3, #1
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	601a      	str	r2, [r3, #0]
}
 80018ca:	bf00      	nop
 80018cc:	3714      	adds	r7, #20
 80018ce:	46bd      	mov	sp, r7
 80018d0:	bc80      	pop	{r7}
 80018d2:	4770      	bx	lr

080018d4 <uxListRemove>:
    ( pxList->uxNumberOfItems )++;
}
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80018d4:	b480      	push	{r7}
 80018d6:	b085      	sub	sp, #20
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	691b      	ldr	r3, [r3, #16]
 80018e0:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	685b      	ldr	r3, [r3, #4]
 80018e6:	687a      	ldr	r2, [r7, #4]
 80018e8:	6892      	ldr	r2, [r2, #8]
 80018ea:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	689b      	ldr	r3, [r3, #8]
 80018f0:	687a      	ldr	r2, [r7, #4]
 80018f2:	6852      	ldr	r2, [r2, #4]
 80018f4:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d103      	bne.n	8001908 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	689a      	ldr	r2, [r3, #8]
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	2200      	movs	r2, #0
 800190c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	1e5a      	subs	r2, r3, #1
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	681b      	ldr	r3, [r3, #0]
}
 800191c:	4618      	mov	r0, r3
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	bc80      	pop	{r7}
 8001924:	4770      	bx	lr

08001926 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8001926:	b580      	push	{r7, lr}
 8001928:	b08c      	sub	sp, #48	; 0x30
 800192a:	af04      	add	r7, sp, #16
 800192c:	60f8      	str	r0, [r7, #12]
 800192e:	60b9      	str	r1, [r7, #8]
 8001930:	603b      	str	r3, [r7, #0]
 8001932:	4613      	mov	r3, r2
 8001934:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8001936:	88fb      	ldrh	r3, [r7, #6]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4618      	mov	r0, r3
 800193c:	f000 fe56 	bl	80025ec <pvPortMalloc>
 8001940:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 8001942:	697b      	ldr	r3, [r7, #20]
 8001944:	2b00      	cmp	r3, #0
 8001946:	d00e      	beq.n	8001966 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8001948:	2060      	movs	r0, #96	; 0x60
 800194a:	f000 fe4f 	bl	80025ec <pvPortMalloc>
 800194e:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 8001950:	69fb      	ldr	r3, [r7, #28]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d003      	beq.n	800195e <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 8001956:	69fb      	ldr	r3, [r7, #28]
 8001958:	697a      	ldr	r2, [r7, #20]
 800195a:	631a      	str	r2, [r3, #48]	; 0x30
 800195c:	e005      	b.n	800196a <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 800195e:	6978      	ldr	r0, [r7, #20]
 8001960:	f000 ff24 	bl	80027ac <vPortFree>
 8001964:	e001      	b.n	800196a <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 8001966:	2300      	movs	r3, #0
 8001968:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d013      	beq.n	8001998 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001970:	88fa      	ldrh	r2, [r7, #6]
 8001972:	2300      	movs	r3, #0
 8001974:	9303      	str	r3, [sp, #12]
 8001976:	69fb      	ldr	r3, [r7, #28]
 8001978:	9302      	str	r3, [sp, #8]
 800197a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800197c:	9301      	str	r3, [sp, #4]
 800197e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001980:	9300      	str	r3, [sp, #0]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	68b9      	ldr	r1, [r7, #8]
 8001986:	68f8      	ldr	r0, [r7, #12]
 8001988:	f000 f80e 	bl	80019a8 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 800198c:	69f8      	ldr	r0, [r7, #28]
 800198e:	f000 f8a1 	bl	8001ad4 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8001992:	2301      	movs	r3, #1
 8001994:	61bb      	str	r3, [r7, #24]
 8001996:	e002      	b.n	800199e <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8001998:	f04f 33ff 	mov.w	r3, #4294967295
 800199c:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 800199e:	69bb      	ldr	r3, [r7, #24]
    }
 80019a0:	4618      	mov	r0, r3
 80019a2:	3720      	adds	r7, #32
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}

080019a8 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 80019a8:	b580      	push	{r7, lr}
 80019aa:	b088      	sub	sp, #32
 80019ac:	af00      	add	r7, sp, #0
 80019ae:	60f8      	str	r0, [r7, #12]
 80019b0:	60b9      	str	r1, [r7, #8]
 80019b2:	607a      	str	r2, [r7, #4]
 80019b4:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80019b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019b8:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	461a      	mov	r2, r3
 80019c0:	21a5      	movs	r1, #165	; 0xa5
 80019c2:	f003 fadb 	bl	8004f7c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80019c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80019d0:	3b01      	subs	r3, #1
 80019d2:	009b      	lsls	r3, r3, #2
 80019d4:	4413      	add	r3, r2
 80019d6:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80019d8:	69bb      	ldr	r3, [r7, #24]
 80019da:	f023 0307 	bic.w	r3, r3, #7
 80019de:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80019e0:	69bb      	ldr	r3, [r7, #24]
 80019e2:	f003 0307 	and.w	r3, r3, #7
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d00a      	beq.n	8001a00 <prvInitialiseNewTask+0x58>
        __asm volatile
 80019ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80019ee:	f383 8811 	msr	BASEPRI, r3
 80019f2:	f3bf 8f6f 	isb	sy
 80019f6:	f3bf 8f4f 	dsb	sy
 80019fa:	617b      	str	r3, [r7, #20]
    }
 80019fc:	bf00      	nop
 80019fe:	e7fe      	b.n	80019fe <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d01f      	beq.n	8001a46 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a06:	2300      	movs	r3, #0
 8001a08:	61fb      	str	r3, [r7, #28]
 8001a0a:	e012      	b.n	8001a32 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	69fb      	ldr	r3, [r7, #28]
 8001a10:	4413      	add	r3, r2
 8001a12:	7819      	ldrb	r1, [r3, #0]
 8001a14:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a16:	69fb      	ldr	r3, [r7, #28]
 8001a18:	4413      	add	r3, r2
 8001a1a:	3334      	adds	r3, #52	; 0x34
 8001a1c:	460a      	mov	r2, r1
 8001a1e:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8001a20:	68ba      	ldr	r2, [r7, #8]
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	4413      	add	r3, r2
 8001a26:	781b      	ldrb	r3, [r3, #0]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d006      	beq.n	8001a3a <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8001a2c:	69fb      	ldr	r3, [r7, #28]
 8001a2e:	3301      	adds	r3, #1
 8001a30:	61fb      	str	r3, [r7, #28]
 8001a32:	69fb      	ldr	r3, [r7, #28]
 8001a34:	2b13      	cmp	r3, #19
 8001a36:	d9e9      	bls.n	8001a0c <prvInitialiseNewTask+0x64>
 8001a38:	e000      	b.n	8001a3c <prvInitialiseNewTask+0x94>
            {
                break;
 8001a3a:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8001a3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a3e:	2200      	movs	r2, #0
 8001a40:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
 8001a44:	e003      	b.n	8001a4e <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8001a46:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a48:	2200      	movs	r2, #0
 8001a4a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8001a4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a50:	2b04      	cmp	r3, #4
 8001a52:	d901      	bls.n	8001a58 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8001a54:	2304      	movs	r3, #4
 8001a56:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8001a58:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a5c:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 8001a5e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a60:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001a62:	651a      	str	r2, [r3, #80]	; 0x50
            pxNewTCB->uxMutexesHeld = 0;
 8001a64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a66:	2200      	movs	r2, #0
 8001a68:	655a      	str	r2, [r3, #84]	; 0x54
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8001a6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a6c:	3304      	adds	r3, #4
 8001a6e:	4618      	mov	r0, r3
 8001a70:	f7ff ff01 	bl	8001876 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8001a74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a76:	3318      	adds	r3, #24
 8001a78:	4618      	mov	r0, r3
 8001a7a:	f7ff fefc 	bl	8001876 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8001a7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a80:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a82:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001a84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a86:	f1c3 0205 	rsb	r2, r3, #5
 8001a8a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a8c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8001a8e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a90:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001a92:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 8001a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a96:	3358      	adds	r3, #88	; 0x58
 8001a98:	2204      	movs	r2, #4
 8001a9a:	2100      	movs	r1, #0
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f003 fa6d 	bl	8004f7c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8001aa2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aa4:	335c      	adds	r3, #92	; 0x5c
 8001aa6:	2201      	movs	r2, #1
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f003 fa66 	bl	8004f7c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8001ab0:	683a      	ldr	r2, [r7, #0]
 8001ab2:	68f9      	ldr	r1, [r7, #12]
 8001ab4:	69b8      	ldr	r0, [r7, #24]
 8001ab6:	f000 fb47 	bl	8002148 <pxPortInitialiseStack>
 8001aba:	4602      	mov	r2, r0
 8001abc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001abe:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 8001ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d002      	beq.n	8001acc <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8001ac6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ac8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001aca:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001acc:	bf00      	nop
 8001ace:	3720      	adds	r7, #32
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	bd80      	pop	{r7, pc}

08001ad4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8001ad4:	b5b0      	push	{r4, r5, r7, lr}
 8001ad6:	b084      	sub	sp, #16
 8001ad8:	af02      	add	r7, sp, #8
 8001ada:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 8001adc:	f000 fc7e 	bl	80023dc <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8001ae0:	4b35      	ldr	r3, [pc, #212]	; (8001bb8 <prvAddNewTaskToReadyList+0xe4>)
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	4a34      	ldr	r2, [pc, #208]	; (8001bb8 <prvAddNewTaskToReadyList+0xe4>)
 8001ae8:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 8001aea:	4b34      	ldr	r3, [pc, #208]	; (8001bbc <prvAddNewTaskToReadyList+0xe8>)
 8001aec:	681b      	ldr	r3, [r3, #0]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d109      	bne.n	8001b06 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8001af2:	4a32      	ldr	r2, [pc, #200]	; (8001bbc <prvAddNewTaskToReadyList+0xe8>)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8001af8:	4b2f      	ldr	r3, [pc, #188]	; (8001bb8 <prvAddNewTaskToReadyList+0xe4>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2b01      	cmp	r3, #1
 8001afe:	d110      	bne.n	8001b22 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8001b00:	f000 fa8a 	bl	8002018 <prvInitialiseTaskLists>
 8001b04:	e00d      	b.n	8001b22 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8001b06:	4b2e      	ldr	r3, [pc, #184]	; (8001bc0 <prvAddNewTaskToReadyList+0xec>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d109      	bne.n	8001b22 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8001b0e:	4b2b      	ldr	r3, [pc, #172]	; (8001bbc <prvAddNewTaskToReadyList+0xe8>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b18:	429a      	cmp	r2, r3
 8001b1a:	d802      	bhi.n	8001b22 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 8001b1c:	4a27      	ldr	r2, [pc, #156]	; (8001bbc <prvAddNewTaskToReadyList+0xe8>)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8001b22:	4b28      	ldr	r3, [pc, #160]	; (8001bc4 <prvAddNewTaskToReadyList+0xf0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	3301      	adds	r3, #1
 8001b28:	4a26      	ldr	r2, [pc, #152]	; (8001bc4 <prvAddNewTaskToReadyList+0xf0>)
 8001b2a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8001b2c:	4b25      	ldr	r3, [pc, #148]	; (8001bc4 <prvAddNewTaskToReadyList+0xf0>)
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	649a      	str	r2, [r3, #72]	; 0x48
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d016      	beq.n	8001b68 <prvAddNewTaskToReadyList+0x94>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f002 ff9b 	bl	8004a78 <SEGGER_SYSVIEW_OnTaskCreate>
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	f103 0134 	add.w	r1, r3, #52	; 0x34
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b52:	461d      	mov	r5, r3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	461c      	mov	r4, r3
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5e:	1ae3      	subs	r3, r4, r3
 8001b60:	9300      	str	r3, [sp, #0]
 8001b62:	462b      	mov	r3, r5
 8001b64:	f000 ffee 	bl	8002b44 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f003 f808 	bl	8004b80 <SEGGER_SYSVIEW_OnTaskStartReady>
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b74:	2201      	movs	r2, #1
 8001b76:	409a      	lsls	r2, r3
 8001b78:	4b13      	ldr	r3, [pc, #76]	; (8001bc8 <prvAddNewTaskToReadyList+0xf4>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4313      	orrs	r3, r2
 8001b7e:	4a12      	ldr	r2, [pc, #72]	; (8001bc8 <prvAddNewTaskToReadyList+0xf4>)
 8001b80:	6013      	str	r3, [r2, #0]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b86:	4613      	mov	r3, r2
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4413      	add	r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	4a0f      	ldr	r2, [pc, #60]	; (8001bcc <prvAddNewTaskToReadyList+0xf8>)
 8001b90:	441a      	add	r2, r3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	3304      	adds	r3, #4
 8001b96:	4619      	mov	r1, r3
 8001b98:	4610      	mov	r0, r2
 8001b9a:	f7ff fe78 	bl	800188e <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 8001b9e:	f000 fc4d 	bl	800243c <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8001ba2:	4b07      	ldr	r3, [pc, #28]	; (8001bc0 <prvAddNewTaskToReadyList+0xec>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <prvAddNewTaskToReadyList+0xda>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8001baa:	4b04      	ldr	r3, [pc, #16]	; (8001bbc <prvAddNewTaskToReadyList+0xe8>)
 8001bac:	681b      	ldr	r3, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001bae:	bf00      	nop
 8001bb0:	3708      	adds	r7, #8
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	20000154 	.word	0x20000154
 8001bbc:	2000007c 	.word	0x2000007c
 8001bc0:	20000160 	.word	0x20000160
 8001bc4:	20000170 	.word	0x20000170
 8001bc8:	2000015c 	.word	0x2000015c
 8001bcc:	20000080 	.word	0x20000080

08001bd0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b086      	sub	sp, #24
 8001bd4:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 8001bd6:	4b24      	ldr	r3, [pc, #144]	; (8001c68 <vTaskStartScheduler+0x98>)
 8001bd8:	9301      	str	r3, [sp, #4]
 8001bda:	2300      	movs	r3, #0
 8001bdc:	9300      	str	r3, [sp, #0]
 8001bde:	2300      	movs	r3, #0
 8001be0:	2282      	movs	r2, #130	; 0x82
 8001be2:	4922      	ldr	r1, [pc, #136]	; (8001c6c <vTaskStartScheduler+0x9c>)
 8001be4:	4822      	ldr	r0, [pc, #136]	; (8001c70 <vTaskStartScheduler+0xa0>)
 8001be6:	f7ff fe9e 	bl	8001926 <xTaskCreate>
 8001bea:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8001bec:	68fb      	ldr	r3, [r7, #12]
 8001bee:	2b01      	cmp	r3, #1
 8001bf0:	d124      	bne.n	8001c3c <vTaskStartScheduler+0x6c>
        __asm volatile
 8001bf2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001bf6:	f383 8811 	msr	BASEPRI, r3
 8001bfa:	f3bf 8f6f 	isb	sy
 8001bfe:	f3bf 8f4f 	dsb	sy
 8001c02:	60bb      	str	r3, [r7, #8]
    }
 8001c04:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 8001c06:	4b1b      	ldr	r3, [pc, #108]	; (8001c74 <vTaskStartScheduler+0xa4>)
 8001c08:	f04f 32ff 	mov.w	r2, #4294967295
 8001c0c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8001c0e:	4b1a      	ldr	r3, [pc, #104]	; (8001c78 <vTaskStartScheduler+0xa8>)
 8001c10:	2201      	movs	r2, #1
 8001c12:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8001c14:	4b19      	ldr	r3, [pc, #100]	; (8001c7c <vTaskStartScheduler+0xac>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8001c1a:	4b19      	ldr	r3, [pc, #100]	; (8001c80 <vTaskStartScheduler+0xb0>)
 8001c1c:	681a      	ldr	r2, [r3, #0]
 8001c1e:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <vTaskStartScheduler+0x98>)
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d102      	bne.n	8001c2c <vTaskStartScheduler+0x5c>
 8001c26:	f002 ff0b 	bl	8004a40 <SEGGER_SYSVIEW_OnIdle>
 8001c2a:	e004      	b.n	8001c36 <vTaskStartScheduler+0x66>
 8001c2c:	4b14      	ldr	r3, [pc, #80]	; (8001c80 <vTaskStartScheduler+0xb0>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	4618      	mov	r0, r3
 8001c32:	f002 ff63 	bl	8004afc <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8001c36:	f000 fb09 	bl	800224c <xPortStartScheduler>
 8001c3a:	e00e      	b.n	8001c5a <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8001c3c:	68fb      	ldr	r3, [r7, #12]
 8001c3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c42:	d10a      	bne.n	8001c5a <vTaskStartScheduler+0x8a>
        __asm volatile
 8001c44:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c48:	f383 8811 	msr	BASEPRI, r3
 8001c4c:	f3bf 8f6f 	isb	sy
 8001c50:	f3bf 8f4f 	dsb	sy
 8001c54:	607b      	str	r3, [r7, #4]
    }
 8001c56:	bf00      	nop
 8001c58:	e7fe      	b.n	8001c58 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	; (8001c84 <vTaskStartScheduler+0xb4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
}
 8001c5e:	bf00      	nop
 8001c60:	3710      	adds	r7, #16
 8001c62:	46bd      	mov	sp, r7
 8001c64:	bd80      	pop	{r7, pc}
 8001c66:	bf00      	nop
 8001c68:	20000178 	.word	0x20000178
 8001c6c:	08004ff4 	.word	0x08004ff4
 8001c70:	08001ff5 	.word	0x08001ff5
 8001c74:	20000174 	.word	0x20000174
 8001c78:	20000160 	.word	0x20000160
 8001c7c:	20000158 	.word	0x20000158
 8001c80:	2000007c 	.word	0x2000007c
 8001c84:	2000000c 	.word	0x2000000c

08001c88 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8001c8c:	4b04      	ldr	r3, [pc, #16]	; (8001ca0 <vTaskSuspendAll+0x18>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	3301      	adds	r3, #1
 8001c92:	4a03      	ldr	r2, [pc, #12]	; (8001ca0 <vTaskSuspendAll+0x18>)
 8001c94:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr
 8001c9e:	bf00      	nop
 8001ca0:	2000017c 	.word	0x2000017c

08001ca4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b084      	sub	sp, #16
 8001ca8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	607b      	str	r3, [r7, #4]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 8001cb2:	4b3d      	ldr	r3, [pc, #244]	; (8001da8 <xTaskResumeAll+0x104>)
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d10a      	bne.n	8001cd0 <xTaskResumeAll+0x2c>
        __asm volatile
 8001cba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001cbe:	f383 8811 	msr	BASEPRI, r3
 8001cc2:	f3bf 8f6f 	isb	sy
 8001cc6:	f3bf 8f4f 	dsb	sy
 8001cca:	603b      	str	r3, [r7, #0]
    }
 8001ccc:	bf00      	nop
 8001cce:	e7fe      	b.n	8001cce <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 8001cd0:	f000 fb84 	bl	80023dc <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 8001cd4:	4b34      	ldr	r3, [pc, #208]	; (8001da8 <xTaskResumeAll+0x104>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	3b01      	subs	r3, #1
 8001cda:	4a33      	ldr	r2, [pc, #204]	; (8001da8 <xTaskResumeAll+0x104>)
 8001cdc:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001cde:	4b32      	ldr	r3, [pc, #200]	; (8001da8 <xTaskResumeAll+0x104>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d159      	bne.n	8001d9a <xTaskResumeAll+0xf6>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8001ce6:	4b31      	ldr	r3, [pc, #196]	; (8001dac <xTaskResumeAll+0x108>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d055      	beq.n	8001d9a <xTaskResumeAll+0xf6>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001cee:	e032      	b.n	8001d56 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001cf0:	4b2f      	ldr	r3, [pc, #188]	; (8001db0 <xTaskResumeAll+0x10c>)
 8001cf2:	68db      	ldr	r3, [r3, #12]
 8001cf4:	68db      	ldr	r3, [r3, #12]
 8001cf6:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001cf8:	68fb      	ldr	r3, [r7, #12]
 8001cfa:	3318      	adds	r3, #24
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f7ff fde9 	bl	80018d4 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	3304      	adds	r3, #4
 8001d06:	4618      	mov	r0, r3
 8001d08:	f7ff fde4 	bl	80018d4 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f002 ff36 	bl	8004b80 <SEGGER_SYSVIEW_OnTaskStartReady>
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d18:	2201      	movs	r2, #1
 8001d1a:	409a      	lsls	r2, r3
 8001d1c:	4b25      	ldr	r3, [pc, #148]	; (8001db4 <xTaskResumeAll+0x110>)
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4313      	orrs	r3, r2
 8001d22:	4a24      	ldr	r2, [pc, #144]	; (8001db4 <xTaskResumeAll+0x110>)
 8001d24:	6013      	str	r3, [r2, #0]
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	009b      	lsls	r3, r3, #2
 8001d2e:	4413      	add	r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	4a21      	ldr	r2, [pc, #132]	; (8001db8 <xTaskResumeAll+0x114>)
 8001d34:	441a      	add	r2, r3
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	3304      	adds	r3, #4
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	4610      	mov	r0, r2
 8001d3e:	f7ff fda6 	bl	800188e <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8001d42:	68fb      	ldr	r3, [r7, #12]
 8001d44:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001d46:	4b1d      	ldr	r3, [pc, #116]	; (8001dbc <xTaskResumeAll+0x118>)
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d302      	bcc.n	8001d56 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 8001d50:	4b1b      	ldr	r3, [pc, #108]	; (8001dc0 <xTaskResumeAll+0x11c>)
 8001d52:	2201      	movs	r2, #1
 8001d54:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8001d56:	4b16      	ldr	r3, [pc, #88]	; (8001db0 <xTaskResumeAll+0x10c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d1c8      	bne.n	8001cf0 <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d001      	beq.n	8001d68 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8001d64:	f000 f9d6 	bl	8002114 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8001d68:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <xTaskResumeAll+0x120>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	60bb      	str	r3, [r7, #8]

                    if( xPendedCounts > ( TickType_t ) 0U )
 8001d6e:	68bb      	ldr	r3, [r7, #8]
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d010      	beq.n	8001d96 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8001d74:	f000 f83a 	bl	8001dec <xTaskIncrementTick>
 8001d78:	4603      	mov	r3, r0
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d002      	beq.n	8001d84 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 8001d7e:	4b10      	ldr	r3, [pc, #64]	; (8001dc0 <xTaskResumeAll+0x11c>)
 8001d80:	2201      	movs	r2, #1
 8001d82:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8001d84:	68bb      	ldr	r3, [r7, #8]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	60bb      	str	r3, [r7, #8]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8001d8a:	68bb      	ldr	r3, [r7, #8]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1f1      	bne.n	8001d74 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 8001d90:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <xTaskResumeAll+0x120>)
 8001d92:	2200      	movs	r2, #0
 8001d94:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8001d96:	4b0a      	ldr	r3, [pc, #40]	; (8001dc0 <xTaskResumeAll+0x11c>)
 8001d98:	681b      	ldr	r3, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 8001d9a:	f000 fb4f 	bl	800243c <vPortExitCritical>

    return xAlreadyYielded;
 8001d9e:	687b      	ldr	r3, [r7, #4]
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	3710      	adds	r7, #16
 8001da4:	46bd      	mov	sp, r7
 8001da6:	bd80      	pop	{r7, pc}
 8001da8:	2000017c 	.word	0x2000017c
 8001dac:	20000154 	.word	0x20000154
 8001db0:	20000114 	.word	0x20000114
 8001db4:	2000015c 	.word	0x2000015c
 8001db8:	20000080 	.word	0x20000080
 8001dbc:	2000007c 	.word	0x2000007c
 8001dc0:	20000168 	.word	0x20000168
 8001dc4:	20000164 	.word	0x20000164

08001dc8 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	b082      	sub	sp, #8
 8001dcc:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001dce:	f000 fbcf 	bl	8002570 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8001dd6:	4b04      	ldr	r3, [pc, #16]	; (8001de8 <xTaskGetTickCountFromISR+0x20>)
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 8001ddc:	683b      	ldr	r3, [r7, #0]
}
 8001dde:	4618      	mov	r0, r3
 8001de0:	3708      	adds	r7, #8
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bd80      	pop	{r7, pc}
 8001de6:	bf00      	nop
 8001de8:	20000158 	.word	0x20000158

08001dec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8001dec:	b580      	push	{r7, lr}
 8001dee:	b086      	sub	sp, #24
 8001df0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8001df2:	2300      	movs	r3, #0
 8001df4:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8001df6:	4b41      	ldr	r3, [pc, #260]	; (8001efc <xTaskIncrementTick+0x110>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2b00      	cmp	r3, #0
 8001dfc:	d173      	bne.n	8001ee6 <xTaskIncrementTick+0xfa>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8001dfe:	4b40      	ldr	r3, [pc, #256]	; (8001f00 <xTaskIncrementTick+0x114>)
 8001e00:	681b      	ldr	r3, [r3, #0]
 8001e02:	3301      	adds	r3, #1
 8001e04:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8001e06:	4a3e      	ldr	r2, [pc, #248]	; (8001f00 <xTaskIncrementTick+0x114>)
 8001e08:	693b      	ldr	r3, [r7, #16]
 8001e0a:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8001e0c:	693b      	ldr	r3, [r7, #16]
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d120      	bne.n	8001e54 <xTaskIncrementTick+0x68>
        {
            taskSWITCH_DELAYED_LISTS();
 8001e12:	4b3c      	ldr	r3, [pc, #240]	; (8001f04 <xTaskIncrementTick+0x118>)
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d00a      	beq.n	8001e32 <xTaskIncrementTick+0x46>
        __asm volatile
 8001e1c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001e20:	f383 8811 	msr	BASEPRI, r3
 8001e24:	f3bf 8f6f 	isb	sy
 8001e28:	f3bf 8f4f 	dsb	sy
 8001e2c:	603b      	str	r3, [r7, #0]
    }
 8001e2e:	bf00      	nop
 8001e30:	e7fe      	b.n	8001e30 <xTaskIncrementTick+0x44>
 8001e32:	4b34      	ldr	r3, [pc, #208]	; (8001f04 <xTaskIncrementTick+0x118>)
 8001e34:	681b      	ldr	r3, [r3, #0]
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	4b33      	ldr	r3, [pc, #204]	; (8001f08 <xTaskIncrementTick+0x11c>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a31      	ldr	r2, [pc, #196]	; (8001f04 <xTaskIncrementTick+0x118>)
 8001e3e:	6013      	str	r3, [r2, #0]
 8001e40:	4a31      	ldr	r2, [pc, #196]	; (8001f08 <xTaskIncrementTick+0x11c>)
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	6013      	str	r3, [r2, #0]
 8001e46:	4b31      	ldr	r3, [pc, #196]	; (8001f0c <xTaskIncrementTick+0x120>)
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	3301      	adds	r3, #1
 8001e4c:	4a2f      	ldr	r2, [pc, #188]	; (8001f0c <xTaskIncrementTick+0x120>)
 8001e4e:	6013      	str	r3, [r2, #0]
 8001e50:	f000 f960 	bl	8002114 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8001e54:	4b2e      	ldr	r3, [pc, #184]	; (8001f10 <xTaskIncrementTick+0x124>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	693a      	ldr	r2, [r7, #16]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d348      	bcc.n	8001ef0 <xTaskIncrementTick+0x104>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001e5e:	4b29      	ldr	r3, [pc, #164]	; (8001f04 <xTaskIncrementTick+0x118>)
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d104      	bne.n	8001e72 <xTaskIncrementTick+0x86>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8001e68:	4b29      	ldr	r3, [pc, #164]	; (8001f10 <xTaskIncrementTick+0x124>)
 8001e6a:	f04f 32ff 	mov.w	r2, #4294967295
 8001e6e:	601a      	str	r2, [r3, #0]
                    break;
 8001e70:	e03e      	b.n	8001ef0 <xTaskIncrementTick+0x104>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001e72:	4b24      	ldr	r3, [pc, #144]	; (8001f04 <xTaskIncrementTick+0x118>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	68db      	ldr	r3, [r3, #12]
 8001e7a:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d203      	bcs.n	8001e92 <xTaskIncrementTick+0xa6>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8001e8a:	4a21      	ldr	r2, [pc, #132]	; (8001f10 <xTaskIncrementTick+0x124>)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8001e90:	e02e      	b.n	8001ef0 <xTaskIncrementTick+0x104>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8001e92:	68bb      	ldr	r3, [r7, #8]
 8001e94:	3304      	adds	r3, #4
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fd1c 	bl	80018d4 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ea0:	2b00      	cmp	r3, #0
 8001ea2:	d004      	beq.n	8001eae <xTaskIncrementTick+0xc2>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8001ea4:	68bb      	ldr	r3, [r7, #8]
 8001ea6:	3318      	adds	r3, #24
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f7ff fd13 	bl	80018d4 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8001eae:	68bb      	ldr	r3, [r7, #8]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f002 fe65 	bl	8004b80 <SEGGER_SYSVIEW_OnTaskStartReady>
 8001eb6:	68bb      	ldr	r3, [r7, #8]
 8001eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001eba:	2201      	movs	r2, #1
 8001ebc:	409a      	lsls	r2, r3
 8001ebe:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <xTaskIncrementTick+0x128>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4313      	orrs	r3, r2
 8001ec4:	4a13      	ldr	r2, [pc, #76]	; (8001f14 <xTaskIncrementTick+0x128>)
 8001ec6:	6013      	str	r3, [r2, #0]
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	009b      	lsls	r3, r3, #2
 8001ed4:	4a10      	ldr	r2, [pc, #64]	; (8001f18 <xTaskIncrementTick+0x12c>)
 8001ed6:	441a      	add	r2, r3
 8001ed8:	68bb      	ldr	r3, [r7, #8]
 8001eda:	3304      	adds	r3, #4
 8001edc:	4619      	mov	r1, r3
 8001ede:	4610      	mov	r0, r2
 8001ee0:	f7ff fcd5 	bl	800188e <vListInsertEnd>
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8001ee4:	e7bb      	b.n	8001e5e <xTaskIncrementTick+0x72>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 8001ee6:	4b0d      	ldr	r3, [pc, #52]	; (8001f1c <xTaskIncrementTick+0x130>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	3301      	adds	r3, #1
 8001eec:	4a0b      	ldr	r2, [pc, #44]	; (8001f1c <xTaskIncrementTick+0x130>)
 8001eee:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8001ef0:	697b      	ldr	r3, [r7, #20]
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3718      	adds	r7, #24
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	2000017c 	.word	0x2000017c
 8001f00:	20000158 	.word	0x20000158
 8001f04:	2000010c 	.word	0x2000010c
 8001f08:	20000110 	.word	0x20000110
 8001f0c:	2000016c 	.word	0x2000016c
 8001f10:	20000174 	.word	0x20000174
 8001f14:	2000015c 	.word	0x2000015c
 8001f18:	20000080 	.word	0x20000080
 8001f1c:	20000164 	.word	0x20000164

08001f20 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8001f26:	4b2d      	ldr	r3, [pc, #180]	; (8001fdc <vTaskSwitchContext+0xbc>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d003      	beq.n	8001f36 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8001f2e:	4b2c      	ldr	r3, [pc, #176]	; (8001fe0 <vTaskSwitchContext+0xc0>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8001f34:	e04d      	b.n	8001fd2 <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8001f36:	4b2a      	ldr	r3, [pc, #168]	; (8001fe0 <vTaskSwitchContext+0xc0>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8001f3c:	4b29      	ldr	r3, [pc, #164]	; (8001fe4 <vTaskSwitchContext+0xc4>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	fab3 f383 	clz	r3, r3
 8001f48:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8001f4a:	7afb      	ldrb	r3, [r7, #11]
 8001f4c:	f1c3 031f 	rsb	r3, r3, #31
 8001f50:	617b      	str	r3, [r7, #20]
 8001f52:	4925      	ldr	r1, [pc, #148]	; (8001fe8 <vTaskSwitchContext+0xc8>)
 8001f54:	697a      	ldr	r2, [r7, #20]
 8001f56:	4613      	mov	r3, r2
 8001f58:	009b      	lsls	r3, r3, #2
 8001f5a:	4413      	add	r3, r2
 8001f5c:	009b      	lsls	r3, r3, #2
 8001f5e:	440b      	add	r3, r1
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d10a      	bne.n	8001f7c <vTaskSwitchContext+0x5c>
        __asm volatile
 8001f66:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001f6a:	f383 8811 	msr	BASEPRI, r3
 8001f6e:	f3bf 8f6f 	isb	sy
 8001f72:	f3bf 8f4f 	dsb	sy
 8001f76:	607b      	str	r3, [r7, #4]
    }
 8001f78:	bf00      	nop
 8001f7a:	e7fe      	b.n	8001f7a <vTaskSwitchContext+0x5a>
 8001f7c:	697a      	ldr	r2, [r7, #20]
 8001f7e:	4613      	mov	r3, r2
 8001f80:	009b      	lsls	r3, r3, #2
 8001f82:	4413      	add	r3, r2
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	4a18      	ldr	r2, [pc, #96]	; (8001fe8 <vTaskSwitchContext+0xc8>)
 8001f88:	4413      	add	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	685a      	ldr	r2, [r3, #4]
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	605a      	str	r2, [r3, #4]
 8001f96:	693b      	ldr	r3, [r7, #16]
 8001f98:	685a      	ldr	r2, [r3, #4]
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	3308      	adds	r3, #8
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d104      	bne.n	8001fac <vTaskSwitchContext+0x8c>
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	685b      	ldr	r3, [r3, #4]
 8001fa6:	685a      	ldr	r2, [r3, #4]
 8001fa8:	693b      	ldr	r3, [r7, #16]
 8001faa:	605a      	str	r2, [r3, #4]
 8001fac:	693b      	ldr	r3, [r7, #16]
 8001fae:	685b      	ldr	r3, [r3, #4]
 8001fb0:	68db      	ldr	r3, [r3, #12]
 8001fb2:	4a0e      	ldr	r2, [pc, #56]	; (8001fec <vTaskSwitchContext+0xcc>)
 8001fb4:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8001fb6:	4b0d      	ldr	r3, [pc, #52]	; (8001fec <vTaskSwitchContext+0xcc>)
 8001fb8:	681a      	ldr	r2, [r3, #0]
 8001fba:	4b0d      	ldr	r3, [pc, #52]	; (8001ff0 <vTaskSwitchContext+0xd0>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d102      	bne.n	8001fc8 <vTaskSwitchContext+0xa8>
 8001fc2:	f002 fd3d 	bl	8004a40 <SEGGER_SYSVIEW_OnIdle>
}
 8001fc6:	e004      	b.n	8001fd2 <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <vTaskSwitchContext+0xcc>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f002 fd95 	bl	8004afc <SEGGER_SYSVIEW_OnTaskStartExec>
}
 8001fd2:	bf00      	nop
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
 8001fda:	bf00      	nop
 8001fdc:	2000017c 	.word	0x2000017c
 8001fe0:	20000168 	.word	0x20000168
 8001fe4:	2000015c 	.word	0x2000015c
 8001fe8:	20000080 	.word	0x20000080
 8001fec:	2000007c 	.word	0x2000007c
 8001ff0:	20000178 	.word	0x20000178

08001ff4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	b082      	sub	sp, #8
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8001ffc:	f000 f84c 	bl	8002098 <prvCheckTasksWaitingTermination>
            {
                /* If we are not using preemption we keep forcing a task switch to
                 * see if any other task has become available.  If we are using
                 * preemption we don't need to do this as any task becoming available
                 * will automatically get the processor anyway. */
                taskYIELD();
 8002000:	4b04      	ldr	r3, [pc, #16]	; (8002014 <prvIdleTask+0x20>)
 8002002:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	f3bf 8f4f 	dsb	sy
 800200c:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 8002010:	e7f4      	b.n	8001ffc <prvIdleTask+0x8>
 8002012:	bf00      	nop
 8002014:	e000ed04 	.word	0xe000ed04

08002018 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002018:	b580      	push	{r7, lr}
 800201a:	b082      	sub	sp, #8
 800201c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800201e:	2300      	movs	r3, #0
 8002020:	607b      	str	r3, [r7, #4]
 8002022:	e00c      	b.n	800203e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	4613      	mov	r3, r2
 8002028:	009b      	lsls	r3, r3, #2
 800202a:	4413      	add	r3, r2
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4a12      	ldr	r2, [pc, #72]	; (8002078 <prvInitialiseTaskLists+0x60>)
 8002030:	4413      	add	r3, r2
 8002032:	4618      	mov	r0, r3
 8002034:	f7ff fc00 	bl	8001838 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	3301      	adds	r3, #1
 800203c:	607b      	str	r3, [r7, #4]
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	2b04      	cmp	r3, #4
 8002042:	d9ef      	bls.n	8002024 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002044:	480d      	ldr	r0, [pc, #52]	; (800207c <prvInitialiseTaskLists+0x64>)
 8002046:	f7ff fbf7 	bl	8001838 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800204a:	480d      	ldr	r0, [pc, #52]	; (8002080 <prvInitialiseTaskLists+0x68>)
 800204c:	f7ff fbf4 	bl	8001838 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002050:	480c      	ldr	r0, [pc, #48]	; (8002084 <prvInitialiseTaskLists+0x6c>)
 8002052:	f7ff fbf1 	bl	8001838 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 8002056:	480c      	ldr	r0, [pc, #48]	; (8002088 <prvInitialiseTaskLists+0x70>)
 8002058:	f7ff fbee 	bl	8001838 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 800205c:	480b      	ldr	r0, [pc, #44]	; (800208c <prvInitialiseTaskLists+0x74>)
 800205e:	f7ff fbeb 	bl	8001838 <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002062:	4b0b      	ldr	r3, [pc, #44]	; (8002090 <prvInitialiseTaskLists+0x78>)
 8002064:	4a05      	ldr	r2, [pc, #20]	; (800207c <prvInitialiseTaskLists+0x64>)
 8002066:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8002068:	4b0a      	ldr	r3, [pc, #40]	; (8002094 <prvInitialiseTaskLists+0x7c>)
 800206a:	4a05      	ldr	r2, [pc, #20]	; (8002080 <prvInitialiseTaskLists+0x68>)
 800206c:	601a      	str	r2, [r3, #0]
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	20000080 	.word	0x20000080
 800207c:	200000e4 	.word	0x200000e4
 8002080:	200000f8 	.word	0x200000f8
 8002084:	20000114 	.word	0x20000114
 8002088:	20000128 	.word	0x20000128
 800208c:	20000140 	.word	0x20000140
 8002090:	2000010c 	.word	0x2000010c
 8002094:	20000110 	.word	0x20000110

08002098 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800209e:	e019      	b.n	80020d4 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80020a0:	f000 f99c 	bl	80023dc <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80020a4:	4b10      	ldr	r3, [pc, #64]	; (80020e8 <prvCheckTasksWaitingTermination+0x50>)
 80020a6:	68db      	ldr	r3, [r3, #12]
 80020a8:	68db      	ldr	r3, [r3, #12]
 80020aa:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	3304      	adds	r3, #4
 80020b0:	4618      	mov	r0, r3
 80020b2:	f7ff fc0f 	bl	80018d4 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 80020b6:	4b0d      	ldr	r3, [pc, #52]	; (80020ec <prvCheckTasksWaitingTermination+0x54>)
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	3b01      	subs	r3, #1
 80020bc:	4a0b      	ldr	r2, [pc, #44]	; (80020ec <prvCheckTasksWaitingTermination+0x54>)
 80020be:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 80020c0:	4b0b      	ldr	r3, [pc, #44]	; (80020f0 <prvCheckTasksWaitingTermination+0x58>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	3b01      	subs	r3, #1
 80020c6:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <prvCheckTasksWaitingTermination+0x58>)
 80020c8:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 80020ca:	f000 f9b7 	bl	800243c <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f810 	bl	80020f4 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80020d4:	4b06      	ldr	r3, [pc, #24]	; (80020f0 <prvCheckTasksWaitingTermination+0x58>)
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1e1      	bne.n	80020a0 <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 80020dc:	bf00      	nop
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000128 	.word	0x20000128
 80020ec:	20000154 	.word	0x20000154
 80020f0:	2000013c 	.word	0x2000013c

080020f4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b082      	sub	sp, #8
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002100:	4618      	mov	r0, r3
 8002102:	f000 fb53 	bl	80027ac <vPortFree>
                vPortFree( pxTCB );
 8002106:	6878      	ldr	r0, [r7, #4]
 8002108:	f000 fb50 	bl	80027ac <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800210c:	bf00      	nop
 800210e:	3708      	adds	r7, #8
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002114:	b480      	push	{r7}
 8002116:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002118:	4b09      	ldr	r3, [pc, #36]	; (8002140 <prvResetNextTaskUnblockTime+0x2c>)
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	2b00      	cmp	r3, #0
 8002120:	d104      	bne.n	800212c <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002122:	4b08      	ldr	r3, [pc, #32]	; (8002144 <prvResetNextTaskUnblockTime+0x30>)
 8002124:	f04f 32ff 	mov.w	r2, #4294967295
 8002128:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800212a:	e005      	b.n	8002138 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800212c:	4b04      	ldr	r3, [pc, #16]	; (8002140 <prvResetNextTaskUnblockTime+0x2c>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	68db      	ldr	r3, [r3, #12]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4a03      	ldr	r2, [pc, #12]	; (8002144 <prvResetNextTaskUnblockTime+0x30>)
 8002136:	6013      	str	r3, [r2, #0]
}
 8002138:	bf00      	nop
 800213a:	46bd      	mov	sp, r7
 800213c:	bc80      	pop	{r7}
 800213e:	4770      	bx	lr
 8002140:	2000010c 	.word	0x2000010c
 8002144:	20000174 	.word	0x20000174

08002148 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002148:	b480      	push	{r7}
 800214a:	b085      	sub	sp, #20
 800214c:	af00      	add	r7, sp, #0
 800214e:	60f8      	str	r0, [r7, #12]
 8002150:	60b9      	str	r1, [r7, #8]
 8002152:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */
    pxTopOfStack--;                                                      /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	3b04      	subs	r3, #4
 8002158:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002160:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002162:	68fb      	ldr	r3, [r7, #12]
 8002164:	3b04      	subs	r3, #4
 8002166:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002168:	68bb      	ldr	r3, [r7, #8]
 800216a:	f023 0201 	bic.w	r2, r3, #1
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	3b04      	subs	r3, #4
 8002176:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002178:	4a08      	ldr	r2, [pc, #32]	; (800219c <pxPortInitialiseStack+0x54>)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 5;                                                   /* R12, R3, R2 and R1. */
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	3b14      	subs	r3, #20
 8002182:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters;                        /* R0 */
 8002184:	687a      	ldr	r2, [r7, #4]
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	601a      	str	r2, [r3, #0]
    pxTopOfStack -= 8;                                                   /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	3b20      	subs	r3, #32
 800218e:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002190:	68fb      	ldr	r3, [r7, #12]
}
 8002192:	4618      	mov	r0, r3
 8002194:	3714      	adds	r7, #20
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr
 800219c:	080021a1 	.word	0x080021a1

080021a0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80021a0:	b480      	push	{r7}
 80021a2:	b085      	sub	sp, #20
 80021a4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0UL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80021aa:	4b12      	ldr	r3, [pc, #72]	; (80021f4 <prvTaskExitError+0x54>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021b2:	d00a      	beq.n	80021ca <prvTaskExitError+0x2a>
        __asm volatile
 80021b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021b8:	f383 8811 	msr	BASEPRI, r3
 80021bc:	f3bf 8f6f 	isb	sy
 80021c0:	f3bf 8f4f 	dsb	sy
 80021c4:	60fb      	str	r3, [r7, #12]
    }
 80021c6:	bf00      	nop
 80021c8:	e7fe      	b.n	80021c8 <prvTaskExitError+0x28>
        __asm volatile
 80021ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80021ce:	f383 8811 	msr	BASEPRI, r3
 80021d2:	f3bf 8f6f 	isb	sy
 80021d6:	f3bf 8f4f 	dsb	sy
 80021da:	60bb      	str	r3, [r7, #8]
    }
 80021dc:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80021de:	bf00      	nop
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d0fc      	beq.n	80021e0 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80021e6:	bf00      	nop
 80021e8:	bf00      	nop
 80021ea:	3714      	adds	r7, #20
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bc80      	pop	{r7}
 80021f0:	4770      	bx	lr
 80021f2:	bf00      	nop
 80021f4:	20000010 	.word	0x20000010
	...

08002200 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002200:	4b07      	ldr	r3, [pc, #28]	; (8002220 <pxCurrentTCBConst2>)
 8002202:	6819      	ldr	r1, [r3, #0]
 8002204:	6808      	ldr	r0, [r1, #0]
 8002206:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 800220a:	f380 8809 	msr	PSP, r0
 800220e:	f3bf 8f6f 	isb	sy
 8002212:	f04f 0000 	mov.w	r0, #0
 8002216:	f380 8811 	msr	BASEPRI, r0
 800221a:	f04e 0e0d 	orr.w	lr, lr, #13
 800221e:	4770      	bx	lr

08002220 <pxCurrentTCBConst2>:
 8002220:	2000007c 	.word	0x2000007c
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002224:	bf00      	nop
 8002226:	bf00      	nop

08002228 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
    __asm volatile (
 8002228:	4806      	ldr	r0, [pc, #24]	; (8002244 <prvPortStartFirstTask+0x1c>)
 800222a:	6800      	ldr	r0, [r0, #0]
 800222c:	6800      	ldr	r0, [r0, #0]
 800222e:	f380 8808 	msr	MSP, r0
 8002232:	b662      	cpsie	i
 8002234:	b661      	cpsie	f
 8002236:	f3bf 8f4f 	dsb	sy
 800223a:	f3bf 8f6f 	isb	sy
 800223e:	df00      	svc	0
 8002240:	bf00      	nop
 8002242:	0000      	.short	0x0000
 8002244:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002248:	bf00      	nop
 800224a:	bf00      	nop

0800224c <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002252:	4b32      	ldr	r3, [pc, #200]	; (800231c <xPortStartScheduler+0xd0>)
 8002254:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	781b      	ldrb	r3, [r3, #0]
 800225a:	b2db      	uxtb	r3, r3
 800225c:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	22ff      	movs	r2, #255	; 0xff
 8002262:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	781b      	ldrb	r3, [r3, #0]
 8002268:	b2db      	uxtb	r3, r3
 800226a:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800226c:	78fb      	ldrb	r3, [r7, #3]
 800226e:	b2db      	uxtb	r3, r3
 8002270:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002274:	b2da      	uxtb	r2, r3
 8002276:	4b2a      	ldr	r3, [pc, #168]	; (8002320 <xPortStartScheduler+0xd4>)
 8002278:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800227a:	4b2a      	ldr	r3, [pc, #168]	; (8002324 <xPortStartScheduler+0xd8>)
 800227c:	2207      	movs	r2, #7
 800227e:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002280:	e009      	b.n	8002296 <xPortStartScheduler+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8002282:	4b28      	ldr	r3, [pc, #160]	; (8002324 <xPortStartScheduler+0xd8>)
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	3b01      	subs	r3, #1
 8002288:	4a26      	ldr	r2, [pc, #152]	; (8002324 <xPortStartScheduler+0xd8>)
 800228a:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800228c:	78fb      	ldrb	r3, [r7, #3]
 800228e:	b2db      	uxtb	r3, r3
 8002290:	005b      	lsls	r3, r3, #1
 8002292:	b2db      	uxtb	r3, r3
 8002294:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002296:	78fb      	ldrb	r3, [r7, #3]
 8002298:	b2db      	uxtb	r3, r3
 800229a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800229e:	2b80      	cmp	r3, #128	; 0x80
 80022a0:	d0ef      	beq.n	8002282 <xPortStartScheduler+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80022a2:	4b20      	ldr	r3, [pc, #128]	; (8002324 <xPortStartScheduler+0xd8>)
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	f1c3 0307 	rsb	r3, r3, #7
 80022aa:	2b04      	cmp	r3, #4
 80022ac:	d00a      	beq.n	80022c4 <xPortStartScheduler+0x78>
        __asm volatile
 80022ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80022b2:	f383 8811 	msr	BASEPRI, r3
 80022b6:	f3bf 8f6f 	isb	sy
 80022ba:	f3bf 8f4f 	dsb	sy
 80022be:	60bb      	str	r3, [r7, #8]
    }
 80022c0:	bf00      	nop
 80022c2:	e7fe      	b.n	80022c2 <xPortStartScheduler+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80022c4:	4b17      	ldr	r3, [pc, #92]	; (8002324 <xPortStartScheduler+0xd8>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	021b      	lsls	r3, r3, #8
 80022ca:	4a16      	ldr	r2, [pc, #88]	; (8002324 <xPortStartScheduler+0xd8>)
 80022cc:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80022ce:	4b15      	ldr	r3, [pc, #84]	; (8002324 <xPortStartScheduler+0xd8>)
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80022d6:	4a13      	ldr	r2, [pc, #76]	; (8002324 <xPortStartScheduler+0xd8>)
 80022d8:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80022e2:	4b11      	ldr	r3, [pc, #68]	; (8002328 <xPortStartScheduler+0xdc>)
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	4a10      	ldr	r2, [pc, #64]	; (8002328 <xPortStartScheduler+0xdc>)
 80022e8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80022ec:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80022ee:	4b0e      	ldr	r3, [pc, #56]	; (8002328 <xPortStartScheduler+0xdc>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a0d      	ldr	r2, [pc, #52]	; (8002328 <xPortStartScheduler+0xdc>)
 80022f4:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80022f8:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80022fa:	f000 f917 	bl	800252c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80022fe:	4b0b      	ldr	r3, [pc, #44]	; (800232c <xPortStartScheduler+0xe0>)
 8002300:	2200      	movs	r2, #0
 8002302:	601a      	str	r2, [r3, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002304:	f7ff ff90 	bl	8002228 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002308:	f7ff fe0a 	bl	8001f20 <vTaskSwitchContext>
    prvTaskExitError();
 800230c:	f7ff ff48 	bl	80021a0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002310:	2300      	movs	r3, #0
}
 8002312:	4618      	mov	r0, r3
 8002314:	3710      	adds	r7, #16
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	e000e400 	.word	0xe000e400
 8002320:	20000180 	.word	0x20000180
 8002324:	20000184 	.word	0x20000184
 8002328:	e000ed20 	.word	0xe000ed20
 800232c:	20000010 	.word	0x20000010

08002330 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002330:	b480      	push	{r7}
 8002332:	b085      	sub	sp, #20
 8002334:	af00      	add	r7, sp, #0
    //configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002336:	4b26      	ldr	r3, [pc, #152]	; (80023d0 <vInitPrioGroupValue+0xa0>)
 8002338:	60fb      	str	r3, [r7, #12]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	781b      	ldrb	r3, [r3, #0]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	22ff      	movs	r2, #255	; 0xff
 8002346:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	781b      	ldrb	r3, [r3, #0]
 800234c:	b2db      	uxtb	r3, r3
 800234e:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002350:	78fb      	ldrb	r3, [r7, #3]
 8002352:	b2db      	uxtb	r3, r3
 8002354:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002358:	b2da      	uxtb	r2, r3
 800235a:	4b1e      	ldr	r3, [pc, #120]	; (80023d4 <vInitPrioGroupValue+0xa4>)
 800235c:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800235e:	4b1e      	ldr	r3, [pc, #120]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 8002360:	2207      	movs	r2, #7
 8002362:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002364:	e009      	b.n	800237a <vInitPrioGroupValue+0x4a>
            {
                ulMaxPRIGROUPValue--;
 8002366:	4b1c      	ldr	r3, [pc, #112]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	3b01      	subs	r3, #1
 800236c:	4a1a      	ldr	r2, [pc, #104]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 800236e:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002370:	78fb      	ldrb	r3, [r7, #3]
 8002372:	b2db      	uxtb	r3, r3
 8002374:	005b      	lsls	r3, r3, #1
 8002376:	b2db      	uxtb	r3, r3
 8002378:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800237a:	78fb      	ldrb	r3, [r7, #3]
 800237c:	b2db      	uxtb	r3, r3
 800237e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002382:	2b80      	cmp	r3, #128	; 0x80
 8002384:	d0ef      	beq.n	8002366 <vInitPrioGroupValue+0x36>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002386:	4b14      	ldr	r3, [pc, #80]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 8002388:	681b      	ldr	r3, [r3, #0]
 800238a:	f1c3 0307 	rsb	r3, r3, #7
 800238e:	2b04      	cmp	r3, #4
 8002390:	d00a      	beq.n	80023a8 <vInitPrioGroupValue+0x78>
        __asm volatile
 8002392:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002396:	f383 8811 	msr	BASEPRI, r3
 800239a:	f3bf 8f6f 	isb	sy
 800239e:	f3bf 8f4f 	dsb	sy
 80023a2:	60bb      	str	r3, [r7, #8]
    }
 80023a4:	bf00      	nop
 80023a6:	e7fe      	b.n	80023a6 <vInitPrioGroupValue+0x76>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80023a8:	4b0b      	ldr	r3, [pc, #44]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	021b      	lsls	r3, r3, #8
 80023ae:	4a0a      	ldr	r2, [pc, #40]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 80023b0:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80023ba:	4a07      	ldr	r2, [pc, #28]	; (80023d8 <vInitPrioGroupValue+0xa8>)
 80023bc:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 80023c6:	bf00      	nop
 80023c8:	3714      	adds	r7, #20
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bc80      	pop	{r7}
 80023ce:	4770      	bx	lr
 80023d0:	e000e400 	.word	0xe000e400
 80023d4:	20000180 	.word	0x20000180
 80023d8:	20000184 	.word	0x20000184

080023dc <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80023dc:	b480      	push	{r7}
 80023de:	b083      	sub	sp, #12
 80023e0:	af00      	add	r7, sp, #0
        __asm volatile
 80023e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80023e6:	f383 8811 	msr	BASEPRI, r3
 80023ea:	f3bf 8f6f 	isb	sy
 80023ee:	f3bf 8f4f 	dsb	sy
 80023f2:	607b      	str	r3, [r7, #4]
    }
 80023f4:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80023f6:	4b0f      	ldr	r3, [pc, #60]	; (8002434 <vPortEnterCritical+0x58>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	3301      	adds	r3, #1
 80023fc:	4a0d      	ldr	r2, [pc, #52]	; (8002434 <vPortEnterCritical+0x58>)
 80023fe:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002400:	4b0c      	ldr	r3, [pc, #48]	; (8002434 <vPortEnterCritical+0x58>)
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	2b01      	cmp	r3, #1
 8002406:	d10f      	bne.n	8002428 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002408:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <vPortEnterCritical+0x5c>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	b2db      	uxtb	r3, r3
 800240e:	2b00      	cmp	r3, #0
 8002410:	d00a      	beq.n	8002428 <vPortEnterCritical+0x4c>
        __asm volatile
 8002412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002416:	f383 8811 	msr	BASEPRI, r3
 800241a:	f3bf 8f6f 	isb	sy
 800241e:	f3bf 8f4f 	dsb	sy
 8002422:	603b      	str	r3, [r7, #0]
    }
 8002424:	bf00      	nop
 8002426:	e7fe      	b.n	8002426 <vPortEnterCritical+0x4a>
    }
}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	bc80      	pop	{r7}
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	20000010 	.word	0x20000010
 8002438:	e000ed04 	.word	0xe000ed04

0800243c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800243c:	b480      	push	{r7}
 800243e:	b083      	sub	sp, #12
 8002440:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002442:	4b11      	ldr	r3, [pc, #68]	; (8002488 <vPortExitCritical+0x4c>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	2b00      	cmp	r3, #0
 8002448:	d10a      	bne.n	8002460 <vPortExitCritical+0x24>
        __asm volatile
 800244a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800244e:	f383 8811 	msr	BASEPRI, r3
 8002452:	f3bf 8f6f 	isb	sy
 8002456:	f3bf 8f4f 	dsb	sy
 800245a:	607b      	str	r3, [r7, #4]
    }
 800245c:	bf00      	nop
 800245e:	e7fe      	b.n	800245e <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002460:	4b09      	ldr	r3, [pc, #36]	; (8002488 <vPortExitCritical+0x4c>)
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	3b01      	subs	r3, #1
 8002466:	4a08      	ldr	r2, [pc, #32]	; (8002488 <vPortExitCritical+0x4c>)
 8002468:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800246a:	4b07      	ldr	r3, [pc, #28]	; (8002488 <vPortExitCritical+0x4c>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d105      	bne.n	800247e <vPortExitCritical+0x42>
 8002472:	2300      	movs	r3, #0
 8002474:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 800247c:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	20000010 	.word	0x20000010
 800248c:	00000000 	.word	0x00000000

08002490 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002490:	f3ef 8009 	mrs	r0, PSP
 8002494:	f3bf 8f6f 	isb	sy
 8002498:	4b0d      	ldr	r3, [pc, #52]	; (80024d0 <pxCurrentTCBConst>)
 800249a:	681a      	ldr	r2, [r3, #0]
 800249c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80024a0:	6010      	str	r0, [r2, #0]
 80024a2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80024a6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80024aa:	f380 8811 	msr	BASEPRI, r0
 80024ae:	f7ff fd37 	bl	8001f20 <vTaskSwitchContext>
 80024b2:	f04f 0000 	mov.w	r0, #0
 80024b6:	f380 8811 	msr	BASEPRI, r0
 80024ba:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80024be:	6819      	ldr	r1, [r3, #0]
 80024c0:	6808      	ldr	r0, [r1, #0]
 80024c2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80024c6:	f380 8809 	msr	PSP, r0
 80024ca:	f3bf 8f6f 	isb	sy
 80024ce:	4770      	bx	lr

080024d0 <pxCurrentTCBConst>:
 80024d0:	2000007c 	.word	0x2000007c
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 80024d4:	bf00      	nop
 80024d6:	bf00      	nop

080024d8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	b082      	sub	sp, #8
 80024dc:	af00      	add	r7, sp, #0
        __asm volatile
 80024de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e2:	f383 8811 	msr	BASEPRI, r3
 80024e6:	f3bf 8f6f 	isb	sy
 80024ea:	f3bf 8f4f 	dsb	sy
 80024ee:	607b      	str	r3, [r7, #4]
    }
 80024f0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 80024f2:	f002 fa2b 	bl	800494c <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80024f6:	f7ff fc79 	bl	8001dec <xTaskIncrementTick>
 80024fa:	4603      	mov	r3, r0
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	d006      	beq.n	800250e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8002500:	f002 fa82 	bl	8004a08 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8002504:	4b08      	ldr	r3, [pc, #32]	; (8002528 <SysTick_Handler+0x50>)
 8002506:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	e001      	b.n	8002512 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800250e:	f002 fa5f 	bl	80049d0 <SEGGER_SYSVIEW_RecordExitISR>
 8002512:	2300      	movs	r3, #0
 8002514:	603b      	str	r3, [r7, #0]
        __asm volatile
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	f383 8811 	msr	BASEPRI, r3
    }
 800251c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800251e:	bf00      	nop
 8002520:	3708      	adds	r7, #8
 8002522:	46bd      	mov	sp, r7
 8002524:	bd80      	pop	{r7, pc}
 8002526:	bf00      	nop
 8002528:	e000ed04 	.word	0xe000ed04

0800252c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800252c:	b480      	push	{r7}
 800252e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8002530:	4b0a      	ldr	r3, [pc, #40]	; (800255c <vPortSetupTimerInterrupt+0x30>)
 8002532:	2200      	movs	r2, #0
 8002534:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8002536:	4b0a      	ldr	r3, [pc, #40]	; (8002560 <vPortSetupTimerInterrupt+0x34>)
 8002538:	2200      	movs	r2, #0
 800253a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800253c:	4b09      	ldr	r3, [pc, #36]	; (8002564 <vPortSetupTimerInterrupt+0x38>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a09      	ldr	r2, [pc, #36]	; (8002568 <vPortSetupTimerInterrupt+0x3c>)
 8002542:	fba2 2303 	umull	r2, r3, r2, r3
 8002546:	099b      	lsrs	r3, r3, #6
 8002548:	4a08      	ldr	r2, [pc, #32]	; (800256c <vPortSetupTimerInterrupt+0x40>)
 800254a:	3b01      	subs	r3, #1
 800254c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800254e:	4b03      	ldr	r3, [pc, #12]	; (800255c <vPortSetupTimerInterrupt+0x30>)
 8002550:	2207      	movs	r2, #7
 8002552:	601a      	str	r2, [r3, #0]
}
 8002554:	bf00      	nop
 8002556:	46bd      	mov	sp, r7
 8002558:	bc80      	pop	{r7}
 800255a:	4770      	bx	lr
 800255c:	e000e010 	.word	0xe000e010
 8002560:	e000e018 	.word	0xe000e018
 8002564:	20000000 	.word	0x20000000
 8002568:	10624dd3 	.word	0x10624dd3
 800256c:	e000e014 	.word	0xe000e014

08002570 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8002570:	b480      	push	{r7}
 8002572:	b085      	sub	sp, #20
 8002574:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8002576:	f3ef 8305 	mrs	r3, IPSR
 800257a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2b0f      	cmp	r3, #15
 8002580:	d914      	bls.n	80025ac <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8002582:	4a16      	ldr	r2, [pc, #88]	; (80025dc <vPortValidateInterruptPriority+0x6c>)
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	4413      	add	r3, r2
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800258c:	4b14      	ldr	r3, [pc, #80]	; (80025e0 <vPortValidateInterruptPriority+0x70>)
 800258e:	781b      	ldrb	r3, [r3, #0]
 8002590:	7afa      	ldrb	r2, [r7, #11]
 8002592:	429a      	cmp	r2, r3
 8002594:	d20a      	bcs.n	80025ac <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 8002596:	f04f 0350 	mov.w	r3, #80	; 0x50
 800259a:	f383 8811 	msr	BASEPRI, r3
 800259e:	f3bf 8f6f 	isb	sy
 80025a2:	f3bf 8f4f 	dsb	sy
 80025a6:	607b      	str	r3, [r7, #4]
    }
 80025a8:	bf00      	nop
 80025aa:	e7fe      	b.n	80025aa <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80025ac:	4b0d      	ldr	r3, [pc, #52]	; (80025e4 <vPortValidateInterruptPriority+0x74>)
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80025b4:	4b0c      	ldr	r3, [pc, #48]	; (80025e8 <vPortValidateInterruptPriority+0x78>)
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	429a      	cmp	r2, r3
 80025ba:	d90a      	bls.n	80025d2 <vPortValidateInterruptPriority+0x62>
        __asm volatile
 80025bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025c0:	f383 8811 	msr	BASEPRI, r3
 80025c4:	f3bf 8f6f 	isb	sy
 80025c8:	f3bf 8f4f 	dsb	sy
 80025cc:	603b      	str	r3, [r7, #0]
    }
 80025ce:	bf00      	nop
 80025d0:	e7fe      	b.n	80025d0 <vPortValidateInterruptPriority+0x60>
    }
 80025d2:	bf00      	nop
 80025d4:	3714      	adds	r7, #20
 80025d6:	46bd      	mov	sp, r7
 80025d8:	bc80      	pop	{r7}
 80025da:	4770      	bx	lr
 80025dc:	e000e3f0 	.word	0xe000e3f0
 80025e0:	20000180 	.word	0x20000180
 80025e4:	e000ed0c 	.word	0xe000ed0c
 80025e8:	20000184 	.word	0x20000184

080025ec <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	b08a      	sub	sp, #40	; 0x28
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 80025f8:	f7ff fb46 	bl	8001c88 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80025fc:	4b65      	ldr	r3, [pc, #404]	; (8002794 <pvPortMalloc+0x1a8>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d101      	bne.n	8002608 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8002604:	f000 f934 	bl	8002870 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8002608:	4b63      	ldr	r3, [pc, #396]	; (8002798 <pvPortMalloc+0x1ac>)
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	4013      	ands	r3, r2
 8002610:	2b00      	cmp	r3, #0
 8002612:	f040 80a7 	bne.w	8002764 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d02d      	beq.n	8002678 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800261c:	2208      	movs	r2, #8
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8002622:	687a      	ldr	r2, [r7, #4]
 8002624:	429a      	cmp	r2, r3
 8002626:	d227      	bcs.n	8002678 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8002628:	2208      	movs	r2, #8
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4413      	add	r3, r2
 800262e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f003 0307 	and.w	r3, r3, #7
 8002636:	2b00      	cmp	r3, #0
 8002638:	d021      	beq.n	800267e <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	f023 0307 	bic.w	r3, r3, #7
 8002640:	3308      	adds	r3, #8
 8002642:	687a      	ldr	r2, [r7, #4]
 8002644:	429a      	cmp	r2, r3
 8002646:	d214      	bcs.n	8002672 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	f023 0307 	bic.w	r3, r3, #7
 800264e:	3308      	adds	r3, #8
 8002650:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	f003 0307 	and.w	r3, r3, #7
 8002658:	2b00      	cmp	r3, #0
 800265a:	d010      	beq.n	800267e <pvPortMalloc+0x92>
        __asm volatile
 800265c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002660:	f383 8811 	msr	BASEPRI, r3
 8002664:	f3bf 8f6f 	isb	sy
 8002668:	f3bf 8f4f 	dsb	sy
 800266c:	617b      	str	r3, [r7, #20]
    }
 800266e:	bf00      	nop
 8002670:	e7fe      	b.n	8002670 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8002676:	e002      	b.n	800267e <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 8002678:	2300      	movs	r3, #0
 800267a:	607b      	str	r3, [r7, #4]
 800267c:	e000      	b.n	8002680 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800267e:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d06e      	beq.n	8002764 <pvPortMalloc+0x178>
 8002686:	4b45      	ldr	r3, [pc, #276]	; (800279c <pvPortMalloc+0x1b0>)
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	687a      	ldr	r2, [r7, #4]
 800268c:	429a      	cmp	r2, r3
 800268e:	d869      	bhi.n	8002764 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8002690:	4b43      	ldr	r3, [pc, #268]	; (80027a0 <pvPortMalloc+0x1b4>)
 8002692:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 8002694:	4b42      	ldr	r3, [pc, #264]	; (80027a0 <pvPortMalloc+0x1b4>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800269a:	e004      	b.n	80026a6 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 800269c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800269e:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 80026a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80026a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026a8:	685b      	ldr	r3, [r3, #4]
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d903      	bls.n	80026b8 <pvPortMalloc+0xcc>
 80026b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d1f1      	bne.n	800269c <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80026b8:	4b36      	ldr	r3, [pc, #216]	; (8002794 <pvPortMalloc+0x1a8>)
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026be:	429a      	cmp	r2, r3
 80026c0:	d050      	beq.n	8002764 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80026c2:	6a3b      	ldr	r3, [r7, #32]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	2208      	movs	r2, #8
 80026c8:	4413      	add	r3, r2
 80026ca:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80026cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	6a3b      	ldr	r3, [r7, #32]
 80026d2:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80026d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	1ad2      	subs	r2, r2, r3
 80026dc:	2308      	movs	r3, #8
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	429a      	cmp	r2, r3
 80026e2:	d91f      	bls.n	8002724 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80026e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	4413      	add	r3, r2
 80026ea:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80026ec:	69bb      	ldr	r3, [r7, #24]
 80026ee:	f003 0307 	and.w	r3, r3, #7
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d00a      	beq.n	800270c <pvPortMalloc+0x120>
        __asm volatile
 80026f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80026fa:	f383 8811 	msr	BASEPRI, r3
 80026fe:	f3bf 8f6f 	isb	sy
 8002702:	f3bf 8f4f 	dsb	sy
 8002706:	613b      	str	r3, [r7, #16]
    }
 8002708:	bf00      	nop
 800270a:	e7fe      	b.n	800270a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800270c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800270e:	685a      	ldr	r2, [r3, #4]
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	1ad2      	subs	r2, r2, r3
 8002714:	69bb      	ldr	r3, [r7, #24]
 8002716:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8002718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271a:	687a      	ldr	r2, [r7, #4]
 800271c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800271e:	69b8      	ldr	r0, [r7, #24]
 8002720:	f000 f908 	bl	8002934 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8002724:	4b1d      	ldr	r3, [pc, #116]	; (800279c <pvPortMalloc+0x1b0>)
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	4a1b      	ldr	r2, [pc, #108]	; (800279c <pvPortMalloc+0x1b0>)
 8002730:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8002732:	4b1a      	ldr	r3, [pc, #104]	; (800279c <pvPortMalloc+0x1b0>)
 8002734:	681a      	ldr	r2, [r3, #0]
 8002736:	4b1b      	ldr	r3, [pc, #108]	; (80027a4 <pvPortMalloc+0x1b8>)
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	429a      	cmp	r2, r3
 800273c:	d203      	bcs.n	8002746 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800273e:	4b17      	ldr	r3, [pc, #92]	; (800279c <pvPortMalloc+0x1b0>)
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	4a18      	ldr	r2, [pc, #96]	; (80027a4 <pvPortMalloc+0x1b8>)
 8002744:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 8002746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002748:	685a      	ldr	r2, [r3, #4]
 800274a:	4b13      	ldr	r3, [pc, #76]	; (8002798 <pvPortMalloc+0x1ac>)
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	431a      	orrs	r2, r3
 8002750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002752:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8002754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002756:	2200      	movs	r2, #0
 8002758:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800275a:	4b13      	ldr	r3, [pc, #76]	; (80027a8 <pvPortMalloc+0x1bc>)
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	3301      	adds	r3, #1
 8002760:	4a11      	ldr	r2, [pc, #68]	; (80027a8 <pvPortMalloc+0x1bc>)
 8002762:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8002764:	f7ff fa9e 	bl	8001ca4 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	f003 0307 	and.w	r3, r3, #7
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00a      	beq.n	8002788 <pvPortMalloc+0x19c>
        __asm volatile
 8002772:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002776:	f383 8811 	msr	BASEPRI, r3
 800277a:	f3bf 8f6f 	isb	sy
 800277e:	f3bf 8f4f 	dsb	sy
 8002782:	60fb      	str	r3, [r7, #12]
    }
 8002784:	bf00      	nop
 8002786:	e7fe      	b.n	8002786 <pvPortMalloc+0x19a>
    return pvReturn;
 8002788:	69fb      	ldr	r3, [r7, #28]
}
 800278a:	4618      	mov	r0, r3
 800278c:	3728      	adds	r7, #40	; 0x28
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20001d90 	.word	0x20001d90
 8002798:	20001da4 	.word	0x20001da4
 800279c:	20001d94 	.word	0x20001d94
 80027a0:	20001d88 	.word	0x20001d88
 80027a4:	20001d98 	.word	0x20001d98
 80027a8:	20001d9c 	.word	0x20001d9c

080027ac <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80027ac:	b580      	push	{r7, lr}
 80027ae:	b086      	sub	sp, #24
 80027b0:	af00      	add	r7, sp, #0
 80027b2:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d04d      	beq.n	800285a <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80027be:	2308      	movs	r3, #8
 80027c0:	425b      	negs	r3, r3
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	4413      	add	r3, r2
 80027c6:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 80027c8:	697b      	ldr	r3, [r7, #20]
 80027ca:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80027cc:	693b      	ldr	r3, [r7, #16]
 80027ce:	685a      	ldr	r2, [r3, #4]
 80027d0:	4b24      	ldr	r3, [pc, #144]	; (8002864 <vPortFree+0xb8>)
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4013      	ands	r3, r2
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d10a      	bne.n	80027f0 <vPortFree+0x44>
        __asm volatile
 80027da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027de:	f383 8811 	msr	BASEPRI, r3
 80027e2:	f3bf 8f6f 	isb	sy
 80027e6:	f3bf 8f4f 	dsb	sy
 80027ea:	60fb      	str	r3, [r7, #12]
    }
 80027ec:	bf00      	nop
 80027ee:	e7fe      	b.n	80027ee <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d00a      	beq.n	800280e <vPortFree+0x62>
        __asm volatile
 80027f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80027fc:	f383 8811 	msr	BASEPRI, r3
 8002800:	f3bf 8f6f 	isb	sy
 8002804:	f3bf 8f4f 	dsb	sy
 8002808:	60bb      	str	r3, [r7, #8]
    }
 800280a:	bf00      	nop
 800280c:	e7fe      	b.n	800280c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800280e:	693b      	ldr	r3, [r7, #16]
 8002810:	685a      	ldr	r2, [r3, #4]
 8002812:	4b14      	ldr	r3, [pc, #80]	; (8002864 <vPortFree+0xb8>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4013      	ands	r3, r2
 8002818:	2b00      	cmp	r3, #0
 800281a:	d01e      	beq.n	800285a <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2b00      	cmp	r3, #0
 8002822:	d11a      	bne.n	800285a <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8002824:	693b      	ldr	r3, [r7, #16]
 8002826:	685a      	ldr	r2, [r3, #4]
 8002828:	4b0e      	ldr	r3, [pc, #56]	; (8002864 <vPortFree+0xb8>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	43db      	mvns	r3, r3
 800282e:	401a      	ands	r2, r3
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8002834:	f7ff fa28 	bl	8001c88 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8002838:	693b      	ldr	r3, [r7, #16]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	4b0a      	ldr	r3, [pc, #40]	; (8002868 <vPortFree+0xbc>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4413      	add	r3, r2
 8002842:	4a09      	ldr	r2, [pc, #36]	; (8002868 <vPortFree+0xbc>)
 8002844:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8002846:	6938      	ldr	r0, [r7, #16]
 8002848:	f000 f874 	bl	8002934 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800284c:	4b07      	ldr	r3, [pc, #28]	; (800286c <vPortFree+0xc0>)
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	3301      	adds	r3, #1
 8002852:	4a06      	ldr	r2, [pc, #24]	; (800286c <vPortFree+0xc0>)
 8002854:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8002856:	f7ff fa25 	bl	8001ca4 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800285a:	bf00      	nop
 800285c:	3718      	adds	r7, #24
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20001da4 	.word	0x20001da4
 8002868:	20001d94 	.word	0x20001d94
 800286c:	20001da0 	.word	0x20001da0

08002870 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8002870:	b480      	push	{r7}
 8002872:	b085      	sub	sp, #20
 8002874:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8002876:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800287a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 800287c:	4b27      	ldr	r3, [pc, #156]	; (800291c <prvHeapInit+0xac>)
 800287e:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	2b00      	cmp	r3, #0
 8002888:	d00c      	beq.n	80028a4 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	3307      	adds	r3, #7
 800288e:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	f023 0307 	bic.w	r3, r3, #7
 8002896:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8002898:	68ba      	ldr	r2, [r7, #8]
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	1ad3      	subs	r3, r2, r3
 800289e:	4a1f      	ldr	r2, [pc, #124]	; (800291c <prvHeapInit+0xac>)
 80028a0:	4413      	add	r3, r2
 80028a2:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80028a8:	4a1d      	ldr	r2, [pc, #116]	; (8002920 <prvHeapInit+0xb0>)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 80028ae:	4b1c      	ldr	r3, [pc, #112]	; (8002920 <prvHeapInit+0xb0>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68ba      	ldr	r2, [r7, #8]
 80028b8:	4413      	add	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 80028bc:	2208      	movs	r2, #8
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	1a9b      	subs	r3, r3, r2
 80028c2:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	f023 0307 	bic.w	r3, r3, #7
 80028ca:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	4a15      	ldr	r2, [pc, #84]	; (8002924 <prvHeapInit+0xb4>)
 80028d0:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 80028d2:	4b14      	ldr	r3, [pc, #80]	; (8002924 <prvHeapInit+0xb4>)
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	2200      	movs	r2, #0
 80028d8:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 80028da:	4b12      	ldr	r3, [pc, #72]	; (8002924 <prvHeapInit+0xb4>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	2200      	movs	r2, #0
 80028e0:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	1ad2      	subs	r2, r2, r3
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80028f0:	4b0c      	ldr	r3, [pc, #48]	; (8002924 <prvHeapInit+0xb4>)
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80028f8:	683b      	ldr	r3, [r7, #0]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	4a0a      	ldr	r2, [pc, #40]	; (8002928 <prvHeapInit+0xb8>)
 80028fe:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	4a09      	ldr	r2, [pc, #36]	; (800292c <prvHeapInit+0xbc>)
 8002906:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8002908:	4b09      	ldr	r3, [pc, #36]	; (8002930 <prvHeapInit+0xc0>)
 800290a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800290e:	601a      	str	r2, [r3, #0]
}
 8002910:	bf00      	nop
 8002912:	3714      	adds	r7, #20
 8002914:	46bd      	mov	sp, r7
 8002916:	bc80      	pop	{r7}
 8002918:	4770      	bx	lr
 800291a:	bf00      	nop
 800291c:	20000188 	.word	0x20000188
 8002920:	20001d88 	.word	0x20001d88
 8002924:	20001d90 	.word	0x20001d90
 8002928:	20001d98 	.word	0x20001d98
 800292c:	20001d94 	.word	0x20001d94
 8002930:	20001da4 	.word	0x20001da4

08002934 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8002934:	b480      	push	{r7}
 8002936:	b085      	sub	sp, #20
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800293c:	4b27      	ldr	r3, [pc, #156]	; (80029dc <prvInsertBlockIntoFreeList+0xa8>)
 800293e:	60fb      	str	r3, [r7, #12]
 8002940:	e002      	b.n	8002948 <prvInsertBlockIntoFreeList+0x14>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	60fb      	str	r3, [r7, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	687a      	ldr	r2, [r7, #4]
 800294e:	429a      	cmp	r2, r3
 8002950:	d8f7      	bhi.n	8002942 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	68ba      	ldr	r2, [r7, #8]
 800295c:	4413      	add	r3, r2
 800295e:	687a      	ldr	r2, [r7, #4]
 8002960:	429a      	cmp	r2, r3
 8002962:	d108      	bne.n	8002976 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8002964:	68fb      	ldr	r3, [r7, #12]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	685b      	ldr	r3, [r3, #4]
 800296c:	441a      	add	r2, r3
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	685b      	ldr	r3, [r3, #4]
 800297e:	68ba      	ldr	r2, [r7, #8]
 8002980:	441a      	add	r2, r3
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681b      	ldr	r3, [r3, #0]
 8002986:	429a      	cmp	r2, r3
 8002988:	d118      	bne.n	80029bc <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681a      	ldr	r2, [r3, #0]
 800298e:	4b14      	ldr	r3, [pc, #80]	; (80029e0 <prvInsertBlockIntoFreeList+0xac>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	429a      	cmp	r2, r3
 8002994:	d00d      	beq.n	80029b2 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685a      	ldr	r2, [r3, #4]
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	441a      	add	r2, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	601a      	str	r2, [r3, #0]
 80029b0:	e008      	b.n	80029c4 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80029b2:	4b0b      	ldr	r3, [pc, #44]	; (80029e0 <prvInsertBlockIntoFreeList+0xac>)
 80029b4:	681a      	ldr	r2, [r3, #0]
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	e003      	b.n	80029c4 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	681a      	ldr	r2, [r3, #0]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 80029c4:	68fa      	ldr	r2, [r7, #12]
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d002      	beq.n	80029d2 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	687a      	ldr	r2, [r7, #4]
 80029d0:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 80029d2:	bf00      	nop
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr
 80029dc:	20001d88 	.word	0x20001d88
 80029e0:	20001d90 	.word	0x20001d90

080029e4 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80029e4:	b580      	push	{r7, lr}
 80029e6:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80029e8:	4803      	ldr	r0, [pc, #12]	; (80029f8 <_cbSendSystemDesc+0x14>)
 80029ea:	f001 ff59 	bl	80048a0 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80029ee:	4803      	ldr	r0, [pc, #12]	; (80029fc <_cbSendSystemDesc+0x18>)
 80029f0:	f001 ff56 	bl	80048a0 <SEGGER_SYSVIEW_SendSysDesc>
}
 80029f4:	bf00      	nop
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	08004ffc 	.word	0x08004ffc
 80029fc:	08005030 	.word	0x08005030

08002a00 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8002a00:	b580      	push	{r7, lr}
 8002a02:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8002a04:	4b06      	ldr	r3, [pc, #24]	; (8002a20 <SEGGER_SYSVIEW_Conf+0x20>)
 8002a06:	6818      	ldr	r0, [r3, #0]
 8002a08:	4b05      	ldr	r3, [pc, #20]	; (8002a20 <SEGGER_SYSVIEW_Conf+0x20>)
 8002a0a:	6819      	ldr	r1, [r3, #0]
 8002a0c:	4b05      	ldr	r3, [pc, #20]	; (8002a24 <SEGGER_SYSVIEW_Conf+0x24>)
 8002a0e:	4a06      	ldr	r2, [pc, #24]	; (8002a28 <SEGGER_SYSVIEW_Conf+0x28>)
 8002a10:	f001 fbcc 	bl	80041ac <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8002a14:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002a18:	f001 fc0c 	bl	8004234 <SEGGER_SYSVIEW_SetRAMBase>
}
 8002a1c:	bf00      	nop
 8002a1e:	bd80      	pop	{r7, pc}
 8002a20:	20000000 	.word	0x20000000
 8002a24:	080029e5 	.word	0x080029e5
 8002a28:	080050d0 	.word	0x080050d0

08002a2c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	b085      	sub	sp, #20
 8002a30:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8002a32:	2300      	movs	r3, #0
 8002a34:	607b      	str	r3, [r7, #4]
 8002a36:	e033      	b.n	8002aa0 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8002a38:	491e      	ldr	r1, [pc, #120]	; (8002ab4 <_cbSendTaskList+0x88>)
 8002a3a:	687a      	ldr	r2, [r7, #4]
 8002a3c:	4613      	mov	r3, r2
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	009b      	lsls	r3, r3, #2
 8002a44:	440b      	add	r3, r1
 8002a46:	6818      	ldr	r0, [r3, #0]
 8002a48:	491a      	ldr	r1, [pc, #104]	; (8002ab4 <_cbSendTaskList+0x88>)
 8002a4a:	687a      	ldr	r2, [r7, #4]
 8002a4c:	4613      	mov	r3, r2
 8002a4e:	009b      	lsls	r3, r3, #2
 8002a50:	4413      	add	r3, r2
 8002a52:	009b      	lsls	r3, r3, #2
 8002a54:	440b      	add	r3, r1
 8002a56:	3304      	adds	r3, #4
 8002a58:	6819      	ldr	r1, [r3, #0]
 8002a5a:	4c16      	ldr	r4, [pc, #88]	; (8002ab4 <_cbSendTaskList+0x88>)
 8002a5c:	687a      	ldr	r2, [r7, #4]
 8002a5e:	4613      	mov	r3, r2
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	4413      	add	r3, r2
 8002a64:	009b      	lsls	r3, r3, #2
 8002a66:	4423      	add	r3, r4
 8002a68:	3308      	adds	r3, #8
 8002a6a:	681c      	ldr	r4, [r3, #0]
 8002a6c:	4d11      	ldr	r5, [pc, #68]	; (8002ab4 <_cbSendTaskList+0x88>)
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	4613      	mov	r3, r2
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	4413      	add	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	442b      	add	r3, r5
 8002a7a:	330c      	adds	r3, #12
 8002a7c:	681d      	ldr	r5, [r3, #0]
 8002a7e:	4e0d      	ldr	r6, [pc, #52]	; (8002ab4 <_cbSendTaskList+0x88>)
 8002a80:	687a      	ldr	r2, [r7, #4]
 8002a82:	4613      	mov	r3, r2
 8002a84:	009b      	lsls	r3, r3, #2
 8002a86:	4413      	add	r3, r2
 8002a88:	009b      	lsls	r3, r3, #2
 8002a8a:	4433      	add	r3, r6
 8002a8c:	3310      	adds	r3, #16
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	9300      	str	r3, [sp, #0]
 8002a92:	462b      	mov	r3, r5
 8002a94:	4622      	mov	r2, r4
 8002a96:	f000 f8bd 	bl	8002c14 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	607b      	str	r3, [r7, #4]
 8002aa0:	4b05      	ldr	r3, [pc, #20]	; (8002ab8 <_cbSendTaskList+0x8c>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	687a      	ldr	r2, [r7, #4]
 8002aa6:	429a      	cmp	r2, r3
 8002aa8:	d3c6      	bcc.n	8002a38 <_cbSendTaskList+0xc>
  }
}
 8002aaa:	bf00      	nop
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ab4:	20001da8 	.word	0x20001da8
 8002ab8:	20001e48 	.word	0x20001e48

08002abc <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8002abc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ac0:	b082      	sub	sp, #8
 8002ac2:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8002ac4:	f7ff f980 	bl	8001dc8 <xTaskGetTickCountFromISR>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2200      	movs	r2, #0
 8002acc:	469a      	mov	sl, r3
 8002ace:	4693      	mov	fp, r2
 8002ad0:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8002ad4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002ad8:	4602      	mov	r2, r0
 8002ada:	460b      	mov	r3, r1
 8002adc:	f04f 0a00 	mov.w	sl, #0
 8002ae0:	f04f 0b00 	mov.w	fp, #0
 8002ae4:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8002ae8:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8002aec:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8002af0:	4652      	mov	r2, sl
 8002af2:	465b      	mov	r3, fp
 8002af4:	1a14      	subs	r4, r2, r0
 8002af6:	eb63 0501 	sbc.w	r5, r3, r1
 8002afa:	f04f 0200 	mov.w	r2, #0
 8002afe:	f04f 0300 	mov.w	r3, #0
 8002b02:	00ab      	lsls	r3, r5, #2
 8002b04:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8002b08:	00a2      	lsls	r2, r4, #2
 8002b0a:	4614      	mov	r4, r2
 8002b0c:	461d      	mov	r5, r3
 8002b0e:	eb14 0800 	adds.w	r8, r4, r0
 8002b12:	eb45 0901 	adc.w	r9, r5, r1
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	f04f 0300 	mov.w	r3, #0
 8002b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b2a:	4690      	mov	r8, r2
 8002b2c:	4699      	mov	r9, r3
 8002b2e:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8002b32:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8002b36:	4610      	mov	r0, r2
 8002b38:	4619      	mov	r1, r3
 8002b3a:	3708      	adds	r7, #8
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08002b44 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8002b44:	b580      	push	{r7, lr}
 8002b46:	b086      	sub	sp, #24
 8002b48:	af02      	add	r7, sp, #8
 8002b4a:	60f8      	str	r0, [r7, #12]
 8002b4c:	60b9      	str	r1, [r7, #8]
 8002b4e:	607a      	str	r2, [r7, #4]
 8002b50:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8002b52:	2205      	movs	r2, #5
 8002b54:	492b      	ldr	r1, [pc, #172]	; (8002c04 <SYSVIEW_AddTask+0xc0>)
 8002b56:	68b8      	ldr	r0, [r7, #8]
 8002b58:	f002 f9f2 	bl	8004f40 <memcmp>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d04b      	beq.n	8002bfa <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8002b62:	4b29      	ldr	r3, [pc, #164]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	2b07      	cmp	r3, #7
 8002b68:	d903      	bls.n	8002b72 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8002b6a:	4828      	ldr	r0, [pc, #160]	; (8002c0c <SYSVIEW_AddTask+0xc8>)
 8002b6c:	f002 f93a 	bl	8004de4 <SEGGER_SYSVIEW_Warn>
    return;
 8002b70:	e044      	b.n	8002bfc <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8002b72:	4b25      	ldr	r3, [pc, #148]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002b74:	681a      	ldr	r2, [r3, #0]
 8002b76:	4926      	ldr	r1, [pc, #152]	; (8002c10 <SYSVIEW_AddTask+0xcc>)
 8002b78:	4613      	mov	r3, r2
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	4413      	add	r3, r2
 8002b7e:	009b      	lsls	r3, r3, #2
 8002b80:	440b      	add	r3, r1
 8002b82:	68fa      	ldr	r2, [r7, #12]
 8002b84:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8002b86:	4b20      	ldr	r3, [pc, #128]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002b88:	681a      	ldr	r2, [r3, #0]
 8002b8a:	4921      	ldr	r1, [pc, #132]	; (8002c10 <SYSVIEW_AddTask+0xcc>)
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	3304      	adds	r3, #4
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8002b9c:	4b1a      	ldr	r3, [pc, #104]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	491b      	ldr	r1, [pc, #108]	; (8002c10 <SYSVIEW_AddTask+0xcc>)
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	009b      	lsls	r3, r3, #2
 8002ba6:	4413      	add	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	440b      	add	r3, r1
 8002bac:	3308      	adds	r3, #8
 8002bae:	687a      	ldr	r2, [r7, #4]
 8002bb0:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8002bb2:	4b15      	ldr	r3, [pc, #84]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	4916      	ldr	r1, [pc, #88]	; (8002c10 <SYSVIEW_AddTask+0xcc>)
 8002bb8:	4613      	mov	r3, r2
 8002bba:	009b      	lsls	r3, r3, #2
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	330c      	adds	r3, #12
 8002bc4:	683a      	ldr	r2, [r7, #0]
 8002bc6:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8002bc8:	4b0f      	ldr	r3, [pc, #60]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002bca:	681a      	ldr	r2, [r3, #0]
 8002bcc:	4910      	ldr	r1, [pc, #64]	; (8002c10 <SYSVIEW_AddTask+0xcc>)
 8002bce:	4613      	mov	r3, r2
 8002bd0:	009b      	lsls	r3, r3, #2
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	3310      	adds	r3, #16
 8002bda:	69ba      	ldr	r2, [r7, #24]
 8002bdc:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8002bde:	4b0a      	ldr	r3, [pc, #40]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	3301      	adds	r3, #1
 8002be4:	4a08      	ldr	r2, [pc, #32]	; (8002c08 <SYSVIEW_AddTask+0xc4>)
 8002be6:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	687a      	ldr	r2, [r7, #4]
 8002bf0:	68b9      	ldr	r1, [r7, #8]
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 f80e 	bl	8002c14 <SYSVIEW_SendTaskInfo>
 8002bf8:	e000      	b.n	8002bfc <SYSVIEW_AddTask+0xb8>
    return;
 8002bfa:	bf00      	nop

}
 8002bfc:	3710      	adds	r7, #16
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	bd80      	pop	{r7, pc}
 8002c02:	bf00      	nop
 8002c04:	08005040 	.word	0x08005040
 8002c08:	20001e48 	.word	0x20001e48
 8002c0c:	08005048 	.word	0x08005048
 8002c10:	20001da8 	.word	0x20001da8

08002c14 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b08a      	sub	sp, #40	; 0x28
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	60f8      	str	r0, [r7, #12]
 8002c1c:	60b9      	str	r1, [r7, #8]
 8002c1e:	607a      	str	r2, [r7, #4]
 8002c20:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8002c22:	f107 0314 	add.w	r3, r7, #20
 8002c26:	2214      	movs	r2, #20
 8002c28:	2100      	movs	r1, #0
 8002c2a:	4618      	mov	r0, r3
 8002c2c:	f002 f9a6 	bl	8004f7c <memset>
  TaskInfo.TaskID     = TaskID;
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8002c34:	68bb      	ldr	r3, [r7, #8]
 8002c36:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8002c3c:	683b      	ldr	r3, [r7, #0]
 8002c3e:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8002c40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	4618      	mov	r0, r3
 8002c4a:	f001 fd31 	bl	80046b0 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8002c4e:	bf00      	nop
 8002c50:	3728      	adds	r7, #40	; 0x28
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <__NVIC_EnableIRQ>:
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	4603      	mov	r3, r0
 8002c60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	db0b      	blt.n	8002c82 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c6a:	79fb      	ldrb	r3, [r7, #7]
 8002c6c:	f003 021f 	and.w	r2, r3, #31
 8002c70:	4906      	ldr	r1, [pc, #24]	; (8002c8c <__NVIC_EnableIRQ+0x34>)
 8002c72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c76:	095b      	lsrs	r3, r3, #5
 8002c78:	2001      	movs	r0, #1
 8002c7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002c82:	bf00      	nop
 8002c84:	370c      	adds	r7, #12
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bc80      	pop	{r7}
 8002c8a:	4770      	bx	lr
 8002c8c:	e000e100 	.word	0xe000e100

08002c90 <__NVIC_SetPriority>:
{
 8002c90:	b480      	push	{r7}
 8002c92:	b083      	sub	sp, #12
 8002c94:	af00      	add	r7, sp, #0
 8002c96:	4603      	mov	r3, r0
 8002c98:	6039      	str	r1, [r7, #0]
 8002c9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	db0a      	blt.n	8002cba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	b2da      	uxtb	r2, r3
 8002ca8:	490c      	ldr	r1, [pc, #48]	; (8002cdc <__NVIC_SetPriority+0x4c>)
 8002caa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cae:	0112      	lsls	r2, r2, #4
 8002cb0:	b2d2      	uxtb	r2, r2
 8002cb2:	440b      	add	r3, r1
 8002cb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002cb8:	e00a      	b.n	8002cd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	b2da      	uxtb	r2, r3
 8002cbe:	4908      	ldr	r1, [pc, #32]	; (8002ce0 <__NVIC_SetPriority+0x50>)
 8002cc0:	79fb      	ldrb	r3, [r7, #7]
 8002cc2:	f003 030f 	and.w	r3, r3, #15
 8002cc6:	3b04      	subs	r3, #4
 8002cc8:	0112      	lsls	r2, r2, #4
 8002cca:	b2d2      	uxtb	r2, r2
 8002ccc:	440b      	add	r3, r1
 8002cce:	761a      	strb	r2, [r3, #24]
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	e000e100 	.word	0xe000e100
 8002ce0:	e000ed00 	.word	0xe000ed00

08002ce4 <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 8002ce4:	b580      	push	{r7, lr}
 8002ce6:	b082      	sub	sp, #8
 8002ce8:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8002cea:	f002 f8d7 	bl	8004e9c <SEGGER_SYSVIEW_IsStarted>
 8002cee:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d101      	bne.n	8002cfa <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 8002cf6:	f001 fb5f 	bl	80043b8 <SEGGER_SYSVIEW_Start>
  }
}
 8002cfa:	bf00      	nop
 8002cfc:	3708      	adds	r7, #8
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
	...

08002d04 <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b082      	sub	sp, #8
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8002d0e:	4b0c      	ldr	r3, [pc, #48]	; (8002d40 <_cbOnUARTRx+0x3c>)
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	2b03      	cmp	r3, #3
 8002d14:	d806      	bhi.n	8002d24 <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 8002d16:	4b0a      	ldr	r3, [pc, #40]	; (8002d40 <_cbOnUARTRx+0x3c>)
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	b2da      	uxtb	r2, r3
 8002d1e:	4b08      	ldr	r3, [pc, #32]	; (8002d40 <_cbOnUARTRx+0x3c>)
 8002d20:	701a      	strb	r2, [r3, #0]
    goto Done;
 8002d22:	e009      	b.n	8002d38 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 8002d24:	f7ff ffde 	bl	8002ce4 <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8002d28:	4b05      	ldr	r3, [pc, #20]	; (8002d40 <_cbOnUARTRx+0x3c>)
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	4618      	mov	r0, r3
 8002d2e:	1dfb      	adds	r3, r7, #7
 8002d30:	2201      	movs	r2, #1
 8002d32:	4619      	mov	r1, r3
 8002d34:	f000 fb64 	bl	8003400 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8002d38:	bf00      	nop
}
 8002d3a:	3708      	adds	r7, #8
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bd80      	pop	{r7, pc}
 8002d40:	20000014 	.word	0x20000014

08002d44 <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 8002d4c:	4b14      	ldr	r3, [pc, #80]	; (8002da0 <_cbOnUARTTx+0x5c>)
 8002d4e:	785b      	ldrb	r3, [r3, #1]
 8002d50:	2b03      	cmp	r3, #3
 8002d52:	d80f      	bhi.n	8002d74 <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 8002d54:	4b12      	ldr	r3, [pc, #72]	; (8002da0 <_cbOnUARTTx+0x5c>)
 8002d56:	785b      	ldrb	r3, [r3, #1]
 8002d58:	461a      	mov	r2, r3
 8002d5a:	4b12      	ldr	r3, [pc, #72]	; (8002da4 <_cbOnUARTTx+0x60>)
 8002d5c:	5c9a      	ldrb	r2, [r3, r2]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 8002d62:	4b0f      	ldr	r3, [pc, #60]	; (8002da0 <_cbOnUARTTx+0x5c>)
 8002d64:	785b      	ldrb	r3, [r3, #1]
 8002d66:	3301      	adds	r3, #1
 8002d68:	b2da      	uxtb	r2, r3
 8002d6a:	4b0d      	ldr	r3, [pc, #52]	; (8002da0 <_cbOnUARTTx+0x5c>)
 8002d6c:	705a      	strb	r2, [r3, #1]
    r = 1;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	60fb      	str	r3, [r7, #12]
    goto Done;
 8002d72:	e00f      	b.n	8002d94 <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 8002d74:	4b0a      	ldr	r3, [pc, #40]	; (8002da0 <_cbOnUARTTx+0x5c>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	2201      	movs	r2, #1
 8002d7a:	6879      	ldr	r1, [r7, #4]
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f000 f9e3 	bl	8003148 <SEGGER_RTT_ReadUpBufferNoLock>
 8002d82:	4603      	mov	r3, r0
 8002d84:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	da02      	bge.n	8002d92 <_cbOnUARTTx+0x4e>
    r = 0;
 8002d8c:	2300      	movs	r3, #0
 8002d8e:	60fb      	str	r3, [r7, #12]
 8002d90:	e000      	b.n	8002d94 <_cbOnUARTTx+0x50>
  }
Done:
 8002d92:	bf00      	nop
  return r;
 8002d94:	68fb      	ldr	r3, [r7, #12]
}
 8002d96:	4618      	mov	r0, r3
 8002d98:	3710      	adds	r7, #16
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
 8002d9e:	bf00      	nop
 8002da0:	20000014 	.word	0x20000014
 8002da4:	080050d8 	.word	0x080050d8

08002da8 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8002da8:	b580      	push	{r7, lr}
 8002daa:	b082      	sub	sp, #8
 8002dac:	af00      	add	r7, sp, #0
 8002dae:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8002db0:	4a04      	ldr	r2, [pc, #16]	; (8002dc4 <SEGGER_UART_init+0x1c>)
 8002db2:	4905      	ldr	r1, [pc, #20]	; (8002dc8 <SEGGER_UART_init+0x20>)
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f861 	bl	8002e7c <HIF_UART_Init>
}
 8002dba:	bf00      	nop
 8002dbc:	3708      	adds	r7, #8
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	bd80      	pop	{r7, pc}
 8002dc2:	bf00      	nop
 8002dc4:	08002d05 	.word	0x08002d05
 8002dc8:	08002d45 	.word	0x08002d45

08002dcc <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b084      	sub	sp, #16
 8002dd0:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 8002dd2:	4b1e      	ldr	r3, [pc, #120]	; (8002e4c <USART2_IRQHandler+0x80>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	f003 0320 	and.w	r3, r3, #32
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d011      	beq.n	8002e06 <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 8002de2:	4b1b      	ldr	r3, [pc, #108]	; (8002e50 <USART2_IRQHandler+0x84>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	b2db      	uxtb	r3, r3
 8002de8:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	f003 030b 	and.w	r3, r3, #11
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d108      	bne.n	8002e06 <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 8002df4:	4b17      	ldr	r3, [pc, #92]	; (8002e54 <USART2_IRQHandler+0x88>)
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d004      	beq.n	8002e06 <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8002dfc:	4b15      	ldr	r3, [pc, #84]	; (8002e54 <USART2_IRQHandler+0x88>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	79fa      	ldrb	r2, [r7, #7]
 8002e02:	4610      	mov	r0, r2
 8002e04:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d01a      	beq.n	8002e46 <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8002e10:	4b11      	ldr	r3, [pc, #68]	; (8002e58 <USART2_IRQHandler+0x8c>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d015      	beq.n	8002e44 <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8002e18:	4b0f      	ldr	r3, [pc, #60]	; (8002e58 <USART2_IRQHandler+0x8c>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	1dfa      	adds	r2, r7, #7
 8002e1e:	4610      	mov	r0, r2
 8002e20:	4798      	blx	r3
 8002e22:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 8002e24:	68bb      	ldr	r3, [r7, #8]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d106      	bne.n	8002e38 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8002e2a:	4b0c      	ldr	r3, [pc, #48]	; (8002e5c <USART2_IRQHandler+0x90>)
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	4a0b      	ldr	r2, [pc, #44]	; (8002e5c <USART2_IRQHandler+0x90>)
 8002e30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002e34:	6013      	str	r3, [r2, #0]
 8002e36:	e006      	b.n	8002e46 <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8002e38:	4b04      	ldr	r3, [pc, #16]	; (8002e4c <USART2_IRQHandler+0x80>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8002e3c:	79fa      	ldrb	r2, [r7, #7]
 8002e3e:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <USART2_IRQHandler+0x84>)
 8002e40:	601a      	str	r2, [r3, #0]
 8002e42:	e000      	b.n	8002e46 <USART2_IRQHandler+0x7a>
      return;
 8002e44:	bf00      	nop
    }
  }
}
 8002e46:	3710      	adds	r7, #16
 8002e48:	46bd      	mov	sp, r7
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	40004400 	.word	0x40004400
 8002e50:	40004404 	.word	0x40004404
 8002e54:	20001e4c 	.word	0x20001e4c
 8002e58:	20001e50 	.word	0x20001e50
 8002e5c:	4000440c 	.word	0x4000440c

08002e60 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 8002e60:	b480      	push	{r7}
 8002e62:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 8002e64:	4b04      	ldr	r3, [pc, #16]	; (8002e78 <HIF_UART_EnableTXEInterrupt+0x18>)
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a03      	ldr	r2, [pc, #12]	; (8002e78 <HIF_UART_EnableTXEInterrupt+0x18>)
 8002e6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002e6e:	6013      	str	r3, [r2, #0]
}
 8002e70:	bf00      	nop
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr
 8002e78:	4000440c 	.word	0x4000440c

08002e7c <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b086      	sub	sp, #24
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	60f8      	str	r0, [r7, #12]
 8002e84:	60b9      	str	r1, [r7, #8]
 8002e86:	607a      	str	r2, [r7, #4]

  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 8002e88:	4b1d      	ldr	r3, [pc, #116]	; (8002f00 <HIF_UART_Init+0x84>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a1c      	ldr	r2, [pc, #112]	; (8002f00 <HIF_UART_Init+0x84>)
 8002e8e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e92:	6013      	str	r3, [r2, #0]
 // RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock

  // Initialize USART
  //
  USART_CR1 = 0
 8002e94:	4b1b      	ldr	r3, [pc, #108]	; (8002f04 <HIF_UART_Init+0x88>)
 8002e96:	f242 022c 	movw	r2, #8236	; 0x202c
 8002e9a:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8002e9c:	4b1a      	ldr	r3, [pc, #104]	; (8002f08 <HIF_UART_Init+0x8c>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8002ea2:	4b1a      	ldr	r3, [pc, #104]	; (8002f0c <HIF_UART_Init+0x90>)
 8002ea4:	2280      	movs	r2, #128	; 0x80
 8002ea6:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 16;                       // We use 8x oversampling.
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	011b      	lsls	r3, r3, #4
 8002eac:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8002eae:	4a18      	ldr	r2, [pc, #96]	; (8002f10 <HIF_UART_Init+0x94>)
 8002eb0:	697b      	ldr	r3, [r7, #20]
 8002eb2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002eb6:	3301      	adds	r3, #1
 8002eb8:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8002eba:	697b      	ldr	r3, [r7, #20]
 8002ebc:	085b      	lsrs	r3, r3, #1
 8002ebe:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8002ec0:	697b      	ldr	r3, [r7, #20]
 8002ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ec6:	d302      	bcc.n	8002ece <HIF_UART_Init+0x52>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8002ec8:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002ecc:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d004      	beq.n	8002ede <HIF_UART_Init+0x62>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	4a0e      	ldr	r2, [pc, #56]	; (8002f14 <HIF_UART_Init+0x98>)
 8002eda:	b29b      	uxth	r3, r3
 8002edc:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8002ede:	4a0e      	ldr	r2, [pc, #56]	; (8002f18 <HIF_UART_Init+0x9c>)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8002ee4:	4a0d      	ldr	r2, [pc, #52]	; (8002f1c <HIF_UART_Init+0xa0>)
 8002ee6:	68bb      	ldr	r3, [r7, #8]
 8002ee8:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8002eea:	2106      	movs	r1, #6
 8002eec:	2026      	movs	r0, #38	; 0x26
 8002eee:	f7ff fecf 	bl	8002c90 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8002ef2:	2026      	movs	r0, #38	; 0x26
 8002ef4:	f7ff feb0 	bl	8002c58 <__NVIC_EnableIRQ>
}
 8002ef8:	bf00      	nop
 8002efa:	3718      	adds	r7, #24
 8002efc:	46bd      	mov	sp, r7
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	4002101c 	.word	0x4002101c
 8002f04:	4000440c 	.word	0x4000440c
 8002f08:	40004410 	.word	0x40004410
 8002f0c:	40004414 	.word	0x40004414
 8002f10:	044aa200 	.word	0x044aa200
 8002f14:	40004408 	.word	0x40004408
 8002f18:	20001e4c 	.word	0x20001e4c
 8002f1c:	20001e50 	.word	0x20001e50

08002f20 <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8002f20:	b480      	push	{r7}
 8002f22:	b083      	sub	sp, #12
 8002f24:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8002f26:	4b21      	ldr	r3, [pc, #132]	; (8002fac <_DoInit+0x8c>)
 8002f28:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	2203      	movs	r2, #3
 8002f2e:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	2203      	movs	r2, #3
 8002f34:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	4a1d      	ldr	r2, [pc, #116]	; (8002fb0 <_DoInit+0x90>)
 8002f3a:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	4a1d      	ldr	r2, [pc, #116]	; (8002fb4 <_DoInit+0x94>)
 8002f40:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002f48:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2200      	movs	r2, #0
 8002f5a:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	4a14      	ldr	r2, [pc, #80]	; (8002fb0 <_DoInit+0x90>)
 8002f60:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a14      	ldr	r2, [pc, #80]	; (8002fb8 <_DoInit+0x98>)
 8002f66:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	2210      	movs	r2, #16
 8002f6c:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	2200      	movs	r2, #0
 8002f72:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	2200      	movs	r2, #0
 8002f78:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	3307      	adds	r3, #7
 8002f84:	4a0d      	ldr	r2, [pc, #52]	; (8002fbc <_DoInit+0x9c>)
 8002f86:	6810      	ldr	r0, [r2, #0]
 8002f88:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  STRCPY((char*)&p->acID[0], "SEGGER");
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	4a0c      	ldr	r2, [pc, #48]	; (8002fc0 <_DoInit+0xa0>)
 8002f8e:	6810      	ldr	r0, [r2, #0]
 8002f90:	6018      	str	r0, [r3, #0]
 8002f92:	8891      	ldrh	r1, [r2, #4]
 8002f94:	7992      	ldrb	r2, [r2, #6]
 8002f96:	8099      	strh	r1, [r3, #4]
 8002f98:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
  p->acID[6] = ' ';
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2220      	movs	r2, #32
 8002f9e:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
}
 8002fa0:	bf00      	nop
 8002fa2:	370c      	adds	r7, #12
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bc80      	pop	{r7}
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	20001e54 	.word	0x20001e54
 8002fb0:	08005098 	.word	0x08005098
 8002fb4:	20001efc 	.word	0x20001efc
 8002fb8:	200022fc 	.word	0x200022fc
 8002fbc:	080050a4 	.word	0x080050a4
 8002fc0:	080050a8 	.word	0x080050a8

08002fc4 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08a      	sub	sp, #40	; 0x28
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	60f8      	str	r0, [r7, #12]
 8002fcc:	60b9      	str	r1, [r7, #8]
 8002fce:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	691b      	ldr	r3, [r3, #16]
 8002fde:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8002fe0:	69ba      	ldr	r2, [r7, #24]
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d905      	bls.n	8002ff4 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8002fe8:	69ba      	ldr	r2, [r7, #24]
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	1ad3      	subs	r3, r2, r3
 8002fee:	3b01      	subs	r3, #1
 8002ff0:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff2:	e007      	b.n	8003004 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	689a      	ldr	r2, [r3, #8]
 8002ff8:	69b9      	ldr	r1, [r7, #24]
 8002ffa:	69fb      	ldr	r3, [r7, #28]
 8002ffc:	1acb      	subs	r3, r1, r3
 8002ffe:	4413      	add	r3, r2
 8003000:	3b01      	subs	r3, #1
 8003002:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	689a      	ldr	r2, [r3, #8]
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800300e:	4293      	cmp	r3, r2
 8003010:	bf28      	it	cs
 8003012:	4613      	movcs	r3, r2
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003016:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	4293      	cmp	r3, r2
 800301c:	bf28      	it	cs
 800301e:	4613      	movcs	r3, r2
 8003020:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	685a      	ldr	r2, [r3, #4]
 8003026:	69fb      	ldr	r3, [r7, #28]
 8003028:	4413      	add	r3, r2
 800302a:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 800302c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800302e:	68b9      	ldr	r1, [r7, #8]
 8003030:	6978      	ldr	r0, [r7, #20]
 8003032:	f001 ff95 	bl	8004f60 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003036:	6a3a      	ldr	r2, [r7, #32]
 8003038:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800303a:	4413      	add	r3, r2
 800303c:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 800303e:	68ba      	ldr	r2, [r7, #8]
 8003040:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003042:	4413      	add	r3, r2
 8003044:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003046:	687a      	ldr	r2, [r7, #4]
 8003048:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 800304e:	69fa      	ldr	r2, [r7, #28]
 8003050:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003052:	4413      	add	r3, r2
 8003054:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003056:	68fb      	ldr	r3, [r7, #12]
 8003058:	689b      	ldr	r3, [r3, #8]
 800305a:	69fa      	ldr	r2, [r7, #28]
 800305c:	429a      	cmp	r2, r3
 800305e:	d101      	bne.n	8003064 <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003060:	2300      	movs	r3, #0
 8003062:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	69fa      	ldr	r2, [r7, #28]
 8003068:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2b00      	cmp	r3, #0
 800306e:	d1b4      	bne.n	8002fda <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003070:	6a3b      	ldr	r3, [r7, #32]
}
 8003072:	4618      	mov	r0, r3
 8003074:	3728      	adds	r7, #40	; 0x28
 8003076:	46bd      	mov	sp, r7
 8003078:	bd80      	pop	{r7, pc}

0800307a <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 800307a:	b580      	push	{r7, lr}
 800307c:	b088      	sub	sp, #32
 800307e:	af00      	add	r7, sp, #0
 8003080:	60f8      	str	r0, [r7, #12]
 8003082:	60b9      	str	r1, [r7, #8]
 8003084:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	68db      	ldr	r3, [r3, #12]
 800308a:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	689a      	ldr	r2, [r3, #8]
 8003090:	69fb      	ldr	r3, [r7, #28]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003096:	69ba      	ldr	r2, [r7, #24]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	429a      	cmp	r2, r3
 800309c:	d90f      	bls.n	80030be <_WriteNoCheck+0x44>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	685a      	ldr	r2, [r3, #4]
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	4413      	add	r3, r2
 80030a6:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 80030a8:	687a      	ldr	r2, [r7, #4]
 80030aa:	68b9      	ldr	r1, [r7, #8]
 80030ac:	6938      	ldr	r0, [r7, #16]
 80030ae:	f001 ff57 	bl	8004f60 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff + NumBytes;
 80030b2:	69fa      	ldr	r2, [r7, #28]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	441a      	add	r2, r3
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 80030bc:	e01d      	b.n	80030fa <_WriteNoCheck+0x80>
    NumBytesAtOnce = Rem;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	685a      	ldr	r2, [r3, #4]
 80030c6:	69fb      	ldr	r3, [r7, #28]
 80030c8:	4413      	add	r3, r2
 80030ca:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 80030cc:	697a      	ldr	r2, [r7, #20]
 80030ce:	68b9      	ldr	r1, [r7, #8]
 80030d0:	6938      	ldr	r0, [r7, #16]
 80030d2:	f001 ff45 	bl	8004f60 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 80030d6:	687a      	ldr	r2, [r7, #4]
 80030d8:	69bb      	ldr	r3, [r7, #24]
 80030da:	1ad3      	subs	r3, r2, r3
 80030dc:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	685b      	ldr	r3, [r3, #4]
 80030e2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	4413      	add	r3, r2
 80030ea:	697a      	ldr	r2, [r7, #20]
 80030ec:	4619      	mov	r1, r3
 80030ee:	6938      	ldr	r0, [r7, #16]
 80030f0:	f001 ff36 	bl	8004f60 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	697a      	ldr	r2, [r7, #20]
 80030f8:	60da      	str	r2, [r3, #12]
}
 80030fa:	bf00      	nop
 80030fc:	3720      	adds	r7, #32
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}

08003102 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003102:	b480      	push	{r7}
 8003104:	b087      	sub	sp, #28
 8003106:	af00      	add	r7, sp, #0
 8003108:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	691b      	ldr	r3, [r3, #16]
 800310e:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003116:	693a      	ldr	r2, [r7, #16]
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	429a      	cmp	r2, r3
 800311c:	d808      	bhi.n	8003130 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	689a      	ldr	r2, [r3, #8]
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	1ad2      	subs	r2, r2, r3
 8003126:	693b      	ldr	r3, [r7, #16]
 8003128:	4413      	add	r3, r2
 800312a:	3b01      	subs	r3, #1
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	e004      	b.n	800313a <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003130:	693a      	ldr	r2, [r7, #16]
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	1ad3      	subs	r3, r2, r3
 8003136:	3b01      	subs	r3, #1
 8003138:	617b      	str	r3, [r7, #20]
  }
  return r;
 800313a:	697b      	ldr	r3, [r7, #20]
}
 800313c:	4618      	mov	r0, r3
 800313e:	371c      	adds	r7, #28
 8003140:	46bd      	mov	sp, r7
 8003142:	bc80      	pop	{r7}
 8003144:	4770      	bx	lr
	...

08003148 <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003148:	b580      	push	{r7, lr}
 800314a:	b08c      	sub	sp, #48	; 0x30
 800314c:	af00      	add	r7, sp, #0
 800314e:	60f8      	str	r0, [r7, #12]
 8003150:	60b9      	str	r1, [r7, #8]
 8003152:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003154:	4b3e      	ldr	r3, [pc, #248]	; (8003250 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003156:	623b      	str	r3, [r7, #32]
 8003158:	6a3b      	ldr	r3, [r7, #32]
 800315a:	781b      	ldrb	r3, [r3, #0]
 800315c:	b2db      	uxtb	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d101      	bne.n	8003166 <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003162:	f7ff fedd 	bl	8002f20 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	1c5a      	adds	r2, r3, #1
 800316a:	4613      	mov	r3, r2
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	4413      	add	r3, r2
 8003170:	00db      	lsls	r3, r3, #3
 8003172:	4a37      	ldr	r2, [pc, #220]	; (8003250 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003174:	4413      	add	r3, r2
 8003176:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 800317c:	69fb      	ldr	r3, [r7, #28]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003182:	69fb      	ldr	r3, [r7, #28]
 8003184:	68db      	ldr	r3, [r3, #12]
 8003186:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003188:	2300      	movs	r3, #0
 800318a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800318c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800318e:	69bb      	ldr	r3, [r7, #24]
 8003190:	429a      	cmp	r2, r3
 8003192:	d92b      	bls.n	80031ec <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003194:	69fb      	ldr	r3, [r7, #28]
 8003196:	689a      	ldr	r2, [r3, #8]
 8003198:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800319e:	697a      	ldr	r2, [r7, #20]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	4293      	cmp	r3, r2
 80031a4:	bf28      	it	cs
 80031a6:	4613      	movcs	r3, r2
 80031a8:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80031aa:	69fb      	ldr	r3, [r7, #28]
 80031ac:	685a      	ldr	r2, [r3, #4]
 80031ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031b0:	4413      	add	r3, r2
 80031b2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80031b4:	697a      	ldr	r2, [r7, #20]
 80031b6:	6939      	ldr	r1, [r7, #16]
 80031b8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80031ba:	f001 fed1 	bl	8004f60 <memcpy>
    NumBytesRead += NumBytesRem;
 80031be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	4413      	add	r3, r2
 80031c4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80031c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	4413      	add	r3, r2
 80031cc:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80031ce:	687a      	ldr	r2, [r7, #4]
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80031d6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031d8:	697b      	ldr	r3, [r7, #20]
 80031da:	4413      	add	r3, r2
 80031dc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	689b      	ldr	r3, [r3, #8]
 80031e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d101      	bne.n	80031ec <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 80031e8:	2300      	movs	r3, #0
 80031ea:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80031ec:	69ba      	ldr	r2, [r7, #24]
 80031ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80031f0:	1ad3      	subs	r3, r2, r3
 80031f2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 80031f4:	697a      	ldr	r2, [r7, #20]
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	4293      	cmp	r3, r2
 80031fa:	bf28      	it	cs
 80031fc:	4613      	movcs	r3, r2
 80031fe:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d019      	beq.n	800323a <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	685a      	ldr	r2, [r3, #4]
 800320a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800320c:	4413      	add	r3, r2
 800320e:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003210:	697a      	ldr	r2, [r7, #20]
 8003212:	6939      	ldr	r1, [r7, #16]
 8003214:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003216:	f001 fea3 	bl	8004f60 <memcpy>
    NumBytesRead += NumBytesRem;
 800321a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800321c:	697b      	ldr	r3, [r7, #20]
 800321e:	4413      	add	r3, r2
 8003220:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003222:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003224:	697b      	ldr	r3, [r7, #20]
 8003226:	4413      	add	r3, r2
 8003228:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 800322a:	687a      	ldr	r2, [r7, #4]
 800322c:	697b      	ldr	r3, [r7, #20]
 800322e:	1ad3      	subs	r3, r2, r3
 8003230:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003232:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	4413      	add	r3, r2
 8003238:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 800323a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800323c:	2b00      	cmp	r3, #0
 800323e:	d002      	beq.n	8003246 <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003240:	69fb      	ldr	r3, [r7, #28]
 8003242:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003244:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003246:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003248:	4618      	mov	r0, r3
 800324a:	3730      	adds	r7, #48	; 0x30
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	20001e54 	.word	0x20001e54

08003254 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003254:	b580      	push	{r7, lr}
 8003256:	b08c      	sub	sp, #48	; 0x30
 8003258:	af00      	add	r7, sp, #0
 800325a:	60f8      	str	r0, [r7, #12]
 800325c:	60b9      	str	r1, [r7, #8]
 800325e:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003260:	4b3e      	ldr	r3, [pc, #248]	; (800335c <SEGGER_RTT_ReadNoLock+0x108>)
 8003262:	623b      	str	r3, [r7, #32]
 8003264:	6a3b      	ldr	r3, [r7, #32]
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	b2db      	uxtb	r3, r3
 800326a:	2b00      	cmp	r3, #0
 800326c:	d101      	bne.n	8003272 <SEGGER_RTT_ReadNoLock+0x1e>
 800326e:	f7ff fe57 	bl	8002f20 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	4613      	mov	r3, r2
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	4413      	add	r3, r2
 800327a:	00db      	lsls	r3, r3, #3
 800327c:	3360      	adds	r3, #96	; 0x60
 800327e:	4a37      	ldr	r2, [pc, #220]	; (800335c <SEGGER_RTT_ReadNoLock+0x108>)
 8003280:	4413      	add	r3, r2
 8003282:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003284:	68bb      	ldr	r3, [r7, #8]
 8003286:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003288:	69fb      	ldr	r3, [r7, #28]
 800328a:	691b      	ldr	r3, [r3, #16]
 800328c:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 800328e:	69fb      	ldr	r3, [r7, #28]
 8003290:	68db      	ldr	r3, [r3, #12]
 8003292:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003294:	2300      	movs	r3, #0
 8003296:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003298:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800329a:	69bb      	ldr	r3, [r7, #24]
 800329c:	429a      	cmp	r2, r3
 800329e:	d92b      	bls.n	80032f8 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 80032a0:	69fb      	ldr	r3, [r7, #28]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032a6:	1ad3      	subs	r3, r2, r3
 80032a8:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 80032aa:	697a      	ldr	r2, [r7, #20]
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	4293      	cmp	r3, r2
 80032b0:	bf28      	it	cs
 80032b2:	4613      	movcs	r3, r2
 80032b4:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	685a      	ldr	r2, [r3, #4]
 80032ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032bc:	4413      	add	r3, r2
 80032be:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 80032c0:	697a      	ldr	r2, [r7, #20]
 80032c2:	6939      	ldr	r1, [r7, #16]
 80032c4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80032c6:	f001 fe4b 	bl	8004f60 <memcpy>
    NumBytesRead += NumBytesRem;
 80032ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	4413      	add	r3, r2
 80032d0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 80032d2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	4413      	add	r3, r2
 80032d8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	697b      	ldr	r3, [r7, #20]
 80032de:	1ad3      	subs	r3, r2, r3
 80032e0:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 80032e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	4413      	add	r3, r2
 80032e8:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 80032ea:	69fb      	ldr	r3, [r7, #28]
 80032ec:	689b      	ldr	r3, [r3, #8]
 80032ee:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d101      	bne.n	80032f8 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 80032f4:	2300      	movs	r3, #0
 80032f6:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 80032f8:	69ba      	ldr	r2, [r7, #24]
 80032fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003300:	697a      	ldr	r2, [r7, #20]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	4293      	cmp	r3, r2
 8003306:	bf28      	it	cs
 8003308:	4613      	movcs	r3, r2
 800330a:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800330c:	697b      	ldr	r3, [r7, #20]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d019      	beq.n	8003346 <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	685a      	ldr	r2, [r3, #4]
 8003316:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003318:	4413      	add	r3, r2
 800331a:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	6939      	ldr	r1, [r7, #16]
 8003320:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003322:	f001 fe1d 	bl	8004f60 <memcpy>
    NumBytesRead += NumBytesRem;
 8003326:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	4413      	add	r3, r2
 800332c:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 800332e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003330:	697b      	ldr	r3, [r7, #20]
 8003332:	4413      	add	r3, r2
 8003334:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003336:	687a      	ldr	r2, [r7, #4]
 8003338:	697b      	ldr	r3, [r7, #20]
 800333a:	1ad3      	subs	r3, r2, r3
 800333c:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800333e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003340:	697b      	ldr	r3, [r7, #20]
 8003342:	4413      	add	r3, r2
 8003344:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003348:	2b00      	cmp	r3, #0
 800334a:	d002      	beq.n	8003352 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800334c:	69fb      	ldr	r3, [r7, #28]
 800334e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003350:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003354:	4618      	mov	r0, r3
 8003356:	3730      	adds	r7, #48	; 0x30
 8003358:	46bd      	mov	sp, r7
 800335a:	bd80      	pop	{r7, pc}
 800335c:	20001e54 	.word	0x20001e54

08003360 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003360:	b580      	push	{r7, lr}
 8003362:	b088      	sub	sp, #32
 8003364:	af00      	add	r7, sp, #0
 8003366:	60f8      	str	r0, [r7, #12]
 8003368:	60b9      	str	r1, [r7, #8]
 800336a:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 800336c:	68bb      	ldr	r3, [r7, #8]
 800336e:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003370:	68fa      	ldr	r2, [r7, #12]
 8003372:	4613      	mov	r3, r2
 8003374:	005b      	lsls	r3, r3, #1
 8003376:	4413      	add	r3, r2
 8003378:	00db      	lsls	r3, r3, #3
 800337a:	3360      	adds	r3, #96	; 0x60
 800337c:	4a1f      	ldr	r2, [pc, #124]	; (80033fc <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 800337e:	4413      	add	r3, r2
 8003380:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	695b      	ldr	r3, [r3, #20]
 8003386:	2b02      	cmp	r3, #2
 8003388:	d029      	beq.n	80033de <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 800338a:	2b02      	cmp	r3, #2
 800338c:	d82e      	bhi.n	80033ec <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 800338e:	2b00      	cmp	r3, #0
 8003390:	d002      	beq.n	8003398 <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003392:	2b01      	cmp	r3, #1
 8003394:	d013      	beq.n	80033be <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003396:	e029      	b.n	80033ec <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003398:	6978      	ldr	r0, [r7, #20]
 800339a:	f7ff feb2 	bl	8003102 <_GetAvailWriteSpace>
 800339e:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 80033a0:	693a      	ldr	r2, [r7, #16]
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	429a      	cmp	r2, r3
 80033a6:	d202      	bcs.n	80033ae <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 80033a8:	2300      	movs	r3, #0
 80033aa:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 80033ac:	e021      	b.n	80033f2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 80033b2:	687a      	ldr	r2, [r7, #4]
 80033b4:	69b9      	ldr	r1, [r7, #24]
 80033b6:	6978      	ldr	r0, [r7, #20]
 80033b8:	f7ff fe5f 	bl	800307a <_WriteNoCheck>
    break;
 80033bc:	e019      	b.n	80033f2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 80033be:	6978      	ldr	r0, [r7, #20]
 80033c0:	f7ff fe9f 	bl	8003102 <_GetAvailWriteSpace>
 80033c4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 80033c6:	687a      	ldr	r2, [r7, #4]
 80033c8:	693b      	ldr	r3, [r7, #16]
 80033ca:	4293      	cmp	r3, r2
 80033cc:	bf28      	it	cs
 80033ce:	4613      	movcs	r3, r2
 80033d0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 80033d2:	69fa      	ldr	r2, [r7, #28]
 80033d4:	69b9      	ldr	r1, [r7, #24]
 80033d6:	6978      	ldr	r0, [r7, #20]
 80033d8:	f7ff fe4f 	bl	800307a <_WriteNoCheck>
    break;
 80033dc:	e009      	b.n	80033f2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 80033de:	687a      	ldr	r2, [r7, #4]
 80033e0:	69b9      	ldr	r1, [r7, #24]
 80033e2:	6978      	ldr	r0, [r7, #20]
 80033e4:	f7ff fdee 	bl	8002fc4 <_WriteBlocking>
 80033e8:	61f8      	str	r0, [r7, #28]
    break;
 80033ea:	e002      	b.n	80033f2 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 80033ec:	2300      	movs	r3, #0
 80033ee:	61fb      	str	r3, [r7, #28]
    break;
 80033f0:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 80033f2:	69fb      	ldr	r3, [r7, #28]
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3720      	adds	r7, #32
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	20001e54 	.word	0x20001e54

08003400 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003400:	b580      	push	{r7, lr}
 8003402:	b088      	sub	sp, #32
 8003404:	af00      	add	r7, sp, #0
 8003406:	60f8      	str	r0, [r7, #12]
 8003408:	60b9      	str	r1, [r7, #8]
 800340a:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 800340c:	4b0e      	ldr	r3, [pc, #56]	; (8003448 <SEGGER_RTT_WriteDownBuffer+0x48>)
 800340e:	61fb      	str	r3, [r7, #28]
 8003410:	69fb      	ldr	r3, [r7, #28]
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b00      	cmp	r3, #0
 8003418:	d101      	bne.n	800341e <SEGGER_RTT_WriteDownBuffer+0x1e>
 800341a:	f7ff fd81 	bl	8002f20 <_DoInit>
  SEGGER_RTT_LOCK();
 800341e:	f3ef 8311 	mrs	r3, BASEPRI
 8003422:	f04f 0120 	mov.w	r1, #32
 8003426:	f381 8811 	msr	BASEPRI, r1
 800342a:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 800342c:	687a      	ldr	r2, [r7, #4]
 800342e:	68b9      	ldr	r1, [r7, #8]
 8003430:	68f8      	ldr	r0, [r7, #12]
 8003432:	f7ff ff95 	bl	8003360 <SEGGER_RTT_WriteDownBufferNoLock>
 8003436:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8003438:	69bb      	ldr	r3, [r7, #24]
 800343a:	f383 8811 	msr	BASEPRI, r3
  return Status;
 800343e:	697b      	ldr	r3, [r7, #20]
}
 8003440:	4618      	mov	r0, r3
 8003442:	3720      	adds	r7, #32
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}
 8003448:	20001e54 	.word	0x20001e54

0800344c <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800344c:	b580      	push	{r7, lr}
 800344e:	b088      	sub	sp, #32
 8003450:	af00      	add	r7, sp, #0
 8003452:	60f8      	str	r0, [r7, #12]
 8003454:	60b9      	str	r1, [r7, #8]
 8003456:	607a      	str	r2, [r7, #4]
 8003458:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800345a:	4b3c      	ldr	r3, [pc, #240]	; (800354c <SEGGER_RTT_AllocUpBuffer+0x100>)
 800345c:	61bb      	str	r3, [r7, #24]
 800345e:	69bb      	ldr	r3, [r7, #24]
 8003460:	781b      	ldrb	r3, [r3, #0]
 8003462:	b2db      	uxtb	r3, r3
 8003464:	2b00      	cmp	r3, #0
 8003466:	d101      	bne.n	800346c <SEGGER_RTT_AllocUpBuffer+0x20>
 8003468:	f7ff fd5a 	bl	8002f20 <_DoInit>
  SEGGER_RTT_LOCK();
 800346c:	f3ef 8311 	mrs	r3, BASEPRI
 8003470:	f04f 0120 	mov.w	r1, #32
 8003474:	f381 8811 	msr	BASEPRI, r1
 8003478:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800347a:	4b34      	ldr	r3, [pc, #208]	; (800354c <SEGGER_RTT_AllocUpBuffer+0x100>)
 800347c:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800347e:	2300      	movs	r3, #0
 8003480:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8003482:	6939      	ldr	r1, [r7, #16]
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	1c5a      	adds	r2, r3, #1
 8003488:	4613      	mov	r3, r2
 800348a:	005b      	lsls	r3, r3, #1
 800348c:	4413      	add	r3, r2
 800348e:	00db      	lsls	r3, r3, #3
 8003490:	440b      	add	r3, r1
 8003492:	3304      	adds	r3, #4
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2b00      	cmp	r3, #0
 8003498:	d008      	beq.n	80034ac <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800349a:	69fb      	ldr	r3, [r7, #28]
 800349c:	3301      	adds	r3, #1
 800349e:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	691b      	ldr	r3, [r3, #16]
 80034a4:	69fa      	ldr	r2, [r7, #28]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	dbeb      	blt.n	8003482 <SEGGER_RTT_AllocUpBuffer+0x36>
 80034aa:	e000      	b.n	80034ae <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 80034ac:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	691b      	ldr	r3, [r3, #16]
 80034b2:	69fa      	ldr	r2, [r7, #28]
 80034b4:	429a      	cmp	r2, r3
 80034b6:	da3d      	bge.n	8003534 <SEGGER_RTT_AllocUpBuffer+0xe8>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 80034b8:	6939      	ldr	r1, [r7, #16]
 80034ba:	69fb      	ldr	r3, [r7, #28]
 80034bc:	1c5a      	adds	r2, r3, #1
 80034be:	4613      	mov	r3, r2
 80034c0:	005b      	lsls	r3, r3, #1
 80034c2:	4413      	add	r3, r2
 80034c4:	00db      	lsls	r3, r3, #3
 80034c6:	440b      	add	r3, r1
 80034c8:	68fa      	ldr	r2, [r7, #12]
 80034ca:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 80034cc:	6939      	ldr	r1, [r7, #16]
 80034ce:	69fb      	ldr	r3, [r7, #28]
 80034d0:	1c5a      	adds	r2, r3, #1
 80034d2:	4613      	mov	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4413      	add	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	440b      	add	r3, r1
 80034dc:	3304      	adds	r3, #4
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80034e2:	6939      	ldr	r1, [r7, #16]
 80034e4:	69fa      	ldr	r2, [r7, #28]
 80034e6:	4613      	mov	r3, r2
 80034e8:	005b      	lsls	r3, r3, #1
 80034ea:	4413      	add	r3, r2
 80034ec:	00db      	lsls	r3, r3, #3
 80034ee:	440b      	add	r3, r1
 80034f0:	3320      	adds	r3, #32
 80034f2:	687a      	ldr	r2, [r7, #4]
 80034f4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80034f6:	6939      	ldr	r1, [r7, #16]
 80034f8:	69fa      	ldr	r2, [r7, #28]
 80034fa:	4613      	mov	r3, r2
 80034fc:	005b      	lsls	r3, r3, #1
 80034fe:	4413      	add	r3, r2
 8003500:	00db      	lsls	r3, r3, #3
 8003502:	440b      	add	r3, r1
 8003504:	3328      	adds	r3, #40	; 0x28
 8003506:	2200      	movs	r2, #0
 8003508:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800350a:	6939      	ldr	r1, [r7, #16]
 800350c:	69fa      	ldr	r2, [r7, #28]
 800350e:	4613      	mov	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	4413      	add	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	440b      	add	r3, r1
 8003518:	3324      	adds	r3, #36	; 0x24
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800351e:	6939      	ldr	r1, [r7, #16]
 8003520:	69fa      	ldr	r2, [r7, #28]
 8003522:	4613      	mov	r3, r2
 8003524:	005b      	lsls	r3, r3, #1
 8003526:	4413      	add	r3, r2
 8003528:	00db      	lsls	r3, r3, #3
 800352a:	440b      	add	r3, r1
 800352c:	332c      	adds	r3, #44	; 0x2c
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	601a      	str	r2, [r3, #0]
 8003532:	e002      	b.n	800353a <SEGGER_RTT_AllocUpBuffer+0xee>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
  } else {
    BufferIndex = -1;
 8003534:	f04f 33ff 	mov.w	r3, #4294967295
 8003538:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800353a:	697b      	ldr	r3, [r7, #20]
 800353c:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8003540:	69fb      	ldr	r3, [r7, #28]
}
 8003542:	4618      	mov	r0, r3
 8003544:	3720      	adds	r7, #32
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20001e54 	.word	0x20001e54

08003550 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8003550:	b580      	push	{r7, lr}
 8003552:	b088      	sub	sp, #32
 8003554:	af00      	add	r7, sp, #0
 8003556:	60f8      	str	r0, [r7, #12]
 8003558:	60b9      	str	r1, [r7, #8]
 800355a:	607a      	str	r2, [r7, #4]
 800355c:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800355e:	4b32      	ldr	r3, [pc, #200]	; (8003628 <SEGGER_RTT_ConfigDownBuffer+0xd8>)
 8003560:	61bb      	str	r3, [r7, #24]
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	b2db      	uxtb	r3, r3
 8003568:	2b00      	cmp	r3, #0
 800356a:	d101      	bne.n	8003570 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800356c:	f7ff fcd8 	bl	8002f20 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003570:	4b2d      	ldr	r3, [pc, #180]	; (8003628 <SEGGER_RTT_ConfigDownBuffer+0xd8>)
 8003572:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	695b      	ldr	r3, [r3, #20]
 8003578:	461a      	mov	r2, r3
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	4293      	cmp	r3, r2
 800357e:	d24b      	bcs.n	8003618 <SEGGER_RTT_ConfigDownBuffer+0xc8>
    SEGGER_RTT_LOCK();
 8003580:	f3ef 8311 	mrs	r3, BASEPRI
 8003584:	f04f 0120 	mov.w	r1, #32
 8003588:	f381 8811 	msr	BASEPRI, r1
 800358c:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	2b00      	cmp	r3, #0
 8003592:	d031      	beq.n	80035f8 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 8003594:	6979      	ldr	r1, [r7, #20]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	4613      	mov	r3, r2
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	4413      	add	r3, r2
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	440b      	add	r3, r1
 80035a2:	3360      	adds	r3, #96	; 0x60
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 80035a8:	6979      	ldr	r1, [r7, #20]
 80035aa:	68fa      	ldr	r2, [r7, #12]
 80035ac:	4613      	mov	r3, r2
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	4413      	add	r3, r2
 80035b2:	00db      	lsls	r3, r3, #3
 80035b4:	440b      	add	r3, r1
 80035b6:	3364      	adds	r3, #100	; 0x64
 80035b8:	687a      	ldr	r2, [r7, #4]
 80035ba:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 80035bc:	6979      	ldr	r1, [r7, #20]
 80035be:	68fa      	ldr	r2, [r7, #12]
 80035c0:	4613      	mov	r3, r2
 80035c2:	005b      	lsls	r3, r3, #1
 80035c4:	4413      	add	r3, r2
 80035c6:	00db      	lsls	r3, r3, #3
 80035c8:	440b      	add	r3, r1
 80035ca:	3368      	adds	r3, #104	; 0x68
 80035cc:	683a      	ldr	r2, [r7, #0]
 80035ce:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 80035d0:	6979      	ldr	r1, [r7, #20]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	4613      	mov	r3, r2
 80035d6:	005b      	lsls	r3, r3, #1
 80035d8:	4413      	add	r3, r2
 80035da:	00db      	lsls	r3, r3, #3
 80035dc:	440b      	add	r3, r1
 80035de:	3370      	adds	r3, #112	; 0x70
 80035e0:	2200      	movs	r2, #0
 80035e2:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80035e4:	6979      	ldr	r1, [r7, #20]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	4613      	mov	r3, r2
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4413      	add	r3, r2
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	440b      	add	r3, r1
 80035f2:	336c      	adds	r3, #108	; 0x6c
 80035f4:	2200      	movs	r2, #0
 80035f6:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80035f8:	6979      	ldr	r1, [r7, #20]
 80035fa:	68fa      	ldr	r2, [r7, #12]
 80035fc:	4613      	mov	r3, r2
 80035fe:	005b      	lsls	r3, r3, #1
 8003600:	4413      	add	r3, r2
 8003602:	00db      	lsls	r3, r3, #3
 8003604:	440b      	add	r3, r1
 8003606:	3374      	adds	r3, #116	; 0x74
 8003608:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800360a:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    SEGGER_RTT_UNLOCK();
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 8003612:	2300      	movs	r3, #0
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	e002      	b.n	800361e <SEGGER_RTT_ConfigDownBuffer+0xce>
  } else {
    r = -1;
 8003618:	f04f 33ff 	mov.w	r3, #4294967295
 800361c:	61fb      	str	r3, [r7, #28]
  }
  return r;
 800361e:	69fb      	ldr	r3, [r7, #28]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3720      	adds	r7, #32
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}
 8003628:	20001e54 	.word	0x20001e54

0800362c <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8003638:	2300      	movs	r3, #0
 800363a:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 800363c:	e002      	b.n	8003644 <_EncodeStr+0x18>
    Len++;
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	3301      	adds	r3, #1
 8003642:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8003644:	68ba      	ldr	r2, [r7, #8]
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	4413      	add	r3, r2
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b00      	cmp	r3, #0
 800364e:	d1f6      	bne.n	800363e <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 8003650:	693a      	ldr	r2, [r7, #16]
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	429a      	cmp	r2, r3
 8003656:	d901      	bls.n	800365c <_EncodeStr+0x30>
    Len = Limit;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	2bfe      	cmp	r3, #254	; 0xfe
 8003660:	d806      	bhi.n	8003670 <_EncodeStr+0x44>
    *pPayload++ = Len; 
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	1c5a      	adds	r2, r3, #1
 8003666:	60fa      	str	r2, [r7, #12]
 8003668:	693a      	ldr	r2, [r7, #16]
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]
 800366e:	e011      	b.n	8003694 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	1c5a      	adds	r2, r3, #1
 8003674:	60fa      	str	r2, [r7, #12]
 8003676:	22ff      	movs	r2, #255	; 0xff
 8003678:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	60fa      	str	r2, [r7, #12]
 8003680:	693a      	ldr	r2, [r7, #16]
 8003682:	b2d2      	uxtb	r2, r2
 8003684:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	0a19      	lsrs	r1, r3, #8
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	1c5a      	adds	r2, r3, #1
 800368e:	60fa      	str	r2, [r7, #12]
 8003690:	b2ca      	uxtb	r2, r1
 8003692:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8003694:	2300      	movs	r3, #0
 8003696:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8003698:	e00a      	b.n	80036b0 <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 800369a:	68ba      	ldr	r2, [r7, #8]
 800369c:	1c53      	adds	r3, r2, #1
 800369e:	60bb      	str	r3, [r7, #8]
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	1c59      	adds	r1, r3, #1
 80036a4:	60f9      	str	r1, [r7, #12]
 80036a6:	7812      	ldrb	r2, [r2, #0]
 80036a8:	701a      	strb	r2, [r3, #0]
    n++;
 80036aa:	697b      	ldr	r3, [r7, #20]
 80036ac:	3301      	adds	r3, #1
 80036ae:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d3f0      	bcc.n	800369a <_EncodeStr+0x6e>
  }
  return pPayload;
 80036b8:	68fb      	ldr	r3, [r7, #12]
}
 80036ba:	4618      	mov	r0, r3
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	bc80      	pop	{r7}
 80036c2:	4770      	bx	lr

080036c4 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 80036c4:	b480      	push	{r7}
 80036c6:	b083      	sub	sp, #12
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	3304      	adds	r3, #4
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	370c      	adds	r7, #12
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bc80      	pop	{r7}
 80036d8:	4770      	bx	lr
	...

080036dc <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80036dc:	b580      	push	{r7, lr}
 80036de:	b082      	sub	sp, #8
 80036e0:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80036e2:	4b36      	ldr	r3, [pc, #216]	; (80037bc <_HandleIncomingPacket+0xe0>)
 80036e4:	7e1b      	ldrb	r3, [r3, #24]
 80036e6:	4618      	mov	r0, r3
 80036e8:	1cfb      	adds	r3, r7, #3
 80036ea:	2201      	movs	r2, #1
 80036ec:	4619      	mov	r1, r3
 80036ee:	f7ff fdb1 	bl	8003254 <SEGGER_RTT_ReadNoLock>
 80036f2:	4603      	mov	r3, r0
 80036f4:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	dd54      	ble.n	80037a6 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 80036fc:	78fb      	ldrb	r3, [r7, #3]
 80036fe:	2b80      	cmp	r3, #128	; 0x80
 8003700:	d032      	beq.n	8003768 <_HandleIncomingPacket+0x8c>
 8003702:	2b80      	cmp	r3, #128	; 0x80
 8003704:	dc42      	bgt.n	800378c <_HandleIncomingPacket+0xb0>
 8003706:	2b07      	cmp	r3, #7
 8003708:	dc16      	bgt.n	8003738 <_HandleIncomingPacket+0x5c>
 800370a:	2b00      	cmp	r3, #0
 800370c:	dd3e      	ble.n	800378c <_HandleIncomingPacket+0xb0>
 800370e:	3b01      	subs	r3, #1
 8003710:	2b06      	cmp	r3, #6
 8003712:	d83b      	bhi.n	800378c <_HandleIncomingPacket+0xb0>
 8003714:	a201      	add	r2, pc, #4	; (adr r2, 800371c <_HandleIncomingPacket+0x40>)
 8003716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800371a:	bf00      	nop
 800371c:	0800373f 	.word	0x0800373f
 8003720:	08003745 	.word	0x08003745
 8003724:	0800374b 	.word	0x0800374b
 8003728:	08003751 	.word	0x08003751
 800372c:	08003757 	.word	0x08003757
 8003730:	0800375d 	.word	0x0800375d
 8003734:	08003763 	.word	0x08003763
 8003738:	2b7f      	cmp	r3, #127	; 0x7f
 800373a:	d036      	beq.n	80037aa <_HandleIncomingPacket+0xce>
 800373c:	e026      	b.n	800378c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800373e:	f000 fe3b 	bl	80043b8 <SEGGER_SYSVIEW_Start>
      break;
 8003742:	e037      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8003744:	f000 fef4 	bl	8004530 <SEGGER_SYSVIEW_Stop>
      break;
 8003748:	e034      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800374a:	f001 f8cd 	bl	80048e8 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800374e:	e031      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8003750:	f001 f892 	bl	8004878 <SEGGER_SYSVIEW_SendTaskList>
      break;
 8003754:	e02e      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8003756:	f000 ff11 	bl	800457c <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800375a:	e02b      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800375c:	f001 faf0 	bl	8004d40 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8003760:	e028      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8003762:	f001 facf 	bl	8004d04 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8003766:	e025      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003768:	4b14      	ldr	r3, [pc, #80]	; (80037bc <_HandleIncomingPacket+0xe0>)
 800376a:	7e1b      	ldrb	r3, [r3, #24]
 800376c:	4618      	mov	r0, r3
 800376e:	1cfb      	adds	r3, r7, #3
 8003770:	2201      	movs	r2, #1
 8003772:	4619      	mov	r1, r3
 8003774:	f7ff fd6e 	bl	8003254 <SEGGER_RTT_ReadNoLock>
 8003778:	4603      	mov	r3, r0
 800377a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	dd15      	ble.n	80037ae <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8003782:	78fb      	ldrb	r3, [r7, #3]
 8003784:	4618      	mov	r0, r3
 8003786:	f001 fa3d 	bl	8004c04 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800378a:	e010      	b.n	80037ae <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800378c:	78fb      	ldrb	r3, [r7, #3]
 800378e:	b25b      	sxtb	r3, r3
 8003790:	2b00      	cmp	r3, #0
 8003792:	da0e      	bge.n	80037b2 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8003794:	4b09      	ldr	r3, [pc, #36]	; (80037bc <_HandleIncomingPacket+0xe0>)
 8003796:	7e1b      	ldrb	r3, [r3, #24]
 8003798:	4618      	mov	r0, r3
 800379a:	1cfb      	adds	r3, r7, #3
 800379c:	2201      	movs	r2, #1
 800379e:	4619      	mov	r1, r3
 80037a0:	f7ff fd58 	bl	8003254 <SEGGER_RTT_ReadNoLock>
      }
      break;
 80037a4:	e005      	b.n	80037b2 <_HandleIncomingPacket+0xd6>
    }
  }
 80037a6:	bf00      	nop
 80037a8:	e004      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
      break;
 80037aa:	bf00      	nop
 80037ac:	e002      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
      break;
 80037ae:	bf00      	nop
 80037b0:	e000      	b.n	80037b4 <_HandleIncomingPacket+0xd8>
      break;
 80037b2:	bf00      	nop
}
 80037b4:	bf00      	nop
 80037b6:	3708      	adds	r7, #8
 80037b8:	46bd      	mov	sp, r7
 80037ba:	bd80      	pop	{r7, pc}
 80037bc:	20003314 	.word	0x20003314

080037c0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 80037c0:	b580      	push	{r7, lr}
 80037c2:	b08c      	sub	sp, #48	; 0x30
 80037c4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 80037c6:	2301      	movs	r3, #1
 80037c8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 80037ca:	1d3b      	adds	r3, r7, #4
 80037cc:	3301      	adds	r3, #1
 80037ce:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80037d0:	69fb      	ldr	r3, [r7, #28]
 80037d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80037d4:	4b32      	ldr	r3, [pc, #200]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 80037d6:	695b      	ldr	r3, [r3, #20]
 80037d8:	62bb      	str	r3, [r7, #40]	; 0x28
 80037da:	e00b      	b.n	80037f4 <_TrySendOverflowPacket+0x34>
 80037dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037de:	b2da      	uxtb	r2, r3
 80037e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037e2:	1c59      	adds	r1, r3, #1
 80037e4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80037e6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80037ea:	b2d2      	uxtb	r2, r2
 80037ec:	701a      	strb	r2, [r3, #0]
 80037ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f0:	09db      	lsrs	r3, r3, #7
 80037f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80037f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037f6:	2b7f      	cmp	r3, #127	; 0x7f
 80037f8:	d8f0      	bhi.n	80037dc <_TrySendOverflowPacket+0x1c>
 80037fa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037fc:	1c5a      	adds	r2, r3, #1
 80037fe:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003800:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003802:	b2d2      	uxtb	r2, r2
 8003804:	701a      	strb	r2, [r3, #0]
 8003806:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003808:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800380a:	4b26      	ldr	r3, [pc, #152]	; (80038a4 <_TrySendOverflowPacket+0xe4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003810:	4b23      	ldr	r3, [pc, #140]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 8003812:	68db      	ldr	r3, [r3, #12]
 8003814:	69ba      	ldr	r2, [r7, #24]
 8003816:	1ad3      	subs	r3, r2, r3
 8003818:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	627b      	str	r3, [r7, #36]	; 0x24
 800381e:	697b      	ldr	r3, [r7, #20]
 8003820:	623b      	str	r3, [r7, #32]
 8003822:	e00b      	b.n	800383c <_TrySendOverflowPacket+0x7c>
 8003824:	6a3b      	ldr	r3, [r7, #32]
 8003826:	b2da      	uxtb	r2, r3
 8003828:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800382a:	1c59      	adds	r1, r3, #1
 800382c:	6279      	str	r1, [r7, #36]	; 0x24
 800382e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003832:	b2d2      	uxtb	r2, r2
 8003834:	701a      	strb	r2, [r3, #0]
 8003836:	6a3b      	ldr	r3, [r7, #32]
 8003838:	09db      	lsrs	r3, r3, #7
 800383a:	623b      	str	r3, [r7, #32]
 800383c:	6a3b      	ldr	r3, [r7, #32]
 800383e:	2b7f      	cmp	r3, #127	; 0x7f
 8003840:	d8f0      	bhi.n	8003824 <_TrySendOverflowPacket+0x64>
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	1c5a      	adds	r2, r3, #1
 8003846:	627a      	str	r2, [r7, #36]	; 0x24
 8003848:	6a3a      	ldr	r2, [r7, #32]
 800384a:	b2d2      	uxtb	r2, r2
 800384c:	701a      	strb	r2, [r3, #0]
 800384e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003850:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8003852:	4b13      	ldr	r3, [pc, #76]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 8003854:	785b      	ldrb	r3, [r3, #1]
 8003856:	4618      	mov	r0, r3
 8003858:	1d3b      	adds	r3, r7, #4
 800385a:	69fa      	ldr	r2, [r7, #28]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	461a      	mov	r2, r3
 8003860:	1d3b      	adds	r3, r7, #4
 8003862:	4619      	mov	r1, r3
 8003864:	f7fc fc74 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8003868:	4603      	mov	r3, r0
 800386a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 800386c:	f7ff faf8 	bl	8002e60 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d009      	beq.n	800388a <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8003876:	4a0a      	ldr	r2, [pc, #40]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800387c:	4b08      	ldr	r3, [pc, #32]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 800387e:	781b      	ldrb	r3, [r3, #0]
 8003880:	3b01      	subs	r3, #1
 8003882:	b2da      	uxtb	r2, r3
 8003884:	4b06      	ldr	r3, [pc, #24]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 8003886:	701a      	strb	r2, [r3, #0]
 8003888:	e004      	b.n	8003894 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800388a:	4b05      	ldr	r3, [pc, #20]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 800388c:	695b      	ldr	r3, [r3, #20]
 800388e:	3301      	adds	r3, #1
 8003890:	4a03      	ldr	r2, [pc, #12]	; (80038a0 <_TrySendOverflowPacket+0xe0>)
 8003892:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8003894:	693b      	ldr	r3, [r7, #16]
}
 8003896:	4618      	mov	r0, r3
 8003898:	3730      	adds	r7, #48	; 0x30
 800389a:	46bd      	mov	sp, r7
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	20003314 	.word	0x20003314
 80038a4:	e0001004 	.word	0xe0001004

080038a8 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 80038a8:	b580      	push	{r7, lr}
 80038aa:	b08a      	sub	sp, #40	; 0x28
 80038ac:	af00      	add	r7, sp, #0
 80038ae:	60f8      	str	r0, [r7, #12]
 80038b0:	60b9      	str	r1, [r7, #8]
 80038b2:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 80038b4:	4b6d      	ldr	r3, [pc, #436]	; (8003a6c <_SendPacket+0x1c4>)
 80038b6:	781b      	ldrb	r3, [r3, #0]
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	d010      	beq.n	80038de <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 80038bc:	4b6b      	ldr	r3, [pc, #428]	; (8003a6c <_SendPacket+0x1c4>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	f000 80a5 	beq.w	8003a10 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 80038c6:	4b69      	ldr	r3, [pc, #420]	; (8003a6c <_SendPacket+0x1c4>)
 80038c8:	781b      	ldrb	r3, [r3, #0]
 80038ca:	2b02      	cmp	r3, #2
 80038cc:	d109      	bne.n	80038e2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 80038ce:	f7ff ff77 	bl	80037c0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80038d2:	4b66      	ldr	r3, [pc, #408]	; (8003a6c <_SendPacket+0x1c4>)
 80038d4:	781b      	ldrb	r3, [r3, #0]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	f040 809c 	bne.w	8003a14 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80038dc:	e001      	b.n	80038e2 <_SendPacket+0x3a>
    goto Send;
 80038de:	bf00      	nop
 80038e0:	e000      	b.n	80038e4 <_SendPacket+0x3c>
Send:
 80038e2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b1f      	cmp	r3, #31
 80038e8:	d809      	bhi.n	80038fe <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80038ea:	4b60      	ldr	r3, [pc, #384]	; (8003a6c <_SendPacket+0x1c4>)
 80038ec:	69da      	ldr	r2, [r3, #28]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	fa22 f303 	lsr.w	r3, r2, r3
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f040 808d 	bne.w	8003a18 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b17      	cmp	r3, #23
 8003902:	d807      	bhi.n	8003914 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	3b01      	subs	r3, #1
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	b2da      	uxtb	r2, r3
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	701a      	strb	r2, [r3, #0]
 8003912:	e03d      	b.n	8003990 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 8003914:	68ba      	ldr	r2, [r7, #8]
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	1ad3      	subs	r3, r2, r3
 800391a:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	2b7f      	cmp	r3, #127	; 0x7f
 8003920:	d912      	bls.n	8003948 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 8003922:	69fb      	ldr	r3, [r7, #28]
 8003924:	09da      	lsrs	r2, r3, #7
 8003926:	68fb      	ldr	r3, [r7, #12]
 8003928:	3b01      	subs	r3, #1
 800392a:	60fb      	str	r3, [r7, #12]
 800392c:	b2d2      	uxtb	r2, r2
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8003932:	69fb      	ldr	r3, [r7, #28]
 8003934:	b2db      	uxtb	r3, r3
 8003936:	68fa      	ldr	r2, [r7, #12]
 8003938:	3a01      	subs	r2, #1
 800393a:	60fa      	str	r2, [r7, #12]
 800393c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003940:	b2da      	uxtb	r2, r3
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	701a      	strb	r2, [r3, #0]
 8003946:	e006      	b.n	8003956 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	3b01      	subs	r3, #1
 800394c:	60fb      	str	r3, [r7, #12]
 800394e:	69fb      	ldr	r3, [r7, #28]
 8003950:	b2da      	uxtb	r2, r3
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2b7f      	cmp	r3, #127	; 0x7f
 800395a:	d912      	bls.n	8003982 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	09da      	lsrs	r2, r3, #7
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	3b01      	subs	r3, #1
 8003964:	60fb      	str	r3, [r7, #12]
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	b2db      	uxtb	r3, r3
 8003970:	68fa      	ldr	r2, [r7, #12]
 8003972:	3a01      	subs	r2, #1
 8003974:	60fa      	str	r2, [r7, #12]
 8003976:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800397a:	b2da      	uxtb	r2, r3
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	701a      	strb	r2, [r3, #0]
 8003980:	e006      	b.n	8003990 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	3b01      	subs	r3, #1
 8003986:	60fb      	str	r3, [r7, #12]
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	b2da      	uxtb	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8003990:	4b37      	ldr	r3, [pc, #220]	; (8003a70 <_SendPacket+0x1c8>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8003996:	4b35      	ldr	r3, [pc, #212]	; (8003a6c <_SendPacket+0x1c4>)
 8003998:	68db      	ldr	r3, [r3, #12]
 800399a:	69ba      	ldr	r2, [r7, #24]
 800399c:	1ad3      	subs	r3, r2, r3
 800399e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	627b      	str	r3, [r7, #36]	; 0x24
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	623b      	str	r3, [r7, #32]
 80039a8:	e00b      	b.n	80039c2 <_SendPacket+0x11a>
 80039aa:	6a3b      	ldr	r3, [r7, #32]
 80039ac:	b2da      	uxtb	r2, r3
 80039ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039b0:	1c59      	adds	r1, r3, #1
 80039b2:	6279      	str	r1, [r7, #36]	; 0x24
 80039b4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80039b8:	b2d2      	uxtb	r2, r2
 80039ba:	701a      	strb	r2, [r3, #0]
 80039bc:	6a3b      	ldr	r3, [r7, #32]
 80039be:	09db      	lsrs	r3, r3, #7
 80039c0:	623b      	str	r3, [r7, #32]
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	2b7f      	cmp	r3, #127	; 0x7f
 80039c6:	d8f0      	bhi.n	80039aa <_SendPacket+0x102>
 80039c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039ca:	1c5a      	adds	r2, r3, #1
 80039cc:	627a      	str	r2, [r7, #36]	; 0x24
 80039ce:	6a3a      	ldr	r2, [r7, #32]
 80039d0:	b2d2      	uxtb	r2, r2
 80039d2:	701a      	strb	r2, [r3, #0]
 80039d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039d6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80039d8:	4b24      	ldr	r3, [pc, #144]	; (8003a6c <_SendPacket+0x1c4>)
 80039da:	785b      	ldrb	r3, [r3, #1]
 80039dc:	4618      	mov	r0, r3
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	1ad3      	subs	r3, r2, r3
 80039e4:	461a      	mov	r2, r3
 80039e6:	68f9      	ldr	r1, [r7, #12]
 80039e8:	f7fc fbb2 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80039ec:	4603      	mov	r3, r0
 80039ee:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80039f0:	f7ff fa36 	bl	8002e60 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d003      	beq.n	8003a02 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80039fa:	4a1c      	ldr	r2, [pc, #112]	; (8003a6c <_SendPacket+0x1c4>)
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	60d3      	str	r3, [r2, #12]
 8003a00:	e00b      	b.n	8003a1a <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8003a02:	4b1a      	ldr	r3, [pc, #104]	; (8003a6c <_SendPacket+0x1c4>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	3301      	adds	r3, #1
 8003a08:	b2da      	uxtb	r2, r3
 8003a0a:	4b18      	ldr	r3, [pc, #96]	; (8003a6c <_SendPacket+0x1c4>)
 8003a0c:	701a      	strb	r2, [r3, #0]
 8003a0e:	e004      	b.n	8003a1a <_SendPacket+0x172>
    goto SendDone;
 8003a10:	bf00      	nop
 8003a12:	e002      	b.n	8003a1a <_SendPacket+0x172>
      goto SendDone;
 8003a14:	bf00      	nop
 8003a16:	e000      	b.n	8003a1a <_SendPacket+0x172>
      goto SendDone;
 8003a18:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8003a1a:	4b14      	ldr	r3, [pc, #80]	; (8003a6c <_SendPacket+0x1c4>)
 8003a1c:	7e1b      	ldrb	r3, [r3, #24]
 8003a1e:	4619      	mov	r1, r3
 8003a20:	4a14      	ldr	r2, [pc, #80]	; (8003a74 <_SendPacket+0x1cc>)
 8003a22:	460b      	mov	r3, r1
 8003a24:	005b      	lsls	r3, r3, #1
 8003a26:	440b      	add	r3, r1
 8003a28:	00db      	lsls	r3, r3, #3
 8003a2a:	4413      	add	r3, r2
 8003a2c:	336c      	adds	r3, #108	; 0x6c
 8003a2e:	681a      	ldr	r2, [r3, #0]
 8003a30:	4b0e      	ldr	r3, [pc, #56]	; (8003a6c <_SendPacket+0x1c4>)
 8003a32:	7e1b      	ldrb	r3, [r3, #24]
 8003a34:	4618      	mov	r0, r3
 8003a36:	490f      	ldr	r1, [pc, #60]	; (8003a74 <_SendPacket+0x1cc>)
 8003a38:	4603      	mov	r3, r0
 8003a3a:	005b      	lsls	r3, r3, #1
 8003a3c:	4403      	add	r3, r0
 8003a3e:	00db      	lsls	r3, r3, #3
 8003a40:	440b      	add	r3, r1
 8003a42:	3370      	adds	r3, #112	; 0x70
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	429a      	cmp	r2, r3
 8003a48:	d00b      	beq.n	8003a62 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8003a4a:	4b08      	ldr	r3, [pc, #32]	; (8003a6c <_SendPacket+0x1c4>)
 8003a4c:	789b      	ldrb	r3, [r3, #2]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d107      	bne.n	8003a62 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8003a52:	4b06      	ldr	r3, [pc, #24]	; (8003a6c <_SendPacket+0x1c4>)
 8003a54:	2201      	movs	r2, #1
 8003a56:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8003a58:	f7ff fe40 	bl	80036dc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8003a5c:	4b03      	ldr	r3, [pc, #12]	; (8003a6c <_SendPacket+0x1c4>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8003a62:	bf00      	nop
 8003a64:	3728      	adds	r7, #40	; 0x28
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd80      	pop	{r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	20003314 	.word	0x20003314
 8003a70:	e0001004 	.word	0xe0001004
 8003a74:	20001e54 	.word	0x20001e54

08003a78 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b08a      	sub	sp, #40	; 0x28
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	460b      	mov	r3, r1
 8003a82:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
 8003a88:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	3301      	adds	r3, #1
 8003a8e:	2b80      	cmp	r3, #128	; 0x80
 8003a90:	d80a      	bhi.n	8003aa8 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	1c59      	adds	r1, r3, #1
 8003a98:	687a      	ldr	r2, [r7, #4]
 8003a9a:	6051      	str	r1, [r2, #4]
 8003a9c:	78fa      	ldrb	r2, [r7, #3]
 8003a9e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8003aa0:	697b      	ldr	r3, [r7, #20]
 8003aa2:	1c5a      	adds	r2, r3, #1
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	691b      	ldr	r3, [r3, #16]
 8003aac:	2b80      	cmp	r3, #128	; 0x80
 8003aae:	d15a      	bne.n	8003b66 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	691a      	ldr	r2, [r3, #16]
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	689b      	ldr	r3, [r3, #8]
 8003ab8:	b2d2      	uxtb	r2, r2
 8003aba:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	685b      	ldr	r3, [r3, #4]
 8003ac0:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	68db      	ldr	r3, [r3, #12]
 8003ac6:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8003ac8:	693b      	ldr	r3, [r7, #16]
 8003aca:	627b      	str	r3, [r7, #36]	; 0x24
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	623b      	str	r3, [r7, #32]
 8003ad0:	e00b      	b.n	8003aea <_StoreChar+0x72>
 8003ad2:	6a3b      	ldr	r3, [r7, #32]
 8003ad4:	b2da      	uxtb	r2, r3
 8003ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ad8:	1c59      	adds	r1, r3, #1
 8003ada:	6279      	str	r1, [r7, #36]	; 0x24
 8003adc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003ae0:	b2d2      	uxtb	r2, r2
 8003ae2:	701a      	strb	r2, [r3, #0]
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	09db      	lsrs	r3, r3, #7
 8003ae8:	623b      	str	r3, [r7, #32]
 8003aea:	6a3b      	ldr	r3, [r7, #32]
 8003aec:	2b7f      	cmp	r3, #127	; 0x7f
 8003aee:	d8f0      	bhi.n	8003ad2 <_StoreChar+0x5a>
 8003af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003af2:	1c5a      	adds	r2, r3, #1
 8003af4:	627a      	str	r2, [r7, #36]	; 0x24
 8003af6:	6a3a      	ldr	r2, [r7, #32]
 8003af8:	b2d2      	uxtb	r2, r2
 8003afa:	701a      	strb	r2, [r3, #0]
 8003afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afe:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 8003b00:	693b      	ldr	r3, [r7, #16]
 8003b02:	61fb      	str	r3, [r7, #28]
 8003b04:	2300      	movs	r3, #0
 8003b06:	61bb      	str	r3, [r7, #24]
 8003b08:	e00b      	b.n	8003b22 <_StoreChar+0xaa>
 8003b0a:	69bb      	ldr	r3, [r7, #24]
 8003b0c:	b2da      	uxtb	r2, r3
 8003b0e:	69fb      	ldr	r3, [r7, #28]
 8003b10:	1c59      	adds	r1, r3, #1
 8003b12:	61f9      	str	r1, [r7, #28]
 8003b14:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003b18:	b2d2      	uxtb	r2, r2
 8003b1a:	701a      	strb	r2, [r3, #0]
 8003b1c:	69bb      	ldr	r3, [r7, #24]
 8003b1e:	09db      	lsrs	r3, r3, #7
 8003b20:	61bb      	str	r3, [r7, #24]
 8003b22:	69bb      	ldr	r3, [r7, #24]
 8003b24:	2b7f      	cmp	r3, #127	; 0x7f
 8003b26:	d8f0      	bhi.n	8003b0a <_StoreChar+0x92>
 8003b28:	69fb      	ldr	r3, [r7, #28]
 8003b2a:	1c5a      	adds	r2, r3, #1
 8003b2c:	61fa      	str	r2, [r7, #28]
 8003b2e:	69ba      	ldr	r2, [r7, #24]
 8003b30:	b2d2      	uxtb	r2, r2
 8003b32:	701a      	strb	r2, [r3, #0]
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689b      	ldr	r3, [r3, #8]
 8003b3c:	221a      	movs	r2, #26
 8003b3e:	6939      	ldr	r1, [r7, #16]
 8003b40:	4618      	mov	r0, r3
 8003b42:	f7ff feb1 	bl	80038a8 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	f7ff fdba 	bl	80036c4 <_PreparePacket>
 8003b50:	4602      	mov	r2, r0
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	689b      	ldr	r3, [r3, #8]
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	611a      	str	r2, [r3, #16]
  }
}
 8003b66:	bf00      	nop
 8003b68:	3728      	adds	r7, #40	; 0x28
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
	...

08003b70 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b08a      	sub	sp, #40	; 0x28
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	60f8      	str	r0, [r7, #12]
 8003b78:	60b9      	str	r1, [r7, #8]
 8003b7a:	607a      	str	r2, [r7, #4]
 8003b7c:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 8003b7e:	68bb      	ldr	r3, [r7, #8]
 8003b80:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8003b82:	2301      	movs	r3, #1
 8003b84:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8003b86:	2301      	movs	r3, #1
 8003b88:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8003b8a:	e007      	b.n	8003b9c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 8003b8c:	6a3a      	ldr	r2, [r7, #32]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b94:	623b      	str	r3, [r7, #32]
    Width++;
 8003b96:	69fb      	ldr	r3, [r7, #28]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 8003b9c:	6a3a      	ldr	r2, [r7, #32]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d2f3      	bcs.n	8003b8c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	69fb      	ldr	r3, [r7, #28]
 8003ba8:	429a      	cmp	r2, r3
 8003baa:	d901      	bls.n	8003bb0 <_PrintUnsigned+0x40>
    Width = NumDigits;
 8003bac:	683b      	ldr	r3, [r7, #0]
 8003bae:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8003bb0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bb2:	f003 0301 	and.w	r3, r3, #1
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d11f      	bne.n	8003bfa <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 8003bba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d01c      	beq.n	8003bfa <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8003bc0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003bc2:	f003 0302 	and.w	r3, r3, #2
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d005      	beq.n	8003bd6 <_PrintUnsigned+0x66>
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d102      	bne.n	8003bd6 <_PrintUnsigned+0x66>
        c = '0';
 8003bd0:	2330      	movs	r3, #48	; 0x30
 8003bd2:	76fb      	strb	r3, [r7, #27]
 8003bd4:	e001      	b.n	8003bda <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8003bd6:	2320      	movs	r3, #32
 8003bd8:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003bda:	e007      	b.n	8003bec <_PrintUnsigned+0x7c>
        FieldWidth--;
 8003bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bde:	3b01      	subs	r3, #1
 8003be0:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 8003be2:	7efb      	ldrb	r3, [r7, #27]
 8003be4:	4619      	mov	r1, r3
 8003be6:	68f8      	ldr	r0, [r7, #12]
 8003be8:	f7ff ff46 	bl	8003a78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d003      	beq.n	8003bfa <_PrintUnsigned+0x8a>
 8003bf2:	69fa      	ldr	r2, [r7, #28]
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d3f0      	bcc.n	8003bdc <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8003bfa:	683b      	ldr	r3, [r7, #0]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d903      	bls.n	8003c08 <_PrintUnsigned+0x98>
      NumDigits--;
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	603b      	str	r3, [r7, #0]
 8003c06:	e009      	b.n	8003c1c <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 8003c08:	68ba      	ldr	r2, [r7, #8]
 8003c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c10:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 8003c12:	697a      	ldr	r2, [r7, #20]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	429a      	cmp	r2, r3
 8003c18:	d200      	bcs.n	8003c1c <_PrintUnsigned+0xac>
        break;
 8003c1a:	e005      	b.n	8003c28 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 8003c1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	fb02 f303 	mul.w	r3, r2, r3
 8003c24:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 8003c26:	e7e8      	b.n	8003bfa <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 8003c28:	68ba      	ldr	r2, [r7, #8]
 8003c2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c30:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8003c32:	697b      	ldr	r3, [r7, #20]
 8003c34:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c36:	fb02 f303 	mul.w	r3, r2, r3
 8003c3a:	68ba      	ldr	r2, [r7, #8]
 8003c3c:	1ad3      	subs	r3, r2, r3
 8003c3e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8003c40:	4a15      	ldr	r2, [pc, #84]	; (8003c98 <_PrintUnsigned+0x128>)
 8003c42:	697b      	ldr	r3, [r7, #20]
 8003c44:	4413      	add	r3, r2
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	4619      	mov	r1, r3
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f7ff ff14 	bl	8003a78 <_StoreChar>
    Digit /= Base;
 8003c50:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c58:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 8003c5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e3      	bne.n	8003c28 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8003c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c62:	f003 0301 	and.w	r3, r3, #1
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d011      	beq.n	8003c8e <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 8003c6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00e      	beq.n	8003c8e <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003c70:	e006      	b.n	8003c80 <_PrintUnsigned+0x110>
        FieldWidth--;
 8003c72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c74:	3b01      	subs	r3, #1
 8003c76:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8003c78:	2120      	movs	r1, #32
 8003c7a:	68f8      	ldr	r0, [r7, #12]
 8003c7c:	f7ff fefc 	bl	8003a78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003c80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d003      	beq.n	8003c8e <_PrintUnsigned+0x11e>
 8003c86:	69fa      	ldr	r2, [r7, #28]
 8003c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d3f1      	bcc.n	8003c72 <_PrintUnsigned+0x102>
      }
    }
  }
}
 8003c8e:	bf00      	nop
 8003c90:	3728      	adds	r7, #40	; 0x28
 8003c92:	46bd      	mov	sp, r7
 8003c94:	bd80      	pop	{r7, pc}
 8003c96:	bf00      	nop
 8003c98:	080050e8 	.word	0x080050e8

08003c9c <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8003c9c:	b580      	push	{r7, lr}
 8003c9e:	b088      	sub	sp, #32
 8003ca0:	af02      	add	r7, sp, #8
 8003ca2:	60f8      	str	r0, [r7, #12]
 8003ca4:	60b9      	str	r1, [r7, #8]
 8003ca6:	607a      	str	r2, [r7, #4]
 8003ca8:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	bfb8      	it	lt
 8003cb0:	425b      	neglt	r3, r3
 8003cb2:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8003cb4:	2301      	movs	r3, #1
 8003cb6:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8003cb8:	e007      	b.n	8003cca <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	693a      	ldr	r2, [r7, #16]
 8003cbe:	fb92 f3f3 	sdiv	r3, r2, r3
 8003cc2:	613b      	str	r3, [r7, #16]
    Width++;
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	3301      	adds	r3, #1
 8003cc8:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	daf3      	bge.n	8003cba <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 8003cd2:	683a      	ldr	r2, [r7, #0]
 8003cd4:	697b      	ldr	r3, [r7, #20]
 8003cd6:	429a      	cmp	r2, r3
 8003cd8:	d901      	bls.n	8003cde <_PrintInt+0x42>
    Width = NumDigits;
 8003cda:	683b      	ldr	r3, [r7, #0]
 8003cdc:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <_PrintInt+0x5e>
 8003ce4:	68bb      	ldr	r3, [r7, #8]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	db04      	blt.n	8003cf4 <_PrintInt+0x58>
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	f003 0304 	and.w	r3, r3, #4
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d002      	beq.n	8003cfa <_PrintInt+0x5e>
    FieldWidth--;
 8003cf4:	6a3b      	ldr	r3, [r7, #32]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 8003cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cfc:	f003 0302 	and.w	r3, r3, #2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d002      	beq.n	8003d0a <_PrintInt+0x6e>
 8003d04:	683b      	ldr	r3, [r7, #0]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d016      	beq.n	8003d38 <_PrintInt+0x9c>
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d0c:	f003 0301 	and.w	r3, r3, #1
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d111      	bne.n	8003d38 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d00e      	beq.n	8003d38 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003d1a:	e006      	b.n	8003d2a <_PrintInt+0x8e>
        FieldWidth--;
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	3b01      	subs	r3, #1
 8003d20:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 8003d22:	2120      	movs	r1, #32
 8003d24:	68f8      	ldr	r0, [r7, #12]
 8003d26:	f7ff fea7 	bl	8003a78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003d2a:	6a3b      	ldr	r3, [r7, #32]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d003      	beq.n	8003d38 <_PrintInt+0x9c>
 8003d30:	697a      	ldr	r2, [r7, #20]
 8003d32:	6a3b      	ldr	r3, [r7, #32]
 8003d34:	429a      	cmp	r2, r3
 8003d36:	d3f1      	bcc.n	8003d1c <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8003d38:	68bb      	ldr	r3, [r7, #8]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	da07      	bge.n	8003d4e <_PrintInt+0xb2>
    v = -v;
 8003d3e:	68bb      	ldr	r3, [r7, #8]
 8003d40:	425b      	negs	r3, r3
 8003d42:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8003d44:	212d      	movs	r1, #45	; 0x2d
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f7ff fe96 	bl	8003a78 <_StoreChar>
 8003d4c:	e008      	b.n	8003d60 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	f003 0304 	and.w	r3, r3, #4
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8003d58:	212b      	movs	r1, #43	; 0x2b
 8003d5a:	68f8      	ldr	r0, [r7, #12]
 8003d5c:	f7ff fe8c 	bl	8003a78 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d62:	f003 0302 	and.w	r3, r3, #2
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d019      	beq.n	8003d9e <_PrintInt+0x102>
 8003d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d6c:	f003 0301 	and.w	r3, r3, #1
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d114      	bne.n	8003d9e <_PrintInt+0x102>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d111      	bne.n	8003d9e <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d00e      	beq.n	8003d9e <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003d80:	e006      	b.n	8003d90 <_PrintInt+0xf4>
        FieldWidth--;
 8003d82:	6a3b      	ldr	r3, [r7, #32]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8003d88:	2130      	movs	r1, #48	; 0x30
 8003d8a:	68f8      	ldr	r0, [r7, #12]
 8003d8c:	f7ff fe74 	bl	8003a78 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8003d90:	6a3b      	ldr	r3, [r7, #32]
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d003      	beq.n	8003d9e <_PrintInt+0x102>
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	6a3b      	ldr	r3, [r7, #32]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d3f1      	bcc.n	8003d82 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 8003d9e:	68b9      	ldr	r1, [r7, #8]
 8003da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003da2:	9301      	str	r3, [sp, #4]
 8003da4:	6a3b      	ldr	r3, [r7, #32]
 8003da6:	9300      	str	r3, [sp, #0]
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	68f8      	ldr	r0, [r7, #12]
 8003dae:	f7ff fedf 	bl	8003b70 <_PrintUnsigned>
}
 8003db2:	bf00      	nop
 8003db4:	3718      	adds	r7, #24
 8003db6:	46bd      	mov	sp, r7
 8003db8:	bd80      	pop	{r7, pc}
	...

08003dbc <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 8003dbc:	b580      	push	{r7, lr}
 8003dbe:	b098      	sub	sp, #96	; 0x60
 8003dc0:	af02      	add	r7, sp, #8
 8003dc2:	60f8      	str	r0, [r7, #12]
 8003dc4:	60b9      	str	r1, [r7, #8]
 8003dc6:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8003dc8:	f3ef 8311 	mrs	r3, BASEPRI
 8003dcc:	f04f 0120 	mov.w	r1, #32
 8003dd0:	f381 8811 	msr	BASEPRI, r1
 8003dd4:	633b      	str	r3, [r7, #48]	; 0x30
 8003dd6:	48b7      	ldr	r0, [pc, #732]	; (80040b4 <_VPrintTarget+0x2f8>)
 8003dd8:	f7ff fc74 	bl	80036c4 <_PreparePacket>
 8003ddc:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 8003dde:	4bb5      	ldr	r3, [pc, #724]	; (80040b4 <_VPrintTarget+0x2f8>)
 8003de0:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 8003de2:	2300      	movs	r3, #0
 8003de4:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 8003de6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003de8:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 8003dea:	69fb      	ldr	r3, [r7, #28]
 8003dec:	3301      	adds	r3, #1
 8003dee:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 8003e02:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	f000 8183 	beq.w	8004112 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 8003e0c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e10:	2b25      	cmp	r3, #37	; 0x25
 8003e12:	f040 8170 	bne.w	80040f6 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 8003e16:	2300      	movs	r3, #0
 8003e18:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 8003e1a:	2301      	movs	r3, #1
 8003e1c:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	781b      	ldrb	r3, [r3, #0]
 8003e22:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 8003e26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003e2a:	3b23      	subs	r3, #35	; 0x23
 8003e2c:	2b0d      	cmp	r3, #13
 8003e2e:	d83f      	bhi.n	8003eb0 <_VPrintTarget+0xf4>
 8003e30:	a201      	add	r2, pc, #4	; (adr r2, 8003e38 <_VPrintTarget+0x7c>)
 8003e32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e36:	bf00      	nop
 8003e38:	08003ea1 	.word	0x08003ea1
 8003e3c:	08003eb1 	.word	0x08003eb1
 8003e40:	08003eb1 	.word	0x08003eb1
 8003e44:	08003eb1 	.word	0x08003eb1
 8003e48:	08003eb1 	.word	0x08003eb1
 8003e4c:	08003eb1 	.word	0x08003eb1
 8003e50:	08003eb1 	.word	0x08003eb1
 8003e54:	08003eb1 	.word	0x08003eb1
 8003e58:	08003e91 	.word	0x08003e91
 8003e5c:	08003eb1 	.word	0x08003eb1
 8003e60:	08003e71 	.word	0x08003e71
 8003e64:	08003eb1 	.word	0x08003eb1
 8003e68:	08003eb1 	.word	0x08003eb1
 8003e6c:	08003e81 	.word	0x08003e81
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8003e70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e72:	f043 0301 	orr.w	r3, r3, #1
 8003e76:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	3301      	adds	r3, #1
 8003e7c:	60fb      	str	r3, [r7, #12]
 8003e7e:	e01a      	b.n	8003eb6 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8003e80:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e82:	f043 0302 	orr.w	r3, r3, #2
 8003e86:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	3301      	adds	r3, #1
 8003e8c:	60fb      	str	r3, [r7, #12]
 8003e8e:	e012      	b.n	8003eb6 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8003e90:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003e92:	f043 0304 	orr.w	r3, r3, #4
 8003e96:	64bb      	str	r3, [r7, #72]	; 0x48
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	3301      	adds	r3, #1
 8003e9c:	60fb      	str	r3, [r7, #12]
 8003e9e:	e00a      	b.n	8003eb6 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8003ea0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003ea2:	f043 0308 	orr.w	r3, r3, #8
 8003ea6:	64bb      	str	r3, [r7, #72]	; 0x48
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	3301      	adds	r3, #1
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	e002      	b.n	8003eb6 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8003eb0:	2300      	movs	r3, #0
 8003eb2:	653b      	str	r3, [r7, #80]	; 0x50
 8003eb4:	bf00      	nop
        }
      } while (v);
 8003eb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d1b0      	bne.n	8003e1e <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8003ebc:	2300      	movs	r3, #0
 8003ebe:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	781b      	ldrb	r3, [r3, #0]
 8003ec4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8003ec8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003ecc:	2b2f      	cmp	r3, #47	; 0x2f
 8003ece:	d912      	bls.n	8003ef6 <_VPrintTarget+0x13a>
 8003ed0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003ed4:	2b39      	cmp	r3, #57	; 0x39
 8003ed6:	d80e      	bhi.n	8003ef6 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	3301      	adds	r3, #1
 8003edc:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8003ede:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8003ee0:	4613      	mov	r3, r2
 8003ee2:	009b      	lsls	r3, r3, #2
 8003ee4:	4413      	add	r3, r2
 8003ee6:	005b      	lsls	r3, r3, #1
 8003ee8:	461a      	mov	r2, r3
 8003eea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003eee:	4413      	add	r3, r2
 8003ef0:	3b30      	subs	r3, #48	; 0x30
 8003ef2:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8003ef4:	e7e4      	b.n	8003ec0 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8003efa:	68fb      	ldr	r3, [r7, #12]
 8003efc:	781b      	ldrb	r3, [r3, #0]
 8003efe:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8003f02:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f06:	2b2e      	cmp	r3, #46	; 0x2e
 8003f08:	d11d      	bne.n	8003f46 <_VPrintTarget+0x18a>
        sFormat++;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	3301      	adds	r3, #1
 8003f0e:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8003f18:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f1c:	2b2f      	cmp	r3, #47	; 0x2f
 8003f1e:	d912      	bls.n	8003f46 <_VPrintTarget+0x18a>
 8003f20:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f24:	2b39      	cmp	r3, #57	; 0x39
 8003f26:	d80e      	bhi.n	8003f46 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8003f2e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f30:	4613      	mov	r3, r2
 8003f32:	009b      	lsls	r3, r3, #2
 8003f34:	4413      	add	r3, r2
 8003f36:	005b      	lsls	r3, r3, #1
 8003f38:	461a      	mov	r2, r3
 8003f3a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f3e:	4413      	add	r3, r2
 8003f40:	3b30      	subs	r3, #48	; 0x30
 8003f42:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8003f44:	e7e4      	b.n	8003f10 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	781b      	ldrb	r3, [r3, #0]
 8003f4a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8003f4e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f52:	2b6c      	cmp	r3, #108	; 0x6c
 8003f54:	d003      	beq.n	8003f5e <_VPrintTarget+0x1a2>
 8003f56:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f5a:	2b68      	cmp	r3, #104	; 0x68
 8003f5c:	d107      	bne.n	8003f6e <_VPrintTarget+0x1b2>
          c = *sFormat;
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	3301      	adds	r3, #1
 8003f6a:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8003f6c:	e7ef      	b.n	8003f4e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8003f6e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8003f72:	2b25      	cmp	r3, #37	; 0x25
 8003f74:	f000 80b3 	beq.w	80040de <_VPrintTarget+0x322>
 8003f78:	2b25      	cmp	r3, #37	; 0x25
 8003f7a:	f2c0 80b7 	blt.w	80040ec <_VPrintTarget+0x330>
 8003f7e:	2b78      	cmp	r3, #120	; 0x78
 8003f80:	f300 80b4 	bgt.w	80040ec <_VPrintTarget+0x330>
 8003f84:	2b58      	cmp	r3, #88	; 0x58
 8003f86:	f2c0 80b1 	blt.w	80040ec <_VPrintTarget+0x330>
 8003f8a:	3b58      	subs	r3, #88	; 0x58
 8003f8c:	2b20      	cmp	r3, #32
 8003f8e:	f200 80ad 	bhi.w	80040ec <_VPrintTarget+0x330>
 8003f92:	a201      	add	r2, pc, #4	; (adr r2, 8003f98 <_VPrintTarget+0x1dc>)
 8003f94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f98:	0800408f 	.word	0x0800408f
 8003f9c:	080040ed 	.word	0x080040ed
 8003fa0:	080040ed 	.word	0x080040ed
 8003fa4:	080040ed 	.word	0x080040ed
 8003fa8:	080040ed 	.word	0x080040ed
 8003fac:	080040ed 	.word	0x080040ed
 8003fb0:	080040ed 	.word	0x080040ed
 8003fb4:	080040ed 	.word	0x080040ed
 8003fb8:	080040ed 	.word	0x080040ed
 8003fbc:	080040ed 	.word	0x080040ed
 8003fc0:	080040ed 	.word	0x080040ed
 8003fc4:	0800401d 	.word	0x0800401d
 8003fc8:	08004043 	.word	0x08004043
 8003fcc:	080040ed 	.word	0x080040ed
 8003fd0:	080040ed 	.word	0x080040ed
 8003fd4:	080040ed 	.word	0x080040ed
 8003fd8:	080040ed 	.word	0x080040ed
 8003fdc:	080040ed 	.word	0x080040ed
 8003fe0:	080040ed 	.word	0x080040ed
 8003fe4:	080040ed 	.word	0x080040ed
 8003fe8:	080040ed 	.word	0x080040ed
 8003fec:	080040ed 	.word	0x080040ed
 8003ff0:	080040ed 	.word	0x080040ed
 8003ff4:	080040ed 	.word	0x080040ed
 8003ff8:	080040b9 	.word	0x080040b9
 8003ffc:	080040ed 	.word	0x080040ed
 8004000:	080040ed 	.word	0x080040ed
 8004004:	080040ed 	.word	0x080040ed
 8004008:	080040ed 	.word	0x080040ed
 800400c:	08004069 	.word	0x08004069
 8004010:	080040ed 	.word	0x080040ed
 8004014:	080040ed 	.word	0x080040ed
 8004018:	0800408f 	.word	0x0800408f
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	1d19      	adds	r1, r3, #4
 8004022:	687a      	ldr	r2, [r7, #4]
 8004024:	6011      	str	r1, [r2, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 800402a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800402c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8004030:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004034:	f107 0314 	add.w	r3, r7, #20
 8004038:	4611      	mov	r1, r2
 800403a:	4618      	mov	r0, r3
 800403c:	f7ff fd1c 	bl	8003a78 <_StoreChar>
        break;
 8004040:	e055      	b.n	80040ee <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	1d19      	adds	r1, r3, #4
 8004048:	687a      	ldr	r2, [r7, #4]
 800404a:	6011      	str	r1, [r2, #0]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004050:	f107 0014 	add.w	r0, r7, #20
 8004054:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004056:	9301      	str	r3, [sp, #4]
 8004058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800405a:	9300      	str	r3, [sp, #0]
 800405c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800405e:	220a      	movs	r2, #10
 8004060:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004062:	f7ff fe1b 	bl	8003c9c <_PrintInt>
        break;
 8004066:	e042      	b.n	80040ee <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	1d19      	adds	r1, r3, #4
 800406e:	687a      	ldr	r2, [r7, #4]
 8004070:	6011      	str	r1, [r2, #0]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004076:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004078:	f107 0014 	add.w	r0, r7, #20
 800407c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800407e:	9301      	str	r3, [sp, #4]
 8004080:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004082:	9300      	str	r3, [sp, #0]
 8004084:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004086:	220a      	movs	r2, #10
 8004088:	f7ff fd72 	bl	8003b70 <_PrintUnsigned>
        break;
 800408c:	e02f      	b.n	80040ee <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	1d19      	adds	r1, r3, #4
 8004094:	687a      	ldr	r2, [r7, #4]
 8004096:	6011      	str	r1, [r2, #0]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 800409c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800409e:	f107 0014 	add.w	r0, r7, #20
 80040a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80040a4:	9301      	str	r3, [sp, #4]
 80040a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040a8:	9300      	str	r3, [sp, #0]
 80040aa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80040ac:	2210      	movs	r2, #16
 80040ae:	f7ff fd5f 	bl	8003b70 <_PrintUnsigned>
        break;
 80040b2:	e01c      	b.n	80040ee <_VPrintTarget+0x332>
 80040b4:	20003344 	.word	0x20003344
      case 'p':
        v = va_arg(*pParamList, int);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	1d19      	adds	r1, r3, #4
 80040be:	687a      	ldr	r2, [r7, #4]
 80040c0:	6011      	str	r1, [r2, #0]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 80040c6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80040c8:	f107 0014 	add.w	r0, r7, #20
 80040cc:	2300      	movs	r3, #0
 80040ce:	9301      	str	r3, [sp, #4]
 80040d0:	2308      	movs	r3, #8
 80040d2:	9300      	str	r3, [sp, #0]
 80040d4:	2308      	movs	r3, #8
 80040d6:	2210      	movs	r2, #16
 80040d8:	f7ff fd4a 	bl	8003b70 <_PrintUnsigned>
        break;
 80040dc:	e007      	b.n	80040ee <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 80040de:	f107 0314 	add.w	r3, r7, #20
 80040e2:	2125      	movs	r1, #37	; 0x25
 80040e4:	4618      	mov	r0, r3
 80040e6:	f7ff fcc7 	bl	8003a78 <_StoreChar>
        break;
 80040ea:	e000      	b.n	80040ee <_VPrintTarget+0x332>
      default:
        break;
 80040ec:	bf00      	nop
      }
      sFormat++;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	3301      	adds	r3, #1
 80040f2:	60fb      	str	r3, [r7, #12]
 80040f4:	e007      	b.n	8004106 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 80040f6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 80040fa:	f107 0314 	add.w	r3, r7, #20
 80040fe:	4611      	mov	r1, r2
 8004100:	4618      	mov	r0, r3
 8004102:	f7ff fcb9 	bl	8003a78 <_StoreChar>
    }
  } while (*sFormat);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	781b      	ldrb	r3, [r3, #0]
 800410a:	2b00      	cmp	r3, #0
 800410c:	f47f ae72 	bne.w	8003df4 <_VPrintTarget+0x38>
 8004110:	e000      	b.n	8004114 <_VPrintTarget+0x358>
      break;
 8004112:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004116:	2b00      	cmp	r3, #0
 8004118:	d041      	beq.n	800419e <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 800411a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	b2d2      	uxtb	r2, r2
 8004120:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	643b      	str	r3, [r7, #64]	; 0x40
 8004126:	6a3b      	ldr	r3, [r7, #32]
 8004128:	63fb      	str	r3, [r7, #60]	; 0x3c
 800412a:	e00b      	b.n	8004144 <_VPrintTarget+0x388>
 800412c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800412e:	b2da      	uxtb	r2, r3
 8004130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004132:	1c59      	adds	r1, r3, #1
 8004134:	6439      	str	r1, [r7, #64]	; 0x40
 8004136:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800413a:	b2d2      	uxtb	r2, r2
 800413c:	701a      	strb	r2, [r3, #0]
 800413e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004140:	09db      	lsrs	r3, r3, #7
 8004142:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004144:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004146:	2b7f      	cmp	r3, #127	; 0x7f
 8004148:	d8f0      	bhi.n	800412c <_VPrintTarget+0x370>
 800414a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800414c:	1c5a      	adds	r2, r3, #1
 800414e:	643a      	str	r2, [r7, #64]	; 0x40
 8004150:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004152:	b2d2      	uxtb	r2, r2
 8004154:	701a      	strb	r2, [r3, #0]
 8004156:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004158:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 800415a:	69bb      	ldr	r3, [r7, #24]
 800415c:	63bb      	str	r3, [r7, #56]	; 0x38
 800415e:	2300      	movs	r3, #0
 8004160:	637b      	str	r3, [r7, #52]	; 0x34
 8004162:	e00b      	b.n	800417c <_VPrintTarget+0x3c0>
 8004164:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004166:	b2da      	uxtb	r2, r3
 8004168:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800416a:	1c59      	adds	r1, r3, #1
 800416c:	63b9      	str	r1, [r7, #56]	; 0x38
 800416e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004172:	b2d2      	uxtb	r2, r2
 8004174:	701a      	strb	r2, [r3, #0]
 8004176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004178:	09db      	lsrs	r3, r3, #7
 800417a:	637b      	str	r3, [r7, #52]	; 0x34
 800417c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800417e:	2b7f      	cmp	r3, #127	; 0x7f
 8004180:	d8f0      	bhi.n	8004164 <_VPrintTarget+0x3a8>
 8004182:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004184:	1c5a      	adds	r2, r3, #1
 8004186:	63ba      	str	r2, [r7, #56]	; 0x38
 8004188:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800418a:	b2d2      	uxtb	r2, r2
 800418c:	701a      	strb	r2, [r3, #0]
 800418e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004190:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	69b9      	ldr	r1, [r7, #24]
 8004196:	221a      	movs	r2, #26
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fb85 	bl	80038a8 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 800419e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041a0:	f383 8811 	msr	BASEPRI, r3
#endif
}
 80041a4:	bf00      	nop
 80041a6:	3758      	adds	r7, #88	; 0x58
 80041a8:	46bd      	mov	sp, r7
 80041aa:	bd80      	pop	{r7, pc}

080041ac <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b086      	sub	sp, #24
 80041b0:	af02      	add	r7, sp, #8
 80041b2:	60f8      	str	r0, [r7, #12]
 80041b4:	60b9      	str	r1, [r7, #8]
 80041b6:	607a      	str	r2, [r7, #4]
 80041b8:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80041ba:	2300      	movs	r3, #0
 80041bc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80041c0:	4917      	ldr	r1, [pc, #92]	; (8004220 <SEGGER_SYSVIEW_Init+0x74>)
 80041c2:	4818      	ldr	r0, [pc, #96]	; (8004224 <SEGGER_SYSVIEW_Init+0x78>)
 80041c4:	f7ff f942 	bl	800344c <SEGGER_RTT_AllocUpBuffer>
 80041c8:	4603      	mov	r3, r0
 80041ca:	b2da      	uxtb	r2, r3
 80041cc:	4b16      	ldr	r3, [pc, #88]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041ce:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80041d0:	4b15      	ldr	r3, [pc, #84]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041d2:	785a      	ldrb	r2, [r3, #1]
 80041d4:	4b14      	ldr	r3, [pc, #80]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041d6:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80041d8:	4b13      	ldr	r3, [pc, #76]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041da:	7e1b      	ldrb	r3, [r3, #24]
 80041dc:	4618      	mov	r0, r3
 80041de:	2300      	movs	r3, #0
 80041e0:	9300      	str	r3, [sp, #0]
 80041e2:	2308      	movs	r3, #8
 80041e4:	4a11      	ldr	r2, [pc, #68]	; (800422c <SEGGER_SYSVIEW_Init+0x80>)
 80041e6:	490f      	ldr	r1, [pc, #60]	; (8004224 <SEGGER_SYSVIEW_Init+0x78>)
 80041e8:	f7ff f9b2 	bl	8003550 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80041ec:	4b0e      	ldr	r3, [pc, #56]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041ee:	2200      	movs	r2, #0
 80041f0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80041f2:	4b0f      	ldr	r3, [pc, #60]	; (8004230 <SEGGER_SYSVIEW_Init+0x84>)
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	4a0c      	ldr	r2, [pc, #48]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041f8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80041fa:	4a0b      	ldr	r2, [pc, #44]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004200:	4a09      	ldr	r2, [pc, #36]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004206:	4a08      	ldr	r2, [pc, #32]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800420c:	4a06      	ldr	r2, [pc, #24]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 800420e:	683b      	ldr	r3, [r7, #0]
 8004210:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004212:	4b05      	ldr	r3, [pc, #20]	; (8004228 <SEGGER_SYSVIEW_Init+0x7c>)
 8004214:	2200      	movs	r2, #0
 8004216:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004218:	bf00      	nop
 800421a:	3710      	adds	r7, #16
 800421c:	46bd      	mov	sp, r7
 800421e:	bd80      	pop	{r7, pc}
 8004220:	2000230c 	.word	0x2000230c
 8004224:	080050b0 	.word	0x080050b0
 8004228:	20003314 	.word	0x20003314
 800422c:	2000330c 	.word	0x2000330c
 8004230:	e0001004 	.word	0xe0001004

08004234 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004234:	b480      	push	{r7}
 8004236:	b083      	sub	sp, #12
 8004238:	af00      	add	r7, sp, #0
 800423a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800423c:	4a03      	ldr	r2, [pc, #12]	; (800424c <SEGGER_SYSVIEW_SetRAMBase+0x18>)
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6113      	str	r3, [r2, #16]
}
 8004242:	bf00      	nop
 8004244:	370c      	adds	r7, #12
 8004246:	46bd      	mov	sp, r7
 8004248:	bc80      	pop	{r7}
 800424a:	4770      	bx	lr
 800424c:	20003314 	.word	0x20003314

08004250 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004250:	b580      	push	{r7, lr}
 8004252:	b084      	sub	sp, #16
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004258:	f3ef 8311 	mrs	r3, BASEPRI
 800425c:	f04f 0120 	mov.w	r1, #32
 8004260:	f381 8811 	msr	BASEPRI, r1
 8004264:	60fb      	str	r3, [r7, #12]
 8004266:	4808      	ldr	r0, [pc, #32]	; (8004288 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004268:	f7ff fa2c 	bl	80036c4 <_PreparePacket>
 800426c:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	68b9      	ldr	r1, [r7, #8]
 8004272:	68b8      	ldr	r0, [r7, #8]
 8004274:	f7ff fb18 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	f383 8811 	msr	BASEPRI, r3
}
 800427e:	bf00      	nop
 8004280:	3710      	adds	r7, #16
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}
 8004286:	bf00      	nop
 8004288:	20003344 	.word	0x20003344

0800428c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800428c:	b580      	push	{r7, lr}
 800428e:	b088      	sub	sp, #32
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004296:	f3ef 8311 	mrs	r3, BASEPRI
 800429a:	f04f 0120 	mov.w	r1, #32
 800429e:	f381 8811 	msr	BASEPRI, r1
 80042a2:	617b      	str	r3, [r7, #20]
 80042a4:	4816      	ldr	r0, [pc, #88]	; (8004300 <SEGGER_SYSVIEW_RecordU32+0x74>)
 80042a6:	f7ff fa0d 	bl	80036c4 <_PreparePacket>
 80042aa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	61fb      	str	r3, [r7, #28]
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	61bb      	str	r3, [r7, #24]
 80042b8:	e00b      	b.n	80042d2 <SEGGER_SYSVIEW_RecordU32+0x46>
 80042ba:	69bb      	ldr	r3, [r7, #24]
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	69fb      	ldr	r3, [r7, #28]
 80042c0:	1c59      	adds	r1, r3, #1
 80042c2:	61f9      	str	r1, [r7, #28]
 80042c4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80042c8:	b2d2      	uxtb	r2, r2
 80042ca:	701a      	strb	r2, [r3, #0]
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	09db      	lsrs	r3, r3, #7
 80042d0:	61bb      	str	r3, [r7, #24]
 80042d2:	69bb      	ldr	r3, [r7, #24]
 80042d4:	2b7f      	cmp	r3, #127	; 0x7f
 80042d6:	d8f0      	bhi.n	80042ba <SEGGER_SYSVIEW_RecordU32+0x2e>
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	1c5a      	adds	r2, r3, #1
 80042dc:	61fa      	str	r2, [r7, #28]
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	b2d2      	uxtb	r2, r2
 80042e2:	701a      	strb	r2, [r3, #0]
 80042e4:	69fb      	ldr	r3, [r7, #28]
 80042e6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80042e8:	687a      	ldr	r2, [r7, #4]
 80042ea:	68f9      	ldr	r1, [r7, #12]
 80042ec:	6938      	ldr	r0, [r7, #16]
 80042ee:	f7ff fadb 	bl	80038a8 <_SendPacket>
  RECORD_END();
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	f383 8811 	msr	BASEPRI, r3
}
 80042f8:	bf00      	nop
 80042fa:	3720      	adds	r7, #32
 80042fc:	46bd      	mov	sp, r7
 80042fe:	bd80      	pop	{r7, pc}
 8004300:	20003344 	.word	0x20003344

08004304 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004304:	b580      	push	{r7, lr}
 8004306:	b08c      	sub	sp, #48	; 0x30
 8004308:	af00      	add	r7, sp, #0
 800430a:	60f8      	str	r0, [r7, #12]
 800430c:	60b9      	str	r1, [r7, #8]
 800430e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004310:	f3ef 8311 	mrs	r3, BASEPRI
 8004314:	f04f 0120 	mov.w	r1, #32
 8004318:	f381 8811 	msr	BASEPRI, r1
 800431c:	61fb      	str	r3, [r7, #28]
 800431e:	4825      	ldr	r0, [pc, #148]	; (80043b4 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004320:	f7ff f9d0 	bl	80036c4 <_PreparePacket>
 8004324:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004326:	69bb      	ldr	r3, [r7, #24]
 8004328:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800432a:	697b      	ldr	r3, [r7, #20]
 800432c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	62bb      	str	r3, [r7, #40]	; 0x28
 8004332:	e00b      	b.n	800434c <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004334:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004336:	b2da      	uxtb	r2, r3
 8004338:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800433a:	1c59      	adds	r1, r3, #1
 800433c:	62f9      	str	r1, [r7, #44]	; 0x2c
 800433e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004342:	b2d2      	uxtb	r2, r2
 8004344:	701a      	strb	r2, [r3, #0]
 8004346:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004348:	09db      	lsrs	r3, r3, #7
 800434a:	62bb      	str	r3, [r7, #40]	; 0x28
 800434c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800434e:	2b7f      	cmp	r3, #127	; 0x7f
 8004350:	d8f0      	bhi.n	8004334 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004352:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004354:	1c5a      	adds	r2, r3, #1
 8004356:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004358:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800435a:	b2d2      	uxtb	r2, r2
 800435c:	701a      	strb	r2, [r3, #0]
 800435e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004360:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	627b      	str	r3, [r7, #36]	; 0x24
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	623b      	str	r3, [r7, #32]
 800436a:	e00b      	b.n	8004384 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800436c:	6a3b      	ldr	r3, [r7, #32]
 800436e:	b2da      	uxtb	r2, r3
 8004370:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004372:	1c59      	adds	r1, r3, #1
 8004374:	6279      	str	r1, [r7, #36]	; 0x24
 8004376:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800437a:	b2d2      	uxtb	r2, r2
 800437c:	701a      	strb	r2, [r3, #0]
 800437e:	6a3b      	ldr	r3, [r7, #32]
 8004380:	09db      	lsrs	r3, r3, #7
 8004382:	623b      	str	r3, [r7, #32]
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	2b7f      	cmp	r3, #127	; 0x7f
 8004388:	d8f0      	bhi.n	800436c <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800438a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	627a      	str	r2, [r7, #36]	; 0x24
 8004390:	6a3a      	ldr	r2, [r7, #32]
 8004392:	b2d2      	uxtb	r2, r2
 8004394:	701a      	strb	r2, [r3, #0]
 8004396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004398:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800439a:	68fa      	ldr	r2, [r7, #12]
 800439c:	6979      	ldr	r1, [r7, #20]
 800439e:	69b8      	ldr	r0, [r7, #24]
 80043a0:	f7ff fa82 	bl	80038a8 <_SendPacket>
  RECORD_END();
 80043a4:	69fb      	ldr	r3, [r7, #28]
 80043a6:	f383 8811 	msr	BASEPRI, r3
}
 80043aa:	bf00      	nop
 80043ac:	3730      	adds	r7, #48	; 0x30
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	20003344 	.word	0x20003344

080043b8 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b08c      	sub	sp, #48	; 0x30
 80043bc:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 80043be:	4b59      	ldr	r3, [pc, #356]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 80043c0:	2201      	movs	r2, #1
 80043c2:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 80043c4:	f3ef 8311 	mrs	r3, BASEPRI
 80043c8:	f04f 0120 	mov.w	r1, #32
 80043cc:	f381 8811 	msr	BASEPRI, r1
 80043d0:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80043d2:	4b54      	ldr	r3, [pc, #336]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 80043d4:	785b      	ldrb	r3, [r3, #1]
 80043d6:	220a      	movs	r2, #10
 80043d8:	4953      	ldr	r1, [pc, #332]	; (8004528 <SEGGER_SYSVIEW_Start+0x170>)
 80043da:	4618      	mov	r0, r3
 80043dc:	f7fb feb8 	bl	8000150 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 80043e6:	f7fe fd3b 	bl	8002e60 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80043ea:	200a      	movs	r0, #10
 80043ec:	f7ff ff30 	bl	8004250 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80043f0:	f3ef 8311 	mrs	r3, BASEPRI
 80043f4:	f04f 0120 	mov.w	r1, #32
 80043f8:	f381 8811 	msr	BASEPRI, r1
 80043fc:	60bb      	str	r3, [r7, #8]
 80043fe:	484b      	ldr	r0, [pc, #300]	; (800452c <SEGGER_SYSVIEW_Start+0x174>)
 8004400:	f7ff f960 	bl	80036c4 <_PreparePacket>
 8004404:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800440a:	683b      	ldr	r3, [r7, #0]
 800440c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800440e:	4b45      	ldr	r3, [pc, #276]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	62bb      	str	r3, [r7, #40]	; 0x28
 8004414:	e00b      	b.n	800442e <SEGGER_SYSVIEW_Start+0x76>
 8004416:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004418:	b2da      	uxtb	r2, r3
 800441a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800441c:	1c59      	adds	r1, r3, #1
 800441e:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004420:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004424:	b2d2      	uxtb	r2, r2
 8004426:	701a      	strb	r2, [r3, #0]
 8004428:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800442a:	09db      	lsrs	r3, r3, #7
 800442c:	62bb      	str	r3, [r7, #40]	; 0x28
 800442e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004430:	2b7f      	cmp	r3, #127	; 0x7f
 8004432:	d8f0      	bhi.n	8004416 <SEGGER_SYSVIEW_Start+0x5e>
 8004434:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004436:	1c5a      	adds	r2, r3, #1
 8004438:	62fa      	str	r2, [r7, #44]	; 0x2c
 800443a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800443c:	b2d2      	uxtb	r2, r2
 800443e:	701a      	strb	r2, [r3, #0]
 8004440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004442:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8004444:	683b      	ldr	r3, [r7, #0]
 8004446:	627b      	str	r3, [r7, #36]	; 0x24
 8004448:	4b36      	ldr	r3, [pc, #216]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 800444a:	689b      	ldr	r3, [r3, #8]
 800444c:	623b      	str	r3, [r7, #32]
 800444e:	e00b      	b.n	8004468 <SEGGER_SYSVIEW_Start+0xb0>
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	b2da      	uxtb	r2, r3
 8004454:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004456:	1c59      	adds	r1, r3, #1
 8004458:	6279      	str	r1, [r7, #36]	; 0x24
 800445a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	701a      	strb	r2, [r3, #0]
 8004462:	6a3b      	ldr	r3, [r7, #32]
 8004464:	09db      	lsrs	r3, r3, #7
 8004466:	623b      	str	r3, [r7, #32]
 8004468:	6a3b      	ldr	r3, [r7, #32]
 800446a:	2b7f      	cmp	r3, #127	; 0x7f
 800446c:	d8f0      	bhi.n	8004450 <SEGGER_SYSVIEW_Start+0x98>
 800446e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004470:	1c5a      	adds	r2, r3, #1
 8004472:	627a      	str	r2, [r7, #36]	; 0x24
 8004474:	6a3a      	ldr	r2, [r7, #32]
 8004476:	b2d2      	uxtb	r2, r2
 8004478:	701a      	strb	r2, [r3, #0]
 800447a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800447c:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	61fb      	str	r3, [r7, #28]
 8004482:	4b28      	ldr	r3, [pc, #160]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 8004484:	691b      	ldr	r3, [r3, #16]
 8004486:	61bb      	str	r3, [r7, #24]
 8004488:	e00b      	b.n	80044a2 <SEGGER_SYSVIEW_Start+0xea>
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	b2da      	uxtb	r2, r3
 800448e:	69fb      	ldr	r3, [r7, #28]
 8004490:	1c59      	adds	r1, r3, #1
 8004492:	61f9      	str	r1, [r7, #28]
 8004494:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004498:	b2d2      	uxtb	r2, r2
 800449a:	701a      	strb	r2, [r3, #0]
 800449c:	69bb      	ldr	r3, [r7, #24]
 800449e:	09db      	lsrs	r3, r3, #7
 80044a0:	61bb      	str	r3, [r7, #24]
 80044a2:	69bb      	ldr	r3, [r7, #24]
 80044a4:	2b7f      	cmp	r3, #127	; 0x7f
 80044a6:	d8f0      	bhi.n	800448a <SEGGER_SYSVIEW_Start+0xd2>
 80044a8:	69fb      	ldr	r3, [r7, #28]
 80044aa:	1c5a      	adds	r2, r3, #1
 80044ac:	61fa      	str	r2, [r7, #28]
 80044ae:	69ba      	ldr	r2, [r7, #24]
 80044b0:	b2d2      	uxtb	r2, r2
 80044b2:	701a      	strb	r2, [r3, #0]
 80044b4:	69fb      	ldr	r3, [r7, #28]
 80044b6:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	617b      	str	r3, [r7, #20]
 80044bc:	2300      	movs	r3, #0
 80044be:	613b      	str	r3, [r7, #16]
 80044c0:	e00b      	b.n	80044da <SEGGER_SYSVIEW_Start+0x122>
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	b2da      	uxtb	r2, r3
 80044c6:	697b      	ldr	r3, [r7, #20]
 80044c8:	1c59      	adds	r1, r3, #1
 80044ca:	6179      	str	r1, [r7, #20]
 80044cc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80044d0:	b2d2      	uxtb	r2, r2
 80044d2:	701a      	strb	r2, [r3, #0]
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	09db      	lsrs	r3, r3, #7
 80044d8:	613b      	str	r3, [r7, #16]
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	2b7f      	cmp	r3, #127	; 0x7f
 80044de:	d8f0      	bhi.n	80044c2 <SEGGER_SYSVIEW_Start+0x10a>
 80044e0:	697b      	ldr	r3, [r7, #20]
 80044e2:	1c5a      	adds	r2, r3, #1
 80044e4:	617a      	str	r2, [r7, #20]
 80044e6:	693a      	ldr	r2, [r7, #16]
 80044e8:	b2d2      	uxtb	r2, r2
 80044ea:	701a      	strb	r2, [r3, #0]
 80044ec:	697b      	ldr	r3, [r7, #20]
 80044ee:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80044f0:	2218      	movs	r2, #24
 80044f2:	6839      	ldr	r1, [r7, #0]
 80044f4:	6878      	ldr	r0, [r7, #4]
 80044f6:	f7ff f9d7 	bl	80038a8 <_SendPacket>
      RECORD_END();
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004500:	4b08      	ldr	r3, [pc, #32]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 8004502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004504:	2b00      	cmp	r3, #0
 8004506:	d002      	beq.n	800450e <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 8004508:	4b06      	ldr	r3, [pc, #24]	; (8004524 <SEGGER_SYSVIEW_Start+0x16c>)
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800450e:	f000 f9eb 	bl	80048e8 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 8004512:	f000 f9b1 	bl	8004878 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 8004516:	f000 fc13 	bl	8004d40 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800451a:	bf00      	nop
 800451c:	3730      	adds	r7, #48	; 0x30
 800451e:	46bd      	mov	sp, r7
 8004520:	bd80      	pop	{r7, pc}
 8004522:	bf00      	nop
 8004524:	20003314 	.word	0x20003314
 8004528:	080050dc 	.word	0x080050dc
 800452c:	20003344 	.word	0x20003344

08004530 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8004530:	b580      	push	{r7, lr}
 8004532:	b082      	sub	sp, #8
 8004534:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004536:	f3ef 8311 	mrs	r3, BASEPRI
 800453a:	f04f 0120 	mov.w	r1, #32
 800453e:	f381 8811 	msr	BASEPRI, r1
 8004542:	607b      	str	r3, [r7, #4]
 8004544:	480b      	ldr	r0, [pc, #44]	; (8004574 <SEGGER_SYSVIEW_Stop+0x44>)
 8004546:	f7ff f8bd 	bl	80036c4 <_PreparePacket>
 800454a:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800454c:	4b0a      	ldr	r3, [pc, #40]	; (8004578 <SEGGER_SYSVIEW_Stop+0x48>)
 800454e:	781b      	ldrb	r3, [r3, #0]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d007      	beq.n	8004564 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8004554:	220b      	movs	r2, #11
 8004556:	6839      	ldr	r1, [r7, #0]
 8004558:	6838      	ldr	r0, [r7, #0]
 800455a:	f7ff f9a5 	bl	80038a8 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800455e:	4b06      	ldr	r3, [pc, #24]	; (8004578 <SEGGER_SYSVIEW_Stop+0x48>)
 8004560:	2200      	movs	r2, #0
 8004562:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	f383 8811 	msr	BASEPRI, r3
}
 800456a:	bf00      	nop
 800456c:	3708      	adds	r7, #8
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}
 8004572:	bf00      	nop
 8004574:	20003344 	.word	0x20003344
 8004578:	20003314 	.word	0x20003314

0800457c <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800457c:	b580      	push	{r7, lr}
 800457e:	b08c      	sub	sp, #48	; 0x30
 8004580:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004582:	f3ef 8311 	mrs	r3, BASEPRI
 8004586:	f04f 0120 	mov.w	r1, #32
 800458a:	f381 8811 	msr	BASEPRI, r1
 800458e:	60fb      	str	r3, [r7, #12]
 8004590:	4845      	ldr	r0, [pc, #276]	; (80046a8 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8004592:	f7ff f897 	bl	80036c4 <_PreparePacket>
 8004596:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004598:	68bb      	ldr	r3, [r7, #8]
 800459a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045a0:	4b42      	ldr	r3, [pc, #264]	; (80046ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80045a2:	685b      	ldr	r3, [r3, #4]
 80045a4:	62bb      	str	r3, [r7, #40]	; 0x28
 80045a6:	e00b      	b.n	80045c0 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 80045a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045aa:	b2da      	uxtb	r2, r3
 80045ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045ae:	1c59      	adds	r1, r3, #1
 80045b0:	62f9      	str	r1, [r7, #44]	; 0x2c
 80045b2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045b6:	b2d2      	uxtb	r2, r2
 80045b8:	701a      	strb	r2, [r3, #0]
 80045ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045bc:	09db      	lsrs	r3, r3, #7
 80045be:	62bb      	str	r3, [r7, #40]	; 0x28
 80045c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045c2:	2b7f      	cmp	r3, #127	; 0x7f
 80045c4:	d8f0      	bhi.n	80045a8 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 80045c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045c8:	1c5a      	adds	r2, r3, #1
 80045ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80045cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80045ce:	b2d2      	uxtb	r2, r2
 80045d0:	701a      	strb	r2, [r3, #0]
 80045d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045d4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	627b      	str	r3, [r7, #36]	; 0x24
 80045da:	4b34      	ldr	r3, [pc, #208]	; (80046ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80045dc:	689b      	ldr	r3, [r3, #8]
 80045de:	623b      	str	r3, [r7, #32]
 80045e0:	e00b      	b.n	80045fa <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80045e2:	6a3b      	ldr	r3, [r7, #32]
 80045e4:	b2da      	uxtb	r2, r3
 80045e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045e8:	1c59      	adds	r1, r3, #1
 80045ea:	6279      	str	r1, [r7, #36]	; 0x24
 80045ec:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80045f0:	b2d2      	uxtb	r2, r2
 80045f2:	701a      	strb	r2, [r3, #0]
 80045f4:	6a3b      	ldr	r3, [r7, #32]
 80045f6:	09db      	lsrs	r3, r3, #7
 80045f8:	623b      	str	r3, [r7, #32]
 80045fa:	6a3b      	ldr	r3, [r7, #32]
 80045fc:	2b7f      	cmp	r3, #127	; 0x7f
 80045fe:	d8f0      	bhi.n	80045e2 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 8004600:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004602:	1c5a      	adds	r2, r3, #1
 8004604:	627a      	str	r2, [r7, #36]	; 0x24
 8004606:	6a3a      	ldr	r2, [r7, #32]
 8004608:	b2d2      	uxtb	r2, r2
 800460a:	701a      	strb	r2, [r3, #0]
 800460c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800460e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	61fb      	str	r3, [r7, #28]
 8004614:	4b25      	ldr	r3, [pc, #148]	; (80046ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004616:	691b      	ldr	r3, [r3, #16]
 8004618:	61bb      	str	r3, [r7, #24]
 800461a:	e00b      	b.n	8004634 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800461c:	69bb      	ldr	r3, [r7, #24]
 800461e:	b2da      	uxtb	r2, r3
 8004620:	69fb      	ldr	r3, [r7, #28]
 8004622:	1c59      	adds	r1, r3, #1
 8004624:	61f9      	str	r1, [r7, #28]
 8004626:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800462a:	b2d2      	uxtb	r2, r2
 800462c:	701a      	strb	r2, [r3, #0]
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	09db      	lsrs	r3, r3, #7
 8004632:	61bb      	str	r3, [r7, #24]
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	2b7f      	cmp	r3, #127	; 0x7f
 8004638:	d8f0      	bhi.n	800461c <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800463a:	69fb      	ldr	r3, [r7, #28]
 800463c:	1c5a      	adds	r2, r3, #1
 800463e:	61fa      	str	r2, [r7, #28]
 8004640:	69ba      	ldr	r2, [r7, #24]
 8004642:	b2d2      	uxtb	r2, r2
 8004644:	701a      	strb	r2, [r3, #0]
 8004646:	69fb      	ldr	r3, [r7, #28]
 8004648:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	617b      	str	r3, [r7, #20]
 800464e:	2300      	movs	r3, #0
 8004650:	613b      	str	r3, [r7, #16]
 8004652:	e00b      	b.n	800466c <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8004654:	693b      	ldr	r3, [r7, #16]
 8004656:	b2da      	uxtb	r2, r3
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	1c59      	adds	r1, r3, #1
 800465c:	6179      	str	r1, [r7, #20]
 800465e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004662:	b2d2      	uxtb	r2, r2
 8004664:	701a      	strb	r2, [r3, #0]
 8004666:	693b      	ldr	r3, [r7, #16]
 8004668:	09db      	lsrs	r3, r3, #7
 800466a:	613b      	str	r3, [r7, #16]
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	2b7f      	cmp	r3, #127	; 0x7f
 8004670:	d8f0      	bhi.n	8004654 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8004672:	697b      	ldr	r3, [r7, #20]
 8004674:	1c5a      	adds	r2, r3, #1
 8004676:	617a      	str	r2, [r7, #20]
 8004678:	693a      	ldr	r2, [r7, #16]
 800467a:	b2d2      	uxtb	r2, r2
 800467c:	701a      	strb	r2, [r3, #0]
 800467e:	697b      	ldr	r3, [r7, #20]
 8004680:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8004682:	2218      	movs	r2, #24
 8004684:	6879      	ldr	r1, [r7, #4]
 8004686:	68b8      	ldr	r0, [r7, #8]
 8004688:	f7ff f90e 	bl	80038a8 <_SendPacket>
  RECORD_END();
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8004692:	4b06      	ldr	r3, [pc, #24]	; (80046ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8004694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004696:	2b00      	cmp	r3, #0
 8004698:	d002      	beq.n	80046a0 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800469a:	4b04      	ldr	r3, [pc, #16]	; (80046ac <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800469c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800469e:	4798      	blx	r3
  }
}
 80046a0:	bf00      	nop
 80046a2:	3730      	adds	r7, #48	; 0x30
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	20003344 	.word	0x20003344
 80046ac:	20003314 	.word	0x20003314

080046b0 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b092      	sub	sp, #72	; 0x48
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 80046b8:	f3ef 8311 	mrs	r3, BASEPRI
 80046bc:	f04f 0120 	mov.w	r1, #32
 80046c0:	f381 8811 	msr	BASEPRI, r1
 80046c4:	617b      	str	r3, [r7, #20]
 80046c6:	486a      	ldr	r0, [pc, #424]	; (8004870 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 80046c8:	f7fe fffc 	bl	80036c4 <_PreparePacket>
 80046cc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	647b      	str	r3, [r7, #68]	; 0x44
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681a      	ldr	r2, [r3, #0]
 80046da:	4b66      	ldr	r3, [pc, #408]	; (8004874 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80046dc:	691b      	ldr	r3, [r3, #16]
 80046de:	1ad3      	subs	r3, r2, r3
 80046e0:	643b      	str	r3, [r7, #64]	; 0x40
 80046e2:	e00b      	b.n	80046fc <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80046e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046e6:	b2da      	uxtb	r2, r3
 80046e8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80046ea:	1c59      	adds	r1, r3, #1
 80046ec:	6479      	str	r1, [r7, #68]	; 0x44
 80046ee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80046f2:	b2d2      	uxtb	r2, r2
 80046f4:	701a      	strb	r2, [r3, #0]
 80046f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046f8:	09db      	lsrs	r3, r3, #7
 80046fa:	643b      	str	r3, [r7, #64]	; 0x40
 80046fc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046fe:	2b7f      	cmp	r3, #127	; 0x7f
 8004700:	d8f0      	bhi.n	80046e4 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 8004702:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004704:	1c5a      	adds	r2, r3, #1
 8004706:	647a      	str	r2, [r7, #68]	; 0x44
 8004708:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800470a:	b2d2      	uxtb	r2, r2
 800470c:	701a      	strb	r2, [r3, #0]
 800470e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004710:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	689b      	ldr	r3, [r3, #8]
 800471a:	63bb      	str	r3, [r7, #56]	; 0x38
 800471c:	e00b      	b.n	8004736 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800471e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004720:	b2da      	uxtb	r2, r3
 8004722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004724:	1c59      	adds	r1, r3, #1
 8004726:	63f9      	str	r1, [r7, #60]	; 0x3c
 8004728:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800472c:	b2d2      	uxtb	r2, r2
 800472e:	701a      	strb	r2, [r3, #0]
 8004730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004732:	09db      	lsrs	r3, r3, #7
 8004734:	63bb      	str	r3, [r7, #56]	; 0x38
 8004736:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004738:	2b7f      	cmp	r3, #127	; 0x7f
 800473a:	d8f0      	bhi.n	800471e <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800473c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800473e:	1c5a      	adds	r2, r3, #1
 8004740:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004742:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004744:	b2d2      	uxtb	r2, r2
 8004746:	701a      	strb	r2, [r3, #0]
 8004748:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800474a:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2220      	movs	r2, #32
 8004752:	4619      	mov	r1, r3
 8004754:	68f8      	ldr	r0, [r7, #12]
 8004756:	f7fe ff69 	bl	800362c <_EncodeStr>
 800475a:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800475c:	2209      	movs	r2, #9
 800475e:	68f9      	ldr	r1, [r7, #12]
 8004760:	6938      	ldr	r0, [r7, #16]
 8004762:	f7ff f8a1 	bl	80038a8 <_SendPacket>
  //
  pPayload = pPayloadStart;
 8004766:	693b      	ldr	r3, [r7, #16]
 8004768:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	637b      	str	r3, [r7, #52]	; 0x34
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	681a      	ldr	r2, [r3, #0]
 8004772:	4b40      	ldr	r3, [pc, #256]	; (8004874 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8004774:	691b      	ldr	r3, [r3, #16]
 8004776:	1ad3      	subs	r3, r2, r3
 8004778:	633b      	str	r3, [r7, #48]	; 0x30
 800477a:	e00b      	b.n	8004794 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800477c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800477e:	b2da      	uxtb	r2, r3
 8004780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004782:	1c59      	adds	r1, r3, #1
 8004784:	6379      	str	r1, [r7, #52]	; 0x34
 8004786:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800478a:	b2d2      	uxtb	r2, r2
 800478c:	701a      	strb	r2, [r3, #0]
 800478e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004790:	09db      	lsrs	r3, r3, #7
 8004792:	633b      	str	r3, [r7, #48]	; 0x30
 8004794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004796:	2b7f      	cmp	r3, #127	; 0x7f
 8004798:	d8f0      	bhi.n	800477c <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800479a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800479c:	1c5a      	adds	r2, r3, #1
 800479e:	637a      	str	r2, [r7, #52]	; 0x34
 80047a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80047a2:	b2d2      	uxtb	r2, r2
 80047a4:	701a      	strb	r2, [r3, #0]
 80047a6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80047a8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	62fb      	str	r3, [r7, #44]	; 0x2c
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80047b4:	e00b      	b.n	80047ce <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 80047b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047b8:	b2da      	uxtb	r2, r3
 80047ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047bc:	1c59      	adds	r1, r3, #1
 80047be:	62f9      	str	r1, [r7, #44]	; 0x2c
 80047c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80047c4:	b2d2      	uxtb	r2, r2
 80047c6:	701a      	strb	r2, [r3, #0]
 80047c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047ca:	09db      	lsrs	r3, r3, #7
 80047cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80047ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80047d0:	2b7f      	cmp	r3, #127	; 0x7f
 80047d2:	d8f0      	bhi.n	80047b6 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80047d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047d6:	1c5a      	adds	r2, r3, #1
 80047d8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80047da:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80047dc:	b2d2      	uxtb	r2, r2
 80047de:	701a      	strb	r2, [r3, #0]
 80047e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e2:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	691b      	ldr	r3, [r3, #16]
 80047ec:	623b      	str	r3, [r7, #32]
 80047ee:	e00b      	b.n	8004808 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80047f0:	6a3b      	ldr	r3, [r7, #32]
 80047f2:	b2da      	uxtb	r2, r3
 80047f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f6:	1c59      	adds	r1, r3, #1
 80047f8:	6279      	str	r1, [r7, #36]	; 0x24
 80047fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80047fe:	b2d2      	uxtb	r2, r2
 8004800:	701a      	strb	r2, [r3, #0]
 8004802:	6a3b      	ldr	r3, [r7, #32]
 8004804:	09db      	lsrs	r3, r3, #7
 8004806:	623b      	str	r3, [r7, #32]
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	2b7f      	cmp	r3, #127	; 0x7f
 800480c:	d8f0      	bhi.n	80047f0 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800480e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	627a      	str	r2, [r7, #36]	; 0x24
 8004814:	6a3a      	ldr	r2, [r7, #32]
 8004816:	b2d2      	uxtb	r2, r2
 8004818:	701a      	strb	r2, [r3, #0]
 800481a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800481c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	61fb      	str	r3, [r7, #28]
 8004822:	2300      	movs	r3, #0
 8004824:	61bb      	str	r3, [r7, #24]
 8004826:	e00b      	b.n	8004840 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	b2da      	uxtb	r2, r3
 800482c:	69fb      	ldr	r3, [r7, #28]
 800482e:	1c59      	adds	r1, r3, #1
 8004830:	61f9      	str	r1, [r7, #28]
 8004832:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004836:	b2d2      	uxtb	r2, r2
 8004838:	701a      	strb	r2, [r3, #0]
 800483a:	69bb      	ldr	r3, [r7, #24]
 800483c:	09db      	lsrs	r3, r3, #7
 800483e:	61bb      	str	r3, [r7, #24]
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	2b7f      	cmp	r3, #127	; 0x7f
 8004844:	d8f0      	bhi.n	8004828 <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 8004846:	69fb      	ldr	r3, [r7, #28]
 8004848:	1c5a      	adds	r2, r3, #1
 800484a:	61fa      	str	r2, [r7, #28]
 800484c:	69ba      	ldr	r2, [r7, #24]
 800484e:	b2d2      	uxtb	r2, r2
 8004850:	701a      	strb	r2, [r3, #0]
 8004852:	69fb      	ldr	r3, [r7, #28]
 8004854:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 8004856:	2215      	movs	r2, #21
 8004858:	68f9      	ldr	r1, [r7, #12]
 800485a:	6938      	ldr	r0, [r7, #16]
 800485c:	f7ff f824 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	f383 8811 	msr	BASEPRI, r3
}
 8004866:	bf00      	nop
 8004868:	3748      	adds	r7, #72	; 0x48
 800486a:	46bd      	mov	sp, r7
 800486c:	bd80      	pop	{r7, pc}
 800486e:	bf00      	nop
 8004870:	20003344 	.word	0x20003344
 8004874:	20003314 	.word	0x20003314

08004878 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 8004878:	b580      	push	{r7, lr}
 800487a:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800487c:	4b07      	ldr	r3, [pc, #28]	; (800489c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800487e:	6a1b      	ldr	r3, [r3, #32]
 8004880:	2b00      	cmp	r3, #0
 8004882:	d008      	beq.n	8004896 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8004884:	4b05      	ldr	r3, [pc, #20]	; (800489c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004886:	6a1b      	ldr	r3, [r3, #32]
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	2b00      	cmp	r3, #0
 800488c:	d003      	beq.n	8004896 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800488e:	4b03      	ldr	r3, [pc, #12]	; (800489c <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8004890:	6a1b      	ldr	r3, [r3, #32]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	4798      	blx	r3
  }
}
 8004896:	bf00      	nop
 8004898:	bd80      	pop	{r7, pc}
 800489a:	bf00      	nop
 800489c:	20003314 	.word	0x20003314

080048a0 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b086      	sub	sp, #24
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80048a8:	f3ef 8311 	mrs	r3, BASEPRI
 80048ac:	f04f 0120 	mov.w	r1, #32
 80048b0:	f381 8811 	msr	BASEPRI, r1
 80048b4:	617b      	str	r3, [r7, #20]
 80048b6:	480b      	ldr	r0, [pc, #44]	; (80048e4 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 80048b8:	f7fe ff04 	bl	80036c4 <_PreparePacket>
 80048bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 80048be:	2280      	movs	r2, #128	; 0x80
 80048c0:	6879      	ldr	r1, [r7, #4]
 80048c2:	6938      	ldr	r0, [r7, #16]
 80048c4:	f7fe feb2 	bl	800362c <_EncodeStr>
 80048c8:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 80048ca:	220e      	movs	r2, #14
 80048cc:	68f9      	ldr	r1, [r7, #12]
 80048ce:	6938      	ldr	r0, [r7, #16]
 80048d0:	f7fe ffea 	bl	80038a8 <_SendPacket>
  RECORD_END();
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f383 8811 	msr	BASEPRI, r3
}
 80048da:	bf00      	nop
 80048dc:	3718      	adds	r7, #24
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}
 80048e2:	bf00      	nop
 80048e4:	20003344 	.word	0x20003344

080048e8 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80048e8:	b590      	push	{r4, r7, lr}
 80048ea:	b083      	sub	sp, #12
 80048ec:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80048ee:	4b15      	ldr	r3, [pc, #84]	; (8004944 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80048f0:	6a1b      	ldr	r3, [r3, #32]
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d01a      	beq.n	800492c <SEGGER_SYSVIEW_RecordSystime+0x44>
 80048f6:	4b13      	ldr	r3, [pc, #76]	; (8004944 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80048f8:	6a1b      	ldr	r3, [r3, #32]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d015      	beq.n	800492c <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 8004900:	4b10      	ldr	r3, [pc, #64]	; (8004944 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 8004902:	6a1b      	ldr	r3, [r3, #32]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	4798      	blx	r3
 8004908:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800490c:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800490e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004912:	f04f 0200 	mov.w	r2, #0
 8004916:	f04f 0300 	mov.w	r3, #0
 800491a:	000a      	movs	r2, r1
 800491c:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800491e:	4613      	mov	r3, r2
 8004920:	461a      	mov	r2, r3
 8004922:	4621      	mov	r1, r4
 8004924:	200d      	movs	r0, #13
 8004926:	f7ff fced 	bl	8004304 <SEGGER_SYSVIEW_RecordU32x2>
 800492a:	e006      	b.n	800493a <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800492c:	4b06      	ldr	r3, [pc, #24]	; (8004948 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	4619      	mov	r1, r3
 8004932:	200c      	movs	r0, #12
 8004934:	f7ff fcaa 	bl	800428c <SEGGER_SYSVIEW_RecordU32>
  }
}
 8004938:	bf00      	nop
 800493a:	bf00      	nop
 800493c:	370c      	adds	r7, #12
 800493e:	46bd      	mov	sp, r7
 8004940:	bd90      	pop	{r4, r7, pc}
 8004942:	bf00      	nop
 8004944:	20003314 	.word	0x20003314
 8004948:	e0001004 	.word	0xe0001004

0800494c <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800494c:	b580      	push	{r7, lr}
 800494e:	b086      	sub	sp, #24
 8004950:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004952:	f3ef 8311 	mrs	r3, BASEPRI
 8004956:	f04f 0120 	mov.w	r1, #32
 800495a:	f381 8811 	msr	BASEPRI, r1
 800495e:	60fb      	str	r3, [r7, #12]
 8004960:	4819      	ldr	r0, [pc, #100]	; (80049c8 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8004962:	f7fe feaf 	bl	80036c4 <_PreparePacket>
 8004966:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 8004968:	68bb      	ldr	r3, [r7, #8]
 800496a:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800496c:	4b17      	ldr	r3, [pc, #92]	; (80049cc <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004974:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	617b      	str	r3, [r7, #20]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	613b      	str	r3, [r7, #16]
 800497e:	e00b      	b.n	8004998 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8004980:	693b      	ldr	r3, [r7, #16]
 8004982:	b2da      	uxtb	r2, r3
 8004984:	697b      	ldr	r3, [r7, #20]
 8004986:	1c59      	adds	r1, r3, #1
 8004988:	6179      	str	r1, [r7, #20]
 800498a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800498e:	b2d2      	uxtb	r2, r2
 8004990:	701a      	strb	r2, [r3, #0]
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	09db      	lsrs	r3, r3, #7
 8004996:	613b      	str	r3, [r7, #16]
 8004998:	693b      	ldr	r3, [r7, #16]
 800499a:	2b7f      	cmp	r3, #127	; 0x7f
 800499c:	d8f0      	bhi.n	8004980 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	1c5a      	adds	r2, r3, #1
 80049a2:	617a      	str	r2, [r7, #20]
 80049a4:	693a      	ldr	r2, [r7, #16]
 80049a6:	b2d2      	uxtb	r2, r2
 80049a8:	701a      	strb	r2, [r3, #0]
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 80049ae:	2202      	movs	r2, #2
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	68b8      	ldr	r0, [r7, #8]
 80049b4:	f7fe ff78 	bl	80038a8 <_SendPacket>
  RECORD_END();
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	f383 8811 	msr	BASEPRI, r3
}
 80049be:	bf00      	nop
 80049c0:	3718      	adds	r7, #24
 80049c2:	46bd      	mov	sp, r7
 80049c4:	bd80      	pop	{r7, pc}
 80049c6:	bf00      	nop
 80049c8:	20003344 	.word	0x20003344
 80049cc:	e000ed04 	.word	0xe000ed04

080049d0 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80049d6:	f3ef 8311 	mrs	r3, BASEPRI
 80049da:	f04f 0120 	mov.w	r1, #32
 80049de:	f381 8811 	msr	BASEPRI, r1
 80049e2:	607b      	str	r3, [r7, #4]
 80049e4:	4807      	ldr	r0, [pc, #28]	; (8004a04 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80049e6:	f7fe fe6d 	bl	80036c4 <_PreparePacket>
 80049ea:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80049ec:	2203      	movs	r2, #3
 80049ee:	6839      	ldr	r1, [r7, #0]
 80049f0:	6838      	ldr	r0, [r7, #0]
 80049f2:	f7fe ff59 	bl	80038a8 <_SendPacket>
  RECORD_END();
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	f383 8811 	msr	BASEPRI, r3
}
 80049fc:	bf00      	nop
 80049fe:	3708      	adds	r7, #8
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}
 8004a04:	20003344 	.word	0x20003344

08004a08 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004a0e:	f3ef 8311 	mrs	r3, BASEPRI
 8004a12:	f04f 0120 	mov.w	r1, #32
 8004a16:	f381 8811 	msr	BASEPRI, r1
 8004a1a:	607b      	str	r3, [r7, #4]
 8004a1c:	4807      	ldr	r0, [pc, #28]	; (8004a3c <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 8004a1e:	f7fe fe51 	bl	80036c4 <_PreparePacket>
 8004a22:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 8004a24:	2212      	movs	r2, #18
 8004a26:	6839      	ldr	r1, [r7, #0]
 8004a28:	6838      	ldr	r0, [r7, #0]
 8004a2a:	f7fe ff3d 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	f383 8811 	msr	BASEPRI, r3
}
 8004a34:	bf00      	nop
 8004a36:	3708      	adds	r7, #8
 8004a38:	46bd      	mov	sp, r7
 8004a3a:	bd80      	pop	{r7, pc}
 8004a3c:	20003344 	.word	0x20003344

08004a40 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b082      	sub	sp, #8
 8004a44:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004a46:	f3ef 8311 	mrs	r3, BASEPRI
 8004a4a:	f04f 0120 	mov.w	r1, #32
 8004a4e:	f381 8811 	msr	BASEPRI, r1
 8004a52:	607b      	str	r3, [r7, #4]
 8004a54:	4807      	ldr	r0, [pc, #28]	; (8004a74 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8004a56:	f7fe fe35 	bl	80036c4 <_PreparePacket>
 8004a5a:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8004a5c:	2211      	movs	r2, #17
 8004a5e:	6839      	ldr	r1, [r7, #0]
 8004a60:	6838      	ldr	r0, [r7, #0]
 8004a62:	f7fe ff21 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	f383 8811 	msr	BASEPRI, r3
}
 8004a6c:	bf00      	nop
 8004a6e:	3708      	adds	r7, #8
 8004a70:	46bd      	mov	sp, r7
 8004a72:	bd80      	pop	{r7, pc}
 8004a74:	20003344 	.word	0x20003344

08004a78 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b088      	sub	sp, #32
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004a80:	f3ef 8311 	mrs	r3, BASEPRI
 8004a84:	f04f 0120 	mov.w	r1, #32
 8004a88:	f381 8811 	msr	BASEPRI, r1
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	4819      	ldr	r0, [pc, #100]	; (8004af4 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8004a90:	f7fe fe18 	bl	80036c4 <_PreparePacket>
 8004a94:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004a9a:	4b17      	ldr	r3, [pc, #92]	; (8004af8 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8004a9c:	691b      	ldr	r3, [r3, #16]
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	61fb      	str	r3, [r7, #28]
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	61bb      	str	r3, [r7, #24]
 8004aac:	e00b      	b.n	8004ac6 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8004aae:	69bb      	ldr	r3, [r7, #24]
 8004ab0:	b2da      	uxtb	r2, r3
 8004ab2:	69fb      	ldr	r3, [r7, #28]
 8004ab4:	1c59      	adds	r1, r3, #1
 8004ab6:	61f9      	str	r1, [r7, #28]
 8004ab8:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004abc:	b2d2      	uxtb	r2, r2
 8004abe:	701a      	strb	r2, [r3, #0]
 8004ac0:	69bb      	ldr	r3, [r7, #24]
 8004ac2:	09db      	lsrs	r3, r3, #7
 8004ac4:	61bb      	str	r3, [r7, #24]
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	2b7f      	cmp	r3, #127	; 0x7f
 8004aca:	d8f0      	bhi.n	8004aae <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8004acc:	69fb      	ldr	r3, [r7, #28]
 8004ace:	1c5a      	adds	r2, r3, #1
 8004ad0:	61fa      	str	r2, [r7, #28]
 8004ad2:	69ba      	ldr	r2, [r7, #24]
 8004ad4:	b2d2      	uxtb	r2, r2
 8004ad6:	701a      	strb	r2, [r3, #0]
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8004adc:	2208      	movs	r2, #8
 8004ade:	68f9      	ldr	r1, [r7, #12]
 8004ae0:	6938      	ldr	r0, [r7, #16]
 8004ae2:	f7fe fee1 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004ae6:	697b      	ldr	r3, [r7, #20]
 8004ae8:	f383 8811 	msr	BASEPRI, r3
}
 8004aec:	bf00      	nop
 8004aee:	3720      	adds	r7, #32
 8004af0:	46bd      	mov	sp, r7
 8004af2:	bd80      	pop	{r7, pc}
 8004af4:	20003344 	.word	0x20003344
 8004af8:	20003314 	.word	0x20003314

08004afc <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b088      	sub	sp, #32
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004b04:	f3ef 8311 	mrs	r3, BASEPRI
 8004b08:	f04f 0120 	mov.w	r1, #32
 8004b0c:	f381 8811 	msr	BASEPRI, r1
 8004b10:	617b      	str	r3, [r7, #20]
 8004b12:	4819      	ldr	r0, [pc, #100]	; (8004b78 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8004b14:	f7fe fdd6 	bl	80036c4 <_PreparePacket>
 8004b18:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004b1e:	4b17      	ldr	r3, [pc, #92]	; (8004b7c <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	687a      	ldr	r2, [r7, #4]
 8004b24:	1ad3      	subs	r3, r2, r3
 8004b26:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	61fb      	str	r3, [r7, #28]
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	61bb      	str	r3, [r7, #24]
 8004b30:	e00b      	b.n	8004b4a <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8004b32:	69bb      	ldr	r3, [r7, #24]
 8004b34:	b2da      	uxtb	r2, r3
 8004b36:	69fb      	ldr	r3, [r7, #28]
 8004b38:	1c59      	adds	r1, r3, #1
 8004b3a:	61f9      	str	r1, [r7, #28]
 8004b3c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	701a      	strb	r2, [r3, #0]
 8004b44:	69bb      	ldr	r3, [r7, #24]
 8004b46:	09db      	lsrs	r3, r3, #7
 8004b48:	61bb      	str	r3, [r7, #24]
 8004b4a:	69bb      	ldr	r3, [r7, #24]
 8004b4c:	2b7f      	cmp	r3, #127	; 0x7f
 8004b4e:	d8f0      	bhi.n	8004b32 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	61fa      	str	r2, [r7, #28]
 8004b56:	69ba      	ldr	r2, [r7, #24]
 8004b58:	b2d2      	uxtb	r2, r2
 8004b5a:	701a      	strb	r2, [r3, #0]
 8004b5c:	69fb      	ldr	r3, [r7, #28]
 8004b5e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8004b60:	2204      	movs	r2, #4
 8004b62:	68f9      	ldr	r1, [r7, #12]
 8004b64:	6938      	ldr	r0, [r7, #16]
 8004b66:	f7fe fe9f 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004b6a:	697b      	ldr	r3, [r7, #20]
 8004b6c:	f383 8811 	msr	BASEPRI, r3
}
 8004b70:	bf00      	nop
 8004b72:	3720      	adds	r7, #32
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}
 8004b78:	20003344 	.word	0x20003344
 8004b7c:	20003314 	.word	0x20003314

08004b80 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b088      	sub	sp, #32
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004b88:	f3ef 8311 	mrs	r3, BASEPRI
 8004b8c:	f04f 0120 	mov.w	r1, #32
 8004b90:	f381 8811 	msr	BASEPRI, r1
 8004b94:	617b      	str	r3, [r7, #20]
 8004b96:	4819      	ldr	r0, [pc, #100]	; (8004bfc <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8004b98:	f7fe fd94 	bl	80036c4 <_PreparePacket>
 8004b9c:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8004ba2:	4b17      	ldr	r3, [pc, #92]	; (8004c00 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8004ba4:	691b      	ldr	r3, [r3, #16]
 8004ba6:	687a      	ldr	r2, [r7, #4]
 8004ba8:	1ad3      	subs	r3, r2, r3
 8004baa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	61fb      	str	r3, [r7, #28]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	61bb      	str	r3, [r7, #24]
 8004bb4:	e00b      	b.n	8004bce <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	b2da      	uxtb	r2, r3
 8004bba:	69fb      	ldr	r3, [r7, #28]
 8004bbc:	1c59      	adds	r1, r3, #1
 8004bbe:	61f9      	str	r1, [r7, #28]
 8004bc0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004bc4:	b2d2      	uxtb	r2, r2
 8004bc6:	701a      	strb	r2, [r3, #0]
 8004bc8:	69bb      	ldr	r3, [r7, #24]
 8004bca:	09db      	lsrs	r3, r3, #7
 8004bcc:	61bb      	str	r3, [r7, #24]
 8004bce:	69bb      	ldr	r3, [r7, #24]
 8004bd0:	2b7f      	cmp	r3, #127	; 0x7f
 8004bd2:	d8f0      	bhi.n	8004bb6 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8004bd4:	69fb      	ldr	r3, [r7, #28]
 8004bd6:	1c5a      	adds	r2, r3, #1
 8004bd8:	61fa      	str	r2, [r7, #28]
 8004bda:	69ba      	ldr	r2, [r7, #24]
 8004bdc:	b2d2      	uxtb	r2, r2
 8004bde:	701a      	strb	r2, [r3, #0]
 8004be0:	69fb      	ldr	r3, [r7, #28]
 8004be2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8004be4:	2206      	movs	r2, #6
 8004be6:	68f9      	ldr	r1, [r7, #12]
 8004be8:	6938      	ldr	r0, [r7, #16]
 8004bea:	f7fe fe5d 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004bee:	697b      	ldr	r3, [r7, #20]
 8004bf0:	f383 8811 	msr	BASEPRI, r3
}
 8004bf4:	bf00      	nop
 8004bf6:	3720      	adds	r7, #32
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	20003344 	.word	0x20003344
 8004c00:	20003314 	.word	0x20003314

08004c04 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b08c      	sub	sp, #48	; 0x30
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	4603      	mov	r3, r0
 8004c0c:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8004c0e:	4b3b      	ldr	r3, [pc, #236]	; (8004cfc <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d06d      	beq.n	8004cf2 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 8004c16:	4b39      	ldr	r3, [pc, #228]	; (8004cfc <SEGGER_SYSVIEW_SendModule+0xf8>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c20:	e008      	b.n	8004c34 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8004c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c24:	691b      	ldr	r3, [r3, #16]
 8004c26:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 8004c28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d007      	beq.n	8004c3e <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8004c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c30:	3301      	adds	r3, #1
 8004c32:	62bb      	str	r3, [r7, #40]	; 0x28
 8004c34:	79fb      	ldrb	r3, [r7, #7]
 8004c36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	d3f2      	bcc.n	8004c22 <SEGGER_SYSVIEW_SendModule+0x1e>
 8004c3c:	e000      	b.n	8004c40 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8004c3e:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8004c40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d055      	beq.n	8004cf2 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004c46:	f3ef 8311 	mrs	r3, BASEPRI
 8004c4a:	f04f 0120 	mov.w	r1, #32
 8004c4e:	f381 8811 	msr	BASEPRI, r1
 8004c52:	617b      	str	r3, [r7, #20]
 8004c54:	482a      	ldr	r0, [pc, #168]	; (8004d00 <SEGGER_SYSVIEW_SendModule+0xfc>)
 8004c56:	f7fe fd35 	bl	80036c4 <_PreparePacket>
 8004c5a:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8004c5c:	693b      	ldr	r3, [r7, #16]
 8004c5e:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8004c60:	68fb      	ldr	r3, [r7, #12]
 8004c62:	627b      	str	r3, [r7, #36]	; 0x24
 8004c64:	79fb      	ldrb	r3, [r7, #7]
 8004c66:	623b      	str	r3, [r7, #32]
 8004c68:	e00b      	b.n	8004c82 <SEGGER_SYSVIEW_SendModule+0x7e>
 8004c6a:	6a3b      	ldr	r3, [r7, #32]
 8004c6c:	b2da      	uxtb	r2, r3
 8004c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c70:	1c59      	adds	r1, r3, #1
 8004c72:	6279      	str	r1, [r7, #36]	; 0x24
 8004c74:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004c78:	b2d2      	uxtb	r2, r2
 8004c7a:	701a      	strb	r2, [r3, #0]
 8004c7c:	6a3b      	ldr	r3, [r7, #32]
 8004c7e:	09db      	lsrs	r3, r3, #7
 8004c80:	623b      	str	r3, [r7, #32]
 8004c82:	6a3b      	ldr	r3, [r7, #32]
 8004c84:	2b7f      	cmp	r3, #127	; 0x7f
 8004c86:	d8f0      	bhi.n	8004c6a <SEGGER_SYSVIEW_SendModule+0x66>
 8004c88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c8a:	1c5a      	adds	r2, r3, #1
 8004c8c:	627a      	str	r2, [r7, #36]	; 0x24
 8004c8e:	6a3a      	ldr	r2, [r7, #32]
 8004c90:	b2d2      	uxtb	r2, r2
 8004c92:	701a      	strb	r2, [r3, #0]
 8004c94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c96:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	61fb      	str	r3, [r7, #28]
 8004c9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	61bb      	str	r3, [r7, #24]
 8004ca2:	e00b      	b.n	8004cbc <SEGGER_SYSVIEW_SendModule+0xb8>
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	b2da      	uxtb	r2, r3
 8004ca8:	69fb      	ldr	r3, [r7, #28]
 8004caa:	1c59      	adds	r1, r3, #1
 8004cac:	61f9      	str	r1, [r7, #28]
 8004cae:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004cb2:	b2d2      	uxtb	r2, r2
 8004cb4:	701a      	strb	r2, [r3, #0]
 8004cb6:	69bb      	ldr	r3, [r7, #24]
 8004cb8:	09db      	lsrs	r3, r3, #7
 8004cba:	61bb      	str	r3, [r7, #24]
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	2b7f      	cmp	r3, #127	; 0x7f
 8004cc0:	d8f0      	bhi.n	8004ca4 <SEGGER_SYSVIEW_SendModule+0xa0>
 8004cc2:	69fb      	ldr	r3, [r7, #28]
 8004cc4:	1c5a      	adds	r2, r3, #1
 8004cc6:	61fa      	str	r2, [r7, #28]
 8004cc8:	69ba      	ldr	r2, [r7, #24]
 8004cca:	b2d2      	uxtb	r2, r2
 8004ccc:	701a      	strb	r2, [r3, #0]
 8004cce:	69fb      	ldr	r3, [r7, #28]
 8004cd0:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	2280      	movs	r2, #128	; 0x80
 8004cd8:	4619      	mov	r1, r3
 8004cda:	68f8      	ldr	r0, [r7, #12]
 8004cdc:	f7fe fca6 	bl	800362c <_EncodeStr>
 8004ce0:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8004ce2:	2216      	movs	r2, #22
 8004ce4:	68f9      	ldr	r1, [r7, #12]
 8004ce6:	6938      	ldr	r0, [r7, #16]
 8004ce8:	f7fe fdde 	bl	80038a8 <_SendPacket>
      RECORD_END();
 8004cec:	697b      	ldr	r3, [r7, #20]
 8004cee:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8004cf2:	bf00      	nop
 8004cf4:	3730      	adds	r7, #48	; 0x30
 8004cf6:	46bd      	mov	sp, r7
 8004cf8:	bd80      	pop	{r7, pc}
 8004cfa:	bf00      	nop
 8004cfc:	2000333c 	.word	0x2000333c
 8004d00:	20003344 	.word	0x20003344

08004d04 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8004d0a:	4b0c      	ldr	r3, [pc, #48]	; (8004d3c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d00f      	beq.n	8004d32 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8004d12:	4b0a      	ldr	r3, [pc, #40]	; (8004d3c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	68db      	ldr	r3, [r3, #12]
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d002      	beq.n	8004d26 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	68db      	ldr	r3, [r3, #12]
 8004d24:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	691b      	ldr	r3, [r3, #16]
 8004d2a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d1f2      	bne.n	8004d18 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8004d32:	bf00      	nop
 8004d34:	3708      	adds	r7, #8
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	2000333c 	.word	0x2000333c

08004d40 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b086      	sub	sp, #24
 8004d44:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8004d46:	f3ef 8311 	mrs	r3, BASEPRI
 8004d4a:	f04f 0120 	mov.w	r1, #32
 8004d4e:	f381 8811 	msr	BASEPRI, r1
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	4817      	ldr	r0, [pc, #92]	; (8004db4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8004d56:	f7fe fcb5 	bl	80036c4 <_PreparePacket>
 8004d5a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8004d5c:	68bb      	ldr	r3, [r7, #8]
 8004d5e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	617b      	str	r3, [r7, #20]
 8004d64:	4b14      	ldr	r3, [pc, #80]	; (8004db8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8004d66:	781b      	ldrb	r3, [r3, #0]
 8004d68:	613b      	str	r3, [r7, #16]
 8004d6a:	e00b      	b.n	8004d84 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	b2da      	uxtb	r2, r3
 8004d70:	697b      	ldr	r3, [r7, #20]
 8004d72:	1c59      	adds	r1, r3, #1
 8004d74:	6179      	str	r1, [r7, #20]
 8004d76:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d7a:	b2d2      	uxtb	r2, r2
 8004d7c:	701a      	strb	r2, [r3, #0]
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	09db      	lsrs	r3, r3, #7
 8004d82:	613b      	str	r3, [r7, #16]
 8004d84:	693b      	ldr	r3, [r7, #16]
 8004d86:	2b7f      	cmp	r3, #127	; 0x7f
 8004d88:	d8f0      	bhi.n	8004d6c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8004d8a:	697b      	ldr	r3, [r7, #20]
 8004d8c:	1c5a      	adds	r2, r3, #1
 8004d8e:	617a      	str	r2, [r7, #20]
 8004d90:	693a      	ldr	r2, [r7, #16]
 8004d92:	b2d2      	uxtb	r2, r2
 8004d94:	701a      	strb	r2, [r3, #0]
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8004d9a:	221b      	movs	r2, #27
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	68b8      	ldr	r0, [r7, #8]
 8004da0:	f7fe fd82 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	f383 8811 	msr	BASEPRI, r3
}
 8004daa:	bf00      	nop
 8004dac:	3718      	adds	r7, #24
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}
 8004db2:	bf00      	nop
 8004db4:	20003344 	.word	0x20003344
 8004db8:	20003340 	.word	0x20003340

08004dbc <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8004dbc:	b40f      	push	{r0, r1, r2, r3}
 8004dbe:	b580      	push	{r7, lr}
 8004dc0:	b082      	sub	sp, #8
 8004dc2:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8004dc4:	f107 0314 	add.w	r3, r7, #20
 8004dc8:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8004dca:	1d3b      	adds	r3, r7, #4
 8004dcc:	461a      	mov	r2, r3
 8004dce:	2100      	movs	r1, #0
 8004dd0:	6938      	ldr	r0, [r7, #16]
 8004dd2:	f7fe fff3 	bl	8003dbc <_VPrintTarget>
  va_end(ParamList);
}
 8004dd6:	bf00      	nop
 8004dd8:	3708      	adds	r7, #8
 8004dda:	46bd      	mov	sp, r7
 8004ddc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004de0:	b004      	add	sp, #16
 8004de2:	4770      	bx	lr

08004de4 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b08a      	sub	sp, #40	; 0x28
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004dec:	f3ef 8311 	mrs	r3, BASEPRI
 8004df0:	f04f 0120 	mov.w	r1, #32
 8004df4:	f381 8811 	msr	BASEPRI, r1
 8004df8:	617b      	str	r3, [r7, #20]
 8004dfa:	4827      	ldr	r0, [pc, #156]	; (8004e98 <SEGGER_SYSVIEW_Warn+0xb4>)
 8004dfc:	f7fe fc62 	bl	80036c4 <_PreparePacket>
 8004e00:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8004e02:	2280      	movs	r2, #128	; 0x80
 8004e04:	6879      	ldr	r1, [r7, #4]
 8004e06:	6938      	ldr	r0, [r7, #16]
 8004e08:	f7fe fc10 	bl	800362c <_EncodeStr>
 8004e0c:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	627b      	str	r3, [r7, #36]	; 0x24
 8004e12:	2301      	movs	r3, #1
 8004e14:	623b      	str	r3, [r7, #32]
 8004e16:	e00b      	b.n	8004e30 <SEGGER_SYSVIEW_Warn+0x4c>
 8004e18:	6a3b      	ldr	r3, [r7, #32]
 8004e1a:	b2da      	uxtb	r2, r3
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e1e:	1c59      	adds	r1, r3, #1
 8004e20:	6279      	str	r1, [r7, #36]	; 0x24
 8004e22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e26:	b2d2      	uxtb	r2, r2
 8004e28:	701a      	strb	r2, [r3, #0]
 8004e2a:	6a3b      	ldr	r3, [r7, #32]
 8004e2c:	09db      	lsrs	r3, r3, #7
 8004e2e:	623b      	str	r3, [r7, #32]
 8004e30:	6a3b      	ldr	r3, [r7, #32]
 8004e32:	2b7f      	cmp	r3, #127	; 0x7f
 8004e34:	d8f0      	bhi.n	8004e18 <SEGGER_SYSVIEW_Warn+0x34>
 8004e36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	627a      	str	r2, [r7, #36]	; 0x24
 8004e3c:	6a3a      	ldr	r2, [r7, #32]
 8004e3e:	b2d2      	uxtb	r2, r2
 8004e40:	701a      	strb	r2, [r3, #0]
 8004e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e44:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	61fb      	str	r3, [r7, #28]
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	61bb      	str	r3, [r7, #24]
 8004e4e:	e00b      	b.n	8004e68 <SEGGER_SYSVIEW_Warn+0x84>
 8004e50:	69bb      	ldr	r3, [r7, #24]
 8004e52:	b2da      	uxtb	r2, r3
 8004e54:	69fb      	ldr	r3, [r7, #28]
 8004e56:	1c59      	adds	r1, r3, #1
 8004e58:	61f9      	str	r1, [r7, #28]
 8004e5a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e5e:	b2d2      	uxtb	r2, r2
 8004e60:	701a      	strb	r2, [r3, #0]
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	09db      	lsrs	r3, r3, #7
 8004e66:	61bb      	str	r3, [r7, #24]
 8004e68:	69bb      	ldr	r3, [r7, #24]
 8004e6a:	2b7f      	cmp	r3, #127	; 0x7f
 8004e6c:	d8f0      	bhi.n	8004e50 <SEGGER_SYSVIEW_Warn+0x6c>
 8004e6e:	69fb      	ldr	r3, [r7, #28]
 8004e70:	1c5a      	adds	r2, r3, #1
 8004e72:	61fa      	str	r2, [r7, #28]
 8004e74:	69ba      	ldr	r2, [r7, #24]
 8004e76:	b2d2      	uxtb	r2, r2
 8004e78:	701a      	strb	r2, [r3, #0]
 8004e7a:	69fb      	ldr	r3, [r7, #28]
 8004e7c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004e7e:	221a      	movs	r2, #26
 8004e80:	68f9      	ldr	r1, [r7, #12]
 8004e82:	6938      	ldr	r0, [r7, #16]
 8004e84:	f7fe fd10 	bl	80038a8 <_SendPacket>
  RECORD_END();
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	f383 8811 	msr	BASEPRI, r3
}
 8004e8e:	bf00      	nop
 8004e90:	3728      	adds	r7, #40	; 0x28
 8004e92:	46bd      	mov	sp, r7
 8004e94:	bd80      	pop	{r7, pc}
 8004e96:	bf00      	nop
 8004e98:	20003344 	.word	0x20003344

08004e9c <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8004e9c:	b580      	push	{r7, lr}
 8004e9e:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8004ea0:	4b13      	ldr	r3, [pc, #76]	; (8004ef0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004ea2:	7e1b      	ldrb	r3, [r3, #24]
 8004ea4:	4619      	mov	r1, r3
 8004ea6:	4a13      	ldr	r2, [pc, #76]	; (8004ef4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8004ea8:	460b      	mov	r3, r1
 8004eaa:	005b      	lsls	r3, r3, #1
 8004eac:	440b      	add	r3, r1
 8004eae:	00db      	lsls	r3, r3, #3
 8004eb0:	4413      	add	r3, r2
 8004eb2:	336c      	adds	r3, #108	; 0x6c
 8004eb4:	681a      	ldr	r2, [r3, #0]
 8004eb6:	4b0e      	ldr	r3, [pc, #56]	; (8004ef0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004eb8:	7e1b      	ldrb	r3, [r3, #24]
 8004eba:	4618      	mov	r0, r3
 8004ebc:	490d      	ldr	r1, [pc, #52]	; (8004ef4 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8004ebe:	4603      	mov	r3, r0
 8004ec0:	005b      	lsls	r3, r3, #1
 8004ec2:	4403      	add	r3, r0
 8004ec4:	00db      	lsls	r3, r3, #3
 8004ec6:	440b      	add	r3, r1
 8004ec8:	3370      	adds	r3, #112	; 0x70
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d00b      	beq.n	8004ee8 <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8004ed0:	4b07      	ldr	r3, [pc, #28]	; (8004ef0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004ed2:	789b      	ldrb	r3, [r3, #2]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d107      	bne.n	8004ee8 <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004ed8:	4b05      	ldr	r3, [pc, #20]	; (8004ef0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004eda:	2201      	movs	r2, #1
 8004edc:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004ede:	f7fe fbfd 	bl	80036dc <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8004ee2:	4b03      	ldr	r3, [pc, #12]	; (8004ef0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004ee4:	2200      	movs	r2, #0
 8004ee6:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8004ee8:	4b01      	ldr	r3, [pc, #4]	; (8004ef0 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8004eea:	781b      	ldrb	r3, [r3, #0]
}
 8004eec:	4618      	mov	r0, r3
 8004eee:	bd80      	pop	{r7, pc}
 8004ef0:	20003314 	.word	0x20003314
 8004ef4:	20001e54 	.word	0x20001e54

08004ef8 <__libc_init_array>:
 8004ef8:	b570      	push	{r4, r5, r6, lr}
 8004efa:	2600      	movs	r6, #0
 8004efc:	4d0c      	ldr	r5, [pc, #48]	; (8004f30 <__libc_init_array+0x38>)
 8004efe:	4c0d      	ldr	r4, [pc, #52]	; (8004f34 <__libc_init_array+0x3c>)
 8004f00:	1b64      	subs	r4, r4, r5
 8004f02:	10a4      	asrs	r4, r4, #2
 8004f04:	42a6      	cmp	r6, r4
 8004f06:	d109      	bne.n	8004f1c <__libc_init_array+0x24>
 8004f08:	f000 f840 	bl	8004f8c <_init>
 8004f0c:	2600      	movs	r6, #0
 8004f0e:	4d0a      	ldr	r5, [pc, #40]	; (8004f38 <__libc_init_array+0x40>)
 8004f10:	4c0a      	ldr	r4, [pc, #40]	; (8004f3c <__libc_init_array+0x44>)
 8004f12:	1b64      	subs	r4, r4, r5
 8004f14:	10a4      	asrs	r4, r4, #2
 8004f16:	42a6      	cmp	r6, r4
 8004f18:	d105      	bne.n	8004f26 <__libc_init_array+0x2e>
 8004f1a:	bd70      	pop	{r4, r5, r6, pc}
 8004f1c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f20:	4798      	blx	r3
 8004f22:	3601      	adds	r6, #1
 8004f24:	e7ee      	b.n	8004f04 <__libc_init_array+0xc>
 8004f26:	f855 3b04 	ldr.w	r3, [r5], #4
 8004f2a:	4798      	blx	r3
 8004f2c:	3601      	adds	r6, #1
 8004f2e:	e7f2      	b.n	8004f16 <__libc_init_array+0x1e>
 8004f30:	080050f8 	.word	0x080050f8
 8004f34:	080050f8 	.word	0x080050f8
 8004f38:	080050f8 	.word	0x080050f8
 8004f3c:	080050fc 	.word	0x080050fc

08004f40 <memcmp>:
 8004f40:	b510      	push	{r4, lr}
 8004f42:	3901      	subs	r1, #1
 8004f44:	4402      	add	r2, r0
 8004f46:	4290      	cmp	r0, r2
 8004f48:	d101      	bne.n	8004f4e <memcmp+0xe>
 8004f4a:	2000      	movs	r0, #0
 8004f4c:	e005      	b.n	8004f5a <memcmp+0x1a>
 8004f4e:	7803      	ldrb	r3, [r0, #0]
 8004f50:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004f54:	42a3      	cmp	r3, r4
 8004f56:	d001      	beq.n	8004f5c <memcmp+0x1c>
 8004f58:	1b18      	subs	r0, r3, r4
 8004f5a:	bd10      	pop	{r4, pc}
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	e7f2      	b.n	8004f46 <memcmp+0x6>

08004f60 <memcpy>:
 8004f60:	440a      	add	r2, r1
 8004f62:	4291      	cmp	r1, r2
 8004f64:	f100 33ff 	add.w	r3, r0, #4294967295
 8004f68:	d100      	bne.n	8004f6c <memcpy+0xc>
 8004f6a:	4770      	bx	lr
 8004f6c:	b510      	push	{r4, lr}
 8004f6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004f72:	4291      	cmp	r1, r2
 8004f74:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004f78:	d1f9      	bne.n	8004f6e <memcpy+0xe>
 8004f7a:	bd10      	pop	{r4, pc}

08004f7c <memset>:
 8004f7c:	4603      	mov	r3, r0
 8004f7e:	4402      	add	r2, r0
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d100      	bne.n	8004f86 <memset+0xa>
 8004f84:	4770      	bx	lr
 8004f86:	f803 1b01 	strb.w	r1, [r3], #1
 8004f8a:	e7f9      	b.n	8004f80 <memset+0x4>

08004f8c <_init>:
 8004f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f8e:	bf00      	nop
 8004f90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f92:	bc08      	pop	{r3}
 8004f94:	469e      	mov	lr, r3
 8004f96:	4770      	bx	lr

08004f98 <_fini>:
 8004f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004f9a:	bf00      	nop
 8004f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004f9e:	bc08      	pop	{r3}
 8004fa0:	469e      	mov	lr, r3
 8004fa2:	4770      	bx	lr
