
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `/gb3-resources/processor/yscripts/new_sail.ys' --

1. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at verilog/alu.v:78.2-145.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at verilog/alu.v:147.2-158.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/branch_target_buffer.v
Parsing Verilog input from `verilog/branch_target_buffer.v' to AST representation.
Generating RTLIL representation for module `\branch_target_buffer'.
Warning: Replacing memory \btb_valid with list of registers. See verilog/branch_target_buffer.v:24
Warning: Replacing memory \btb_target with list of registers. See verilog/branch_target_buffer.v:23
Warning: Replacing memory \btb_pc with list of registers. See verilog/branch_target_buffer.v:22
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
verilog/cpu.v:474: Warning: Identifier `\reset' is implicitly declared.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

19. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

20. Executing HIERARCHY pass (managing design hierarchy).

20.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:             \branch_target_buffer
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

20.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:             \branch_target_buffer
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removed 0 unused modules.

21. Executing PROC pass (convert processes to netlists).

21.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$317'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$283'.
Cleaned up 0 empty switches.

21.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/pipeline_registers.v:53$285 in module if_id.
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$278 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$228 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/dataMem_mask_gen.v:58$157 in module sign_mask_gen.
Removed 3 dead cases from process $proc$verilog/branch_target_buffer.v:33$81 in module branch_target_buffer.
Marked 4 switch rules as full_case in process $proc$verilog/branch_target_buffer.v:33$81 in module branch_target_buffer.
Marked 5 switch rules as full_case in process $proc$verilog/branch_target_buffer.v:19$62 in module branch_target_buffer.
Marked 1 switch rules as full_case in process $proc$verilog/branch_decide.v:11$34 in module branch_decision.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$32 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$32 in module ALUControl.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:147$23 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:78$9 in module alu.
Removed a total of 8 dead cases.

21.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 47 assignments to connections.

21.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$293'.
  Set init value: \outAddr = 0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$291'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$289'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$287'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$279'.
  Set init value: \imm = 0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$243'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$242'.
  Set init value: \state = 0
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$33'.
  Set init value: \ALUCtl = 7'0000000
Found init rule in `\alu.$proc$verilog/alu.v:0$31'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0

21.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \reset in `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.

21.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:52$320'.
Creating decoders for process `\top.$proc$toplevel.v:51$319'.
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$296'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$295_EN[31:0]$299
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$295_DATA[31:0]$298
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$295_ADDR[4:0]$297
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$293'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$292'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$291'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:138$290'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$289'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:111$288'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$287'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:84$286'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:53$285'.
     1/1: $0\data_out[63:0]
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$279'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$278'.
     1/1: $1\imm[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$243'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$242'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$228'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$159_EN[31:0]$231
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$159_DATA[31:0]$230
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$159_ADDR[31:0]$229
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$224'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$157'.
     1/1: $1\mask[2:0]
Creating decoders for process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
     1/7: $2$mem2reg_rd$\btb_target$verilog/branch_target_buffer.v:36$61_DATA[31:0]$94
     2/7: $1\predicted_target[31:0]
     3/7: $1$mem2reg_rd$\btb_target$verilog/branch_target_buffer.v:36$61_DATA[31:0]$93
     4/7: $1$mem2reg_rd$\btb_target$verilog/branch_target_buffer.v:36$61_ADDR[3:0]$92
     5/7: $1\hit[0:0]
     6/7: $1$mem2reg_rd$\btb_pc$verilog/branch_target_buffer.v:34$60_DATA[31:0]$89
     7/7: $1$mem2reg_rd$\btb_valid$verilog/branch_target_buffer.v:34$59_DATA[0:0]$88
Creating decoders for process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
     1/61: $2$mem2reg_wr$\btb_valid$verilog/branch_target_buffer.v:29$58_ADDR[3:0]$79
     2/61: $2$mem2reg_wr$\btb_valid$verilog/branch_target_buffer.v:29$58_DATA[0:0]$80
     3/61: $2$mem2reg_wr$\btb_target$verilog/branch_target_buffer.v:28$57_ADDR[3:0]$77
     4/61: $2$mem2reg_wr$\btb_target$verilog/branch_target_buffer.v:28$57_DATA[31:0]$78
     5/61: $2$mem2reg_wr$\btb_pc$verilog/branch_target_buffer.v:27$56_ADDR[3:0]$75
     6/61: $2$mem2reg_wr$\btb_pc$verilog/branch_target_buffer.v:27$56_DATA[31:0]$76
     7/61: $1$mem2reg_wr$\btb_valid$verilog/branch_target_buffer.v:29$58_DATA[0:0]$74
     8/61: $1$mem2reg_wr$\btb_valid$verilog/branch_target_buffer.v:29$58_ADDR[3:0]$73
     9/61: $1$mem2reg_wr$\btb_target$verilog/branch_target_buffer.v:28$57_DATA[31:0]$72
    10/61: $1$mem2reg_wr$\btb_target$verilog/branch_target_buffer.v:28$57_ADDR[3:0]$71
    11/61: $1$mem2reg_wr$\btb_pc$verilog/branch_target_buffer.v:27$56_DATA[31:0]$70
    12/61: $1$mem2reg_wr$\btb_pc$verilog/branch_target_buffer.v:27$56_ADDR[3:0]$69
    13/61: $1\i[31:0]
    14/61: $0\btb_valid[15][0:0]
    15/61: $0\btb_valid[14][0:0]
    16/61: $0\btb_valid[13][0:0]
    17/61: $0\btb_valid[12][0:0]
    18/61: $0\btb_valid[11][0:0]
    19/61: $0\btb_valid[10][0:0]
    20/61: $0\btb_valid[9][0:0]
    21/61: $0\btb_valid[8][0:0]
    22/61: $0\btb_valid[7][0:0]
    23/61: $0\btb_valid[6][0:0]
    24/61: $0\btb_valid[5][0:0]
    25/61: $0\btb_valid[4][0:0]
    26/61: $0\btb_valid[3][0:0]
    27/61: $0\btb_valid[2][0:0]
    28/61: $0\btb_valid[1][0:0]
    29/61: $0\btb_valid[0][0:0]
    30/61: $0\btb_target[15][31:0]
    31/61: $0\btb_target[14][31:0]
    32/61: $0\btb_target[13][31:0]
    33/61: $0\btb_target[12][31:0]
    34/61: $0\btb_target[11][31:0]
    35/61: $0\btb_target[10][31:0]
    36/61: $0\btb_target[9][31:0]
    37/61: $0\btb_target[8][31:0]
    38/61: $0\btb_target[7][31:0]
    39/61: $0\btb_target[6][31:0]
    40/61: $0\btb_target[5][31:0]
    41/61: $0\btb_target[4][31:0]
    42/61: $0\btb_target[3][31:0]
    43/61: $0\btb_target[2][31:0]
    44/61: $0\btb_target[1][31:0]
    45/61: $0\btb_target[0][31:0]
    46/61: $0\btb_pc[15][31:0]
    47/61: $0\btb_pc[14][31:0]
    48/61: $0\btb_pc[13][31:0]
    49/61: $0\btb_pc[12][31:0]
    50/61: $0\btb_pc[11][31:0]
    51/61: $0\btb_pc[10][31:0]
    52/61: $0\btb_pc[9][31:0]
    53/61: $0\btb_pc[8][31:0]
    54/61: $0\btb_pc[7][31:0]
    55/61: $0\btb_pc[6][31:0]
    56/61: $0\btb_pc[5][31:0]
    57/61: $0\btb_pc[4][31:0]
    58/61: $0\btb_pc[3][31:0]
    59/61: $0\btb_pc[2][31:0]
    60/61: $0\btb_pc[1][31:0]
    61/61: $0\btb_pc[0][31:0]
Creating decoders for process `\branch_decision.$proc$verilog/branch_decide.v:11$34'.
     1/1: $1\Mispredict[0:0]
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$33'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$32'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:0$31'.
Creating decoders for process `\alu.$proc$verilog/alu.v:147$23'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:78$9'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$2'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$1_EN[31:0]$5
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$1_DATA[31:0]$4
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$1_ADDR[11:0]$3

21.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$320'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$319'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$278'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$157'.
No latch inferred for signal `\branch_target_buffer.\hit' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.\predicted_target' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.$mem2reg_rd$\btb_valid$verilog/branch_target_buffer.v:34$59_ADDR' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.$mem2reg_rd$\btb_valid$verilog/branch_target_buffer.v:34$59_DATA' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.$mem2reg_rd$\btb_pc$verilog/branch_target_buffer.v:34$60_ADDR' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.$mem2reg_rd$\btb_pc$verilog/branch_target_buffer.v:34$60_DATA' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.$mem2reg_rd$\btb_target$verilog/branch_target_buffer.v:36$61_ADDR' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_target_buffer.$mem2reg_rd$\btb_target$verilog/branch_target_buffer.v:36$61_DATA' from process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
No latch inferred for signal `\branch_decision.\Mispredict' from process `\branch_decision.$proc$verilog/branch_decide.v:11$34'.
No latch inferred for signal `\branch_decision.\Decision' from process `\branch_decision.$proc$verilog/branch_decide.v:11$34'.
No latch inferred for signal `\branch_decision.\Branch_Jump_Trigger' from process `\branch_decision.$proc$verilog/branch_decide.v:11$34'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$32'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:147$23'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:78$9'.

21.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$295_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$295_DATA' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$295_EN' using process `\regfile.$proc$verilog/register_file.v:95$296'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$292'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:138$290'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:111$288'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:84$286'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:53$285'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$159_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$159_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$159_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$228'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$224'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\branch_target_buffer.\i' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1267' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[0]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1268' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[1]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1269' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[2]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1270' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[3]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1271' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[4]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1272' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[5]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1273' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[6]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1274' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[7]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1275' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[8]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1276' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[9]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1277' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[10]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1278' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[11]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1279' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[12]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1280' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[13]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1281' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[14]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1282' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_pc[15]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1283' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[0]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1284' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[1]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1285' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[2]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1286' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[3]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1287' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[4]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1288' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[5]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1289' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[6]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1290' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[7]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1291' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[8]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1292' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[9]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1293' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[10]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1294' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[11]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1295' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[12]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1296' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[13]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1297' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[14]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1298' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_target[15]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1299' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[0]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1300' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[1]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1301' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[2]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1302' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[3]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1303' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[4]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1304' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[5]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1305' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[6]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1306' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[7]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1307' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[8]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1308' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[9]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1309' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[10]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1310' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[11]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1311' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[12]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1312' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[13]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1313' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[14]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1314' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.\btb_valid[15]' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1315' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.$mem2reg_wr$\btb_pc$verilog/branch_target_buffer.v:27$56_ADDR' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1316' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.$mem2reg_wr$\btb_pc$verilog/branch_target_buffer.v:27$56_DATA' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1317' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.$mem2reg_wr$\btb_target$verilog/branch_target_buffer.v:28$57_ADDR' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1318' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.$mem2reg_wr$\btb_target$verilog/branch_target_buffer.v:28$57_DATA' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1319' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.$mem2reg_wr$\btb_valid$verilog/branch_target_buffer.v:29$58_ADDR' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1320' with positive edge clock and positive level reset.
Creating register for signal `\branch_target_buffer.$mem2reg_wr$\btb_valid$verilog/branch_target_buffer.v:29$58_DATA' using process `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
  created $adff cell `$procdff$1321' with positive edge clock and positive level reset.
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$1322' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$1_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$1323' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$1_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$1324' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$1_EN' using process `\csr_file.$proc$verilog/CSR.v:57$2'.
  created $dff cell `$procdff$1325' with positive edge clock.

21.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:52$320'.
Removing empty process `top.$proc$toplevel.v:51$319'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$296'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$296'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$293'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$292'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$291'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:138$290'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$289'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:111$288'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$287'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:84$286'.
Found and cleaned up 1 empty switch in `\if_id.$proc$verilog/pipeline_registers.v:53$285'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:53$285'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$279'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$278'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$278'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$243'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$242'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$228'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$228'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$224'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$224'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$157'.
Removing empty process `sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$157'.
Found and cleaned up 4 empty switches in `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
Removing empty process `branch_target_buffer.$proc$verilog/branch_target_buffer.v:33$81'.
Found and cleaned up 4 empty switches in `\branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
Removing empty process `branch_target_buffer.$proc$verilog/branch_target_buffer.v:19$62'.
Found and cleaned up 1 empty switch in `\branch_decision.$proc$verilog/branch_decide.v:11$34'.
Removing empty process `branch_decision.$proc$verilog/branch_decide.v:11$34'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$33'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$32'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$32'.
Removing empty process `alu.$proc$verilog/alu.v:0$31'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:147$23'.
Removing empty process `alu.$proc$verilog/alu.v:147$23'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:78$9'.
Removing empty process `alu.$proc$verilog/alu.v:78$9'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$2'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$2'.
Cleaned up 31 empty switches.

22. Executing FLATTEN pass (flatten design).
Using template instruction_memory for cells of type instruction_memory.
Using template data_mem for cells of type data_mem.
Using template cpu for cells of type cpu.
Using template mux2to1 for cells of type mux2to1.
Using template mem_wb for cells of type mem_wb.
Using template branch_decision for cells of type branch_decision.
Using template control for cells of type control.
Using template adder for cells of type adder.
Using template program_counter for cells of type program_counter.
Using template if_id for cells of type if_id.
Using template imm_gen for cells of type imm_gen.
Using template branch_predictor for cells of type branch_predictor.
Using template csr_file for cells of type csr_file.
Using template regfile for cells of type regfile.
Using template sign_mask_gen for cells of type sign_mask_gen.
Using template ALUControl for cells of type ALUControl.
Using template id_ex for cells of type id_ex.
Using template ForwardingUnit for cells of type ForwardingUnit.
Using template alu for cells of type alu.
Using template ex_mem for cells of type ex_mem.
Using template branch_target_buffer for cells of type branch_target_buffer.
<suppressed ~45 debug messages>
No more expansions possible.
Deleting now unused module regfile.
Deleting now unused module program_counter.
Deleting now unused module mem_wb.
Deleting now unused module ex_mem.
Deleting now unused module id_ex.
Deleting now unused module if_id.
Deleting now unused module mux2to1.
Deleting now unused module instruction_memory.
Deleting now unused module imm_gen.
Deleting now unused module ForwardingUnit.
Deleting now unused module data_mem.
Deleting now unused module sign_mask_gen.
Deleting now unused module cpu.
Deleting now unused module control.
Deleting now unused module branch_target_buffer.
Deleting now unused module branch_predictor.
Deleting now unused module branch_decision.
Deleting now unused module ALUControl.
Deleting now unused module alu.
Deleting now unused module adder.
Deleting now unused module csr_file.

23. Executing OPT pass (performing simple optimizations).

23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~56 debug messages>

23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~519 debug messages>
Removed a total of 173 cells.

23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1094.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1103.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1105.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1119.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1121.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1134.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1142.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1144.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1158.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1169.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1183.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$468.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$468.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$471.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$471.
    dead port 2/2 on $mux $techmap\processor.alu_control.$procmux$1199.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$474.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$474.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$477.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$477.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$480.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$480.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$483.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$483.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$428.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$428.
    dead port 1/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$425.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$425.
    dead port 2/2 on $mux $techmap\processor.branch_predictor_with_btb.btb.$procmux$419.
Removed 29 multiplexer ports.
<suppressed ~100 debug messages>

23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $techmap\processor.alu_main.$procmux$1220: { $techmap\processor.alu_main.$procmux$1232_CMP $techmap\processor.alu_main.$procmux$1230_CMP $techmap\processor.alu_main.$procmux$1229_CMP $techmap\processor.alu_main.$procmux$1228_CMP $techmap\processor.alu_main.$procmux$1227_CMP $techmap\processor.alu_main.$procmux$1226_CMP $techmap\processor.alu_main.$procmux$1225_CMP $techmap\processor.alu_main.$procmux$1224_CMP $techmap\processor.alu_main.$procmux$1223_CMP $auto$opt_reduce.cc:134:opt_mux$1327 $techmap\processor.alu_main.$procmux$1221_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$1125: { $techmap\processor.alu_control.$procmux$1120_CMP $techmap\processor.alu_control.$procmux$1132_CMP $auto$opt_reduce.cc:134:opt_mux$1329 $techmap\processor.alu_control.$procmux$1129_CMP $techmap\processor.alu_control.$procmux$1104_CMP $techmap\processor.alu_control.$procmux$1127_CMP $techmap\processor.alu_control.$procmux$1126_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$1149: { $techmap\processor.alu_control.$procmux$1120_CMP $auto$opt_reduce.cc:134:opt_mux$1331 $techmap\processor.alu_control.$procmux$1129_CMP $techmap\processor.alu_control.$procmux$1127_CMP $techmap\processor.alu_control.$procmux$1126_CMP $techmap\processor.alu_control.$procmux$1132_CMP $techmap\processor.alu_control.$procmux$1104_CMP }
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$1165: $auto$opt_reduce.cc:134:opt_mux$1333
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$1177: $auto$opt_reduce.cc:134:opt_mux$1335
    New ctrl vector for $pmux cell $techmap\processor.alu_control.$procmux$1202: { $auto$opt_reduce.cc:134:opt_mux$1337 $techmap\processor.alu_control.$procmux$1200_CMP $techmap\processor.alu_control.$procmux$1184_CMP $techmap\processor.alu_control.$procmux$1170_CMP $techmap\processor.alu_control.$procmux$1145_CMP $techmap\processor.alu_control.$procmux$1106_CMP $techmap\processor.alu_control.$procmux$1095_CMP }
    Consolidated identical input bits for $mux cell $techmap\processor.register_files.$procmux$321:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\processor.register_files.$procmux$321_Y
      New ports: A=1'0, B=1'1, Y=$techmap\processor.register_files.$procmux$321_Y [0]
      New connections: $techmap\processor.register_files.$procmux$321_Y [31:1] = { $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] $techmap\processor.register_files.$procmux$321_Y [0] }
    Consolidated identical input bits for $mux cell $techmap\processor.ControlAndStatus_registers.$procmux$1233:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\processor.ControlAndStatus_registers.$procmux$1233_Y
      New ports: A=1'0, B=1'1, Y=$techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0]
      New connections: $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [31:1] = { $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] $techmap\processor.ControlAndStatus_registers.$procmux$1233_Y [0] }
    New ctrl vector for $pmux cell $techmap\processor.immediate_generator.$procmux$331: { $techmap\processor.immediate_generator.$procmux$337_CMP $techmap\processor.immediate_generator.$procmux$336_CMP $auto$opt_reduce.cc:134:opt_mux$1339 $techmap\processor.immediate_generator.$procmux$333_CMP $techmap\processor.immediate_generator.$procmux$332_CMP }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$procmux$338:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$techmap\data_mem_inst.$procmux$338_Y
      New ports: A=1'0, B=1'1, Y=$techmap\data_mem_inst.$procmux$338_Y [0]
      New connections: $techmap\data_mem_inst.$procmux$338_Y [31:1] = { $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] $techmap\data_mem_inst.$procmux$338_Y [0] }
    New ctrl vector for $pmux cell $techmap\data_mem_inst.$procmux$373: { $techmap\data_mem_inst.$procmux$348_CMP $techmap\data_mem_inst.$procmux$372_CMP $auto$opt_reduce.cc:134:opt_mux$1341 }
    New ctrl vector for $pmux cell $techmap\data_mem_inst.$procmux$385: { $techmap\data_mem_inst.$procmux$348_CMP $auto$opt_reduce.cc:134:opt_mux$1343 }
  Optimizing cells in module \top.
Performed a total of 12 changes.

23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

23.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1316 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1317 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1321 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1267 ($adff) from module top.
Replaced 4 DFF cells.

23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 538 unused wires.
<suppressed ~1 debug messages>

23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.9. Rerunning OPT passes. (Maybe there is more to do..)

23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

23.13. Executing OPT_RMDFF pass (remove dff with constant values).

23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

23.16. Finished OPT passes. (There is nothing left to do.)

24. Printing statistics.

=== top ===

   Number of wires:                710
   Number of wire bits:          12250
   Number of public wires:         392
   Number of public wire bits:    8316
   Number of memories:               4
   Number of memory bits:       197632
   Number of processes:              0
   Number of cells:                480
     $add                            5
     $adff                          48
     $and                           46
     $dff                           32
     $eq                            69
     $ge                             2
     $logic_and                     14
     $logic_not                      7
     $logic_or                       3
     $lt                             2
     $meminit                        3
     $memrd                          5
     $memwr                          3
     $mux                          177
     $ne                             3
     $not                           14
     $or                            14
     $pmux                          16
     $reduce_bool                    3
     $reduce_or                      7
     $shl                            1
     $shr                            1
     $sshr                           1
     $sub                            2
     $xor                            1
     SB_HFOSC                        1

25. Executing SYNTH_ICE40 pass.

25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

25.2. Executing HIERARCHY pass (managing design hierarchy).

25.2.1. Analyzing design hierarchy..
Top module:  \top

25.2.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

25.3. Executing PROC pass (convert processes to netlists).

25.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

25.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

25.3.4. Executing PROC_INIT pass (extract init attributes).

25.3.5. Executing PROC_ARST pass (detect async resets in processes).

25.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

25.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

25.3.8. Executing PROC_DFF pass (convert process syncs to FFs).

25.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

25.4. Executing FLATTEN pass (flatten design).
No more expansions possible.

25.5. Executing TRIBUF pass.

25.6. Executing DEMINOUT pass (demote inout ports to input or output).

25.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.9. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.\processor.branch_predictor_with_btb.btb.reset is used but has no driver.
found and reported 1 problems.

25.10. Executing OPT pass (performing simple optimizations).

25.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~100 debug messages>

25.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.10.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.10.9. Finished OPT passes. (There is nothing left to do.)

25.11. Executing WREDUCE pass (reducing word size of cells).
Removed top 22 address bits (of 32) from memory init port top.$techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$240 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory read port top.$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$235 (data_mem_inst.data_block).
Removed top 22 address bits (of 32) from memory write port top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$241 (data_mem_inst.data_block).
Removed top 20 address bits (of 32) from memory init port top.$techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$282 (inst_mem.instruction_memory).
Removed top 20 address bits (of 32) from memory read port top.$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$280 (inst_mem.instruction_memory).
Removed top 2 address bits (of 12) from memory read port top.$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$6 (processor.ControlAndStatus_registers.csr_file).
Removed top 2 address bits (of 12) from memory write port top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$7 (processor.ControlAndStatus_registers.csr_file).
Removed top 27 address bits (of 32) from memory init port top.$techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$315 (processor.register_files.regfile).
Removed top 31 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$1265 ($dff).
Removed top 22 bits (of 32) from FF cell top.$techmap\data_mem_inst.$procdff$1263 ($dff).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$375_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$372_CMP0 ($eq).
Removed cell top.$techmap\data_mem_inst.$procmux$342 ($mux).
Removed cell top.$techmap\data_mem_inst.$procmux$340 ($mux).
Removed top 30 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$procmux$339_CMP0 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$236 ($sub).
Removed top 22 bits (of 32) from port Y of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$236 ($sub).
Removed top 12 bits (of 13) from port B of cell top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$236 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$techmap\data_mem_inst.$eq$verilog/data_mem.v:232$226 ($eq).
Removed top 27 bits (of 32) from mux cell top.$techmap\processor.RegB_AddrFwdFlush_mux.$ternary$verilog/mux2to1.v:50$284 ($mux).
Removed top 29 bits (of 32) from port A of cell top.$techmap\processor.pc_adder.$add$verilog/adder.v:53$8 ($add).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$336_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$335_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.immediate_generator.$procmux$334_CMP0 ($eq).
Removed top 1 bits (of 32) from mux cell top.$techmap\processor.immediate_generator.$procmux$331 ($pmux).
Removed top 21 bits (of 32) from mux cell top.$techmap\processor.cont_mux.$ternary$verilog/mux2to1.v:50$284 ($mux).
Removed top 27 bits (of 32) from mux cell top.$techmap\processor.RegA_AddrFwdFlush_mux.$ternary$verilog/mux2to1.v:50$284 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$1325 ($dff).
Removed top 2 bits (of 12) from FF cell top.$techmap\processor.ControlAndStatus_registers.$procdff$1323 ($dff).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$1237 ($mux).
Removed cell top.$techmap\processor.ControlAndStatus_registers.$procmux$1235 ($mux).
Removed top 31 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$1248 ($dff).
Removed top 27 bits (of 32) from FF cell top.$techmap\processor.register_files.$procdff$1243 ($dff).
Removed cell top.$techmap\processor.register_files.$procmux$325 ($mux).
Removed cell top.$techmap\processor.register_files.$procmux$323 ($mux).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$verilog/register_file.v:109$310 ($eq).
Removed top 27 bits (of 32) from port A of cell top.$techmap\processor.register_files.$eq$verilog/register_file.v:108$305 ($eq).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1210_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1209_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1184_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1177 ($mux).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1170_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1165 ($mux).
Removed top 2 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1145_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$1132_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$1131_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_control.$procmux$1130_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1116 ($pmux).
Removed top 1 bits (of 7) from port B of cell top.$techmap\processor.alu_control.$procmux$1106_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1100 ($pmux).
Removed top 1 bits (of 2) from port B of cell top.$techmap\processor.alu_control.$procmux$1093_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell top.$techmap\processor.alu_control.$procmux$1090 ($pmux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1231_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1230_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1229_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1228_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1227_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1226_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.alu_main.$procmux$1225_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$1218_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$1217_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$techmap\processor.alu_main.$procmux$1216_CMP0 ($eq).
Removed top 31 bits (of 32) from mux cell top.$techmap\processor.alu_main.$ternary$verilog/alu.v:103$15 ($mux).
Removed top 23 bits (of 32) from mux cell top.$techmap\processor.ex_cont_mux.$ternary$verilog/mux2to1.v:50$284 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$448_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$447_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$446_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$445_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$444_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$443_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$procmux$442_CMP0 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$techmap\processor.branch_predictor_with_btb.btb.$add$verilog/branch_target_buffer.v:39$95 ($add).
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$0$memwr$\data_block$verilog/data_mem.v:283$159_ADDR[31:0]$229.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:283$159_ADDR.
Removed top 22 bits (of 32) from wire top.$techmap\data_mem_inst.$sub$verilog/data_mem.v:261$236_Y.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$0$memwr$\csr_file$verilog/CSR.v:59$1_ADDR[11:0]$3.
Removed top 2 bits (of 12) from wire top.$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:59$1_ADDR.
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire top.$techmap\processor.alu_control.$4\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$6\ALUCtl[6:0].
Removed top 4 bits (of 7) from wire top.$techmap\processor.alu_control.$8\ALUCtl[6:0].
Removed top 31 bits (of 32) from wire top.$techmap\processor.alu_main.$ternary$verilog/alu.v:103$15_Y.
Removed top 27 bits (of 32) from wire top.processor.RegA_AddrFwdFlush_mux.input0.
Removed top 27 bits (of 32) from wire top.processor.RegA_AddrFwdFlush_mux.out.
Removed top 27 bits (of 32) from wire top.processor.RegA_mux.input1.
Removed top 27 bits (of 32) from wire top.processor.RegB_AddrFwdFlush_mux.input0.
Removed top 27 bits (of 32) from wire top.processor.RegB_AddrFwdFlush_mux.out.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.input0.
Removed top 21 bits (of 32) from wire top.processor.cont_mux.out.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.input0.
Removed top 23 bits (of 32) from wire top.processor.ex_cont_mux.out.
Removed top 27 bits (of 32) from wire top.processor.register_files.wrAddr_buf.

25.12. Executing PEEPOPT pass (run peephole optimizers).

25.13. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 27 unused wires.
<suppressed ~1 debug messages>

25.14. Executing SHARE pass (SAT-based resource sharing).
Found 5 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $techmap\processor.alu_main.$sshr$verilog/alu.v:113$17 ($sshr):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$1217_CMP $techmap\processor.alu_main.$procmux$1218_CMP $techmap\processor.alu_main.$procmux$1226_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shr$verilog/alu.v:108$16 ($shr):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$1217_CMP $techmap\processor.alu_main.$procmux$1218_CMP $techmap\processor.alu_main.$procmux$1227_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\processor.alu_main.$shl$verilog/alu.v:118$18 ($shl):
    Found 3 activation_patterns using ctrl signal { $techmap\processor.alu_main.$procmux$1217_CMP $techmap\processor.alu_main.$procmux$1218_CMP $techmap\processor.alu_main.$procmux$1225_CMP \processor.id_ex_reg.data_out [9] }.
    No candidates found.
  Analyzing resource sharing options for $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$280 ($memrd):
    Found 1 activation_patterns using ctrl signal \processor.inst_mux.select.
    No candidates found.
  Analyzing resource sharing options for $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$235 ($memrd):
    Found 1 activation_patterns using ctrl signal $techmap\data_mem_inst.$procmux$372_CMP.
    No candidates found.

25.15. Executing TECHMAP pass (map to technology primitives).

25.15.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

25.15.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~108 debug messages>

25.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

25.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

25.18. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $techmap\processor.addr_adder.$add$verilog/adder.v:53$8 ($add).
  creating $macc model for $techmap\processor.alu_main.$add$verilog/alu.v:93$12 ($add).
  creating $macc model for $techmap\processor.alu_main.$sub$verilog/alu.v:98$13 ($sub).
  creating $macc model for $techmap\processor.branch_predictor_with_btb.$add$verilog/branch_predictor.v:22$38 ($add).
  creating $macc model for $techmap\processor.branch_predictor_with_btb.btb.$add$verilog/branch_target_buffer.v:39$95 ($add).
  creating $macc model for $techmap\processor.pc_adder.$add$verilog/adder.v:53$8 ($add).
  creating $alu model for $macc $techmap\processor.pc_adder.$add$verilog/adder.v:53$8.
  creating $alu model for $macc $techmap\processor.branch_predictor_with_btb.btb.$add$verilog/branch_target_buffer.v:39$95.
  creating $alu model for $macc $techmap\processor.branch_predictor_with_btb.$add$verilog/branch_predictor.v:22$38.
  creating $alu model for $macc $techmap\processor.alu_main.$sub$verilog/alu.v:98$13.
  creating $alu model for $macc $techmap\processor.alu_main.$add$verilog/alu.v:93$12.
  creating $alu model for $macc $techmap\processor.addr_adder.$add$verilog/adder.v:53$8.
  creating $alu model for $techmap\processor.alu_main.$ge$verilog/alu.v:152$28 ($ge): new $alu
  creating $alu model for $techmap\processor.alu_main.$ge$verilog/alu.v:154$30 ($ge): merged with $techmap\processor.alu_main.$sub$verilog/alu.v:98$13.
  creating $alu model for $techmap\processor.alu_main.$lt$verilog/alu.v:103$14 ($lt): merged with $techmap\processor.alu_main.$ge$verilog/alu.v:152$28.
  creating $alu model for $techmap\processor.alu_main.$lt$verilog/alu.v:153$29 ($lt): merged with $techmap\processor.alu_main.$sub$verilog/alu.v:98$13.
  creating $alu cell for $techmap\processor.addr_adder.$add$verilog/adder.v:53$8: $auto$alumacc.cc:485:replace_alu$1706
  creating $alu cell for $techmap\processor.alu_main.$ge$verilog/alu.v:152$28, $techmap\processor.alu_main.$lt$verilog/alu.v:103$14: $auto$alumacc.cc:485:replace_alu$1709
  creating $alu cell for $techmap\processor.alu_main.$add$verilog/alu.v:93$12: $auto$alumacc.cc:485:replace_alu$1724
  creating $alu cell for $techmap\processor.alu_main.$sub$verilog/alu.v:98$13, $techmap\processor.alu_main.$ge$verilog/alu.v:154$30, $techmap\processor.alu_main.$lt$verilog/alu.v:153$29: $auto$alumacc.cc:485:replace_alu$1727
  creating $alu cell for $techmap\processor.branch_predictor_with_btb.$add$verilog/branch_predictor.v:22$38: $auto$alumacc.cc:485:replace_alu$1740
  creating $alu cell for $techmap\processor.branch_predictor_with_btb.btb.$add$verilog/branch_target_buffer.v:39$95: $auto$alumacc.cc:485:replace_alu$1743
  creating $alu cell for $techmap\processor.pc_adder.$add$verilog/adder.v:53$8: $auto$alumacc.cc:485:replace_alu$1746
  created 7 $alu and 0 $macc cells.

25.19. Executing OPT pass (performing simple optimizations).

25.19.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.19.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

25.19.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.19.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

25.19.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.9. Rerunning OPT passes. (Maybe there is more to do..)

25.19.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~95 debug messages>

25.19.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.19.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.19.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.19.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.19.16. Finished OPT passes. (There is nothing left to do.)

25.20. Executing FSM pass (extract and optimize FSM).

25.20.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.data_mem_inst.state as FSM state register:
    Register has an initialization value.

25.20.2. Executing FSM_EXTRACT pass (extracting FSM from design).

25.20.3. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.20.5. Executing FSM_OPT pass (simple optimizations of FSMs).

25.20.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

25.20.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

25.20.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

25.21. Executing OPT pass (performing simple optimizations).

25.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.21.3. Executing OPT_RMDFF pass (remove dff with constant values).

25.21.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.21.5. Finished fast OPT passes.

25.22. Executing MEMORY pass.

25.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

25.22.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$241' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$7' in module `\top': merged $dff to cell.
Checking cell `$techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$316' in module `\top': merged $dff to cell.
Checking cell `$techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$235' in module `\top': merged data $dff with rd enable to cell.
Checking cell `$techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$280' in module `\top': no (compatible) $dff found.
Checking cell `$techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$6' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$303' in module `\top': merged data $dff to cell.
Checking cell `$techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$304' in module `\top': merged data $dff to cell.

25.22.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 13 unused cells and 17 unused wires.
<suppressed ~14 debug messages>

25.22.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

25.22.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.22.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\data_mem_inst.data_block' in module `\top':
  $techmap\data_mem_inst.$meminit$\data_block$verilog/data_mem.v:0$240 ($meminit)
  $techmap\data_mem_inst.$memwr$\data_block$verilog/data_mem.v:0$241 ($memwr)
  $techmap\data_mem_inst.$memrd$\data_block$verilog/data_mem.v:261$235 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\inst_mem.instruction_memory' in module `\top':
  $techmap\inst_mem.$meminit$\instruction_memory$verilog/instruction_mem.v:0$282 ($meminit)
  $techmap\inst_mem.$memrd$\instruction_memory$verilog/instruction_mem.v:77$280 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.ControlAndStatus_registers.csr_file' in module `\top':
  $techmap\processor.ControlAndStatus_registers.$memwr$\csr_file$verilog/CSR.v:0$7 ($memwr)
  $techmap\processor.ControlAndStatus_registers.$memrd$\csr_file$verilog/CSR.v:61$6 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\processor.register_files.regfile' in module `\top':
  $techmap\processor.register_files.$meminit$\regfile$verilog/register_file.v:0$315 ($meminit)
  $techmap\processor.register_files.$memwr$\regfile$verilog/register_file.v:0$316 ($memwr)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:105$304 ($memrd)
  $techmap\processor.register_files.$memrd$\regfile$verilog/register_file.v:104$303 ($memrd)

25.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.24. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.data_mem_inst.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_inst.data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_mem_inst.data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_mem_inst.data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_mem_inst.data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_mem_inst.data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_mem_inst.data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_mem_inst.data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_mem_inst.data_block.7.0.0
Processing top.inst_mem.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing top.processor.ControlAndStatus_registers.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: processor.ControlAndStatus_registers.csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: processor.ControlAndStatus_registers.csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: processor.ControlAndStatus_registers.csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: processor.ControlAndStatus_registers.csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: processor.ControlAndStatus_registers.csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: processor.ControlAndStatus_registers.csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: processor.ControlAndStatus_registers.csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: processor.ControlAndStatus_registers.csr_file.7.0.0
Processing top.processor.register_files.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \processor.ControlAndStatus_registers.clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: processor.register_files.regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: processor.register_files.regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: processor.register_files.regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: processor.register_files.regfile.1.0.1

25.25. Executing TECHMAP pass (map to technology primitives).

25.25.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

25.25.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$96730f2979e4ec5e6048c90567de94ce5992570a\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$393e15b5e00bc13490e1ef7bc58db2210e872efb\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$ee338b437991470233af7a84b55b37defcaac296\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1d8f31ba647830b3cf268a83409ed2fbc24aa924\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$da3c7878040e8ca4ef0dce62b8cea858bb503ae9\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$55976fa431d00d916e4cc349ebb8c767a6abec12\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$f40b41ed01e4edcf07af4d0a3bcd82a7638e29a5\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$0ebeabc03b314c1f58b345584c0f3d48bde60c83\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2d6113b3d225f43c78ca19de2be7bd4451250b9c\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$fea0615c67e0fd592c8e25f0e136394aabe19257\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6b1aed27008580900f145b31eb5ead97cb45f703\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c627afcf99922150bea99dfd202f51f330026882\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6f4dc0cd3afe34139e925dfc011d512bf5e38ff3\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$071f02249dad81b315ad801809edf76aa20f7e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$04590b1c0ad951b467387fa50f06eed86cffb2a0\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$d5070268d5bb8fc23c4cc63974544bf8804d7014\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

25.26. Executing ICE40_BRAMINIT pass.

25.27. Executing OPT pass (performing simple optimizations).

25.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~161 debug messages>

25.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

25.27.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1268 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1269 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1270 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1271 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1272 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1273 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1274 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1275 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1276 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1277 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1278 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1279 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1280 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1281 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1282 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1283 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1284 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1285 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1286 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1287 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1288 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1289 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1290 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1291 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1292 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1293 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1294 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1295 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1296 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1297 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1298 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1299 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1300 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1301 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1302 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1303 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1304 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1305 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1306 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1307 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1308 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1309 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1310 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1311 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1312 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1313 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1314 ($adff) from module top.
Removing $techmap\processor.branch_predictor_with_btb.btb.$procdff$1315 ($adff) from module top.
Replaced 48 DFF cells.

25.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 99 unused cells and 593 unused wires.
<suppressed ~101 debug messages>

25.27.5. Rerunning OPT passes. (Removed registers in this run.)

25.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.27.8. Executing OPT_RMDFF pass (remove dff with constant values).

25.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.27.10. Finished fast OPT passes.

25.28. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \inst_mem.instruction_memory in module \top:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

25.29. Executing OPT pass (performing simple optimizations).

25.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

25.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [15:8] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:8] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] \data_mem_inst.word_buf [15:8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [7:0] }, B={ \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7] \data_mem_inst.word_buf [7:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [7], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] \data_mem_inst.word_buf [7:0] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [31:24] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:24] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] \data_mem_inst.word_buf [31:24] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213:
      Old ports: A={ 24'000000000000000000000000 \data_mem_inst.word_buf [23:16] }, B={ \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23] \data_mem_inst.word_buf [23:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [23], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [31:9] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [7:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] \data_mem_inst.word_buf [23:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [31:16] }, B={ \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31] \data_mem_inst.word_buf [31:16] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [31], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] \data_mem_inst.word_buf [31:16] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218:
      Old ports: A={ 16'0000000000000000 \data_mem_inst.word_buf [15:0] }, B={ \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15] \data_mem_inst.word_buf [15:0] }, Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y
      New ports: A=1'0, B=\data_mem_inst.word_buf [15], Y=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16]
      New connections: { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [31:17] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [15:0] } = { $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] \data_mem_inst.word_buf [15:0] }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1100:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:460:run$1692 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:460:run$1692 [2] $auto$wreduce.cc:460:run$1692 [0] }
      New connections: $auto$wreduce.cc:460:run$1692 [1] = $auto$wreduce.cc:460:run$1692 [0]
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1116:
      Old ports: A=3'010, B=3'110, Y=$auto$wreduce.cc:460:run$1693 [2:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:460:run$1693 [2]
      New connections: $auto$wreduce.cc:460:run$1693 [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$1125:
      Old ports: A={ 4'0000 $auto$wreduce.cc:460:run$1693 [2:0] }, B={ 25'0000101000011100010000000 $auto$wreduce.cc:460:run$1692 [2:0] 14'00000010000000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0]
      New ports: A={ 1'0 $auto$wreduce.cc:460:run$1693 [2:0] }, B={ 13'0101011110000 $auto$wreduce.cc:460:run$1692 [2:0] 8'00010000 }, Y=$techmap\processor.alu_control.$7\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$1149:
      Old ports: A=7'0000010, B={ 39'000011100010000000001000000000001010000 $auto$wreduce.cc:460:run$1692 [2:0] }, Y=$techmap\processor.alu_control.$5\ALUCtl[6:0]
      New ports: A=4'0010, B={ 21'011110000001000001010 $auto$wreduce.cc:460:run$1692 [2:0] }, Y=$techmap\processor.alu_control.$5\ALUCtl[6:0] [3:0]
      New connections: $techmap\processor.alu_control.$5\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1165:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$1691 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$1691 [0]
      New connections: $auto$wreduce.cc:460:run$1691 [3:1] = { $auto$wreduce.cc:460:run$1691 [0] $auto$wreduce.cc:460:run$1691 [0] 1'1 }
    Consolidated identical input bits for $mux cell $techmap\processor.alu_control.$procmux$1177:
      Old ports: A=4'1111, B=4'0010, Y=$auto$wreduce.cc:460:run$1690 [3:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:460:run$1690 [0]
      New connections: $auto$wreduce.cc:460:run$1690 [3:1] = { $auto$wreduce.cc:460:run$1690 [0] $auto$wreduce.cc:460:run$1690 [0] 1'1 }
    Consolidated identical input bits for $pmux cell $techmap\processor.alu_control.$procmux$1192:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$techmap\processor.alu_control.$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $techmap\processor.alu_control.$2\ALUCtl[6:0] [6:4] $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] }
      New connections: $techmap\processor.alu_control.$2\ALUCtl[6:0] [3:1] = { $techmap\processor.alu_control.$2\ALUCtl[6:0] [0] 2'11 }
    Consolidated identical input bits for $pmux cell $techmap\processor.branch_predictor_with_btb.btb.$procmux$402:
      Old ports: A=0, B=480'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000, Y=$techmap\processor.branch_predictor_with_btb.btb.$0$mem2reg_rd$\btb_pc$verilog/branch_target_buffer.v:34$60_DATA[31:0]$85
      New ports: A={ }, B={ }, Y={ }
      New connections: $techmap\processor.branch_predictor_with_btb.btb.$0$mem2reg_rd$\btb_pc$verilog/branch_target_buffer.v:34$60_DATA[31:0]$85 = 0
    New ctrl vector for $pmux cell $techmap\processor.branch_predictor_with_btb.btb.$procmux$402: { }
    Consolidated identical input bits for $pmux cell $techmap\processor.branch_predictor_with_btb.btb.$procmux$450:
      Old ports: A=1'0, B=15'000000000000000, Y=$techmap\processor.branch_predictor_with_btb.btb.$0$mem2reg_rd$\btb_valid$verilog/branch_target_buffer.v:34$59_DATA[0:0]$83
      New ports: A={ }, B={ }, Y={ }
      New connections: $techmap\processor.branch_predictor_with_btb.btb.$0$mem2reg_rd$\btb_valid$verilog/branch_target_buffer.v:34$59_DATA[0:0]$83 = 1'0
    New ctrl vector for $pmux cell $techmap\processor.branch_predictor_with_btb.btb.$procmux$450: { }
    Consolidated identical input bits for $mux cell $techmap\processor.fence_mux.$ternary$verilog/mux2to1.v:50$284:
      Old ports: A={ \processor.fence_mux.input0 [31:2] \processor.PC.outAddr [1:0] }, B=\processor.PC.outAddr, Y=\processor.branch_predictor_mux.input0
      New ports: A=\processor.fence_mux.input0 [31:2], B=\processor.PC.outAddr [31:2], Y=\processor.branch_predictor_mux.input0 [31:2]
      New connections: \processor.branch_predictor_mux.input0 [1:0] = \processor.PC.outAddr [1:0]
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$209:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y, Y=\data_mem_inst.out1
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$208_Y [8] \data_mem_inst.word_buf [7:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:204$206_Y [8] \data_mem_inst.word_buf [15:8] }, Y=\data_mem_inst.out1 [8:0]
      New connections: \data_mem_inst.out1 [31:9] = { \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] \data_mem_inst.out1 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$214:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y, Y=\data_mem_inst.out2
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$213_Y [8] \data_mem_inst.word_buf [23:16] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:205$211_Y [8] \data_mem_inst.word_buf [31:24] }, Y=\data_mem_inst.out2 [8:0]
      New connections: \data_mem_inst.out2 [31:9] = { \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] \data_mem_inst.out2 [8] }
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$219:
      Old ports: A=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y, B=$techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y, Y=\data_mem_inst.out3
      New ports: A={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$218_Y [16] \data_mem_inst.word_buf [15:0] }, B={ $techmap\data_mem_inst.$ternary$verilog/data_mem.v:206$216_Y [16] \data_mem_inst.word_buf [31:16] }, Y=\data_mem_inst.out3 [16:0]
      New connections: \data_mem_inst.out3 [31:17] = { \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] \data_mem_inst.out3 [16] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\data_mem_inst.$ternary$verilog/data_mem.v:209$221:
      Old ports: A=\data_mem_inst.out1, B=\data_mem_inst.out2, Y=\data_mem_inst.out5
      New ports: A=\data_mem_inst.out1 [8:0], B=\data_mem_inst.out2 [8:0], Y=\data_mem_inst.out5 [8:0]
      New connections: \data_mem_inst.out5 [31:9] = { \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] \data_mem_inst.out5 [8] }
  Optimizing cells in module \top.
Performed a total of 22 changes.

25.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

25.29.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\inst_mem.instruction_memory[4095]$10031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4094]$10029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4093]$10027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4092]$10025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4091]$10023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4090]$10021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4089]$10019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4088]$10017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4087]$10015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4086]$10013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4085]$10011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4084]$10009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4083]$10007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4082]$10005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4081]$10003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4080]$10001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4079]$9999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4078]$9997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4077]$9995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4076]$9993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4075]$9991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4074]$9989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4073]$9987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4072]$9985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4071]$9983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4070]$9981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4069]$9979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4068]$9977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4067]$9975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4066]$9973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4065]$9971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4064]$9969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4063]$9967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4062]$9965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4061]$9963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4060]$9961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4059]$9959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4058]$9957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4057]$9955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4056]$9953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4055]$9951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4054]$9949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4053]$9947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4052]$9945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4051]$9943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4050]$9941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4049]$9939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4048]$9937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4047]$9935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4046]$9933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4045]$9931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4044]$9929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4043]$9927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4042]$9925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4041]$9923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4040]$9921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4039]$9919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4038]$9917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4037]$9915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4036]$9913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4035]$9911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4034]$9909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4033]$9907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4032]$9905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4031]$9903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4030]$9901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4029]$9899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4028]$9897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4027]$9895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4026]$9893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4025]$9891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4024]$9889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4023]$9887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4022]$9885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4021]$9883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4020]$9881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4019]$9879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4018]$9877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4017]$9875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4016]$9873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4015]$9871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4014]$9869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4013]$9867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4012]$9865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4011]$9863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4010]$9861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4009]$9859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4008]$9857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4007]$9855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4006]$9853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4005]$9851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4004]$9849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4003]$9847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4002]$9845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4001]$9843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4000]$9841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3999]$9839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3998]$9837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3997]$9835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3996]$9833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3995]$9831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3994]$9829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3993]$9827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3992]$9825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3991]$9823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3990]$9821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3989]$9819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3988]$9817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3987]$9815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3986]$9813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3985]$9811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3984]$9809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3983]$9807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3982]$9805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3981]$9803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3980]$9801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3979]$9799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3978]$9797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3977]$9795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3976]$9793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3975]$9791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3974]$9789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3973]$9787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3972]$9785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3971]$9783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3970]$9781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3969]$9779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3968]$9777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3967]$9775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3966]$9773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3965]$9771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3964]$9769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3963]$9767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3962]$9765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3961]$9763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3960]$9761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3959]$9759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3958]$9757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3957]$9755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3956]$9753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3955]$9751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3954]$9749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3953]$9747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3952]$9745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3951]$9743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3950]$9741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3949]$9739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3948]$9737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3947]$9735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3946]$9733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3945]$9731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3944]$9729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3943]$9727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3942]$9725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3941]$9723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3940]$9721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3939]$9719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3938]$9717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3937]$9715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3936]$9713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3935]$9711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3934]$9709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3933]$9707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3932]$9705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3931]$9703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3930]$9701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3929]$9699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3928]$9697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3927]$9695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3926]$9693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3925]$9691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3924]$9689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3923]$9687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3922]$9685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3921]$9683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3920]$9681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3919]$9679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3918]$9677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3917]$9675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3916]$9673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3915]$9671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3914]$9669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3913]$9667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3912]$9665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3911]$9663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3910]$9661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3909]$9659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3908]$9657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3907]$9655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3906]$9653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3905]$9651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3904]$9649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3903]$9647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3902]$9645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3901]$9643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3900]$9641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3899]$9639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3898]$9637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3897]$9635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3896]$9633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3895]$9631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3894]$9629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3893]$9627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3892]$9625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3891]$9623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3890]$9621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3889]$9619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3888]$9617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3887]$9615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3886]$9613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3885]$9611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3884]$9609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3883]$9607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3882]$9605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3881]$9603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3880]$9601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3879]$9599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3878]$9597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3877]$9595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3876]$9593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3875]$9591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3874]$9589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3873]$9587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3872]$9585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3871]$9583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3870]$9581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3869]$9579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3868]$9577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3867]$9575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3866]$9573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3865]$9571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3864]$9569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3863]$9567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3862]$9565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3861]$9563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3860]$9561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3859]$9559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3858]$9557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3857]$9555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3856]$9553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3855]$9551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3854]$9549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3853]$9547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3852]$9545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3851]$9543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3850]$9541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3849]$9539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3848]$9537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3847]$9535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3846]$9533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3845]$9531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3844]$9529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3843]$9527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3842]$9525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3841]$9523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3840]$9521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3839]$9519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3838]$9517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3837]$9515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3836]$9513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3835]$9511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3834]$9509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3833]$9507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3832]$9505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3831]$9503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3830]$9501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3829]$9499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3828]$9497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3827]$9495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3826]$9493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3825]$9491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3824]$9489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3823]$9487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3822]$9485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3821]$9483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3820]$9481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3819]$9479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3818]$9477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3817]$9475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3816]$9473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3815]$9471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3814]$9469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3813]$9467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3812]$9465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3811]$9463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3810]$9461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3809]$9459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3808]$9457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3807]$9455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3806]$9453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3805]$9451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3804]$9449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3803]$9447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3802]$9445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3801]$9443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3800]$9441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3799]$9439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3798]$9437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3797]$9435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3796]$9433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3795]$9431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3794]$9429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3793]$9427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3792]$9425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3791]$9423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3790]$9421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3789]$9419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3788]$9417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3787]$9415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3786]$9413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3785]$9411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3784]$9409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3783]$9407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3782]$9405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3781]$9403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3780]$9401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3779]$9399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3778]$9397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3777]$9395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3776]$9393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3775]$9391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3774]$9389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3773]$9387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3772]$9385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3771]$9383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3770]$9381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3769]$9379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3768]$9377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3767]$9375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3766]$9373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3765]$9371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3764]$9369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3763]$9367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3762]$9365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3761]$9363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3760]$9361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3759]$9359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3758]$9357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3757]$9355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3756]$9353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3755]$9351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3754]$9349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3753]$9347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3752]$9345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3751]$9343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3750]$9341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3749]$9339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3748]$9337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3747]$9335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3746]$9333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3745]$9331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3744]$9329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3743]$9327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3742]$9325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3741]$9323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3740]$9321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3739]$9319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3738]$9317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3737]$9315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3736]$9313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3735]$9311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3734]$9309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3733]$9307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3732]$9305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3731]$9303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3730]$9301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3729]$9299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3728]$9297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3727]$9295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3726]$9293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3725]$9291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3724]$9289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3723]$9287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3722]$9285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3721]$9283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3720]$9281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3719]$9279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3718]$9277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3717]$9275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3716]$9273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3715]$9271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3714]$9269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3713]$9267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3712]$9265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3711]$9263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3710]$9261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3709]$9259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3708]$9257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3707]$9255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3706]$9253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3705]$9251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3704]$9249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3703]$9247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3702]$9245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3701]$9243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3700]$9241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3699]$9239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3698]$9237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3697]$9235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3696]$9233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3695]$9231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3694]$9229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3693]$9227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3692]$9225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3691]$9223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3690]$9221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3689]$9219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3688]$9217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3687]$9215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3686]$9213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3685]$9211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3684]$9209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3683]$9207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3682]$9205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3681]$9203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3680]$9201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3679]$9199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3678]$9197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3677]$9195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3676]$9193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3675]$9191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3674]$9189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3673]$9187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3672]$9185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3671]$9183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3670]$9181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3669]$9179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3668]$9177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3667]$9175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3666]$9173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3665]$9171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3664]$9169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3663]$9167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3662]$9165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3661]$9163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3660]$9161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3659]$9159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3658]$9157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3657]$9155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3656]$9153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3655]$9151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3654]$9149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3653]$9147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3652]$9145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3651]$9143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3650]$9141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3649]$9139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3648]$9137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3647]$9135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3646]$9133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3645]$9131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3644]$9129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3643]$9127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3642]$9125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3641]$9123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3640]$9121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3639]$9119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3638]$9117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3637]$9115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3636]$9113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3635]$9111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3634]$9109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3633]$9107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3632]$9105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3631]$9103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3630]$9101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3629]$9099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3628]$9097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3627]$9095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3626]$9093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3625]$9091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3624]$9089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3623]$9087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3622]$9085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3621]$9083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3620]$9081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3619]$9079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3618]$9077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3617]$9075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3616]$9073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3615]$9071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3614]$9069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3613]$9067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3612]$9065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3611]$9063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3610]$9061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3609]$9059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3608]$9057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3607]$9055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3606]$9053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3605]$9051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3604]$9049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3603]$9047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3602]$9045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3601]$9043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3600]$9041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3599]$9039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3598]$9037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3597]$9035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3596]$9033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3595]$9031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3594]$9029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3593]$9027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3592]$9025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3591]$9023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3590]$9021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3589]$9019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3588]$9017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3587]$9015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3586]$9013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3585]$9011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3584]$9009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3583]$9007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3582]$9005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3581]$9003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3580]$9001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3579]$8999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3578]$8997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3577]$8995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3576]$8993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3575]$8991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3574]$8989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3573]$8987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3572]$8985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3571]$8983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3570]$8981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3569]$8979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3568]$8977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3567]$8975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3566]$8973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3565]$8971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3564]$8969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3563]$8967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3562]$8965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3561]$8963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3560]$8961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3559]$8959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3558]$8957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3557]$8955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3556]$8953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3555]$8951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3554]$8949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3553]$8947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3552]$8945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3551]$8943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3550]$8941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3549]$8939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3548]$8937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3547]$8935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3546]$8933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3545]$8931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3544]$8929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3543]$8927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3542]$8925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3541]$8923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3540]$8921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3539]$8919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3538]$8917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3537]$8915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3536]$8913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3535]$8911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3534]$8909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3533]$8907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3532]$8905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3531]$8903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3530]$8901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3529]$8899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3528]$8897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3527]$8895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3526]$8893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3525]$8891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3524]$8889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3523]$8887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3522]$8885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3521]$8883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3520]$8881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3519]$8879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3518]$8877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3517]$8875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3516]$8873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3515]$8871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3514]$8869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3513]$8867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3512]$8865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3511]$8863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3510]$8861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3509]$8859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3508]$8857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3507]$8855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3506]$8853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3505]$8851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3504]$8849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3503]$8847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3502]$8845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3501]$8843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3500]$8841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3499]$8839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3498]$8837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3497]$8835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3496]$8833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3495]$8831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3494]$8829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3493]$8827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3492]$8825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3491]$8823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3490]$8821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3489]$8819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3488]$8817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3487]$8815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3486]$8813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3485]$8811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3484]$8809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3483]$8807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3482]$8805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3481]$8803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3480]$8801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3479]$8799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3478]$8797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3477]$8795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3476]$8793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3475]$8791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3474]$8789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3473]$8787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3472]$8785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3471]$8783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3470]$8781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3469]$8779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3468]$8777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3467]$8775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3466]$8773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3465]$8771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3464]$8769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3463]$8767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3462]$8765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3461]$8763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3460]$8761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3459]$8759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3458]$8757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3457]$8755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3456]$8753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3455]$8751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3454]$8749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3453]$8747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3452]$8745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3451]$8743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3450]$8741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3449]$8739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3448]$8737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3447]$8735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3446]$8733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3445]$8731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3444]$8729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3443]$8727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3442]$8725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3441]$8723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3440]$8721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3439]$8719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3438]$8717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3437]$8715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3436]$8713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3435]$8711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3434]$8709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3433]$8707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3432]$8705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3431]$8703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3430]$8701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3429]$8699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3428]$8697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3427]$8695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3426]$8693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3425]$8691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3424]$8689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3423]$8687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3422]$8685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3421]$8683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3420]$8681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3419]$8679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3418]$8677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3417]$8675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3416]$8673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3415]$8671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3414]$8669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3413]$8667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3412]$8665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3411]$8663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3410]$8661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3409]$8659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3408]$8657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3407]$8655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3406]$8653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3405]$8651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3404]$8649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3403]$8647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3402]$8645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3401]$8643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3400]$8641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3399]$8639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3398]$8637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3397]$8635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3396]$8633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3395]$8631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3394]$8629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3393]$8627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3392]$8625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3391]$8623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3390]$8621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3389]$8619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3388]$8617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3387]$8615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3386]$8613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3385]$8611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3384]$8609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3383]$8607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3382]$8605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3381]$8603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3380]$8601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3379]$8599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3378]$8597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3377]$8595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3376]$8593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3375]$8591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3374]$8589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3373]$8587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3372]$8585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3371]$8583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3370]$8581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3369]$8579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3368]$8577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3367]$8575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3366]$8573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3365]$8571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3364]$8569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3363]$8567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3362]$8565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3361]$8563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3360]$8561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3359]$8559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3358]$8557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3357]$8555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3356]$8553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3355]$8551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3354]$8549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3353]$8547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3352]$8545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3351]$8543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3350]$8541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3349]$8539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3348]$8537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3347]$8535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3346]$8533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3345]$8531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3344]$8529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3343]$8527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3342]$8525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3341]$8523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3340]$8521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3339]$8519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3338]$8517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3337]$8515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3336]$8513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3335]$8511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3334]$8509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3333]$8507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3332]$8505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3331]$8503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3330]$8501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3329]$8499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3328]$8497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3327]$8495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3326]$8493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3325]$8491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3324]$8489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3323]$8487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3322]$8485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3321]$8483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3320]$8481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3319]$8479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3318]$8477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3317]$8475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3316]$8473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3315]$8471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3314]$8469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3313]$8467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3312]$8465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3311]$8463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3310]$8461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3309]$8459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3308]$8457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3307]$8455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3306]$8453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3305]$8451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3304]$8449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3303]$8447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3302]$8445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3301]$8443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3300]$8441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3299]$8439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3298]$8437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3297]$8435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3296]$8433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3295]$8431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3294]$8429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3293]$8427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3292]$8425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3291]$8423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3290]$8421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3289]$8419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3288]$8417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3287]$8415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3286]$8413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3285]$8411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3284]$8409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3283]$8407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3282]$8405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3281]$8403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3280]$8401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3279]$8399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3278]$8397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3277]$8395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3276]$8393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3275]$8391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3274]$8389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3273]$8387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3272]$8385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3271]$8383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3270]$8381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3269]$8379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3268]$8377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3267]$8375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3266]$8373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3265]$8371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3264]$8369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3263]$8367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3262]$8365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3261]$8363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3260]$8361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3259]$8359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3258]$8357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3257]$8355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3256]$8353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3255]$8351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3254]$8349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3253]$8347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3252]$8345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3251]$8343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3250]$8341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3249]$8339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3248]$8337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3247]$8335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3246]$8333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3245]$8331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3244]$8329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3243]$8327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3242]$8325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3241]$8323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3240]$8321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3239]$8319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3238]$8317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3237]$8315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3236]$8313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3235]$8311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3234]$8309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3233]$8307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3232]$8305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3231]$8303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3230]$8301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3229]$8299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3228]$8297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3227]$8295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3226]$8293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3225]$8291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3224]$8289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3223]$8287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3222]$8285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3221]$8283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3220]$8281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3219]$8279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3218]$8277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3217]$8275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3216]$8273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3215]$8271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3214]$8269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3213]$8267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3212]$8265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3211]$8263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3210]$8261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3209]$8259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3208]$8257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3207]$8255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3206]$8253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3205]$8251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3204]$8249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3203]$8247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3202]$8245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3201]$8243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3200]$8241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3199]$8239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3198]$8237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3197]$8235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3196]$8233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3195]$8231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3194]$8229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3193]$8227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3192]$8225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3191]$8223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3190]$8221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3189]$8219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3188]$8217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3187]$8215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3186]$8213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3185]$8211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3184]$8209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3183]$8207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3182]$8205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3181]$8203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3180]$8201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3179]$8199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3178]$8197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3177]$8195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3176]$8193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3175]$8191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3174]$8189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3173]$8187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3172]$8185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3171]$8183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3170]$8181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3169]$8179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3168]$8177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3167]$8175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3166]$8173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3165]$8171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3164]$8169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3163]$8167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3162]$8165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3161]$8163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3160]$8161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3159]$8159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3158]$8157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3157]$8155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3156]$8153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3155]$8151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3154]$8149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3153]$8147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3152]$8145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3151]$8143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3150]$8141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3149]$8139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3148]$8137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3147]$8135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3146]$8133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3145]$8131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3144]$8129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3143]$8127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3142]$8125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3141]$8123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3140]$8121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3139]$8119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3138]$8117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3137]$8115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3136]$8113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3135]$8111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3134]$8109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3133]$8107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3132]$8105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3131]$8103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3130]$8101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3129]$8099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3128]$8097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3127]$8095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3126]$8093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3125]$8091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3124]$8089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3123]$8087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3122]$8085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3121]$8083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3120]$8081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3119]$8079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3118]$8077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3117]$8075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3116]$8073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3115]$8071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3114]$8069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3113]$8067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3112]$8065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3111]$8063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3110]$8061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3109]$8059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3108]$8057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3107]$8055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3106]$8053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3105]$8051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3104]$8049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3103]$8047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3102]$8045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3101]$8043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3100]$8041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3099]$8039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3098]$8037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3097]$8035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3096]$8033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3095]$8031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3094]$8029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3093]$8027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3092]$8025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3091]$8023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3090]$8021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3089]$8019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3088]$8017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3087]$8015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3086]$8013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3085]$8011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3084]$8009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3083]$8007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3082]$8005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3081]$8003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3080]$8001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3079]$7999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3078]$7997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3077]$7995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3076]$7993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3075]$7991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3074]$7989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3073]$7987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3072]$7985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3071]$7983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3070]$7981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3069]$7979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3068]$7977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3067]$7975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3066]$7973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3065]$7971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3064]$7969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3063]$7967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3062]$7965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3061]$7963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3060]$7961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3059]$7959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3058]$7957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3057]$7955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3056]$7953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3055]$7951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3054]$7949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3053]$7947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3052]$7945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3051]$7943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3050]$7941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3049]$7939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3048]$7937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3047]$7935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3046]$7933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3045]$7931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3044]$7929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3043]$7927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3042]$7925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3041]$7923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3040]$7921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3039]$7919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3038]$7917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3037]$7915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3036]$7913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3035]$7911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3034]$7909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3033]$7907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3032]$7905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3031]$7903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3030]$7901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3029]$7899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3028]$7897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3027]$7895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3026]$7893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3025]$7891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3024]$7889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3023]$7887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3022]$7885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3021]$7883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3020]$7881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3019]$7879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3018]$7877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3017]$7875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3016]$7873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3015]$7871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3014]$7869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3013]$7867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3012]$7865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3011]$7863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3010]$7861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3009]$7859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3008]$7857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3007]$7855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3006]$7853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3005]$7851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3004]$7849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3003]$7847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3002]$7845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3001]$7843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3000]$7841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2999]$7839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2998]$7837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2997]$7835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2996]$7833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2995]$7831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2994]$7829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2993]$7827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2992]$7825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2991]$7823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2990]$7821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2989]$7819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2988]$7817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2987]$7815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2986]$7813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2985]$7811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2984]$7809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2983]$7807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2982]$7805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2981]$7803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2980]$7801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2979]$7799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2978]$7797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2977]$7795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2976]$7793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2975]$7791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2974]$7789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2973]$7787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2972]$7785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2971]$7783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2970]$7781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2969]$7779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2968]$7777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2967]$7775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2966]$7773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2965]$7771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2964]$7769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2963]$7767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2962]$7765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2961]$7763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2960]$7761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2959]$7759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2958]$7757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2957]$7755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2956]$7753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2955]$7751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2954]$7749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2953]$7747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2952]$7745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2951]$7743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2950]$7741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2949]$7739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2948]$7737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2947]$7735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2946]$7733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2945]$7731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2944]$7729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2943]$7727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2942]$7725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2941]$7723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2940]$7721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2939]$7719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2938]$7717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2937]$7715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2936]$7713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2935]$7711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2934]$7709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2933]$7707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2932]$7705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2931]$7703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2930]$7701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2929]$7699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2928]$7697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2927]$7695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2926]$7693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2925]$7691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2924]$7689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2923]$7687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2922]$7685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2921]$7683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2920]$7681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2919]$7679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2918]$7677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2917]$7675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2916]$7673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2915]$7671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2914]$7669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2913]$7667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2912]$7665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2911]$7663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2910]$7661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2909]$7659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2908]$7657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2907]$7655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2906]$7653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2905]$7651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2904]$7649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2903]$7647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2902]$7645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2901]$7643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2900]$7641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2899]$7639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2898]$7637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2897]$7635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2896]$7633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2895]$7631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2894]$7629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2893]$7627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2892]$7625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2891]$7623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2890]$7621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2889]$7619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2888]$7617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2887]$7615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2886]$7613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2885]$7611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2884]$7609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2883]$7607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2882]$7605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2881]$7603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2880]$7601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2879]$7599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2878]$7597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2877]$7595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2876]$7593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2875]$7591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2874]$7589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2873]$7587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2872]$7585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2871]$7583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2870]$7581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2869]$7579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2868]$7577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2867]$7575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2866]$7573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2865]$7571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2864]$7569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2863]$7567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2862]$7565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2861]$7563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2860]$7561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2859]$7559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2858]$7557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2857]$7555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2856]$7553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2855]$7551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2854]$7549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2853]$7547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2852]$7545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2851]$7543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2850]$7541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2849]$7539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2848]$7537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2847]$7535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2846]$7533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2845]$7531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2844]$7529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2843]$7527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2842]$7525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2841]$7523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2840]$7521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2839]$7519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2838]$7517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2837]$7515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2836]$7513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2835]$7511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2834]$7509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2833]$7507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2832]$7505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2831]$7503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2830]$7501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2829]$7499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2828]$7497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2827]$7495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2826]$7493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2825]$7491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2824]$7489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2823]$7487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2822]$7485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2821]$7483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2820]$7481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2819]$7479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2818]$7477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2817]$7475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2816]$7473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2815]$7471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2814]$7469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2813]$7467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2812]$7465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2811]$7463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2810]$7461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2809]$7459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2808]$7457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2807]$7455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2806]$7453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2805]$7451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2804]$7449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2803]$7447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2802]$7445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2801]$7443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2800]$7441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2799]$7439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2798]$7437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2797]$7435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2796]$7433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2795]$7431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2794]$7429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2793]$7427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2792]$7425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2791]$7423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2790]$7421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2789]$7419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2788]$7417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2787]$7415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2786]$7413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2785]$7411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2784]$7409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2783]$7407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2782]$7405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2781]$7403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2780]$7401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2779]$7399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2778]$7397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2777]$7395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2776]$7393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2775]$7391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2774]$7389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2773]$7387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2772]$7385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2771]$7383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2770]$7381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2769]$7379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2768]$7377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2767]$7375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2766]$7373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2765]$7371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2764]$7369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2763]$7367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2762]$7365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2761]$7363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2760]$7361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2759]$7359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2758]$7357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2757]$7355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2756]$7353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2755]$7351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2754]$7349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2753]$7347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2752]$7345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2751]$7343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2750]$7341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2749]$7339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2748]$7337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2747]$7335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2746]$7333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2745]$7331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2744]$7329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2743]$7327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2742]$7325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2741]$7323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2740]$7321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2739]$7319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2738]$7317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2737]$7315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2736]$7313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2735]$7311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2734]$7309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2733]$7307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2732]$7305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2731]$7303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2730]$7301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2729]$7299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2728]$7297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2727]$7295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2726]$7293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2725]$7291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2724]$7289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2723]$7287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2722]$7285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2721]$7283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2720]$7281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2719]$7279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2718]$7277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2717]$7275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2716]$7273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2715]$7271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2714]$7269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2713]$7267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2712]$7265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2711]$7263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2710]$7261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2709]$7259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2708]$7257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2707]$7255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2706]$7253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2705]$7251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2704]$7249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2703]$7247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2702]$7245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2701]$7243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2700]$7241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2699]$7239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2698]$7237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2697]$7235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2696]$7233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2695]$7231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2694]$7229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2693]$7227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2692]$7225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2691]$7223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2690]$7221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2689]$7219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2688]$7217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2687]$7215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2686]$7213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2685]$7211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2684]$7209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2683]$7207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2682]$7205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2681]$7203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2680]$7201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2679]$7199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2678]$7197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2677]$7195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2676]$7193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2675]$7191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2674]$7189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2673]$7187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2672]$7185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2671]$7183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2670]$7181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2669]$7179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2668]$7177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2667]$7175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2666]$7173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2665]$7171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2664]$7169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2663]$7167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2662]$7165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2661]$7163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2660]$7161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2659]$7159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2658]$7157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2657]$7155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2656]$7153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2655]$7151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2654]$7149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2653]$7147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2652]$7145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2651]$7143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2650]$7141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2649]$7139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2648]$7137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2647]$7135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2646]$7133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2645]$7131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2644]$7129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2643]$7127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2642]$7125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2641]$7123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2640]$7121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2639]$7119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2638]$7117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2637]$7115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2636]$7113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2635]$7111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2634]$7109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2633]$7107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2632]$7105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2631]$7103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2630]$7101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2629]$7099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2628]$7097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2627]$7095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2626]$7093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2625]$7091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2624]$7089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2623]$7087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2622]$7085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2621]$7083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2620]$7081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2619]$7079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2618]$7077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2617]$7075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2616]$7073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2615]$7071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2614]$7069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2613]$7067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2612]$7065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2611]$7063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2610]$7061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2609]$7059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2608]$7057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2607]$7055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2606]$7053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2605]$7051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2604]$7049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2603]$7047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2602]$7045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2601]$7043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2600]$7041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2599]$7039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2598]$7037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2597]$7035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2596]$7033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2595]$7031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2594]$7029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2593]$7027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2592]$7025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2591]$7023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2590]$7021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2589]$7019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2588]$7017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2587]$7015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2586]$7013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2585]$7011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2584]$7009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2583]$7007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2582]$7005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2581]$7003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2580]$7001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2579]$6999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2578]$6997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2577]$6995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2576]$6993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2575]$6991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2574]$6989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2573]$6987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2572]$6985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2571]$6983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2570]$6981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2569]$6979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2568]$6977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2567]$6975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2566]$6973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2565]$6971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2564]$6969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2563]$6967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2562]$6965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2561]$6963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2560]$6961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2559]$6959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2558]$6957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2557]$6955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2556]$6953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2555]$6951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2554]$6949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2553]$6947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2552]$6945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2551]$6943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2550]$6941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2549]$6939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2548]$6937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2547]$6935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2546]$6933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2545]$6931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2544]$6929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2543]$6927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2542]$6925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2541]$6923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2540]$6921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2539]$6919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2538]$6917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2537]$6915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2536]$6913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2535]$6911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2534]$6909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2533]$6907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2532]$6905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2531]$6903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2530]$6901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2529]$6899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2528]$6897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2527]$6895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2526]$6893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2525]$6891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2524]$6889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2523]$6887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2522]$6885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2521]$6883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2520]$6881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2519]$6879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2518]$6877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2517]$6875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2516]$6873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2515]$6871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2514]$6869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2513]$6867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2512]$6865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2511]$6863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2510]$6861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2509]$6859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2508]$6857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2507]$6855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2506]$6853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2505]$6851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2504]$6849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2503]$6847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2502]$6845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2501]$6843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2500]$6841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2499]$6839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2498]$6837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2497]$6835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2496]$6833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2495]$6831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2494]$6829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2493]$6827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2492]$6825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2491]$6823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2490]$6821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2489]$6819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2488]$6817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2487]$6815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2486]$6813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2485]$6811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2484]$6809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2483]$6807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2482]$6805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2481]$6803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2480]$6801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2479]$6799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2478]$6797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2477]$6795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2476]$6793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2475]$6791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2474]$6789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2473]$6787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2472]$6785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2471]$6783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2470]$6781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2469]$6779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2468]$6777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2467]$6775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2466]$6773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2465]$6771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2464]$6769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2463]$6767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2462]$6765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2461]$6763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2460]$6761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2459]$6759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2458]$6757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2457]$6755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2456]$6753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2455]$6751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2454]$6749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2453]$6747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2452]$6745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2451]$6743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2450]$6741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2449]$6739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2448]$6737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2447]$6735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2446]$6733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2445]$6731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2444]$6729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2443]$6727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2442]$6725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2441]$6723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2440]$6721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2439]$6719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2438]$6717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2437]$6715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2436]$6713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2435]$6711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2434]$6709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2433]$6707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2432]$6705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2431]$6703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2430]$6701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2429]$6699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2428]$6697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2427]$6695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2426]$6693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2425]$6691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2424]$6689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2423]$6687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2422]$6685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2421]$6683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2420]$6681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2419]$6679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2418]$6677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2417]$6675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2416]$6673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2415]$6671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2414]$6669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2413]$6667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2412]$6665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2411]$6663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2410]$6661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2409]$6659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2408]$6657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2407]$6655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2406]$6653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2405]$6651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2404]$6649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2403]$6647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2402]$6645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2401]$6643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2400]$6641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2399]$6639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2398]$6637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2397]$6635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2396]$6633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2395]$6631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2394]$6629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2393]$6627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2392]$6625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2391]$6623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2390]$6621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2389]$6619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2388]$6617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2387]$6615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2386]$6613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2385]$6611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2384]$6609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2383]$6607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2382]$6605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2381]$6603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2380]$6601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2379]$6599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2378]$6597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2377]$6595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2376]$6593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2375]$6591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2374]$6589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2373]$6587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2372]$6585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2371]$6583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2370]$6581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2369]$6579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2368]$6577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2367]$6575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2366]$6573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2365]$6571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2364]$6569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2363]$6567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2362]$6565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2361]$6563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2360]$6561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2359]$6559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2358]$6557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2357]$6555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2356]$6553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2355]$6551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2354]$6549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2353]$6547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2352]$6545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2351]$6543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2350]$6541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2349]$6539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2348]$6537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2347]$6535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2346]$6533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2345]$6531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2344]$6529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2343]$6527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2342]$6525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2341]$6523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2340]$6521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2339]$6519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2338]$6517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2337]$6515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2336]$6513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2335]$6511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2334]$6509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2333]$6507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2332]$6505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2331]$6503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2330]$6501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2329]$6499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2328]$6497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2327]$6495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2326]$6493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2325]$6491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2324]$6489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2323]$6487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2322]$6485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2321]$6483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2320]$6481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2319]$6479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2318]$6477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2317]$6475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2316]$6473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2315]$6471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2314]$6469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2313]$6467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2312]$6465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2311]$6463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2310]$6461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2309]$6459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2308]$6457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2307]$6455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2306]$6453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2305]$6451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2304]$6449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2303]$6447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2302]$6445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2301]$6443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2300]$6441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2299]$6439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2298]$6437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2297]$6435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2296]$6433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2295]$6431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2294]$6429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2293]$6427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2292]$6425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2291]$6423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2290]$6421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2289]$6419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2288]$6417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2287]$6415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2286]$6413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2285]$6411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2284]$6409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2283]$6407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2282]$6405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2281]$6403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2280]$6401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2279]$6399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2278]$6397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2277]$6395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2276]$6393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2275]$6391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2274]$6389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2273]$6387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2272]$6385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2271]$6383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2270]$6381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2269]$6379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2268]$6377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2267]$6375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2266]$6373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2265]$6371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2264]$6369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2263]$6367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2262]$6365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2261]$6363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2260]$6361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2259]$6359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2258]$6357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2257]$6355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2256]$6353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2255]$6351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2254]$6349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2253]$6347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2252]$6345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2251]$6343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2250]$6341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2249]$6339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2248]$6337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2247]$6335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2246]$6333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2245]$6331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2244]$6329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2243]$6327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2242]$6325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2241]$6323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2240]$6321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2239]$6319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2238]$6317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2237]$6315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2236]$6313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2235]$6311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2234]$6309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2233]$6307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2232]$6305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2231]$6303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2230]$6301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2229]$6299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2228]$6297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2227]$6295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2226]$6293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2225]$6291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2224]$6289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2223]$6287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2222]$6285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2221]$6283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2220]$6281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2219]$6279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2218]$6277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2217]$6275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2216]$6273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2215]$6271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2214]$6269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2213]$6267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2212]$6265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2211]$6263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2210]$6261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2209]$6259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2208]$6257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2207]$6255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2206]$6253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2205]$6251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2204]$6249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2203]$6247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2202]$6245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2201]$6243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2200]$6241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2199]$6239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2198]$6237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2197]$6235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2196]$6233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2195]$6231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2194]$6229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2193]$6227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2192]$6225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2191]$6223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2190]$6221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2189]$6219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2188]$6217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2187]$6215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2186]$6213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2185]$6211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2184]$6209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2183]$6207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2182]$6205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2181]$6203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2180]$6201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2179]$6199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2178]$6197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2177]$6195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2176]$6193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2175]$6191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2174]$6189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2173]$6187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2172]$6185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2171]$6183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2170]$6181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2169]$6179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2168]$6177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2167]$6175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2166]$6173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2165]$6171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2164]$6169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2163]$6167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2162]$6165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2161]$6163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2160]$6161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2159]$6159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2158]$6157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2157]$6155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2156]$6153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2155]$6151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2154]$6149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2153]$6147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2152]$6145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2151]$6143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2150]$6141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2149]$6139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2148]$6137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2147]$6135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2146]$6133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2145]$6131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2144]$6129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2143]$6127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2142]$6125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2141]$6123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2140]$6121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2139]$6119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2138]$6117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2137]$6115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2136]$6113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2135]$6111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2134]$6109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2133]$6107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2132]$6105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2131]$6103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2130]$6101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2129]$6099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2128]$6097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2127]$6095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2126]$6093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2125]$6091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2124]$6089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2123]$6087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2122]$6085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2121]$6083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2120]$6081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2119]$6079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2118]$6077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2117]$6075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2116]$6073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2115]$6071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2114]$6069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2113]$6067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2112]$6065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2111]$6063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2110]$6061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2109]$6059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2108]$6057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2107]$6055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2106]$6053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2105]$6051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2104]$6049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2103]$6047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2102]$6045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2101]$6043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2100]$6041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2099]$6039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2098]$6037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2097]$6035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2096]$6033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2095]$6031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2094]$6029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2093]$6027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2092]$6025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2091]$6023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2090]$6021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2089]$6019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2088]$6017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2087]$6015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2086]$6013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2085]$6011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2084]$6009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2083]$6007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2082]$6005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2081]$6003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2080]$6001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2079]$5999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2078]$5997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2077]$5995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2076]$5993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2075]$5991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2074]$5989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2073]$5987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2072]$5985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2071]$5983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2070]$5981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2069]$5979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2068]$5977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2067]$5975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2066]$5973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2065]$5971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2064]$5969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2063]$5967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2062]$5965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2061]$5963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2060]$5961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2059]$5959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2058]$5957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2057]$5955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2056]$5953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2055]$5951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2054]$5949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2053]$5947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2052]$5945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2051]$5943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2050]$5941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2049]$5939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2048]$5937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2047]$5935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2046]$5933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2045]$5931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2044]$5929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2043]$5927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2042]$5925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2041]$5923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2040]$5921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2039]$5919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2038]$5917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2037]$5915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2036]$5913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2035]$5911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2034]$5909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2033]$5907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2032]$5905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2031]$5903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2030]$5901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2029]$5899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2028]$5897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2027]$5895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2026]$5893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2025]$5891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2024]$5889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2023]$5887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2022]$5885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2021]$5883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2020]$5881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2019]$5879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2018]$5877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2017]$5875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2016]$5873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2015]$5871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2014]$5869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2013]$5867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2012]$5865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2011]$5863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2010]$5861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2009]$5859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2008]$5857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2007]$5855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2006]$5853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2005]$5851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2004]$5849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2003]$5847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2002]$5845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2001]$5843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2000]$5841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1999]$5839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1998]$5837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1997]$5835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1996]$5833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1995]$5831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1994]$5829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1993]$5827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1992]$5825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1991]$5823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1990]$5821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1989]$5819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1988]$5817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1987]$5815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1986]$5813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1985]$5811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1984]$5809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1983]$5807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1982]$5805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1981]$5803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1980]$5801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1979]$5799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1978]$5797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1977]$5795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1976]$5793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1975]$5791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1974]$5789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1973]$5787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1972]$5785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1971]$5783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1970]$5781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1969]$5779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1968]$5777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1967]$5775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1966]$5773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1965]$5771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1964]$5769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1963]$5767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1962]$5765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1961]$5763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1960]$5761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1959]$5759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1958]$5757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1957]$5755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1956]$5753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1955]$5751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1954]$5749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1953]$5747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1952]$5745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1951]$5743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1950]$5741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1949]$5739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1948]$5737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1947]$5735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1946]$5733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1945]$5731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1944]$5729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1943]$5727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1942]$5725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1941]$5723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1940]$5721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1939]$5719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1938]$5717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1937]$5715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1936]$5713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1935]$5711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1934]$5709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1933]$5707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1932]$5705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1931]$5703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1930]$5701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1929]$5699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1928]$5697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1927]$5695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1926]$5693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1925]$5691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1924]$5689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1923]$5687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1922]$5685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1921]$5683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1920]$5681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1919]$5679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1918]$5677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1917]$5675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1916]$5673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1915]$5671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1914]$5669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1913]$5667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1912]$5665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1911]$5663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1910]$5661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1909]$5659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1908]$5657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1907]$5655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1906]$5653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1905]$5651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1904]$5649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1903]$5647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1902]$5645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1901]$5643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1900]$5641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1899]$5639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1898]$5637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1897]$5635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1896]$5633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1895]$5631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1894]$5629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1893]$5627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1892]$5625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1891]$5623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1890]$5621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1889]$5619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1888]$5617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1887]$5615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1886]$5613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1885]$5611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1884]$5609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1883]$5607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1882]$5605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1881]$5603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1880]$5601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1879]$5599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1878]$5597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1877]$5595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1876]$5593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1875]$5591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1874]$5589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1873]$5587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1872]$5585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1871]$5583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1870]$5581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1869]$5579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1868]$5577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1867]$5575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1866]$5573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1865]$5571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1864]$5569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1863]$5567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1862]$5565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1861]$5563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1860]$5561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1859]$5559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1858]$5557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1857]$5555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1856]$5553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1855]$5551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1854]$5549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1853]$5547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1852]$5545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1851]$5543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1850]$5541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1849]$5539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1848]$5537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1847]$5535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1846]$5533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1845]$5531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1844]$5529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1843]$5527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1842]$5525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1841]$5523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1840]$5521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1839]$5519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1838]$5517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1837]$5515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1836]$5513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1835]$5511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1834]$5509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1833]$5507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1832]$5505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1831]$5503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1830]$5501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1829]$5499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1828]$5497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1827]$5495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1826]$5493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1825]$5491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1824]$5489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1823]$5487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1822]$5485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1821]$5483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1820]$5481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1819]$5479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1818]$5477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1817]$5475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1816]$5473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1815]$5471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1814]$5469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1813]$5467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1812]$5465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1811]$5463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1810]$5461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1809]$5459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1808]$5457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1807]$5455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1806]$5453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1805]$5451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1804]$5449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1803]$5447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1802]$5445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1801]$5443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1800]$5441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1799]$5439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1798]$5437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1797]$5435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1796]$5433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1795]$5431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1794]$5429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1793]$5427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1792]$5425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1791]$5423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1790]$5421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1789]$5419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1788]$5417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1787]$5415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1786]$5413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1785]$5411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1784]$5409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1783]$5407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1782]$5405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1781]$5403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1780]$5401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1779]$5399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1778]$5397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1777]$5395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1776]$5393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1775]$5391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1774]$5389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1773]$5387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1772]$5385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1771]$5383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1770]$5381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1769]$5379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1768]$5377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1767]$5375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1766]$5373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1765]$5371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1764]$5369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1763]$5367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1762]$5365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1761]$5363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1760]$5361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1759]$5359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1758]$5357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1757]$5355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1756]$5353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1755]$5351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1754]$5349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1753]$5347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1752]$5345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1751]$5343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1750]$5341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1749]$5339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1748]$5337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1747]$5335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1746]$5333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1745]$5331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1744]$5329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1743]$5327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1742]$5325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1741]$5323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1740]$5321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1739]$5319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1738]$5317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1737]$5315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1736]$5313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1735]$5311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1734]$5309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1733]$5307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1732]$5305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1731]$5303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1730]$5301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1729]$5299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1728]$5297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1727]$5295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1726]$5293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1725]$5291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1724]$5289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1723]$5287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1722]$5285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1721]$5283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1720]$5281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1719]$5279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1718]$5277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1717]$5275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1716]$5273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1715]$5271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1714]$5269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1713]$5267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1712]$5265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1711]$5263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1710]$5261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1709]$5259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1708]$5257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1707]$5255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1706]$5253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1705]$5251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1704]$5249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1703]$5247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1702]$5245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1701]$5243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1700]$5241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1699]$5239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1698]$5237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1697]$5235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1696]$5233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1695]$5231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1694]$5229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1693]$5227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1692]$5225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1691]$5223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1690]$5221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1689]$5219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1688]$5217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1687]$5215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1686]$5213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1685]$5211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1684]$5209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1683]$5207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1682]$5205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1681]$5203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1680]$5201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1679]$5199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1678]$5197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1677]$5195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1676]$5193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1675]$5191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1674]$5189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1673]$5187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1672]$5185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1671]$5183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1670]$5181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1669]$5179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1668]$5177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1667]$5175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1666]$5173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1665]$5171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1664]$5169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1663]$5167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1662]$5165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1661]$5163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1660]$5161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1659]$5159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1658]$5157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1657]$5155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1656]$5153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1655]$5151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1654]$5149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1653]$5147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1652]$5145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1651]$5143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1650]$5141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1649]$5139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1648]$5137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1647]$5135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1646]$5133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1645]$5131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1644]$5129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1643]$5127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1642]$5125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1641]$5123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1640]$5121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1639]$5119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1638]$5117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1637]$5115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1636]$5113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1635]$5111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1634]$5109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1633]$5107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1632]$5105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1631]$5103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1630]$5101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1629]$5099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1628]$5097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1627]$5095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1626]$5093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1625]$5091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1624]$5089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1623]$5087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1622]$5085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1621]$5083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1620]$5081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1619]$5079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1618]$5077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1617]$5075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1616]$5073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1615]$5071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1614]$5069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1613]$5067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1612]$5065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1611]$5063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1610]$5061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1609]$5059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1608]$5057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1607]$5055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1606]$5053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1605]$5051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1604]$5049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1603]$5047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1602]$5045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1601]$5043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1600]$5041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1599]$5039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1598]$5037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1597]$5035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1596]$5033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1595]$5031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1594]$5029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1593]$5027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1592]$5025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1591]$5023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1590]$5021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1589]$5019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1588]$5017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1587]$5015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1586]$5013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1585]$5011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1584]$5009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1583]$5007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1582]$5005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1581]$5003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1580]$5001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1579]$4999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1578]$4997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1577]$4995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1576]$4993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1575]$4991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1574]$4989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1573]$4987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1572]$4985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1571]$4983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1570]$4981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1569]$4979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1568]$4977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1567]$4975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1566]$4973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1565]$4971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1564]$4969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1563]$4967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1562]$4965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1561]$4963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1560]$4961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1559]$4959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1558]$4957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1557]$4955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1556]$4953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1555]$4951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1554]$4949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1553]$4947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1552]$4945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1551]$4943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1550]$4941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1549]$4939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1548]$4937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1547]$4935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1546]$4933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1545]$4931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1544]$4929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1543]$4927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1542]$4925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1541]$4923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1540]$4921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1539]$4919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1538]$4917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1537]$4915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1536]$4913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1535]$4911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1534]$4909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1533]$4907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1532]$4905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1531]$4903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1530]$4901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1529]$4899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1528]$4897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1527]$4895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1526]$4893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1525]$4891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1524]$4889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1523]$4887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1522]$4885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1521]$4883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1520]$4881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1519]$4879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1518]$4877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1517]$4875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1516]$4873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1515]$4871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1514]$4869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1513]$4867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1512]$4865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1511]$4863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1510]$4861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1509]$4859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1508]$4857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1507]$4855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1506]$4853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1505]$4851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1504]$4849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1503]$4847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1502]$4845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1501]$4843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1500]$4841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1499]$4839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1498]$4837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1497]$4835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1496]$4833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1495]$4831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1494]$4829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1493]$4827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1492]$4825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1491]$4823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1490]$4821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1489]$4819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1488]$4817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1487]$4815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1486]$4813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1485]$4811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1484]$4809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1483]$4807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1482]$4805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1481]$4803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1480]$4801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1479]$4799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1478]$4797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1477]$4795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1476]$4793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1475]$4791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1474]$4789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1473]$4787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1472]$4785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1471]$4783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1470]$4781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1469]$4779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1468]$4777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1467]$4775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1466]$4773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1465]$4771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1464]$4769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1463]$4767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1462]$4765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1461]$4763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1460]$4761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1459]$4759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1458]$4757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1457]$4755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1456]$4753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1455]$4751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1454]$4749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1453]$4747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1452]$4745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1451]$4743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1450]$4741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1449]$4739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1448]$4737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1447]$4735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1446]$4733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1445]$4731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1444]$4729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1443]$4727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1442]$4725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1441]$4723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1440]$4721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1439]$4719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1438]$4717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1437]$4715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1436]$4713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1435]$4711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1434]$4709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1433]$4707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1432]$4705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1431]$4703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1430]$4701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1429]$4699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1428]$4697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1427]$4695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1426]$4693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1425]$4691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1424]$4689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1423]$4687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1422]$4685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1421]$4683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1420]$4681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1419]$4679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1418]$4677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1417]$4675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1416]$4673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1415]$4671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1414]$4669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1413]$4667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1412]$4665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1411]$4663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1410]$4661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1409]$4659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1408]$4657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1407]$4655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1406]$4653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1405]$4651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1404]$4649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1403]$4647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1402]$4645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1401]$4643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1400]$4641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1399]$4639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1398]$4637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1397]$4635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1396]$4633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1395]$4631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1394]$4629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1393]$4627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1392]$4625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1391]$4623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1390]$4621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1389]$4619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1388]$4617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1387]$4615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1386]$4613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1385]$4611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1384]$4609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1383]$4607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1382]$4605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1381]$4603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1380]$4601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1379]$4599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1378]$4597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1377]$4595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1376]$4593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1375]$4591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1374]$4589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1373]$4587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1372]$4585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1371]$4583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1370]$4581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1369]$4579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1368]$4577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1367]$4575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1366]$4573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1365]$4571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1364]$4569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1363]$4567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1362]$4565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1361]$4563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1360]$4561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1359]$4559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1358]$4557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1357]$4555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1356]$4553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1355]$4551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1354]$4549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1353]$4547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1352]$4545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1351]$4543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1350]$4541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1349]$4539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1348]$4537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1347]$4535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1346]$4533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1345]$4531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1344]$4529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1343]$4527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1342]$4525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1341]$4523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1340]$4521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1339]$4519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1338]$4517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1337]$4515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1336]$4513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1335]$4511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1334]$4509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1333]$4507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1332]$4505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1331]$4503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1330]$4501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1329]$4499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1328]$4497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1327]$4495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1326]$4493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1325]$4491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1324]$4489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1323]$4487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1322]$4485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1321]$4483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1320]$4481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1319]$4479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1318]$4477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1317]$4475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1316]$4473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1315]$4471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1314]$4469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1313]$4467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1312]$4465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1311]$4463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1310]$4461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1309]$4459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1308]$4457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1307]$4455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1306]$4453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1305]$4451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1304]$4449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1303]$4447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1302]$4445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1301]$4443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1300]$4441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1299]$4439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1298]$4437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1297]$4435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1296]$4433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1295]$4431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1294]$4429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1293]$4427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1292]$4425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1291]$4423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1290]$4421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1289]$4419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1288]$4417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1287]$4415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1286]$4413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1285]$4411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1284]$4409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1283]$4407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1282]$4405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1281]$4403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1280]$4401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1279]$4399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1278]$4397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1277]$4395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1276]$4393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1275]$4391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1274]$4389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1273]$4387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1272]$4385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1271]$4383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1270]$4381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1269]$4379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1268]$4377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1267]$4375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1266]$4373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1265]$4371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1264]$4369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1263]$4367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1262]$4365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1261]$4363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1260]$4361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1259]$4359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1258]$4357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1257]$4355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1256]$4353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1255]$4351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1254]$4349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1253]$4347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1252]$4345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1251]$4343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1250]$4341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1249]$4339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1248]$4337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1247]$4335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1246]$4333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1245]$4331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1244]$4329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1243]$4327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1242]$4325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1241]$4323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1240]$4321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1239]$4319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1238]$4317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1237]$4315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1236]$4313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1235]$4311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1234]$4309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1233]$4307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1232]$4305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1231]$4303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1230]$4301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1229]$4299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1228]$4297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1227]$4295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1226]$4293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1225]$4291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1224]$4289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1223]$4287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1222]$4285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1221]$4283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1220]$4281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1219]$4279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1218]$4277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1217]$4275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1216]$4273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1215]$4271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1214]$4269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1213]$4267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1212]$4265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1211]$4263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1210]$4261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1209]$4259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1208]$4257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1207]$4255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1206]$4253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1205]$4251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1204]$4249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1203]$4247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1202]$4245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1201]$4243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1200]$4241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1199]$4239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1198]$4237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1197]$4235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1196]$4233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1195]$4231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1194]$4229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1193]$4227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1192]$4225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1191]$4223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1190]$4221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1189]$4219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1188]$4217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1187]$4215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1186]$4213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1185]$4211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1184]$4209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1183]$4207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1182]$4205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1181]$4203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1180]$4201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1179]$4199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1178]$4197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1177]$4195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1176]$4193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1175]$4191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1174]$4189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1173]$4187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1172]$4185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1171]$4183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1170]$4181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1169]$4179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1168]$4177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1167]$4175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1166]$4173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1165]$4171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1164]$4169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1163]$4167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1162]$4165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1161]$4163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1160]$4161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1159]$4159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1158]$4157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1157]$4155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1156]$4153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1155]$4151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1154]$4149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1153]$4147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1152]$4145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1151]$4143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1150]$4141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1149]$4139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1148]$4137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1147]$4135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1146]$4133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1145]$4131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1144]$4129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1143]$4127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1142]$4125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1141]$4123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1140]$4121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1139]$4119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1138]$4117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1137]$4115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1136]$4113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1135]$4111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1134]$4109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1133]$4107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1132]$4105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1131]$4103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1130]$4101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1129]$4099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1128]$4097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1127]$4095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1126]$4093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1125]$4091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1124]$4089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1123]$4087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1122]$4085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1121]$4083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1120]$4081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1119]$4079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1118]$4077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1117]$4075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1116]$4073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1115]$4071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1114]$4069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1113]$4067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1112]$4065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1111]$4063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1110]$4061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1109]$4059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1108]$4057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1107]$4055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1106]$4053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1105]$4051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1104]$4049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1103]$4047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1102]$4045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1101]$4043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1100]$4041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1099]$4039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1098]$4037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1097]$4035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1096]$4033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1095]$4031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1094]$4029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1093]$4027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1092]$4025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1091]$4023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1090]$4021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1089]$4019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1088]$4017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1087]$4015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1086]$4013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1085]$4011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1084]$4009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1083]$4007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1082]$4005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1081]$4003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1080]$4001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1079]$3999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1078]$3997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1077]$3995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1076]$3993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1075]$3991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1074]$3989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1073]$3987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1072]$3985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1071]$3983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1070]$3981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1069]$3979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1068]$3977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1067]$3975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1066]$3973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1065]$3971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1064]$3969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1063]$3967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1062]$3965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1061]$3963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1060]$3961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1059]$3959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1058]$3957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1057]$3955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1056]$3953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1055]$3951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1054]$3949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1053]$3947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1052]$3945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1051]$3943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1050]$3941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1049]$3939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1048]$3937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1047]$3935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1046]$3933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1045]$3931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1044]$3929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1043]$3927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1042]$3925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1041]$3923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1040]$3921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1039]$3919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1038]$3917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1037]$3915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1036]$3913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1035]$3911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1034]$3909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1033]$3907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1032]$3905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1031]$3903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1030]$3901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1029]$3899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1028]$3897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1027]$3895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1026]$3893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1025]$3891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1024]$3889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1023]$3887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1022]$3885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1021]$3883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1020]$3881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1019]$3879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1018]$3877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1017]$3875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1016]$3873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1015]$3871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1014]$3869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1013]$3867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1012]$3865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1011]$3863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1010]$3861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1009]$3859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1008]$3857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1007]$3855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1006]$3853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1005]$3851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1004]$3849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1003]$3847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1002]$3845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1001]$3843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1000]$3841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[999]$3839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[998]$3837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[997]$3835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[996]$3833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[995]$3831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[994]$3829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[993]$3827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[992]$3825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[991]$3823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[990]$3821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[989]$3819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[988]$3817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[987]$3815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[986]$3813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[985]$3811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[984]$3809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[983]$3807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[982]$3805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[981]$3803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[980]$3801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[979]$3799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[978]$3797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[977]$3795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[976]$3793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[975]$3791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[974]$3789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[973]$3787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[972]$3785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[971]$3783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[970]$3781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[969]$3779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[968]$3777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[967]$3775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[966]$3773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[965]$3771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[964]$3769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[963]$3767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[962]$3765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[961]$3763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[960]$3761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[959]$3759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[958]$3757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[957]$3755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[956]$3753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[955]$3751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[954]$3749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[953]$3747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[952]$3745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[951]$3743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[950]$3741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[949]$3739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[948]$3737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[947]$3735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[946]$3733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[945]$3731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[944]$3729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[943]$3727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[942]$3725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[941]$3723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[940]$3721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[939]$3719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[938]$3717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[937]$3715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[936]$3713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[935]$3711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[934]$3709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[933]$3707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[932]$3705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[931]$3703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[930]$3701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[929]$3699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[928]$3697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[927]$3695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[926]$3693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[925]$3691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[924]$3689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[923]$3687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[922]$3685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[921]$3683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[920]$3681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[919]$3679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[918]$3677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[917]$3675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[916]$3673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[915]$3671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[914]$3669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[913]$3667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[912]$3665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[911]$3663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[910]$3661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[909]$3659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[908]$3657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[907]$3655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[906]$3653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[905]$3651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[904]$3649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[903]$3647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[902]$3645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[901]$3643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[900]$3641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[899]$3639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[898]$3637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[897]$3635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[896]$3633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[895]$3631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[894]$3629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[893]$3627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[892]$3625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[891]$3623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[890]$3621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[889]$3619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[888]$3617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[887]$3615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[886]$3613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[885]$3611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[884]$3609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[883]$3607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[882]$3605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[881]$3603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[880]$3601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[879]$3599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[878]$3597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[877]$3595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[876]$3593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[875]$3591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[874]$3589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[873]$3587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[872]$3585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[871]$3583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[870]$3581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[869]$3579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[868]$3577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[867]$3575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[866]$3573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[865]$3571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[864]$3569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[863]$3567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[862]$3565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[861]$3563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[860]$3561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[859]$3559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[858]$3557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[857]$3555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[856]$3553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[855]$3551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[854]$3549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[853]$3547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[852]$3545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[851]$3543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[850]$3541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[849]$3539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[848]$3537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[847]$3535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[846]$3533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[845]$3531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[844]$3529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[843]$3527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[842]$3525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[841]$3523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[840]$3521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[839]$3519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[838]$3517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[837]$3515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[836]$3513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[835]$3511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[834]$3509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[833]$3507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[832]$3505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[831]$3503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[830]$3501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[829]$3499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[828]$3497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[827]$3495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[826]$3493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[825]$3491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[824]$3489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[823]$3487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[822]$3485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[821]$3483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[820]$3481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[819]$3479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[818]$3477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[817]$3475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[816]$3473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[815]$3471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[814]$3469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[813]$3467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[812]$3465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[811]$3463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[810]$3461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[809]$3459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[808]$3457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[807]$3455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[806]$3453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[805]$3451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[804]$3449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[803]$3447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[802]$3445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[801]$3443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[800]$3441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[799]$3439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[798]$3437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[797]$3435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[796]$3433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[795]$3431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[794]$3429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[793]$3427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[792]$3425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[791]$3423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[790]$3421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[789]$3419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[788]$3417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[787]$3415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[786]$3413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[785]$3411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[784]$3409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[783]$3407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[782]$3405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[781]$3403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[780]$3401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[779]$3399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[778]$3397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[777]$3395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[776]$3393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[775]$3391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[774]$3389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[773]$3387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[772]$3385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[771]$3383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[770]$3381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[769]$3379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[768]$3377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[767]$3375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[766]$3373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[765]$3371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[764]$3369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[763]$3367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[762]$3365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[761]$3363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[760]$3361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[759]$3359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[758]$3357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[757]$3355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[756]$3353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[755]$3351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[754]$3349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[753]$3347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[752]$3345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[751]$3343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[750]$3341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[749]$3339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[748]$3337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[747]$3335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[746]$3333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[745]$3331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[744]$3329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[743]$3327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[742]$3325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[741]$3323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[740]$3321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[739]$3319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[738]$3317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[737]$3315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[736]$3313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[735]$3311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[734]$3309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[733]$3307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[732]$3305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[731]$3303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[730]$3301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[729]$3299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[728]$3297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[727]$3295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[726]$3293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[725]$3291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[724]$3289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[723]$3287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[722]$3285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[721]$3283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[720]$3281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[719]$3279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[718]$3277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[717]$3275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[716]$3273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[715]$3271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[714]$3269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[713]$3267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[712]$3265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[711]$3263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[710]$3261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[709]$3259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[708]$3257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[707]$3255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[706]$3253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[705]$3251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[704]$3249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[703]$3247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[702]$3245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[701]$3243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[700]$3241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[699]$3239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[698]$3237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[697]$3235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[696]$3233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[695]$3231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[694]$3229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[693]$3227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[692]$3225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[691]$3223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[690]$3221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[689]$3219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[688]$3217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[687]$3215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[686]$3213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[685]$3211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[684]$3209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[683]$3207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[682]$3205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[681]$3203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[680]$3201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[679]$3199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[678]$3197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[677]$3195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[676]$3193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[675]$3191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[674]$3189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[673]$3187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[672]$3185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[671]$3183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[670]$3181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[669]$3179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[668]$3177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[667]$3175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[666]$3173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[665]$3171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[664]$3169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[663]$3167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[662]$3165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[661]$3163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[660]$3161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[659]$3159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[658]$3157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[657]$3155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[656]$3153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[655]$3151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[654]$3149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[653]$3147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[652]$3145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[651]$3143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[650]$3141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[649]$3139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[648]$3137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[647]$3135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[646]$3133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[645]$3131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[644]$3129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[643]$3127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[642]$3125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[641]$3123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[640]$3121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[639]$3119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[638]$3117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[637]$3115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[636]$3113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[635]$3111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[634]$3109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[633]$3107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[632]$3105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[631]$3103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[630]$3101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[629]$3099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[628]$3097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[627]$3095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[626]$3093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[625]$3091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[624]$3089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[623]$3087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[622]$3085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[621]$3083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[620]$3081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[619]$3079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[618]$3077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[617]$3075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[616]$3073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[615]$3071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[614]$3069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[613]$3067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[612]$3065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[611]$3063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[610]$3061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[609]$3059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[608]$3057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[607]$3055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[606]$3053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[605]$3051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[604]$3049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[603]$3047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[602]$3045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[601]$3043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[600]$3041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[599]$3039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[598]$3037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[597]$3035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[596]$3033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[595]$3031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[594]$3029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[593]$3027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[592]$3025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[591]$3023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[590]$3021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[589]$3019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[588]$3017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[587]$3015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[586]$3013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[585]$3011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[584]$3009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[583]$3007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[582]$3005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[581]$3003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[580]$3001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[579]$2999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[578]$2997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[577]$2995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[576]$2993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[575]$2991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[574]$2989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[573]$2987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[572]$2985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[571]$2983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[570]$2981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[569]$2979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[568]$2977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[567]$2975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[566]$2973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[565]$2971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[564]$2969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[563]$2967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[562]$2965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[561]$2963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[560]$2961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[559]$2959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[558]$2957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[557]$2955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[556]$2953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[555]$2951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[554]$2949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[553]$2947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[552]$2945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[551]$2943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[550]$2941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[549]$2939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[548]$2937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[547]$2935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[546]$2933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[545]$2931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[544]$2929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[543]$2927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[542]$2925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[541]$2923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[540]$2921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[539]$2919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[538]$2917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[537]$2915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[536]$2913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[535]$2911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[534]$2909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[533]$2907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[532]$2905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[531]$2903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[530]$2901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[529]$2899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[528]$2897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[527]$2895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[526]$2893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[525]$2891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[524]$2889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[523]$2887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[522]$2885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[521]$2883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[520]$2881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[519]$2879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[518]$2877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[517]$2875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[516]$2873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[515]$2871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[514]$2869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[513]$2867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[512]$2865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[511]$2863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[510]$2861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[509]$2859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[508]$2857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[507]$2855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[506]$2853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[505]$2851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[504]$2849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[503]$2847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[502]$2845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[501]$2843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[500]$2841 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[499]$2839 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[498]$2837 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[497]$2835 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[496]$2833 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[495]$2831 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[494]$2829 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[493]$2827 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[492]$2825 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[491]$2823 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[490]$2821 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[489]$2819 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[488]$2817 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[487]$2815 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[486]$2813 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[485]$2811 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[484]$2809 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[483]$2807 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[482]$2805 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[481]$2803 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[480]$2801 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[479]$2799 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[478]$2797 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[477]$2795 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[476]$2793 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[475]$2791 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[474]$2789 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[473]$2787 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[472]$2785 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[471]$2783 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[470]$2781 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[469]$2779 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[468]$2777 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[467]$2775 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[466]$2773 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[465]$2771 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[464]$2769 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[463]$2767 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[462]$2765 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[461]$2763 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[460]$2761 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[459]$2759 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[458]$2757 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[457]$2755 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[456]$2753 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[455]$2751 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[454]$2749 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[453]$2747 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[452]$2745 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[451]$2743 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[450]$2741 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[449]$2739 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[448]$2737 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[447]$2735 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[446]$2733 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[445]$2731 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[444]$2729 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[443]$2727 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[442]$2725 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[441]$2723 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[440]$2721 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[439]$2719 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[438]$2717 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[437]$2715 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[436]$2713 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[435]$2711 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[434]$2709 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[433]$2707 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[432]$2705 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[431]$2703 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[430]$2701 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[429]$2699 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[428]$2697 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[427]$2695 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[426]$2693 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[425]$2691 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[424]$2689 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[423]$2687 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[422]$2685 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[421]$2683 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[420]$2681 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[419]$2679 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[418]$2677 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[417]$2675 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[416]$2673 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[415]$2671 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[414]$2669 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[413]$2667 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[412]$2665 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[411]$2663 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[410]$2661 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[409]$2659 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[408]$2657 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[407]$2655 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[406]$2653 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[405]$2651 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[404]$2649 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[403]$2647 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[402]$2645 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[401]$2643 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[400]$2641 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[399]$2639 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[398]$2637 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[397]$2635 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[396]$2633 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[395]$2631 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[394]$2629 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[393]$2627 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[392]$2625 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[391]$2623 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[390]$2621 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[389]$2619 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[388]$2617 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[387]$2615 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[386]$2613 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[385]$2611 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[384]$2609 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[383]$2607 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[382]$2605 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[381]$2603 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[380]$2601 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[379]$2599 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[378]$2597 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[377]$2595 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[376]$2593 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[375]$2591 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[374]$2589 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[373]$2587 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[372]$2585 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[371]$2583 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[370]$2581 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[369]$2579 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[368]$2577 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[367]$2575 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[366]$2573 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[365]$2571 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[364]$2569 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[363]$2567 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[362]$2565 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[361]$2563 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[360]$2561 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[359]$2559 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[358]$2557 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[357]$2555 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[356]$2553 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[355]$2551 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[354]$2549 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[353]$2547 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[352]$2545 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[351]$2543 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[350]$2541 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[349]$2539 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[348]$2537 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[347]$2535 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[346]$2533 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[345]$2531 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[344]$2529 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[343]$2527 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[342]$2525 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[341]$2523 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[340]$2521 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[339]$2519 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[338]$2517 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[337]$2515 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[336]$2513 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[335]$2511 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[334]$2509 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[333]$2507 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[332]$2505 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[331]$2503 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[330]$2501 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[329]$2499 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[328]$2497 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[327]$2495 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[326]$2493 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[325]$2491 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[324]$2489 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[323]$2487 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[322]$2485 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[321]$2483 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[320]$2481 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[319]$2479 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[318]$2477 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[317]$2475 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[316]$2473 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[315]$2471 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[314]$2469 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[313]$2467 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[312]$2465 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[311]$2463 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[310]$2461 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[309]$2459 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[308]$2457 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[307]$2455 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[306]$2453 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[305]$2451 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[304]$2449 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[303]$2447 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[302]$2445 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[301]$2443 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[300]$2441 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[299]$2439 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[298]$2437 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[297]$2435 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[296]$2433 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[295]$2431 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[294]$2429 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[293]$2427 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[292]$2425 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[291]$2423 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[290]$2421 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[289]$2419 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[288]$2417 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[287]$2415 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[286]$2413 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[285]$2411 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[284]$2409 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[283]$2407 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[282]$2405 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[281]$2403 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[280]$2401 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[279]$2399 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[278]$2397 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[277]$2395 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[276]$2393 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[275]$2391 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[274]$2389 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[273]$2387 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[272]$2385 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[271]$2383 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[270]$2381 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[269]$2379 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[268]$2377 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[267]$2375 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[266]$2373 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[265]$2371 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[264]$2369 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[263]$2367 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[262]$2365 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[261]$2363 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[260]$2361 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[259]$2359 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[258]$2357 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[257]$2355 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[256]$2353 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[255]$2351 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[254]$2349 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[253]$2347 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[252]$2345 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[251]$2343 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[250]$2341 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[249]$2339 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[248]$2337 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[247]$2335 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[246]$2333 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[245]$2331 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[244]$2329 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[243]$2327 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[242]$2325 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[241]$2323 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[240]$2321 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[239]$2319 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[238]$2317 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[237]$2315 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[236]$2313 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[235]$2311 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[234]$2309 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[233]$2307 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[232]$2305 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[231]$2303 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[230]$2301 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[229]$2299 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[228]$2297 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[227]$2295 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[226]$2293 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[225]$2291 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[224]$2289 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[223]$2287 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[222]$2285 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[221]$2283 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[220]$2281 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[219]$2279 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[218]$2277 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[217]$2275 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[216]$2273 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[215]$2271 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[214]$2269 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[213]$2267 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[212]$2265 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[211]$2263 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[210]$2261 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[209]$2259 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[208]$2257 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[207]$2255 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[206]$2253 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[205]$2251 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[204]$2249 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[203]$2247 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[202]$2245 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[201]$2243 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[200]$2241 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[199]$2239 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[198]$2237 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[197]$2235 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[196]$2233 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[195]$2231 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[194]$2229 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[193]$2227 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[192]$2225 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[191]$2223 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[190]$2221 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[189]$2219 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[188]$2217 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[187]$2215 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[186]$2213 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[185]$2211 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[184]$2209 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[183]$2207 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[182]$2205 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[181]$2203 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[180]$2201 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[179]$2199 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[178]$2197 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[177]$2195 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[176]$2193 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[175]$2191 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[174]$2189 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[173]$2187 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[172]$2185 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[171]$2183 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[170]$2181 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[169]$2179 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[168]$2177 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[167]$2175 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[166]$2173 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[165]$2171 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[164]$2169 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[163]$2167 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[162]$2165 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[161]$2163 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[160]$2161 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[159]$2159 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[158]$2157 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[157]$2155 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[156]$2153 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[155]$2151 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[154]$2149 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[153]$2147 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[152]$2145 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[151]$2143 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[150]$2141 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[149]$2139 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[148]$2137 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[147]$2135 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[146]$2133 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[145]$2131 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[144]$2129 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[143]$2127 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[142]$2125 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[141]$2123 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[140]$2121 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[139]$2119 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[138]$2117 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[137]$2115 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[136]$2113 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[135]$2111 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[134]$2109 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[133]$2107 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[132]$2105 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[131]$2103 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[130]$2101 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[129]$2099 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[128]$2097 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[127]$2095 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[126]$2093 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[125]$2091 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[124]$2089 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[123]$2087 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[122]$2085 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[121]$2083 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[120]$2081 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[119]$2079 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[118]$2077 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[117]$2075 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[116]$2073 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[115]$2071 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[114]$2069 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[113]$2067 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[112]$2065 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[111]$2063 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[110]$2061 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[109]$2059 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[108]$2057 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[107]$2055 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[106]$2053 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[105]$2051 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[104]$2049 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[103]$2047 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[102]$2045 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[101]$2043 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[100]$2041 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[99]$2039 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[98]$2037 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[97]$2035 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[96]$2033 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[95]$2031 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[94]$2029 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[93]$2027 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[92]$2025 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[91]$2023 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[90]$2021 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[89]$2019 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[88]$2017 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[87]$2015 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[86]$2013 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[85]$2011 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[84]$2009 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[83]$2007 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[82]$2005 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[81]$2003 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[80]$2001 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[79]$1999 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[78]$1997 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[77]$1995 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[76]$1993 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[75]$1991 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[74]$1989 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[73]$1987 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[72]$1985 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[71]$1983 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[70]$1981 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[69]$1979 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[68]$1977 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[67]$1975 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[66]$1973 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[65]$1971 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[64]$1969 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[63]$1967 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[62]$1965 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[61]$1963 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[60]$1961 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[59]$1959 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[58]$1957 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[57]$1955 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[56]$1953 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[55]$1951 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[54]$1949 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[53]$1947 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[52]$1945 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[51]$1943 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[50]$1941 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[49]$1939 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[48]$1937 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[47]$1935 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[46]$1933 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[45]$1931 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[44]$1929 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[43]$1927 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[42]$1925 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[41]$1923 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[40]$1921 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[39]$1919 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[38]$1917 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[37]$1915 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[36]$1913 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[35]$1911 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[34]$1909 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[33]$1907 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[32]$1905 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[31]$1903 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[30]$1901 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[29]$1899 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[28]$1897 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[27]$1895 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[26]$1893 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[25]$1891 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[24]$1889 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[23]$1887 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[22]$1885 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[21]$1883 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[20]$1881 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[19]$1879 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[18]$1877 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[17]$1875 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[16]$1873 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[15]$1871 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[14]$1869 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[13]$1867 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[12]$1865 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[11]$1863 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[10]$1861 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[9]$1859 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[8]$1857 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[7]$1855 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[6]$1853 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[5]$1851 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[4]$1849 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[3]$1847 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[2]$1845 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[1]$1843 ($dff) from module top.
Removing $memory\inst_mem.instruction_memory[0]$1841 ($dff) from module top.
Replaced 4096 DFF cells.

25.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 15 unused cells and 8211 unused wires.
<suppressed ~16 debug messages>

25.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3915 debug messages>

25.29.9. Rerunning OPT passes. (Maybe there is more to do..)

25.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~39 debug messages>

25.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][66]$16372:
      Old ports: A=4687763, B=16189235, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [5] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [7] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][19]$16231:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][30]$16264:
      Old ports: A=32'10111100100001111100011010000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [7:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][14]$16216:
      Old ports: A=285212783, B=32'11111110000001000010011000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [8:3] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][39]$16291:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][38]$16288:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][73]$16393:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][88]$16438:
      Old ports: A=38209299, B=32'11111110110101110010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 6'011100 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][53]$16333:
      Old ports: A=1149314051, B=1157693715, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [31:11] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [9:5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [10] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [10] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][32]$16270:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][0]$16174:
      Old ports: A=19, B=4407, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [31:3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [1:0] } = { 19'0000000000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][8]$16198:
      Old ports: A=1113589651, B=32'11111110111101000010001000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][70]$16384:
      Old ports: A=1509139, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [6:0] } = { 14'00000000000101 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [7] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][89]$16441:
      Old ports: A=32'11111010111101110110100011100011, B=32'11110001100111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] 6'000110 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][36]$16282:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][37]$16285:
      Old ports: A=16189363, B=32'10111100100001111100011100000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] 6'000111 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][2]$16180:
      Old ports: A=32'10111011000000010000000100010011, B=1141974563, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][12]$16210:
      Old ports: A=499747, B=32'11111110010001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][33]$16273:
      Old ports: A=1542035, B=15124275, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] 12'000111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][51]$16327:
      Old ports: A=15179811, B=1939, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [3:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][55]$16339:
      Old ports: A=3667859, B=12912819, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [4:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][84]$16426:
      Old ports: A=32'11111111110001011010011010000011, B=5710371, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][17]$16225:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][62]$16360:
      Old ports: A=436227, B=4687763, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [10:5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [3:0] } = { 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][71]$16387:
      Old ports: A=32'11111110111101110000111110100011, B=32'11111111000101110110100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [6] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [5:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [6] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][80]$16414:
      Old ports: A=8761219, B=12955395, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [6:0] } = 30'000000001000101101011110000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][34]$16276:
      Old ports: A=267876115, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8:7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [6:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][27]$16255:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][64]$16366:
      Old ports: A=32'11111110110001111110100011100011, B=32'11111111111101100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][52]$16330:
      Old ports: A=492819, B=1153507459, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [3:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][63]$16363:
      Old ports: A=4621971, B=32'11111111000001111010111000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [4] 5'00011 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][47]$16315:
      Old ports: A=32'11111111111101111000011110010011, B=32'11111110111101000010010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] 6'111101 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][7]$16195:
      Old ports: A=460051, B=394264815, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][6]$16192:
      Old ports: A=427539, B=492947, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [6:0] } = { 15'000000000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [7] 6'100001 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][72]$16390:
      Old ports: A=32871, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][78]$16408:
      Old ports: A=32'11111100000001111001101011100011, B=32'11110110010111111111000001101111, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [1:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [7] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][61]$16357:
      Old ports: A=362131, B=460691, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [7:0] } = { 14'00000000000001 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [8] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][22]$16240:
      Old ports: A=32'10111100100001111100011100000011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [13:8] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [6:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 12'001110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][42]$16300:
      Old ports: A=32'11111111000001000000011010010011, B=16156595, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 6'000011 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][67]$16375:
      Old ports: A=16090547, B=18311267, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [31:7] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [3:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][21]$16237:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][48]$16318:
      Old ports: A=32'11111110100001000010011110000011, B=32'11101110111100000100100011100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [4:0] } = { 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] 5'11101 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][44]$16306:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][28]$16258:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [31:14] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [12:5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][29]$16261:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][5]$16189:
      Old ports: A=493459, B=1113589395, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [20:9] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [7:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [21] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][35]$16279:
      Old ports: A=16156595, B=32'10111100111001111000010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [15:5] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] 9'011100001 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][9]$16201:
      Old ports: A=10167, B=32'11111110111101000010000000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] 8'00000100 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][24]$16246:
      Old ports: A=16156595, B=32'10111100100001111100011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [31:15] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [13:5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] 9'100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][57]$16345:
      Old ports: A=80215651, B=3504019, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][79]$16411:
      Old ports: A=370307, B=4563587, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [21:11] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [9:0] } = 30'000000000000101101001010000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][16]$16222:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][46]$16312:
      Old ports: A=32'11110000111101110100011011100011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [4:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] 5'00111 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][10]$16204:
      Old ports: A=32'11111110000001000010011110000011, B=267388691, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][82]$16420:
      Old ports: A=25535235, B=29730819, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [31:12] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [7:0] } = { 9'000000011 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [11] 11'00010110100 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [8] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][1]$16177:
      Old ports: A=1073807635, B=4194415, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][59]$16351:
      Old ports: A=32'11111111110010001111011000010011, B=32'11111110000001100000011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [6:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][76]$16402:
      Old ports: A=1509139, B=3635091, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217
      New ports: A=1'0, B=1'1, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [6:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7] 6'101110 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][13]$16213:
      Old ports: A=32'11111111111101111000011110010011, B=32'11111110111101000010010000100011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] 6'111101 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][75]$16399:
      Old ports: A=32'11111000000001111000000011100011, B=378499, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [31:10] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] 9'000000001 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [9] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][68]$16378:
      Old ports: A=32871, B=329491, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [1:0] } = { 13'0000000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][49]$16321:
      Old ports: A=32'11111110000001000010011110000011, B=501635, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [15] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [24:16] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [14:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][85]$16429:
      Old ports: A=32973859, B=31925795, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [8:0] } = 30'000000011110111001001000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][86]$16432:
      Old ports: A=30877731, B=29829667, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [19:10] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [8:0] } = 30'000000011100111001010000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][87]$16435:
      Old ports: A=6761507, B=17247779, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [20:10] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [8:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [21] 20'00111001011000100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][18]$16228:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][3]$16183:
      Old ports: A=1149314083, B=1157694483, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [3:0] } = { 7'0100010 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [5] 9'000000100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][58]$16348:
      Old ports: A=329491, B=101161059, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] 7'0000001 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][26]$16252:
      Old ports: A=32'11111110110001000010011110000011, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] 8'00010000 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][69]$16381:
      Old ports: A=32'11111111000101010111110011100011, B=378755, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [31:9] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][23]$16243:
      Old ports: A=1542035, B=32'11111111000001000000011010010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [23:9] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [7:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][20]$16234:
      Old ports: A=182976099, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] 4'1011 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][43]$16303:
      Old ports: A=32'10111100111001111000010000100011, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [4:0] } = { 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][81]$16417:
      Old ports: A=17149571, B=21343747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [6:0] } = 30'000000010000101101011100000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][83]$16423:
      Old ports: A=38110611, B=14098467, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][50]$16324:
      Old ports: A=32'11111111111101111100011100010011, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [3:0] } = { 7'1111111 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][15]$16219:
      Old ports: A=251658351, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][56]$16342:
      Old ports: A=101159523, B=3147667, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][65]$16369:
      Old ports: A=1088915379, B=32'11111111110001111111011110010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [5] 6'001111 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] 11'01111010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][25]$16249:
      Old ports: A=16205747, B=267908883, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [31:13] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [11:6] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [4:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] 8'11110111 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][60]$16354:
      Old ports: A=150432867, B=46627939, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [20] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [12] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [19:13] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [11:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [12] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [20] 19'0111011110001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][45]$16309:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [21:8] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][77]$16405:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][40]$16294:
      Old ports: A=32'10111100100001111100011110000011, B=16205747, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [14:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] 13'0111100011110 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][54]$16336:
      Old ports: A=32871, B=10864563, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [31:5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [3] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [1:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][11]$16207:
      Old ports: A=15179811, B=32'11111110000001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [6] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] 4'0100 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][41]$16297:
      Old ports: A=267908883, B=32'11111110110001000010011110000011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [31:8] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] 10'0111000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][31]$16267:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149
      New ports: A=2'10, B=2'01, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [23:6] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] 8'00000111 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][74]$16396:
      Old ports: A=32'11111110110101110000111110100011, B=1410451, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214
      New ports: A=2'10, B=2'01, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5:4]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [31:6] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 4'0101 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [4] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][11][4]$16186:
      Old ports: A=6071, B=32'10111011100001000000011100010011, Y=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109
      New ports: A=2'01, B=2'10, Y={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [31:19] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [17:3] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] 9'000000000 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [2] 4'0111 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [2] 4'1011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][13]$13141:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142, B=$memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$a$13142 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][13]$b$13143 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][5]$13117:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118, B=$memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$a$13118 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][5]$b$13119 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [20:14] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [5] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][35]$13207:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208, B=$memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$a$13208 [7] 3'001 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][35]$b$13209 [6] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [20:18] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [21] 4'1011 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$13171:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172, B=$memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$a$13172 [5] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][23]$b$13173 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [24:21] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [3:0] } = { 4'1111 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [6] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$13225:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226, B=$memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [11] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$a$13226 [8] 2'00 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][41]$b$13227 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][27]$13183:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184, B=$memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$a$13184 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][27]$b$13185 [5] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [22:16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [1:0] } = { 8'00000000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][40]$13222:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223, B=$memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$a$13223 [7] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][40]$b$13224 [7] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [8:7] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [21:9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [6:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [8] 20'00010110101110000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][38]$13216:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217, B=$memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$a$13217 [7] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][38]$b$13218 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$13129:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130, B=$memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$a$13130 [8] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][9]$b$13131 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [13:9] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [8] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$13159:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160, B=$memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$a$13160 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][19]$b$13161 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [15] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [15] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][34]$13204:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205, B=$memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$a$13205 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][34]$b$13206 [5] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [14:12] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][10]$13132:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133, B=$memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] 5'10101 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$b$13134 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][18]$13156:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157, B=$memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$a$13157 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] 4'0011 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][18]$b$13158 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][32]$13198:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199, B=$memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$a$13199 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][32]$b$13200 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25] 5'11011 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][37]$13213:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214, B=$memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$a$13214 [5:4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][37]$b$13215 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][26]$13180:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181, B=$memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$a$13181 [4] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [10] $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][26]$b$13182 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [23:16] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [3:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [26] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [15] 5'10000 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][36]$13210:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211, B=$memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621
      New ports: A={ 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$a$13211 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][36]$b$13212 [7] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [1:0] } = { 10'0000000000 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][15]$13147:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148, B=$memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$a$13148 [8] 3'100 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][15]$b$13149 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [14] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][21]$13165:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166, B=$memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$a$13166 [5] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][21]$b$13167 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5] 4'0001 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][11]$13135:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136, B=$memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 3'010 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$a$13136 [7] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [24] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][11]$b$13137 [8] 2'11 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [13] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [15] 10'0011000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][42]$13228:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229, B=$memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][42]$a$13229 [5] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][42]$b$13230 [9] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [19:11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [10] 3'101 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] 11'01000000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][29]$13189:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190, B=$memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$a$13190 [5:4] }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][29]$b$13191 [7] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [18:16] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [24:19] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][17]$13153:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154, B=$memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$a$13154 [8:7] 2'01 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][17]$b$13155 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [29] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [23:18] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [8] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][33]$13201:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202, B=$memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$a$13202 [5] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][33]$b$13203 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [7:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [20:18] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [16:10] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [3:0] } = { 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [5] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][16]$13150:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151, B=$memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$a$13151 [7] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][16]$b$13152 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [15] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][1]$13105:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106, B=$memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][1]$a$13106 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][1]$b$13107 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [31:24] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [22:11] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [4] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [9] 6'000100 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][25]$13177:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178, B=$memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$a$13178 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][25]$b$13179 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [24:19] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15:14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][20]$13162:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163, B=$memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [15] 4'1001 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$a$13163 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][20]$b$13164 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [15:12] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [29] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [14] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$13174:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175, B=$memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$a$13175 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][24]$b$13176 [15] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [22:16] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][28]$13186:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187, B=$memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][28]$a$13187 [5:4] }, B={ 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][28]$b$13188 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [13:10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [24:14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [9:6] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [3:0] } = { 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$13120:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121, B=$memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$a$13121 [5] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][6]$b$13122 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][39]$13219:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220, B=$memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$a$13220 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [22] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][39]$b$13221 [10] 3'100 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [21:14] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$13126:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127, B=$memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$a$13127 [5] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][8]$b$13128 [7] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [14] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][12]$13138:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139, B=$memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [14] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$a$13139 [4] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [12] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][12]$b$13140 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [25:16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [11:8] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [4] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$13108:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109, B=$memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [18] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$a$13109 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][2]$b$13110 [8] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [14:9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [6:3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [21] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [15] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [2] 4'0110 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][43]$13231:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232, B=$memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631
      New ports: A={ 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$a$13232 [9] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [21] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][43]$b$13233 [9] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [10:9] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [19:11] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [8:0] } = 25'0000000011100101000100011
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$13114:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115, B=$memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$a$13115 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [18] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][4]$b$13116 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [17:10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [8:6] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][31]$13195:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196, B=$memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [11] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$a$13196 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][31]$b$13197 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [15:12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [4] 7'0001110 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$13111:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112, B=$memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$a$13112 [7] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][3]$b$13113 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [31:16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [14:10] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [1:0] } = { 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [8] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][14]$13144:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145, B=$memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [13] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$a$13145 [4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [24] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] $memory\inst_mem.instruction_memory$rdmux[0][10][14]$b$13146 [5] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [16:15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [21:17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [16] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [16] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][44]$13234:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235, B=$memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5] 3'100 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$a$13235 [5:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [7] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][44]$b$13236 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [3] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] 3'111 $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][0]$13102:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103, B=$memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$a$13103 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [31:17] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [7:5] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [16] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [3] 12'000000000000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][22]$13168:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169, B=$memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [4] $memory\inst_mem.instruction_memory$rdmux[0][10][22]$a$13169 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [22] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][22]$b$13170 [7] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [31:23] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [19:14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [4] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$13123:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124, B=$memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [9] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$a$13124 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [7] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] $memory\inst_mem.instruction_memory$rdmux[0][10][7]$b$13125 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [24:10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [4:3] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][30]$13192:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193, B=$memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [20] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$a$13193 [12] 3'010 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [8] $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][30]$b$13194 [8] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [31:21] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [3:0] } = { 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [20] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] 4'0011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][17]$11617:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618, B=$memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [9:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [31:22] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][2]$11572:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573, B=$memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [18] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$b$11574 [5:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][15]$11611:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612, B=$memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$a$11612 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5:4] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [16] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [9:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][15]$b$11613 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [6:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][16]$11614:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615, B=$memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [25:24] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [21:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$a$11615 [6:4] }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [7:6] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][16]$b$11616 [7:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [7:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][3]$11575:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576, B=$memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][1]$11569:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570, B=$memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [2] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [8:7] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [2] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [4:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [21] 5'00000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][13]$11605:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606, B=$memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [15] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [13] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [10] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$a$11606 [4] 1'0 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][13]$b$11607 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [24:22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [13:7] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [21:19] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [1:0] } = { 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [26] 4'0000 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][21]$11629:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630, B=$memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [21:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$a$11630 [5] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [24:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [10:9] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [11:9] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [19:12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [4:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] 10'0100000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][11]$11599:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600, B=$memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$a$11600 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [8:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [12:10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [25] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [6] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][18]$11620:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621, B=$memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$a$11621 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [15:14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [11:8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][18]$b$11622 [6:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [17:14] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [12:4] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [26:18] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [12] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][14]$11608:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609, B=$memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [13:10] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [18:16] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$b$11610 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [13:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [31:28] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][12]$11602:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603, B=$memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [5] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][12]$b$11604 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [27:26] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [20:19] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [8] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][19]$11623:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624, B=$memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [9] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$a$11624 [5:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][19]$b$11625 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [17] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [31:26] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [2] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][20]$11626:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627, B=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [22] 5'11111 $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [8:7] 2'00 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [24:22] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [31:25] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [21:16] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [3:0] } = { 6'000000 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [5] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][4]$11578:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579, B=$memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [14:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [14] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [5] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][22]$11632:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][9][22]$a$11633 [2] 1'1 }, B=10'0000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [0] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][5]$11581:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582, B=$memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$a$11582 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [15:13] $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [8:7] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][5]$b$11583 [4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][10]$11596:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597, B=$memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [13:12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [15:12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$a$11597 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][10]$b$11598 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][6]$11584:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585, B=$memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [4] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [12] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$b$11586 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][7]$11587:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588, B=$memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [26:24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [14:13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [19:17] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][8]$11590:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591, B=$memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [16:13] 3'011 $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [12] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$b$11592 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [29] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][0]$11566:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567, B=$memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [16] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [12] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [2] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$a$11567 [4:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [23] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [5] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][9][0]$b$11568 [5:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [10:8] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [31] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [22:17] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [15:14] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [7:6] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [9] 7'0000000 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][9][9]$11593:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594, B=$memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595, Y=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [14:13] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$a$11594 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [16:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [8] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [5] 11'01001100011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][11]$10831:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][11]$a$10832 [0] }, B=10'0000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [22] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [21:12] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [10] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [8] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [22] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [6:5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][1]$10801:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802, B=$memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [26:23] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [5:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][1]$a$10802 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [25:22] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [10:9] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][1]$b$10803 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [17:16] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [12:11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [15] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][2]$10804:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805, B=$memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [8:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][2]$a$10805 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [16:13] $memory\inst_mem.instruction_memory$rdmux[0][8][2]$b$10806 [8:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [8:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [29:28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [21] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [12:9] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [5] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][6]$10816:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817, B=$memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [14] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [18] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [15:13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$a$10817 [8:4] 1'0 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [26] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [24:22] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [13:7] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [5:4] $memory\inst_mem.instruction_memory$rdmux[0][8][6]$b$10818 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [25] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][5]$10813:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814, B=$memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$a$10814 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][5]$b$10815 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [26] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][7]$10819:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820, B=$memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [27:25] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [19] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [20:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [13:7] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$a$10820 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [25:24] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [22] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [12:8] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][7]$b$10821 [6:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [20:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [21] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [20] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][3]$10807:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808, B=$memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$a$10808 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [16:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][3]$b$10809 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][4]$10810:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811, B=$memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [28] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$a$10811 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [26:22] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [20] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [17:13] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][8][4]$b$10812 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [26] 9'010100011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][8]$10822:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823, B=$memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [25:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [17:15] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [6] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [9] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$a$10823 [7:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [21:20] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [16] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [17:4] $memory\inst_mem.instruction_memory$rdmux[0][8][8]$b$10824 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [29:26] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][0]$10798:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799, B=$memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [30] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [10] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [25:23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [3] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [9] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [16] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [10:8] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$a$10799 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [3] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [23] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [21] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [9:7] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][0]$b$10800 [4:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [31] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [29] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [19] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [27] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][9]$10825:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826, B=$memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [27] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [8] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [17:14] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [12] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [12:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$a$10826 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [11] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [25] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [17] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [15:4] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [2] $memory\inst_mem.instruction_memory$rdmux[0][8][9]$b$10827 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [28:25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [17:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [24] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [28] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [3] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [16] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][8][10]$10828:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829, B=$memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830, Y=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [4] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [24:22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [5] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [15] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [13] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$a$10829 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [11:9] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [7] $memory\inst_mem.instruction_memory$rdmux[0][8][10]$b$10830 [5] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [11:7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [5:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [31:27] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [19:16] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [14] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [12] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [6] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [5] 8'10000011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][0]$10414:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415, B=$memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [27] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$a$10415 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [30:28] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [18] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [13] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][7][0]$b$10416 [5:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [18:15] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [13:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [5:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [19] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [11] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [29] 3'000 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][5]$10429:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430, B=$memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [15] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [13] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [11:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][5]$a$10430 [5:4] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [22] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [22] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [7] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [11] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [9] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [7:4] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [2] $memory\inst_mem.instruction_memory$rdmux[0][7][5]$b$10431 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [31:29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [16] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [14] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [12] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][2]$10420:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421, B=$memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][2]$a$10421 [5:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][2]$b$10422 [9:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [27] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [26] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][1]$10417:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418, B=$memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [27:22] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [5] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [17:13] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$a$10418 [8:4] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [26] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [26:20] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [9:7] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][1]$b$10419 [5:4] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [9:4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [19:18] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [11:10] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [3:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [28] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][4]$10426:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427, B=$memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [30] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [25:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [18:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$a$10427 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [28:25] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [23:20] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [16] $memory\inst_mem.instruction_memory$rdmux[0][7][4]$b$10428 [17:2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [29] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [19] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][7][3]$10423:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424, B=$memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425, Y=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [26:25] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [25] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [26:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [18:4] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$a$10424 [2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [28:22] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [20] $memory\inst_mem.instruction_memory$rdmux[0][7][3]$b$10425 [20:4] 1'0 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [31] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [29] 3'011 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][1]$10225:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226, B=$memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [26] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [26:20] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [17:12] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][6][1]$a$10226 [9:4] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][6][1]$b$10227 [2] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [30:4] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][0]$10222:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223, B=$memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [18:15] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [13:12] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [10:7] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [3] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$a$10223 [5:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [28:20] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [17:12] $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [6] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][6][0]$b$10224 [9:4] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [30:20] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [18:2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [19] $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][6][2]$10228:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229, B=$memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230, Y=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [30] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$a$10229 [18:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [28] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [17] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [15] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [6] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [13] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [11:4] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [2] $memory\inst_mem.instruction_memory$rdmux[0][6][2]$b$10230 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [18:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [31] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [29] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [19] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [28] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [3] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][0]$10126:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127, B=$memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [30:20] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$a$10127 [18:2] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [30:4] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][5][0]$b$10128 [2] }, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079 [30:2]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079 [1:0] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079 [29] 2'11 }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][5][1]$10129:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [30] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [18:2] $memory\inst_mem.instruction_memory$rdmux[0][5][1]$a$10130 [0] }, B=28'0000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [18:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [31] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [29] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [19] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][4][0]$10078:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079, B=$memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080, Y=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$a$10079 [30:2] 1'1 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [30] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [28] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [28:20] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [3] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [18:2] $memory\inst_mem.instruction_memory$rdmux[0][4][0]$b$10080 [0] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [31] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [29] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][3][0]$10054:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][3][0]$a$10055 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [31] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [29] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][2][0]$10042:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043, B=0, Y=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][2][0]$a$10043 [0] }, B=30'000000000000000000000000000000, Y={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [31] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [29] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][1][0]$10036:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][1][0]$a$10037 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [0] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [31] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [1] } = { $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [29] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][0][0]$10033:
      Old ports: A=$memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\processor.inst_mux.input0
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [30:2] $memory\inst_mem.instruction_memory$rdmux[0][0][0]$a$10034 [0] }, B=30'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \processor.inst_mux.input0 [30:2] \processor.inst_mux.input0 [0] }
      New connections: { \processor.inst_mux.input0 [31] \processor.inst_mux.input0 [1] } = { \processor.inst_mux.input0 [29] \processor.inst_mux.input0 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.inst_mux.$ternary$verilog/mux2to1.v:50$284:
      Old ports: A=\processor.inst_mux.input0, B=0, Y=\processor.inst_mux.out
      New ports: A={ \processor.inst_mux.input0 [30:2] \processor.inst_mux.input0 [0] }, B=30'000000000000000000000000000000, Y={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] }
      New connections: { \processor.inst_mux.out [31] \processor.inst_mux.out [1] } = { \processor.inst_mux.out [29] \processor.inst_mux.out [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $techmap\processor.if_id_reg.$procmux$328:
      Old ports: A={ \processor.inst_mux.out \processor.PC.outAddr }, B=64'0000000000000000000000000000000000000000000000000000000000000000, Y=$techmap\processor.if_id_reg.$0\data_out[63:0]
      New ports: A={ \processor.inst_mux.out [30:2] \processor.inst_mux.out [0] \processor.PC.outAddr }, B=62'00000000000000000000000000000000000000000000000000000000000000, Y={ $techmap\processor.if_id_reg.$0\data_out[63:0] [62:34] $techmap\processor.if_id_reg.$0\data_out[63:0] [32:0] }
      New connections: { $techmap\processor.if_id_reg.$0\data_out[63:0] [63] $techmap\processor.if_id_reg.$0\data_out[63:0] [33] } = { $techmap\processor.if_id_reg.$0\data_out[63:0] [61] $techmap\processor.if_id_reg.$0\data_out[63:0] [32] }
  Optimizing cells in module \top.
Performed a total of 188 changes.

25.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~264 debug messages>
Removed a total of 88 cells.

25.29.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 4002 unused wires.
<suppressed ~3 debug messages>

25.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~28 debug messages>

25.29.16. Rerunning OPT passes. (Maybe there is more to do..)

25.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~42 debug messages>

25.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][12]$13138:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [22] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [22] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][6]$a$11585 [5] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][14]$13144:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$a$11588 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][15]$13147:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 3'100 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [4] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 3'100 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 3'001 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [4] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][7]$b$11589 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][16]$13150:
      Old ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [23:22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [4] }
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][8]$a$11591 [16] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][19]$13159:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][9]$b$11595 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][23]$13171:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [24] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 }, B={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [27] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [8] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [24] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][11]$b$11601 [13] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][24]$13174:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [28] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [22] }
      New ports: A={ 3'110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [22] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][12]$a$11603 [28] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][28]$13186:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [21] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ 3'011 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [10] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [26] $memory\inst_mem.instruction_memory$rdmux[0][9][14]$a$11609 [21] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][2]$13108:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [25] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [12] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [18:17] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [8:7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [12] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$a$11570 [25] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][34]$13204:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [6] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [2] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 4'1100 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [4] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$a$11618 [6] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][35]$13207:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 3'001 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [4] }
      New ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 3'001 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'10 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'10 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [4] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][17]$b$11619 [9] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][3]$13111:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [7] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [28] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'10 }, B={ 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [18] $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [28] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][1]$b$11571 [7] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][40]$13222:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [7] }
      New ports: A=2'01, B=2'10, Y=$memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [24:23]
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$a$11627 [7] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][41]$13225:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'00 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [9:8] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [25] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'00 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [24] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [11] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [25] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][20]$b$11628 [8] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][43]$13231:
      Old ports: A={ 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [10:9] }
      New ports: A={ 4'1110 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] 2'01 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [24:20] $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [10] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][21]$b$11631 [9] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][4]$13114:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [10] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [2] }
      New ports: A={ 2'11 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [2] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][2]$a$11573 [10] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][6]$13120:
      Old ports: A={ 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [24] }
      New ports: A={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [9] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [24] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][3]$a$11576 [17] = $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][7]$13123:
      Old ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [28:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [5] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [24] }
      New ports: A={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [28:27] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [5] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][3]$b$11577 [24] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][8]$13126:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [22:21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 1'1 }, B={ 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [30] $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22] 2'00 }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [24:23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [15] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [13] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [21] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [4] }
      New connections: $memory\inst_mem.instruction_memory$rdmux[0][9][4]$a$11579 [22] = $memory\inst_mem.instruction_memory$rdmux[0][10][0]$b$13104 [22]
    Consolidated identical input bits for $mux cell $memory\inst_mem.instruction_memory$rdmux[0][10][9]$13129:
      Old ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'01 }, B={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [31:30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [20] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [4] }
      New ports: A={ $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 1'0 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] 2'01 }, B={ 2'01 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] 1'1 $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }, Y={ $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [30] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [23] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [16] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [14] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [17] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [22] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [4] }
      New connections: { $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [31] $memory\inst_mem.instruction_memory$rdmux[0][9][4]$b$11580 [20] } = { $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [31] $memory\inst_mem.instruction_memory$rdmux[0][10][10]$a$13133 [21] }
  Optimizing cells in module \top.
Performed a total of 20 changes.

25.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

25.29.20. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

25.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.23. Rerunning OPT passes. (Maybe there is more to do..)

25.29.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~43 debug messages>

25.29.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

25.29.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.29.27. Executing OPT_RMDFF pass (remove dff with constant values).

25.29.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.29.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.29.30. Finished OPT passes. (There is nothing left to do.)

25.30. Executing ICE40_WRAPCARRY pass (wrap carries).

25.31. Executing TECHMAP pass (map to technology primitives).

25.31.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.31.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

25.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=11 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=30\Y_WIDTH=30 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~1916 debug messages>

25.32. Executing OPT pass (performing simple optimizations).

25.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~966 debug messages>

25.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3168 debug messages>
Removed a total of 1056 cells.

25.32.3. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$24751 ($_DFF_P_) from module top.
Replaced 1 DFF cells.

25.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 217 unused cells and 775 unused wires.
<suppressed ~218 debug messages>

25.32.5. Rerunning OPT passes. (Removed registers in this run.)

25.32.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

25.32.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

25.32.8. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $auto$simplemap.cc:420:simplemap_dff$27334 ($_DFF_P_) from module top.
Promoting init spec \processor.mem_wb_reg.data_out [0] = 1'0 to constant driver in module top.
Promoting init spec \processor.id_ex_reg.data_out [147] = 1'0 to constant driver in module top.
Promoting init spec \processor.ex_mem_reg.data_out [4] = 1'0 to constant driver in module top.
Promoting init spec \processor.ex_mem_reg.data_out [40:9] = 0 to constant driver in module top.
Promoted 4 init specs to constant drivers.
Replaced 1 DFF cells.

25.32.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.32.10. Rerunning OPT passes. (Removed registers in this run.)

25.32.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

25.32.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.32.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.32.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.32.15. Finished fast OPT passes.

25.33. Executing ICE40_OPT pass (performing simple optimizations).

25.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$1746.slice[0].carry: CO=\processor.PC.outAddr [2]

25.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~106 debug messages>

25.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

25.33.6. Rerunning OPT passes. (Removed registers in this run.)

25.33.7. Running ICE40 specific optimizations.

25.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.33.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.33.12. Finished OPT passes. (There is nothing left to do.)

25.34. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module top:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22401 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [0] -> \data_mem_inst.led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22402 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [1] -> \data_mem_inst.led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22403 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [2] -> \data_mem_inst.led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22404 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [3] -> \data_mem_inst.led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22405 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [4] -> \data_mem_inst.led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22406 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [5] -> \data_mem_inst.led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22407 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [6] -> \data_mem_inst.led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22408 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\led_reg[31:0] [7] -> \data_mem_inst.led_reg [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22434 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [1] -> \data_mem_inst.sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22435 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [2] -> \data_mem_inst.sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22436 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\sign_mask_buf[3:0] [3] -> \data_mem_inst.sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22437 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [0] -> \data_mem_inst.addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22438 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [1] -> \data_mem_inst.addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22439 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [2] -> \data_mem_inst.addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22440 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [3] -> \data_mem_inst.addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22441 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [4] -> \data_mem_inst.addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22442 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [5] -> \data_mem_inst.addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22443 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [6] -> \data_mem_inst.addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22444 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [7] -> \data_mem_inst.addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22445 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [8] -> \data_mem_inst.addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22446 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [9] -> \data_mem_inst.addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22447 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [10] -> \data_mem_inst.addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22448 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\addr_buf[31:0] [11] -> \data_mem_inst.addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22469 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [0] -> \data_mem_inst.write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22470 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [1] -> \data_mem_inst.write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22471 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [2] -> \data_mem_inst.write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22472 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [3] -> \data_mem_inst.write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22473 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [4] -> \data_mem_inst.write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22474 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [5] -> \data_mem_inst.write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22475 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [6] -> \data_mem_inst.write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22476 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [7] -> \data_mem_inst.write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22477 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [8] -> \data_mem_inst.write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22478 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [9] -> \data_mem_inst.write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22479 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [10] -> \data_mem_inst.write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22480 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [11] -> \data_mem_inst.write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22481 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [12] -> \data_mem_inst.write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22482 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [13] -> \data_mem_inst.write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22483 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [14] -> \data_mem_inst.write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22484 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [15] -> \data_mem_inst.write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22485 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [16] -> \data_mem_inst.write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22486 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [17] -> \data_mem_inst.write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22487 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [18] -> \data_mem_inst.write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22488 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [19] -> \data_mem_inst.write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22489 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [20] -> \data_mem_inst.write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22490 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [21] -> \data_mem_inst.write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22491 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [22] -> \data_mem_inst.write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22492 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [23] -> \data_mem_inst.write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22493 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [24] -> \data_mem_inst.write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22494 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [25] -> \data_mem_inst.write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22495 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [26] -> \data_mem_inst.write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22496 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [27] -> \data_mem_inst.write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22497 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [28] -> \data_mem_inst.write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22498 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [29] -> \data_mem_inst.write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22499 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [30] -> \data_mem_inst.write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22500 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\write_data_buffer[31:0] [31] -> \data_mem_inst.write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22501 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memwrite_buf[0:0] -> \data_mem_inst.memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22502 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\memread_buf[0:0] -> \data_mem_inst.memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22503 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [0] -> \data_mem_inst.state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22504 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [1] -> \data_mem_inst.state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22505 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [2] -> \data_mem_inst.state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22506 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [3] -> \data_mem_inst.state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22507 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [4] -> \data_mem_inst.state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22508 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [5] -> \data_mem_inst.state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22509 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [6] -> \data_mem_inst.state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22510 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [7] -> \data_mem_inst.state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22511 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [8] -> \data_mem_inst.state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22512 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [9] -> \data_mem_inst.state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22513 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [10] -> \data_mem_inst.state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22514 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [11] -> \data_mem_inst.state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22515 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [12] -> \data_mem_inst.state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22516 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [13] -> \data_mem_inst.state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22517 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [14] -> \data_mem_inst.state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22518 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [15] -> \data_mem_inst.state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22519 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [16] -> \data_mem_inst.state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22520 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [17] -> \data_mem_inst.state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22521 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [18] -> \data_mem_inst.state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22522 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [19] -> \data_mem_inst.state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22523 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [20] -> \data_mem_inst.state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22524 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [21] -> \data_mem_inst.state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22525 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [22] -> \data_mem_inst.state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22526 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [23] -> \data_mem_inst.state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22527 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [24] -> \data_mem_inst.state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22528 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [25] -> \data_mem_inst.state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22529 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [26] -> \data_mem_inst.state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22530 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [27] -> \data_mem_inst.state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22531 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [28] -> \data_mem_inst.state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22532 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [29] -> \data_mem_inst.state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22533 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [30] -> \data_mem_inst.state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22534 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$373.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22808_Y [31] -> \data_mem_inst.state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22535 to $_DFFE_PP_ for $techmap$techmap\data_mem_inst.$procmux$385.$ternary$/usr/local/bin/../share/yosys/techmap.v:480$22633_Y -> \data_mem_inst.clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22536 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [0] -> \data_mem_inst.read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22537 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [1] -> \data_mem_inst.read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22538 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [2] -> \data_mem_inst.read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22539 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [3] -> \data_mem_inst.read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22540 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [4] -> \data_mem_inst.read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22541 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [5] -> \data_mem_inst.read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22542 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [6] -> \data_mem_inst.read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22543 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [7] -> \data_mem_inst.read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22544 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [8] -> \data_mem_inst.read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22545 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [9] -> \data_mem_inst.read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22546 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [10] -> \data_mem_inst.read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22547 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [11] -> \data_mem_inst.read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22548 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [12] -> \data_mem_inst.read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22549 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [13] -> \data_mem_inst.read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22550 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [14] -> \data_mem_inst.read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22551 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [15] -> \data_mem_inst.read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22552 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [16] -> \data_mem_inst.read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22553 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [17] -> \data_mem_inst.read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22554 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [18] -> \data_mem_inst.read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22555 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [19] -> \data_mem_inst.read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22556 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [20] -> \data_mem_inst.read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22557 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [21] -> \data_mem_inst.read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22558 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [22] -> \data_mem_inst.read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22559 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [23] -> \data_mem_inst.read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22560 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [24] -> \data_mem_inst.read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22561 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [25] -> \data_mem_inst.read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22562 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [26] -> \data_mem_inst.read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22563 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [27] -> \data_mem_inst.read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22564 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [28] -> \data_mem_inst.read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22565 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [29] -> \data_mem_inst.read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22566 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [30] -> \data_mem_inst.read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$22567 to $_DFFE_PP_ for $techmap\data_mem_inst.$0\read_data[31:0] [31] -> \data_mem_inst.read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23793 to $_DFFE_PP_ for \processor.PC.inAddr [0] -> \processor.PC.outAddr [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23794 to $_DFFE_PP_ for \processor.PC.inAddr [1] -> \processor.PC.outAddr [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23795 to $_DFFE_PP_ for \processor.PC.inAddr [2] -> \processor.PC.outAddr [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23796 to $_DFFE_PP_ for \processor.PC.inAddr [3] -> \processor.PC.outAddr [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23797 to $_DFFE_PP_ for \processor.PC.inAddr [4] -> \processor.PC.outAddr [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23798 to $_DFFE_PP_ for \processor.PC.inAddr [5] -> \processor.PC.outAddr [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23799 to $_DFFE_PP_ for \processor.PC.inAddr [6] -> \processor.PC.outAddr [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23800 to $_DFFE_PP_ for \processor.PC.inAddr [7] -> \processor.PC.outAddr [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23801 to $_DFFE_PP_ for \processor.PC.inAddr [8] -> \processor.PC.outAddr [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23802 to $_DFFE_PP_ for \processor.PC.inAddr [9] -> \processor.PC.outAddr [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23803 to $_DFFE_PP_ for \processor.PC.inAddr [10] -> \processor.PC.outAddr [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23804 to $_DFFE_PP_ for \processor.PC.inAddr [11] -> \processor.PC.outAddr [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23805 to $_DFFE_PP_ for \processor.PC.inAddr [12] -> \processor.PC.outAddr [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23806 to $_DFFE_PP_ for \processor.PC.inAddr [13] -> \processor.PC.outAddr [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23807 to $_DFFE_PP_ for \processor.PC.inAddr [14] -> \processor.PC.outAddr [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23808 to $_DFFE_PP_ for \processor.PC.inAddr [15] -> \processor.PC.outAddr [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23809 to $_DFFE_PP_ for \processor.PC.inAddr [16] -> \processor.PC.outAddr [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23810 to $_DFFE_PP_ for \processor.PC.inAddr [17] -> \processor.PC.outAddr [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23811 to $_DFFE_PP_ for \processor.PC.inAddr [18] -> \processor.PC.outAddr [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23812 to $_DFFE_PP_ for \processor.PC.inAddr [19] -> \processor.PC.outAddr [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23813 to $_DFFE_PP_ for \processor.PC.inAddr [20] -> \processor.PC.outAddr [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23814 to $_DFFE_PP_ for \processor.PC.inAddr [21] -> \processor.PC.outAddr [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23815 to $_DFFE_PP_ for \processor.PC.inAddr [22] -> \processor.PC.outAddr [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23816 to $_DFFE_PP_ for \processor.PC.inAddr [23] -> \processor.PC.outAddr [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23817 to $_DFFE_PP_ for \processor.PC.inAddr [24] -> \processor.PC.outAddr [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23818 to $_DFFE_PP_ for \processor.PC.inAddr [25] -> \processor.PC.outAddr [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23819 to $_DFFE_PP_ for \processor.PC.inAddr [26] -> \processor.PC.outAddr [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23820 to $_DFFE_PP_ for \processor.PC.inAddr [27] -> \processor.PC.outAddr [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23821 to $_DFFE_PP_ for \processor.PC.inAddr [28] -> \processor.PC.outAddr [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23822 to $_DFFE_PP_ for \processor.PC.inAddr [29] -> \processor.PC.outAddr [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23823 to $_DFFE_PP_ for \processor.PC.inAddr [30] -> \processor.PC.outAddr [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$23824 to $_DFFE_PP_ for \processor.PC.inAddr [31] -> \processor.PC.outAddr [31].

25.35. Executing TECHMAP pass (map to technology primitives).

25.35.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
No more expansions possible.
<suppressed ~675 debug messages>

25.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~338 debug messages>

25.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$1746.slice[0].carry ($lut).

25.38. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in top.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27335 (SB_DFF): \processor.ex_mem_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23618 (SB_DFF): \processor.mem_wb_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27332 (SB_DFF): \processor.ex_mem_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22504 (SB_DFFE): \data_mem_inst.state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22505 (SB_DFFE): \data_mem_inst.state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22506 (SB_DFFE): \data_mem_inst.state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22507 (SB_DFFE): \data_mem_inst.state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22508 (SB_DFFE): \data_mem_inst.state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22509 (SB_DFFE): \data_mem_inst.state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22510 (SB_DFFE): \data_mem_inst.state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22511 (SB_DFFE): \data_mem_inst.state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22512 (SB_DFFE): \data_mem_inst.state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22513 (SB_DFFE): \data_mem_inst.state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22514 (SB_DFFE): \data_mem_inst.state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22515 (SB_DFFE): \data_mem_inst.state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22516 (SB_DFFE): \data_mem_inst.state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22517 (SB_DFFE): \data_mem_inst.state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22518 (SB_DFFE): \data_mem_inst.state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22520 (SB_DFFE): \data_mem_inst.state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22519 (SB_DFFE): \data_mem_inst.state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22522 (SB_DFFE): \data_mem_inst.state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22523 (SB_DFFE): \data_mem_inst.state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22524 (SB_DFFE): \data_mem_inst.state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22525 (SB_DFFE): \data_mem_inst.state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22526 (SB_DFFE): \data_mem_inst.state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22527 (SB_DFFE): \data_mem_inst.state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22528 (SB_DFFE): \data_mem_inst.state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22529 (SB_DFFE): \data_mem_inst.state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22530 (SB_DFFE): \data_mem_inst.state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22531 (SB_DFFE): \data_mem_inst.state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22532 (SB_DFFE): \data_mem_inst.state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22533 (SB_DFFE): \data_mem_inst.state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22503 (SB_DFFE): \data_mem_inst.state [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22535 (SB_DFFE): \data_mem_inst.clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22534 (SB_DFFE): \data_mem_inst.state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23594 (SB_DFF): \processor.mem_wb_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$22521 (SB_DFFE): \data_mem_inst.state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23617 (SB_DFF): \processor.mem_wb_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27333 (SB_DFF): \processor.ex_mem_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23541 (SB_DFF): \processor.mem_wb_reg.data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27330 (SB_DFF): \processor.ex_mem_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27401 (SB_DFF): \processor.ex_mem_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27402 (SB_DFF): \processor.ex_mem_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23545 (SB_DFF): \processor.mem_wb_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27404 (SB_DFF): \processor.ex_mem_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27405 (SB_DFF): \processor.ex_mem_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27407 (SB_DFF): \processor.ex_mem_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27408 (SB_DFF): \processor.ex_mem_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27409 (SB_DFF): \processor.ex_mem_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23552 (SB_DFF): \processor.mem_wb_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27411 (SB_DFF): \processor.ex_mem_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27412 (SB_DFF): \processor.ex_mem_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23555 (SB_DFF): \processor.mem_wb_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23556 (SB_DFF): \processor.mem_wb_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23557 (SB_DFF): \processor.mem_wb_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23558 (SB_DFF): \processor.mem_wb_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23559 (SB_DFF): \processor.mem_wb_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27418 (SB_DFF): \processor.ex_mem_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27419 (SB_DFF): \processor.ex_mem_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23562 (SB_DFF): \processor.mem_wb_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27421 (SB_DFF): \processor.ex_mem_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27422 (SB_DFF): \processor.ex_mem_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23565 (SB_DFF): \processor.mem_wb_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23566 (SB_DFF): \processor.mem_wb_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27425 (SB_DFF): \processor.ex_mem_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27426 (SB_DFF): \processor.ex_mem_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23569 (SB_DFF): \processor.mem_wb_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27428 (SB_DFF): \processor.ex_mem_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27429 (SB_DFF): \processor.ex_mem_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23570 (SB_DFF): \processor.mem_wb_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23573 (SB_DFF): \processor.mem_wb_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23574 (SB_DFF): \processor.mem_wb_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23575 (SB_DFF): \processor.mem_wb_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23576 (SB_DFF): \processor.mem_wb_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23577 (SB_DFF): \processor.mem_wb_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23578 (SB_DFF): \processor.mem_wb_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23579 (SB_DFF): \processor.mem_wb_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23580 (SB_DFF): \processor.mem_wb_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23581 (SB_DFF): \processor.mem_wb_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23582 (SB_DFF): \processor.mem_wb_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23583 (SB_DFF): \processor.mem_wb_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23584 (SB_DFF): \processor.mem_wb_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23585 (SB_DFF): \processor.mem_wb_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23586 (SB_DFF): \processor.mem_wb_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23587 (SB_DFF): \processor.mem_wb_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23588 (SB_DFF): \processor.mem_wb_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23589 (SB_DFF): \processor.mem_wb_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23590 (SB_DFF): \processor.mem_wb_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23591 (SB_DFF): \processor.mem_wb_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23572 (SB_DFF): \processor.mem_wb_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23593 (SB_DFF): \processor.mem_wb_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23592 (SB_DFF): \processor.mem_wb_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23595 (SB_DFF): \processor.mem_wb_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23596 (SB_DFF): \processor.mem_wb_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23597 (SB_DFF): \processor.mem_wb_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23598 (SB_DFF): \processor.mem_wb_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23599 (SB_DFF): \processor.mem_wb_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23600 (SB_DFF): \processor.mem_wb_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23601 (SB_DFF): \processor.mem_wb_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23602 (SB_DFF): \processor.mem_wb_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23603 (SB_DFF): \processor.mem_wb_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23604 (SB_DFF): \processor.mem_wb_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23605 (SB_DFF): \processor.mem_wb_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23606 (SB_DFF): \processor.mem_wb_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23607 (SB_DFF): \processor.mem_wb_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23608 (SB_DFF): \processor.mem_wb_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23609 (SB_DFF): \processor.mem_wb_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23610 (SB_DFF): \processor.mem_wb_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23611 (SB_DFF): \processor.mem_wb_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23612 (SB_DFF): \processor.mem_wb_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23613 (SB_DFF): \processor.mem_wb_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23615 (SB_DFF): \processor.mem_wb_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23614 (SB_DFF): \processor.mem_wb_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23619 (SB_DFF): \processor.mem_wb_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23620 (SB_DFF): \processor.mem_wb_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23621 (SB_DFF): \processor.mem_wb_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23622 (SB_DFF): \processor.mem_wb_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23623 (SB_DFF): \processor.mem_wb_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23624 (SB_DFF): \processor.mem_wb_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23625 (SB_DFF): \processor.mem_wb_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23626 (SB_DFF): \processor.mem_wb_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23627 (SB_DFF): \processor.mem_wb_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23628 (SB_DFF): \processor.mem_wb_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23629 (SB_DFF): \processor.mem_wb_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23630 (SB_DFF): \processor.mem_wb_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23631 (SB_DFF): \processor.mem_wb_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23632 (SB_DFF): \processor.mem_wb_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23633 (SB_DFF): \processor.mem_wb_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23634 (SB_DFF): \processor.mem_wb_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23635 (SB_DFF): \processor.mem_wb_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23636 (SB_DFF): \processor.mem_wb_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23637 (SB_DFF): \processor.mem_wb_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23616 (SB_DFF): \processor.mem_wb_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23639 (SB_DFF): \processor.mem_wb_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23638 (SB_DFF): \processor.mem_wb_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23641 (SB_DFF): \processor.mem_wb_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23642 (SB_DFF): \processor.mem_wb_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23643 (SB_DFF): \processor.mem_wb_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23644 (SB_DFF): \processor.mem_wb_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27471 (SB_DFF): \processor.ex_mem_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27472 (SB_DFF): \processor.ex_mem_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23647 (SB_DFF): \processor.mem_wb_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27474 (SB_DFF): \processor.ex_mem_reg.data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27475 (SB_DFF): \processor.ex_mem_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23650 (SB_DFF): \processor.mem_wb_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23651 (SB_DFF): \processor.mem_wb_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23652 (SB_DFF): \processor.mem_wb_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23653 (SB_DFF): \processor.mem_wb_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23654 (SB_DFF): \processor.mem_wb_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23655 (SB_DFF): \processor.mem_wb_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23640 (SB_DFF): \processor.mem_wb_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23794 (SB_DFFE): \processor.PC.outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23656 (SB_DFF): \processor.mem_wb_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23796 (SB_DFFE): \processor.PC.outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23797 (SB_DFFE): \processor.PC.outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23798 (SB_DFFE): \processor.PC.outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23799 (SB_DFFE): \processor.PC.outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23800 (SB_DFFE): \processor.PC.outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23801 (SB_DFFE): \processor.PC.outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23802 (SB_DFFE): \processor.PC.outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23803 (SB_DFFE): \processor.PC.outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23804 (SB_DFFE): \processor.PC.outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23805 (SB_DFFE): \processor.PC.outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23806 (SB_DFFE): \processor.PC.outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23807 (SB_DFFE): \processor.PC.outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23808 (SB_DFFE): \processor.PC.outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23809 (SB_DFFE): \processor.PC.outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23810 (SB_DFFE): \processor.PC.outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23811 (SB_DFFE): \processor.PC.outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23812 (SB_DFFE): \processor.PC.outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23813 (SB_DFFE): \processor.PC.outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23814 (SB_DFFE): \processor.PC.outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23795 (SB_DFFE): \processor.PC.outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23816 (SB_DFFE): \processor.PC.outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23815 (SB_DFFE): \processor.PC.outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23818 (SB_DFFE): \processor.PC.outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23819 (SB_DFFE): \processor.PC.outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23820 (SB_DFFE): \processor.PC.outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23821 (SB_DFFE): \processor.PC.outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23822 (SB_DFFE): \processor.PC.outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23823 (SB_DFFE): \processor.PC.outAddr [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23793 (SB_DFFE): \processor.PC.outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24756 (SB_DFF): \processor.id_ex_reg.data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24757 (SB_DFF): \processor.id_ex_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24758 (SB_DFF): \processor.id_ex_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24759 (SB_DFF): \processor.id_ex_reg.data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24760 (SB_DFF): \processor.id_ex_reg.data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24761 (SB_DFF): \processor.id_ex_reg.data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24762 (SB_DFF): \processor.id_ex_reg.data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24763 (SB_DFF): \processor.id_ex_reg.data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24764 (SB_DFF): \processor.id_ex_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24765 (SB_DFF): \processor.id_ex_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24766 (SB_DFF): \processor.id_ex_reg.data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24767 (SB_DFF): \processor.id_ex_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24768 (SB_DFF): \processor.id_ex_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24769 (SB_DFF): \processor.id_ex_reg.data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24770 (SB_DFF): \processor.id_ex_reg.data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24771 (SB_DFF): \processor.id_ex_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24772 (SB_DFF): \processor.id_ex_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24773 (SB_DFF): \processor.id_ex_reg.data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24774 (SB_DFF): \processor.id_ex_reg.data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24775 (SB_DFF): \processor.id_ex_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24776 (SB_DFF): \processor.id_ex_reg.data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24777 (SB_DFF): \processor.id_ex_reg.data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24778 (SB_DFF): \processor.id_ex_reg.data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24779 (SB_DFF): \processor.id_ex_reg.data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24780 (SB_DFF): \processor.id_ex_reg.data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24781 (SB_DFF): \processor.id_ex_reg.data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24782 (SB_DFF): \processor.id_ex_reg.data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24783 (SB_DFF): \processor.id_ex_reg.data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24784 (SB_DFF): \processor.id_ex_reg.data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24785 (SB_DFF): \processor.id_ex_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24786 (SB_DFF): \processor.id_ex_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23824 (SB_DFFE): \processor.PC.outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23817 (SB_DFFE): \processor.PC.outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24909 (SB_DFF): \processor.id_ex_reg.data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24910 (SB_DFF): \processor.id_ex_reg.data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24911 (SB_DFF): \processor.id_ex_reg.data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24912 (SB_DFF): \processor.id_ex_reg.data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24913 (SB_DFF): \processor.id_ex_reg.data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24914 (SB_DFF): \processor.id_ex_reg.data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27327 (SB_DFF): \processor.ex_mem_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24837 (SB_DFF): \processor.id_ex_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24915 (SB_DFF): \processor.id_ex_reg.data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24882 (SB_DFF): \processor.id_ex_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27329 (SB_DFF): \processor.ex_mem_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27477 (SB_DFF): \processor.ex_mem_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27413 (SB_DFF): \processor.ex_mem_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27465 (SB_DFF): \processor.ex_mem_reg.data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27466 (SB_DFF): \processor.ex_mem_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27467 (SB_DFF): \processor.ex_mem_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27468 (SB_DFF): \processor.ex_mem_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27469 (SB_DFF): \processor.ex_mem_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27476 (SB_DFF): \processor.ex_mem_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27382 (SB_DFF): \processor.ex_mem_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24746 (SB_DFF): \processor.id_ex_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24747 (SB_DFF): \processor.id_ex_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24748 (SB_DFF): \processor.id_ex_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24749 (SB_DFF): \processor.id_ex_reg.data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24750 (SB_DFF): \processor.id_ex_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24752 (SB_DFF): \processor.id_ex_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24753 (SB_DFF): \processor.id_ex_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24754 (SB_DFF): \processor.id_ex_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24755 (SB_DFF): \processor.id_ex_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24787 (SB_DFF): \processor.id_ex_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24788 (SB_DFF): \processor.id_ex_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24789 (SB_DFF): \processor.id_ex_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24790 (SB_DFF): \processor.id_ex_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24791 (SB_DFF): \processor.id_ex_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24792 (SB_DFF): \processor.id_ex_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24793 (SB_DFF): \processor.id_ex_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24794 (SB_DFF): \processor.id_ex_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24795 (SB_DFF): \processor.id_ex_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24796 (SB_DFF): \processor.id_ex_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24797 (SB_DFF): \processor.id_ex_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24798 (SB_DFF): \processor.id_ex_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24799 (SB_DFF): \processor.id_ex_reg.data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24800 (SB_DFF): \processor.id_ex_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24801 (SB_DFF): \processor.id_ex_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24802 (SB_DFF): \processor.id_ex_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24803 (SB_DFF): \processor.id_ex_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24804 (SB_DFF): \processor.id_ex_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24805 (SB_DFF): \processor.id_ex_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24806 (SB_DFF): \processor.id_ex_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24807 (SB_DFF): \processor.id_ex_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24808 (SB_DFF): \processor.id_ex_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24809 (SB_DFF): \processor.id_ex_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24810 (SB_DFF): \processor.id_ex_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24811 (SB_DFF): \processor.id_ex_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24812 (SB_DFF): \processor.id_ex_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24813 (SB_DFF): \processor.id_ex_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24814 (SB_DFF): \processor.id_ex_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24815 (SB_DFF): \processor.id_ex_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24816 (SB_DFF): \processor.id_ex_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24817 (SB_DFF): \processor.id_ex_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24818 (SB_DFF): \processor.id_ex_reg.data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24819 (SB_DFF): \processor.id_ex_reg.data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24820 (SB_DFF): \processor.id_ex_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24821 (SB_DFF): \processor.id_ex_reg.data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24822 (SB_DFF): \processor.id_ex_reg.data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24823 (SB_DFF): \processor.id_ex_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24824 (SB_DFF): \processor.id_ex_reg.data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24825 (SB_DFF): \processor.id_ex_reg.data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24826 (SB_DFF): \processor.id_ex_reg.data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24827 (SB_DFF): \processor.id_ex_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24828 (SB_DFF): \processor.id_ex_reg.data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24829 (SB_DFF): \processor.id_ex_reg.data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24830 (SB_DFF): \processor.id_ex_reg.data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24831 (SB_DFF): \processor.id_ex_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24832 (SB_DFF): \processor.id_ex_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24833 (SB_DFF): \processor.id_ex_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24834 (SB_DFF): \processor.id_ex_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24835 (SB_DFF): \processor.id_ex_reg.data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24836 (SB_DFF): \processor.id_ex_reg.data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27383 (SB_DFF): \processor.ex_mem_reg.data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24838 (SB_DFF): \processor.id_ex_reg.data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24839 (SB_DFF): \processor.id_ex_reg.data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24840 (SB_DFF): \processor.id_ex_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24841 (SB_DFF): \processor.id_ex_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24842 (SB_DFF): \processor.id_ex_reg.data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24843 (SB_DFF): \processor.id_ex_reg.data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24844 (SB_DFF): \processor.id_ex_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24845 (SB_DFF): \processor.id_ex_reg.data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24846 (SB_DFF): \processor.id_ex_reg.data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24847 (SB_DFF): \processor.id_ex_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24848 (SB_DFF): \processor.id_ex_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24849 (SB_DFF): \processor.id_ex_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24850 (SB_DFF): \processor.id_ex_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24851 (SB_DFF): \processor.id_ex_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24852 (SB_DFF): \processor.id_ex_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24853 (SB_DFF): \processor.id_ex_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24854 (SB_DFF): \processor.id_ex_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24855 (SB_DFF): \processor.id_ex_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24856 (SB_DFF): \processor.id_ex_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24857 (SB_DFF): \processor.id_ex_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24858 (SB_DFF): \processor.id_ex_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24859 (SB_DFF): \processor.id_ex_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24860 (SB_DFF): \processor.id_ex_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24861 (SB_DFF): \processor.id_ex_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24862 (SB_DFF): \processor.id_ex_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24863 (SB_DFF): \processor.id_ex_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24864 (SB_DFF): \processor.id_ex_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24865 (SB_DFF): \processor.id_ex_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24866 (SB_DFF): \processor.id_ex_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24867 (SB_DFF): \processor.id_ex_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24868 (SB_DFF): \processor.id_ex_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24869 (SB_DFF): \processor.id_ex_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24870 (SB_DFF): \processor.id_ex_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24871 (SB_DFF): \processor.id_ex_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24872 (SB_DFF): \processor.id_ex_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24873 (SB_DFF): \processor.id_ex_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24874 (SB_DFF): \processor.id_ex_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24875 (SB_DFF): \processor.id_ex_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24876 (SB_DFF): \processor.id_ex_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24877 (SB_DFF): \processor.id_ex_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24878 (SB_DFF): \processor.id_ex_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24879 (SB_DFF): \processor.id_ex_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24880 (SB_DFF): \processor.id_ex_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24881 (SB_DFF): \processor.id_ex_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23888 (SB_DFF): \processor.if_id_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24883 (SB_DFF): \processor.id_ex_reg.data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24884 (SB_DFF): \processor.id_ex_reg.data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24885 (SB_DFF): \processor.id_ex_reg.data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24886 (SB_DFF): \processor.id_ex_reg.data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24887 (SB_DFF): \processor.id_ex_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24888 (SB_DFF): \processor.id_ex_reg.data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24889 (SB_DFF): \processor.id_ex_reg.data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24890 (SB_DFF): \processor.id_ex_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24892 (SB_DFF): \processor.id_ex_reg.data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24893 (SB_DFF): \processor.id_ex_reg.data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24894 (SB_DFF): \processor.id_ex_reg.data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24900 (SB_DFF): \processor.id_ex_reg.data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24901 (SB_DFF): \processor.id_ex_reg.data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24902 (SB_DFF): \processor.id_ex_reg.data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24903 (SB_DFF): \processor.id_ex_reg.data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24904 (SB_DFF): \processor.id_ex_reg.data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24905 (SB_DFF): \processor.id_ex_reg.data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24906 (SB_DFF): \processor.id_ex_reg.data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24907 (SB_DFF): \processor.id_ex_reg.data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24908 (SB_DFF): \processor.id_ex_reg.data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24744 (SB_DFF): \processor.id_ex_reg.data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23542 (SB_DFF): \processor.mem_wb_reg.data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27368 (SB_DFF): \processor.ex_mem_reg.data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27369 (SB_DFF): \processor.ex_mem_reg.data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27370 (SB_DFF): \processor.ex_mem_reg.data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27375 (SB_DFF): \processor.ex_mem_reg.data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27372 (SB_DFF): \processor.ex_mem_reg.data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27371 (SB_DFF): \processor.ex_mem_reg.data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27373 (SB_DFF): \processor.ex_mem_reg.data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27376 (SB_DFF): \processor.ex_mem_reg.data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27374 (SB_DFF): \processor.ex_mem_reg.data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27377 (SB_DFF): \processor.ex_mem_reg.data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27384 (SB_DFF): \processor.ex_mem_reg.data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27379 (SB_DFF): \processor.ex_mem_reg.data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27378 (SB_DFF): \processor.ex_mem_reg.data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27380 (SB_DFF): \processor.ex_mem_reg.data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27385 (SB_DFF): \processor.ex_mem_reg.data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27381 (SB_DFF): \processor.ex_mem_reg.data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27386 (SB_DFF): \processor.ex_mem_reg.data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27414 (SB_DFF): \processor.ex_mem_reg.data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27398 (SB_DFF): \processor.ex_mem_reg.data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27391 (SB_DFF): \processor.ex_mem_reg.data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27388 (SB_DFF): \processor.ex_mem_reg.data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27387 (SB_DFF): \processor.ex_mem_reg.data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27389 (SB_DFF): \processor.ex_mem_reg.data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27392 (SB_DFF): \processor.ex_mem_reg.data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27390 (SB_DFF): \processor.ex_mem_reg.data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27393 (SB_DFF): \processor.ex_mem_reg.data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27399 (SB_DFF): \processor.ex_mem_reg.data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27395 (SB_DFF): \processor.ex_mem_reg.data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27394 (SB_DFF): \processor.ex_mem_reg.data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27396 (SB_DFF): \processor.ex_mem_reg.data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27400 (SB_DFF): \processor.ex_mem_reg.data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27397 (SB_DFF): \processor.ex_mem_reg.data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27433 (SB_DFF): \processor.ex_mem_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27415 (SB_DFF): \processor.ex_mem_reg.data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27406 (SB_DFF): \processor.ex_mem_reg.data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27403 (SB_DFF): \processor.ex_mem_reg.data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23543 (SB_DFF): \processor.mem_wb_reg.data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23544 (SB_DFF): \processor.mem_wb_reg.data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27410 (SB_DFF): \processor.ex_mem_reg.data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23546 (SB_DFF): \processor.mem_wb_reg.data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23547 (SB_DFF): \processor.mem_wb_reg.data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27416 (SB_DFF): \processor.ex_mem_reg.data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23549 (SB_DFF): \processor.mem_wb_reg.data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23548 (SB_DFF): \processor.mem_wb_reg.data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23551 (SB_DFF): \processor.mem_wb_reg.data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27417 (SB_DFF): \processor.ex_mem_reg.data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23553 (SB_DFF): \processor.mem_wb_reg.data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23554 (SB_DFF): \processor.mem_wb_reg.data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27445 (SB_DFF): \processor.ex_mem_reg.data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27430 (SB_DFF): \processor.ex_mem_reg.data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27423 (SB_DFF): \processor.ex_mem_reg.data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27420 (SB_DFF): \processor.ex_mem_reg.data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23560 (SB_DFF): \processor.mem_wb_reg.data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23561 (SB_DFF): \processor.mem_wb_reg.data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27424 (SB_DFF): \processor.ex_mem_reg.data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23563 (SB_DFF): \processor.mem_wb_reg.data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23564 (SB_DFF): \processor.mem_wb_reg.data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27431 (SB_DFF): \processor.ex_mem_reg.data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27427 (SB_DFF): \processor.ex_mem_reg.data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23567 (SB_DFF): \processor.mem_wb_reg.data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23568 (SB_DFF): \processor.mem_wb_reg.data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27432 (SB_DFF): \processor.ex_mem_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23550 (SB_DFF): \processor.mem_wb_reg.data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23571 (SB_DFF): \processor.mem_wb_reg.data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27446 (SB_DFF): \processor.ex_mem_reg.data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27438 (SB_DFF): \processor.ex_mem_reg.data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27435 (SB_DFF): \processor.ex_mem_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27434 (SB_DFF): \processor.ex_mem_reg.data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27436 (SB_DFF): \processor.ex_mem_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27439 (SB_DFF): \processor.ex_mem_reg.data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27437 (SB_DFF): \processor.ex_mem_reg.data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27440 (SB_DFF): \processor.ex_mem_reg.data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27447 (SB_DFF): \processor.ex_mem_reg.data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27442 (SB_DFF): \processor.ex_mem_reg.data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27441 (SB_DFF): \processor.ex_mem_reg.data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27443 (SB_DFF): \processor.ex_mem_reg.data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27448 (SB_DFF): \processor.ex_mem_reg.data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27444 (SB_DFF): \processor.ex_mem_reg.data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27449 (SB_DFF): \processor.ex_mem_reg.data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27478 (SB_DFF): \processor.ex_mem_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27461 (SB_DFF): \processor.ex_mem_reg.data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27454 (SB_DFF): \processor.ex_mem_reg.data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27451 (SB_DFF): \processor.ex_mem_reg.data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27450 (SB_DFF): \processor.ex_mem_reg.data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27452 (SB_DFF): \processor.ex_mem_reg.data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27455 (SB_DFF): \processor.ex_mem_reg.data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27453 (SB_DFF): \processor.ex_mem_reg.data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27456 (SB_DFF): \processor.ex_mem_reg.data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27462 (SB_DFF): \processor.ex_mem_reg.data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27458 (SB_DFF): \processor.ex_mem_reg.data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27457 (SB_DFF): \processor.ex_mem_reg.data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27459 (SB_DFF): \processor.ex_mem_reg.data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27463 (SB_DFF): \processor.ex_mem_reg.data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27460 (SB_DFF): \processor.ex_mem_reg.data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27464 (SB_DFF): \processor.ex_mem_reg.data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27479 (SB_DFF): \processor.ex_mem_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27480 (SB_DFF): \processor.ex_mem_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27470 (SB_DFF): \processor.ex_mem_reg.data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24895 (SB_DFF): \processor.id_ex_reg.data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24896 (SB_DFF): \processor.id_ex_reg.data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24897 (SB_DFF): \processor.id_ex_reg.data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24898 (SB_DFF): \processor.id_ex_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24899 (SB_DFF): \processor.id_ex_reg.data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27473 (SB_DFF): \processor.ex_mem_reg.data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23645 (SB_DFF): \processor.mem_wb_reg.data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23646 (SB_DFF): \processor.mem_wb_reg.data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$27481 (SB_DFF): \processor.ex_mem_reg.data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23648 (SB_DFF): \processor.mem_wb_reg.data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23649 (SB_DFF): \processor.mem_wb_reg.data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24916 (SB_DFF): \processor.id_ex_reg.data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24917 (SB_DFF): \processor.id_ex_reg.data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24918 (SB_DFF): \processor.id_ex_reg.data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24919 (SB_DFF): \processor.id_ex_reg.data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$24920 (SB_DFF): \processor.id_ex_reg.data_out [176] = 0

25.39. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in top.
  Merging $auto$simplemap.cc:277:simplemap_mux$27326 (A=\processor.id_ex_reg.data_out [8], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$27335 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23925 (A=\processor.inst_mux.out [5], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23862 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27323 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$27332 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27322 (A=\processor.id_ex_reg.data_out [4], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22501 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27323 (A=\processor.id_ex_reg.data_out [5], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$22502 (SB_DFFE).
  Merging $auto$simplemap.cc:277:simplemap_mux$27324 (A=\processor.id_ex_reg.data_out [6], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$27333 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27321 (A=\processor.id_ex_reg.data_out [3], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$27330 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23921 (A=\processor.inst_mux.out [0], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23858 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23922 (A=\processor.inst_mux.out [2], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23859 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23924 (A=\processor.inst_mux.out [4], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23861 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23923 (A=\processor.inst_mux.out [3], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23860 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23926 (A=\processor.inst_mux.out [6], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23863 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23932 (A=\processor.inst_mux.out [12], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23869 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23933 (A=\processor.inst_mux.out [13], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23870 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23934 (A=\processor.inst_mux.out [14], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23871 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23935 (A=\processor.inst_mux.out [15], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23872 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23936 (A=\processor.inst_mux.out [16], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23873 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23937 (A=\processor.inst_mux.out [17], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23874 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23938 (A=\processor.inst_mux.out [18], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23875 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23508 (A=\processor.if_id_reg.data_out [56], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24909 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27318 (A=\processor.id_ex_reg.data_out [0], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$27327 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23681 (A=\processor.inst_mux.input0 [19], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24176 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$27320 (A=\processor.id_ex_reg.data_out [2], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$27329 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23684 (A=\processor.inst_mux.input0 [22], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24169 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23683 (A=\processor.inst_mux.input0 [21], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24168 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23685 (A=\processor.inst_mux.input0 [23], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24170 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23682 (A=\processor.inst_mux.input0 [20], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24167 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23686 (A=\processor.inst_mux.input0 [24], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24171 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23678 (A=\processor.inst_mux.input0 [16], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24173 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23679 (A=\processor.inst_mux.input0 [17], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24174 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23680 (A=\processor.inst_mux.input0 [18], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24175 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23677 (A=\processor.inst_mux.input0 [15], B=1'0, S=\processor.inst_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24172 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24081 (A=\processor.RegWrite1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24746 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24082 (A=\processor.CSRR_signal, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24747 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24083 (A=\processor.MemWrite1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24748 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24084 (A=\processor.MemRead1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24749 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24085 (A=\processor.Branch1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24750 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24086 (A=\processor.Auipc1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24752 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24087 (A=\processor.Lui1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24753 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24088 (A=\processor.ALUSrc1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24754 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24089 (A=\processor.Jalr1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24755 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23890 (A=\processor.PC.outAddr [1], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23826 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23891 (A=\processor.PC.outAddr [2], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23827 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23892 (A=\processor.PC.outAddr [3], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23828 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23893 (A=\processor.PC.outAddr [4], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23829 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23894 (A=\processor.PC.outAddr [5], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23830 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23895 (A=\processor.PC.outAddr [6], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23831 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23896 (A=\processor.PC.outAddr [7], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23832 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23897 (A=\processor.PC.outAddr [8], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23833 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23898 (A=\processor.PC.outAddr [9], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23834 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23899 (A=\processor.PC.outAddr [10], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23835 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23900 (A=\processor.PC.outAddr [11], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23836 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23901 (A=\processor.PC.outAddr [12], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23837 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23902 (A=\processor.PC.outAddr [13], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23838 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23903 (A=\processor.PC.outAddr [14], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23839 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23904 (A=\processor.PC.outAddr [15], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23840 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23905 (A=\processor.PC.outAddr [16], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23841 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23906 (A=\processor.PC.outAddr [17], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23842 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23907 (A=\processor.PC.outAddr [18], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23843 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23908 (A=\processor.PC.outAddr [19], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23844 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23909 (A=\processor.PC.outAddr [20], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23845 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23910 (A=\processor.PC.outAddr [21], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23846 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23911 (A=\processor.PC.outAddr [22], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23847 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23912 (A=\processor.PC.outAddr [23], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23848 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23913 (A=\processor.PC.outAddr [24], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23849 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23914 (A=\processor.PC.outAddr [25], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23850 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23915 (A=\processor.PC.outAddr [26], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23851 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23916 (A=\processor.PC.outAddr [27], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23852 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23917 (A=\processor.PC.outAddr [28], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23853 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23918 (A=\processor.PC.outAddr [29], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23854 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23919 (A=\processor.PC.outAddr [30], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23855 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23920 (A=\processor.PC.outAddr [31], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23856 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24326 (A=\processor.RegA_mux.input0 [5], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24793 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24327 (A=\processor.RegA_mux.input0 [6], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24794 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24328 (A=\processor.RegA_mux.input0 [7], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24795 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24329 (A=\processor.RegA_mux.input0 [8], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24796 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24330 (A=\processor.RegA_mux.input0 [9], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24797 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24331 (A=\processor.RegA_mux.input0 [10], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24798 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24332 (A=\processor.RegA_mux.input0 [11], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24799 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24333 (A=\processor.RegA_mux.input0 [12], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24800 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24334 (A=\processor.RegA_mux.input0 [13], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24801 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24335 (A=\processor.RegA_mux.input0 [14], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24802 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24336 (A=\processor.RegA_mux.input0 [15], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24803 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24337 (A=\processor.RegA_mux.input0 [16], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24804 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24338 (A=\processor.RegA_mux.input0 [17], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24805 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24339 (A=\processor.RegA_mux.input0 [18], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24806 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24340 (A=\processor.RegA_mux.input0 [19], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24807 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24341 (A=\processor.RegA_mux.input0 [20], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24808 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24342 (A=\processor.RegA_mux.input0 [21], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24809 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24343 (A=\processor.RegA_mux.input0 [22], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24810 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24344 (A=\processor.RegA_mux.input0 [23], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24811 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24345 (A=\processor.RegA_mux.input0 [24], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24812 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24346 (A=\processor.RegA_mux.input0 [25], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24813 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24347 (A=\processor.RegA_mux.input0 [26], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24814 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24348 (A=\processor.RegA_mux.input0 [27], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24815 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24349 (A=\processor.RegA_mux.input0 [28], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24816 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24350 (A=\processor.RegA_mux.input0 [29], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24817 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24351 (A=\processor.RegA_mux.input0 [30], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24818 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24352 (A=\processor.RegA_mux.input0 [31], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24819 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23949 (A=\processor.inst_mux.out [29], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29919 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$24468_Y, S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29920 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$24469_Y, S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29921 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$24470_Y, S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29922 (A=1'1, B=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$24471_Y, S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29923 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29841 [2], S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24888 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29924 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29832 [2], S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24889 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29925 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29823 [2], S=$techmap$techmap\processor.alu_control.$procmux$1202.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$24459_Y) into $auto$simplemap.cc:420:simplemap_dff$24890 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29479 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29461, S=$techmap$techmap\processor.sign_mask_gen_inst.$procmux$397.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$24361_Y) into $auto$simplemap.cc:420:simplemap_dff$24892 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$29480 (A=1'0, B=$auto$simplemap.cc:127:simplemap_reduce$29457, S=$techmap$techmap\processor.sign_mask_gen_inst.$procmux$397.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$24361_Y) into $auto$simplemap.cc:420:simplemap_dff$24893 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23927 (A=\processor.inst_mux.out [7], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23864 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23928 (A=\processor.inst_mux.out [8], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23865 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23929 (A=\processor.inst_mux.out [9], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23866 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23930 (A=\processor.inst_mux.out [10], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23867 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23931 (A=\processor.inst_mux.out [11], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23868 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24090 (A=\processor.if_id_reg.data_out [47], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24900 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24091 (A=\processor.if_id_reg.data_out [48], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24901 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24092 (A=\processor.if_id_reg.data_out [49], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24902 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24093 (A=\processor.if_id_reg.data_out [50], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24903 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24094 (A=\processor.if_id_reg.data_out [51], B=1'0, S=\processor.CSRRI_signal) into $auto$simplemap.cc:420:simplemap_dff$24904 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23504 (A=\processor.if_id_reg.data_out [52], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24905 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23505 (A=\processor.if_id_reg.data_out [53], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24906 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23506 (A=\processor.if_id_reg.data_out [54], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24907 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23507 (A=\processor.if_id_reg.data_out [55], B=1'0, S=\processor.CSRR_signal) into $auto$simplemap.cc:420:simplemap_dff$24908 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23940 (A=\processor.inst_mux.out [20], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23877 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23941 (A=\processor.inst_mux.out [21], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23878 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23942 (A=\processor.inst_mux.out [22], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23879 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23943 (A=\processor.inst_mux.out [23], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23880 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23944 (A=\processor.inst_mux.out [24], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23881 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23945 (A=\processor.inst_mux.out [25], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23882 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23946 (A=\processor.inst_mux.out [26], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23883 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23947 (A=\processor.inst_mux.out [27], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23884 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23948 (A=\processor.inst_mux.out [28], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23885 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23949 (A=\processor.inst_mux.out [29], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23886 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23950 (A=\processor.inst_mux.out [30], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23887 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$24079 (A=\processor.Jump1, B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$24744 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23889 (A=\processor.PC.outAddr [0], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23825 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$30894 (A=1'0, B=$techmap$techmap\processor.alu_main.$procmux$1212.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:476$27039_Y, S=$techmap$techmap\processor.alu_main.$procmux$1212.$reduce_or$/usr/local/bin/../share/yosys/techmap.v:480$27031_Y) into $auto$simplemap.cc:420:simplemap_dff$27400 (SB_DFF).
  Merging $auto$simplemap.cc:277:simplemap_mux$23939 (A=\processor.inst_mux.out [19], B=1'0, S=\processor.cont_mux.select) into $auto$simplemap.cc:420:simplemap_dff$23876 (SB_DFF).

25.40. Executing ICE40_OPT pass (performing simple optimizations).

25.40.1. Running ICE40 specific optimizations.

25.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~122 debug messages>

25.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~441 debug messages>
Removed a total of 147 cells.

25.40.4. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 124 unused cells and 2651 unused wires.
<suppressed ~128 debug messages>

25.40.6. Rerunning OPT passes. (Removed registers in this run.)

25.40.7. Running ICE40 specific optimizations.

25.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~75 debug messages>

25.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.10. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.12. Rerunning OPT passes. (Removed registers in this run.)

25.40.13. Running ICE40 specific optimizations.

25.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

25.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

25.40.16. Executing OPT_RMDFF pass (remove dff with constant values).

25.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

25.40.18. Finished OPT passes. (There is nothing left to do.)

25.41. Executing TECHMAP pass (map to technology primitives).

25.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

25.41.2. Continuing TECHMAP pass.
No more expansions possible.

25.42. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_FF_'.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Successfully finished Verilog frontend.

25.43. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

25.44. Executing ABC9 pass.

25.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

25.44.3. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1977 debug messages>

25.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.5. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.6. Executing FLATTEN pass (flatten design).
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template SB_CARRY for cells of type SB_CARRY.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
<suppressed ~7 debug messages>
No more expansions possible.

25.44.7. Executing TECHMAP pass (map to technology primitives).

25.44.7.1. Executing Verilog-2005 frontend: <techmap.v>
Parsing Verilog input from `<techmap.v>' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

25.44.7.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
No more expansions possible.
<suppressed ~8 debug messages>

25.44.8. Executing OPT pass (performing simple optimizations).

25.44.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.
<suppressed ~4 debug messages>

25.44.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

25.44.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.6. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

25.44.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.9. Rerunning OPT passes. (Maybe there is more to do..)

25.44.8.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top$holes..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

25.44.8.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top$holes.
Performed a total of 0 changes.

25.44.8.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top$holes'.
Removed a total of 0 cells.

25.44.8.13. Executing OPT_RMDFF pass (remove dff with constant values).

25.44.8.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top$holes..

25.44.8.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top$holes.

25.44.8.16. Finished OPT passes. (There is nothing left to do.)

25.44.9. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 3127 cells with 19387 new cells, skipped 3706 cells.
  replaced 3 cell types:
     834 $_OR_
     137 $_XOR_
    2156 $_MUX_
  not replaced 11 cell types:
     163 $_NOT_
     717 $_AND_
       1 SB_HFOSC
      20 SB_RAM40_4K
       2 SB_DFFESR
       4 SB_DFFSS
     132 SB_DFFSR
     152 SB_DFFE
     385 SB_DFF
     157 $__ICE40_CARRY_WRAPPER
    1973 $__ABC9_DELAY
Module top$holes: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

25.44.9.1. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.2. Executing ABC9_OPS pass (helper functions for ABC9).

25.44.9.3. Executing XAIGER backend.
<suppressed ~1008 debug messages>
Extracted 8430 AND gates and 23976 wires from module `top' to a netlist network with 804 inputs and 1990 outputs.

25.44.9.4. Executing ABC9_EXE pass (technology mapping using ABC9).

25.44.9.5. Executing ABC9.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    804/   1990  and =    6787  lev =   38 (2.34)  mem = 0.20 MB  box = 2130  bb = 1973
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    804/   1990  and =    8922  lev =   57 (1.91)  mem = 0.22 MB  ch = 1286  box = 2099  bb = 1973
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =    8922.  Ch =  1199.  Total mem =    2.27 MB. Peak cut mem =    0.25 MB.
ABC: P:  Del = 11750.00.  Ar =    2583.0.  Edge =     9111.  Cut =    57188.  T =     0.01 sec
ABC: P:  Del = 11750.00.  Ar =    2515.0.  Edge =     9159.  Cut =    53925.  T =     0.02 sec
ABC: P:  Del = 11750.00.  Ar =    2274.0.  Edge =     7666.  Cut =    60759.  T =     0.01 sec
ABC: F:  Del = 11750.00.  Ar =    2159.0.  Edge =     7279.  Cut =    53311.  T =     0.02 sec
ABC: A:  Del = 11750.00.  Ar =    2045.0.  Edge =     6630.  Cut =    53161.  T =     0.03 sec
ABC: A:  Del = 11750.00.  Ar =    2035.0.  Edge =     6606.  Cut =    53771.  T =     0.03 sec
ABC: Total time =     0.12 sec
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    804/   1990  and =    5658  lev =   43 (2.03)  mem = 0.18 MB  box = 2099  bb = 1973
ABC: Mapping (K=4)  :  lut =   2026  edge =    6546  lev =   20 (1.07)  levB =   45  mem = 0.09 MB
ABC: LUT = 2026 : 2=261 12.9 %  3=1036 51.1 %  4=729 36.0 %  Ave = 3.23
ABC: Warning: AIG with boxes has internal fanout in 0 complex flops and 1 carries.
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 4.41 seconds, total: 4.41 seconds

25.44.9.6. Executing AIGER frontend.
<suppressed ~5601 debug messages>
Removed 8295 unused cells and 16997 unused wires.

25.44.9.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     2027
ABC RESULTS:   $__ICE40_CARRY_WRAPPER cells:      126
ABC RESULTS:           input signals:       40
ABC RESULTS:          output signals:      983
Removing temp directory.

25.45. Executing ICE40_WRAPCARRY pass (wrap carries).

25.46. Executing TECHMAP pass (map to technology primitives).

25.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

25.46.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 193 unused cells and 24140 unused wires.

25.47. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     2215
  1-LUT                1
  2-LUT              292
  3-LUT             1189
  4-LUT              733

Eliminating LUTs.
Number of LUTs:     2215
  1-LUT                1
  2-LUT              292
  3-LUT             1189
  4-LUT              733

Combining LUTs.
Number of LUTs:     2172
  1-LUT                1
  2-LUT              249
  3-LUT             1146
  4-LUT              776

Eliminated 0 LUTs.
Combined 43 LUTs.
<suppressed ~13006 debug messages>

25.48. Executing TECHMAP pass (map to technology primitives).

25.48.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

25.48.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010000100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000010011001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010001100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001101011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101011011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001100100001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100100001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000100100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000010101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111110001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000001010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011100010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000001110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000110010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001101000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101111001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000010101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101010001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011110100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110110101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110011110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010001001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111100100111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111100011011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111101001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110010001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100010101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010001000110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000010000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000001010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000101110111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
No more expansions possible.
<suppressed ~6969 debug messages>
Removed 0 unused cells and 4387 unused wires.

25.49. Executing AUTONAME pass.
Renamed 19135 objects in module top (45 iterations).
<suppressed ~5277 debug messages>

25.50. Executing HIERARCHY pass (managing design hierarchy).

25.50.1. Analyzing design hierarchy..
Top module:  \top

25.50.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

25.51. Printing statistics.

=== top ===

   Number of wires:               6662
   Number of wire bits:         139399
   Number of public wires:        6662
   Number of public wire bits:  139399
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2990
     SB_CARRY                      122
     SB_DFF                        385
     SB_DFFE                       152
     SB_DFFESR                       2
     SB_DFFSR                      132
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2172
     SB_RAM40_4K                    20

25.52. Executing CHECK pass (checking for obvious problems).
checking module top..
Warning: Wire top.processor.alu_main.ALUOut has an unprocessed 'init' attribute.
Warning: Wire top.processor.immediate_generator.imm has an unprocessed 'init' attribute.
found and reported 2 problems.

26. Printing statistics.

=== top ===

   Number of wires:               6662
   Number of wire bits:         139399
   Number of public wires:        6662
   Number of public wire bits:  139399
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2990
     SB_CARRY                      122
     SB_DFF                        385
     SB_DFFE                       152
     SB_DFFESR                       2
     SB_DFFSR                      132
     SB_DFFSS                        4
     SB_HFOSC                        1
     SB_LUT4                      2172
     SB_RAM40_4K                    20

27. Executing JSON backend.

Warnings: 7 unique messages, 7 total
End of script. Logfile hash: 4b6aea7fc6, CPU: user 18.78s system 0.53s, MEM: 279.53 MB peak
Yosys 0.9+2406 (git sha1 UNKNOWN, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 21% 29x opt_clean (4 sec), 17% 33x opt_expr (3 sec), ...
