<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Silicon Labs EZR32 CMSIS: EZR32LG_DAC_BitFields</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="modules.html"><span>Modules</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
  </ul></div>
<h1>EZR32LG_DAC_BitFields</h1><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga3417f5dac12fd9827e73d8067107e47">_DAC_CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd95c3c01c478233656f06091aa4b61b8">_DAC_CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x003703FFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9b3b234c2a047e5e5094ab78268868dd">DAC_CTRL_DIFF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1dce46411eb0f7bedc82e7f169600a89">_DAC_CTRL_DIFF_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd92f77f8cabc94f1974e88208e2e0c1e">_DAC_CTRL_DIFF_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9a7caf2c377d8386f5f4683dc52eb97d">_DAC_CTRL_DIFF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gab4c0c8e4d7a203b27b6dd167ae7b732">DAC_CTRL_DIFF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_DIFF_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd78f337e3bc766f8ad039a5711a2ad39">DAC_CTRL_SINEMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g70ddfb1b217763fc44b1a142fdde12f4">_DAC_CTRL_SINEMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd7474f812e29ce61dfe534a166ed059a">_DAC_CTRL_SINEMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gea7ab1cf5f40ff41e4d499f138ec4a07">_DAC_CTRL_SINEMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1712c4fe62eb6c5ccd0adaf7a62f792e">DAC_CTRL_SINEMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_SINEMODE_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1b43d828919c0bbdee837d2cb0c0eb9e">_DAC_CTRL_CONVMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfe3ee04b1af82ab0052ce568c0dabed2">_DAC_CTRL_CONVMODE_MASK</a>&nbsp;&nbsp;&nbsp;0xCUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8e4f6a056caa96e17fe20112ec4e1e68">_DAC_CTRL_CONVMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge33d027211914133ffb4b1b47fcfdcf6">_DAC_CTRL_CONVMODE_CONTINUOUS</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g30031545610f87e3eefb03b538dc7684">_DAC_CTRL_CONVMODE_SAMPLEHOLD</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbe3031fc92e105bc1d19af239a7ef98d">_DAC_CTRL_CONVMODE_SAMPLEOFF</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g610581ae28dccd5babe0825584868b73">DAC_CTRL_CONVMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9b90b4296a5bfda182ff150d298fc72c">DAC_CTRL_CONVMODE_CONTINUOUS</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_CONTINUOUS &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g44ea4a389bf30c31bf81e8802a415da6">DAC_CTRL_CONVMODE_SAMPLEHOLD</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEHOLD &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g53c7c4e9f9c26377190f87b688b2f3bf">DAC_CTRL_CONVMODE_SAMPLEOFF</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEOFF &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g227779b1965c659bf4593d2a64648903">_DAC_CTRL_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1184ce6863369150ddeeda642ba45e6b">_DAC_CTRL_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5a57cb606110b758c1b3d199f47facfa">_DAC_CTRL_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9678aac434ff4f78186d5ef9cbf32537">_DAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8473439829080c752648c03e9b384af2">_DAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfe59f3a6961dda47b94e09127b22c5e7">_DAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#geb79b0ee217d572d546ce70c0696a58d">_DAC_CTRL_OUTMODE_PINADC</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g17defd297072b4a92d4d9d2b3bfe4ab0">DAC_CTRL_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DISABLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8c71f3646059b3d551633f1921d95314">DAC_CTRL_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd515d7115ba67576301982a7444f5fde">DAC_CTRL_OUTMODE_PIN</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PIN &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbed366015bab04c06fdd0413b42dec5f">DAC_CTRL_OUTMODE_ADC</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_ADC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6e5023b8ac83d29303c8d56d645badba">DAC_CTRL_OUTMODE_PINADC</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PINADC &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb9adb168e1ce87d978f1eeac91dfe74b">DAC_CTRL_OUTENPRS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gce5aad24a3719bfea0b7e148b3f40257">_DAC_CTRL_OUTENPRS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g75376a8976e928adb7d5cdf3088d447a">_DAC_CTRL_OUTENPRS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g855094f2f2c68298e9e8389e5556424e">_DAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gaf43d90250ff0b5968f41e74a1b3f3b4">DAC_CTRL_OUTENPRS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf8ca1fda41f0c30f580a8009eb116163">DAC_CTRL_CH0PRESCRST</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf9e2230a45b596f0c0b3345701e41ecb">_DAC_CTRL_CH0PRESCRST_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g37ddb55549eb6329be49f7583d6ea079">_DAC_CTRL_CH0PRESCRST_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdc95f32556ea3aa9a4b80770409a1023">_DAC_CTRL_CH0PRESCRST_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g50a7876bd6b0da701ee006b99909041d">DAC_CTRL_CH0PRESCRST_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CH0PRESCRST_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g29c08584aabb10b7fc05029797e2e57d">_DAC_CTRL_REFSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g65c1ced7e1c587847f895df66c613c45">_DAC_CTRL_REFSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x300UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga28d5f4d37324dc3f36e0f7c725dc5f6">_DAC_CTRL_REFSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9a09e9ba568d0e6375bcafb6e19c5c39">_DAC_CTRL_REFSEL_1V25</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gedaf73feff56465cb4205734eb7cf302">_DAC_CTRL_REFSEL_2V5</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g182b2fca1a27ac9d761d459895206433">_DAC_CTRL_REFSEL_VDD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge59517192cdbeef65221051d5facde23">DAC_CTRL_REFSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gde13fb451b5c376613164ff33bcff0d9">DAC_CTRL_REFSEL_1V25</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_1V25 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdbd173f6eba206c741af20421bbff464">DAC_CTRL_REFSEL_2V5</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_2V5 &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0ff8f39e88de9efeddb3337be513c8f7">DAC_CTRL_REFSEL_VDD</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_VDD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9a9d345f9a90b5a5c309fa321e05617c">_DAC_CTRL_PRESC_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf572ba607ae25de46b97314b0404b652">_DAC_CTRL_PRESC_MASK</a>&nbsp;&nbsp;&nbsp;0x70000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g89e9851a883f71d7ea172115c5b1f265">_DAC_CTRL_PRESC_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3d476efac3aae06f0f4d2a782fdf9662">_DAC_CTRL_PRESC_NODIVISION</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3a3f832b656383bfc039345074605969">DAC_CTRL_PRESC_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga284e3bd2d2aa329ff02bb857c5f7535">DAC_CTRL_PRESC_NODIVISION</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_NODIVISION &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g85a83529f463302bc32e8dd7ff3d400e">_DAC_CTRL_REFRSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;20</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g290d2beabaaf89150943b988e5c88be6">_DAC_CTRL_REFRSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x300000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1a395ce06d911f402195d1a1470f1129">_DAC_CTRL_REFRSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g83fdfbe82ca05387dbb9f33ec575319a">_DAC_CTRL_REFRSEL_8CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbc0f7e3b33e60c35d6a6294661941364">_DAC_CTRL_REFRSEL_16CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g19b10b7d88e5c57bd6470dce1b891162">_DAC_CTRL_REFRSEL_32CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9411bb7ded3e7f2c7dad8f30798dae3c">_DAC_CTRL_REFRSEL_64CYCLES</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc863563c10cc2cd6709c9edb900e394c">DAC_CTRL_REFRSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_DEFAULT &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g987c12d01248532ec78722669258983c">DAC_CTRL_REFRSEL_8CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_8CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9aa197b2bc0bceec79b4d86fefab4642">DAC_CTRL_REFRSEL_16CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_16CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g68d9d927c9196eeeb958a2e483cd3dde">DAC_CTRL_REFRSEL_32CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_32CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2cacac2c50d8e48333da4a17e35b8073">DAC_CTRL_REFRSEL_64CYCLES</a>&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_64CYCLES &lt;&lt; 20)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7162985646c142fca924ef6195bbd871">_DAC_STATUS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbf0ad907064a9db4a7d770fc4bf6e801">_DAC_STATUS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gadbcad5c7677fb46a621aa30d5614657">DAC_STATUS_CH0DV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g962caa4041b3647cea14aa6aa91c9651">_DAC_STATUS_CH0DV_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g74e98165331a603c042f7732860a3b2c">_DAC_STATUS_CH0DV_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcaadf31bd8e8a0ec9eb4169a94fdc516">_DAC_STATUS_CH0DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5b2bfe6c79021cb0ef470f060e0e3440">DAC_STATUS_CH0DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH0DV_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g66f7e6d4f1742ba91a206adf1c6ed6b6">DAC_STATUS_CH1DV</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3b669cf99f2d4d8c4b6174f404c75c63">_DAC_STATUS_CH1DV_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge87733a4f7869fb67caeb2ba4373802c">_DAC_STATUS_CH1DV_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcc6eff52e9361cd4190992655df72eb6">_DAC_STATUS_CH1DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcdb8841efcc6a04ae3ca545123f23163">DAC_STATUS_CH1DV_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH1DV_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8d26d5a58fcb26dbcf50405efff64ca4">_DAC_CH0CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9765878ca9de4b182c0495fe45a4f9a7">_DAC_CH0CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gaa30d6e270cff1f5fc5fc72f83346172">DAC_CH0CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd798fe6afbe25f58840bc2fa3eacb08f">_DAC_CH0CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf3ec13d974e90148efee518e23f4af82">_DAC_CH0CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g89e6c6350afbb40a83d0e29978e837a1">_DAC_CH0CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5eff4674f43b53a70ad4273e84d66a2a">DAC_CH0CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g89ae3c7a5bc86cda7ec4eb4f25beac67">DAC_CH0CTRL_REFREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7581102e068decd85ff0bfc129937fea">_DAC_CH0CTRL_REFREN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#geec0cf807e45591e37f4c35a5e63ccd2">_DAC_CH0CTRL_REFREN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2ceb8ceda6d48d05ed005fc3336a9df8">_DAC_CH0CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g45d815f04ad85dd87967fab144c9827f">DAC_CH0CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_REFREN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g422f953f916896b0af3e83a385be309c">DAC_CH0CTRL_PRSEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3ecdeaa524169618edd9bf29897d920e">_DAC_CH0CTRL_PRSEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g55fcd8843d35ffdbfea30e04070c04fc">_DAC_CH0CTRL_PRSEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd4f72fc7d30e7b080ea74f39d617116a">_DAC_CH0CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g428fe3afd25966d92b8208ae305309d3">DAC_CH0CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2713b48eb62fa4108308625b6a1eb5c6">_DAC_CH0CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcdeb10876b42d65cd53b869fdc6e88eb">_DAC_CH0CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5a92a19eed9e7abb974c9b30ec8da07b">_DAC_CH0CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc0766cfa6df13ff860a410d5408e1023">_DAC_CH0CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gad6efdb3f41768864a86a666dbb9a0ba">_DAC_CH0CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7853950f462566499739477913e6d848">_DAC_CH0CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g42f29d51c52f12fd6e97cf59d314f53c">_DAC_CH0CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g99c1f6bd2a0278da27622cd93d159eb0">_DAC_CH0CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g67d8409da1ba1270ac1c2031cae9e90c">_DAC_CH0CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd1406429eaa3acd833e9e03d945fce50">_DAC_CH0CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g537973077d0ea2b11e25fe1320374d6d">_DAC_CH0CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf023847e53a8b3054336f614e883e02e">_DAC_CH0CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g59c71e9833bf8b5c52e148ff51da9744">_DAC_CH0CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2fefde34e53d0b45b7cba76c72e73262">_DAC_CH0CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g958322bc14b8c87f135e7b178ef77dbc">_DAC_CH0CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7cde4f5c2f9a8235d984e50c1c4d1976">DAC_CH0CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5ed9c84c6f57fc984f4c39a8260f5adf">DAC_CH0CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ged51e893e5cc980b6d567d7731d08fe4">DAC_CH0CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g775b1a73e78be6173ec13736eaa328dd">DAC_CH0CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1e1da6c2345deb8c7e9825c23c2c075e">DAC_CH0CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g42818b13eb759809944c288df113867b">DAC_CH0CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g14db30569d4a07a8048f71fe1a77f587">DAC_CH0CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge2226d0b24a34297b5e3ff33e3ac170a">DAC_CH0CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g22005d5c1eaa58d6770dd1d6cb13dd7c">DAC_CH0CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdfd46cc67f935d7e0492754267ce4325">DAC_CH0CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH8 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf51121e6869a1385677080946efed640">DAC_CH0CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH9 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1cda21b723d808947eb6714bbfcf86d6">DAC_CH0CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH10 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcd55ba7fd5693931da4c0cc26f74e510">DAC_CH0CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH11 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gca67da8c37ab81b867a5a9686c416511">_DAC_CH1CTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5054bb7c7dcb1dc110396db2675f6d89">_DAC_CH1CTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x000000F7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc4ee2828c68776c3b96629a0ad5ca045">DAC_CH1CTRL_EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2d16f71ababc7abc8699dba1ef06fa68">_DAC_CH1CTRL_EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge55e3e8a2ce25c3b0dc6349d94773ce3">_DAC_CH1CTRL_EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g774c4ba8f58297ee6f82a0636ac43456">_DAC_CH1CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb047452abe1d6e141a36fb63b68a45bc">DAC_CH1CTRL_EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4c95d9c0dc777e009cfe402b495a1a6a">DAC_CH1CTRL_REFREN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g27baaee6f9735c0a80aeaf29069ed495">_DAC_CH1CTRL_REFREN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb509c90f7ae2d2b862901d5fc8b3befc">_DAC_CH1CTRL_REFREN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf10439f1318524c7771894c19ad29737">_DAC_CH1CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g840059532fa57090272437388681a202">DAC_CH1CTRL_REFREN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_REFREN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc208dd5b0b516fa5547367862f2c1a88">DAC_CH1CTRL_PRSEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc00830d29216475f1ba32b86ba00e55d">_DAC_CH1CTRL_PRSEN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdbff80afe126c76cf6ee2c94a4445609">_DAC_CH1CTRL_PRSEN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf63a195c064cfb96eb3f3900ce05868c">_DAC_CH1CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6ccc9eaf19f5e876e5dc744d49e8687e">DAC_CH1CTRL_PRSEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSEN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8a60c490ee8bb6fb9076b3af64e568b4">_DAC_CH1CTRL_PRSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4e4abe50f2a2410ef247f65d3ecde5c4">_DAC_CH1CTRL_PRSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0xF0UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc2be94d64477d1aa802ce38857228edc">_DAC_CH1CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g645ece5e45a76f6992acf0a664479e04">_DAC_CH1CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf9e879f2b93abb8320d41298db18df90">_DAC_CH1CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfe43e7601b734c7ad7a2b59714a5b78b">_DAC_CH1CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g52b725e3d52add02ae86c06290107d8e">_DAC_CH1CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g67901881f36185c1c6e2bed1659ffbfa">_DAC_CH1CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4c1c4f70cf3f8aa35056ec88a5c18c60">_DAC_CH1CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g08e6f72d1ac808fc538f653389c0bbc6">_DAC_CH1CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga059b5497def62fcafb8c69f457b6d30">_DAC_CH1CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g03b733c4db1f71a701e490597eb8b47d">_DAC_CH1CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0e8c5e20f26e18f60f76622bf661ae5b">_DAC_CH1CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;0x00000009UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc68694adebee661a5a3ae62b05c82ef6">_DAC_CH1CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;0x0000000AUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g438e5a9c81a3c56267a9c008906f8f6b">_DAC_CH1CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;0x0000000BUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf70ca64522c9203817d86413d5beb744">DAC_CH1CTRL_PRSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3365b5d5e73c044903d6ff879053a377">DAC_CH1CTRL_PRSSEL_PRSCH0</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf96a4775afee839a92df572f04b22746">DAC_CH1CTRL_PRSSEL_PRSCH1</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd27806b5f8de85490d638f95620c4cef">DAC_CH1CTRL_PRSSEL_PRSCH2</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3e1520ee0f1c7fbfb2609cbbdd13f478">DAC_CH1CTRL_PRSSEL_PRSCH3</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4011785bc0c57caeab72ed0b57d1a2ae">DAC_CH1CTRL_PRSSEL_PRSCH4</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb06cc1e45c551683eda59901ad528a60">DAC_CH1CTRL_PRSSEL_PRSCH5</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g01ebe37e075eb7ba5fc969cb02d7fa52">DAC_CH1CTRL_PRSSEL_PRSCH6</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd6a41666dea79cd4a6f575515b8d16ee">DAC_CH1CTRL_PRSSEL_PRSCH7</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gaf8026f25ba84bbf04686966ac8811f6">DAC_CH1CTRL_PRSSEL_PRSCH8</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH8 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g80ffc7b41b673e685460f7d9c43993bb">DAC_CH1CTRL_PRSSEL_PRSCH9</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH9 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga5a44d23dc2a71795d70c107ead065fa">DAC_CH1CTRL_PRSSEL_PRSCH10</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH10 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g39a92dcb88d07564f02532a473e42d72">DAC_CH1CTRL_PRSSEL_PRSCH11</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH11 &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6235ac4aa72cb98ea06f9708fe59637f">_DAC_IEN_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4a923747fc5bd872698aecf71776d5f4">_DAC_IEN_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf106c352cc9f15b19490d8528158feaa">DAC_IEN_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5584b2bf8e9fd412d123c29a1a96e127">_DAC_IEN_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gca902d4f0eb792932b60d31b292c1c0a">_DAC_IEN_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g81fbe143549f2230052886809fb9ba33">_DAC_IEN_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4d2079fad0174775947621b1454c5ad2">DAC_IEN_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2df353b320508dd01d0bd75a22dc7cdd">DAC_IEN_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc773fc91f317e81a370410de12835898">_DAC_IEN_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdc7451db222ede550c07fe050c5e2641">_DAC_IEN_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gba43f4209d872b85e4688be4891f60e6">_DAC_IEN_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc53c0c736d02ae7e8cb7068df4d28d79">DAC_IEN_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3eb0a40488bdada2e07d6f32c9f376a1">DAC_IEN_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9bad63606c8cc8c85f9a28b710e76540">_DAC_IEN_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8b6af59e1f2e72406793e7a06a2276af">_DAC_IEN_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6520cf9f378c75a95d8bbe89ba33cef2">_DAC_IEN_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g95b47000828bec3d06e01c73d14e100a">DAC_IEN_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdd3ea1a8806ef234797867df1cd94602">DAC_IEN_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc06d9bc36b1d6eff81e68b93136fde11">_DAC_IEN_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4ae8655791917151fdb57a65b6ba7b30">_DAC_IEN_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3cf1e9d9d7eaae7cfc6d2cbfba8dbb76">_DAC_IEN_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbc6ed658e9f3a4d8f43cbc62ec78b5be">DAC_IEN_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5dfe8485a0e659df1303c61988c803df">_DAC_IF_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2c3c2837d17d1330b7b7869a9e5593de">_DAC_IF_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge06c62c22a10bea1d7d53f447f95b9b7">DAC_IF_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g08d47363133ebfb29d53eb3b559f6825">_DAC_IF_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g07a2bdb1c6b8e112eb27f7dea0fb859f">_DAC_IF_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gabf64f619f51872076eafbacb4c6c1f8">_DAC_IF_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ged13323a991cd06692cd73cad4cdc730">DAC_IF_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g93b64a1fceffa9e4a97e9c51a9dd060d">DAC_IF_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g98fba4227b2557bc0d5ab566171ff2c9">_DAC_IF_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gacb0b2fcb6fac0fae58da984eecf6368">_DAC_IF_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge4e3b87767902235d44e46a1359ea332">_DAC_IF_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc37053a39b5865368b4c23405f23f886">DAC_IF_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc6518edd1f967b7f774be73dacd7614c">DAC_IF_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8142b074c48568aaa91c54b1d65708bd">_DAC_IF_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf32ce7bf09228258ff0512420c5818c7">_DAC_IF_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd2b823f678ddf29d6454fb2c1295e8c7">_DAC_IF_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1ca4283483e59d05707b982bf7b1c7ff">DAC_IF_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7d1c5657d9fa4f1873a8f4ee28cf3b1f">DAC_IF_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf04f7c958bb2e358a3ad72803a25541c">_DAC_IF_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g91b7632fa703d161096564cd6dc6c2e5">_DAC_IF_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4496f95016f96cbaa62d41196d97f6cf">_DAC_IF_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5d351fae50c98e32562fbd821fb6a17b">DAC_IF_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g82f9edd169e078afe278cbd7759f1487">_DAC_IFS_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbf822a06f3479be319ec03be5c02ea68">_DAC_IFS_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g33e99a8d7bf9a768de8ee68bd96c5d9a">DAC_IFS_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g75c3fe09541f17de45984320e33a99f5">_DAC_IFS_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9bf7f3b365bb95b69f9fbb7f1957ada3">_DAC_IFS_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfd83a8b8b00bd2ec97d2a6013e6258ff">_DAC_IFS_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g62076d1bdb1e614ec858a7bd8eb34242">DAC_IFS_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g81ff1b55f02ebfe7c4bee2484fc27b69">DAC_IFS_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g07990f79464eb9158372d1e07be45923">_DAC_IFS_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8e9a1be16edeb9dda8abdba43b4b514e">_DAC_IFS_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0f365e2478fadc1a882fdebced33d2d5">_DAC_IFS_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g37276f58cd3f1f058176e31cbde0017b">DAC_IFS_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9aa337507796adf737ab644e5aac6238">DAC_IFS_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g98ba86ff1e1954b6140a9ef4d013eb01">_DAC_IFS_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5be559ac6f30ce1d84bc39c26b1f9ff6">_DAC_IFS_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge69986e20a2f62597edbf437293e8b1b">_DAC_IFS_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3c80af50f2dfd7630ab15c909d47a0e2">DAC_IFS_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#geb38648f627595011fa3f28827144c48">DAC_IFS_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g57b04eb75b1b2a7dbb733c0c6de566cc">_DAC_IFS_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb9021d2fb63b5139edee7c48beaa71e7">_DAC_IFS_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0ac6e8eb96407cde8ac965b522a02962">_DAC_IFS_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3d91c38cb1401f3bd6c764324e3ce7f0">DAC_IFS_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1c0a97cca2a0ab5d82afe906068cb99d">_DAC_IFC_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g446a16e56066562ef0868fc892321d8e">_DAC_IFC_MASK</a>&nbsp;&nbsp;&nbsp;0x00000033UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1d96cd1265a39f6d4613b81293c7ecb8">DAC_IFC_CH0</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ged7a8fe0515dda95fab94084c0929560">_DAC_IFC_CH0_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga34e894e52fa2d019acb1b80e22f05fb">_DAC_IFC_CH0_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g94902bad0de7fc7b241abc6f9a5ca30e">_DAC_IFC_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g36af3c8785cd1bcc59baa2e25cbb1660">DAC_IFC_CH0_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0e7eae5e2beff3b248a7173ec89eac74">DAC_IFC_CH1</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#geaef4ba7d13dde2bcc91b2a7fa352e89">_DAC_IFC_CH1_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1bec46ea6521d44f5b7bf3f2108600ea">_DAC_IFC_CH1_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6d92f562df65b4771c0ae332e107a92d">_DAC_IFC_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g31612edf5ff52d69627e4e3937f5ae00">DAC_IFC_CH1_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8dff96200d59f333e5509bf2031dd122">DAC_IFC_CH0UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf396e884eef260ccf5d4c9d93d05723a">_DAC_IFC_CH0UF_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga0142b2eb9bfafd1ca501906ce244d39">_DAC_IFC_CH0UF_MASK</a>&nbsp;&nbsp;&nbsp;0x10UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9c84f3ebe6c0299a6bcc3d6b5685cbe7">_DAC_IFC_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb877045773f52a790345909afb1f5d0a">DAC_IFC_CH0UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0UF_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g87d54e0217cdf178b00c9b5cab0aa8d6">DAC_IFC_CH1UF</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g13f8c72c0cd54871cd077fa5b588904c">_DAC_IFC_CH1UF_SHIFT</a>&nbsp;&nbsp;&nbsp;5</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd3a2a9843b077ff625abc660d58ff206">_DAC_IFC_CH1UF_MASK</a>&nbsp;&nbsp;&nbsp;0x20UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g75908f9e565de2f7820d40c5f981d9ff">_DAC_IFC_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc6daca5773e7ff3540ab6285f76e75ec">DAC_IFC_CH1UF_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1UF_DEFAULT &lt;&lt; 5)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3fe6a432eb051bf88a377a09dfe6f472">_DAC_CH0DATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g826bede14371d4b76b435a39d7ad9754">_DAC_CH0DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0b9033ce1b0d10863941622728b8ab67">_DAC_CH0DATA_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9d026d0e68eddc65797cd4d9c47e8cad">_DAC_CH0DATA_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9b1921a0d20e7e21e432cfb6828a8eac">_DAC_CH0DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gecd2add7e918230185d51d15713cb6f0">DAC_CH0DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH0DATA_DATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1ccd9227a11196503fc365b50dadb28f">_DAC_CH1DATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g82922ea3a5b3ca92d3c417250253556d">_DAC_CH1DATA_MASK</a>&nbsp;&nbsp;&nbsp;0x00000FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g31619b7cce1f2eb942974ffff5ae51aa">_DAC_CH1DATA_DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g21e7fe5c6471daa120f8543e3ff7b17e">_DAC_CH1DATA_DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g860884a77663782732a6b16f99d8e2cf">_DAC_CH1DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g10c4c5b573af3e1deb677118039b251d">DAC_CH1DATA_DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CH1DATA_DATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g498cf59f40665886bfe708262ff09970">_DAC_COMBDATA_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g53464e5b0903b6d9a93f93db67203b04">_DAC_COMBDATA_MASK</a>&nbsp;&nbsp;&nbsp;0x0FFF0FFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g36d7c4d3c026929055367518429a6752">_DAC_COMBDATA_CH0DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb0ad83753b6a3f13691042107d28e70f">_DAC_COMBDATA_CH0DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7782ad3778f0b7c49e3ff62b7cb0ea16">_DAC_COMBDATA_CH0DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga1eeba603982059d3715793479ddbf78">DAC_COMBDATA_CH0DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH0DATA_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g291385aab77b4c7448a8c4121cd8e4f2">_DAC_COMBDATA_CH1DATA_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6b56aa1226e782d769d9626836bb3733">_DAC_COMBDATA_CH1DATA_MASK</a>&nbsp;&nbsp;&nbsp;0xFFF0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7385c817cba432def5231d084d6ad3f8">_DAC_COMBDATA_CH1DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6359c112374a6baab79896e37e2c5d4b">DAC_COMBDATA_CH1DATA_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH1DATA_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g67e94baa2a85f66ca4ae88caba584691">_DAC_CAL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00400000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0d7151c41bce1fcd70a308e11e3cb02f">_DAC_CAL_MASK</a>&nbsp;&nbsp;&nbsp;0x007F3F3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6fe9121323f3793dc3ca296216ac623e">_DAC_CAL_CH0OFFSET_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g029a8700bec34862fc8627b632bb6775">_DAC_CAL_CH0OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6f8860a9764950535ae93d5181528715">_DAC_CAL_CH0OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1b3a82c3add07672a4e477e339d9c33f">DAC_CAL_CH0OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH0OFFSET_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g07f558e5e042a5cbc0dab4543997f956">_DAC_CAL_CH1OFFSET_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ged21a05964a94ff9f98b445fd9a31b03">_DAC_CAL_CH1OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x3F00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9922eab942ba1c06a338ddf4ead12490">_DAC_CAL_CH1OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5069a2f715036a3c8dced70fb89f32e4">DAC_CAL_CH1OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH1OFFSET_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5428bcae060c2aa85be6d0123c503d7e">_DAC_CAL_GAIN_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd6c2a6eca95b35795675db33117589c2">_DAC_CAL_GAIN_MASK</a>&nbsp;&nbsp;&nbsp;0x7F0000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g34d83bb3ec790e69ddad8c24e0fff68e">_DAC_CAL_GAIN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000040UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g41b8eea097d0a9b1ad60231a4aa2037a">DAC_CAL_GAIN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_CAL_GAIN_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc9dc1b17c4d47904bdd7c434421caac1">_DAC_BIASPROG_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00004747UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3b03ea654b751c6e77cb13737b5cf670">_DAC_BIASPROG_MASK</a>&nbsp;&nbsp;&nbsp;0x00004F4FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf820287eac77f35d9d08acc5cbf69779">_DAC_BIASPROG_BIASPROG_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g461144fd1e2e8d45fab77a919e1017cd">_DAC_BIASPROG_BIASPROG_MASK</a>&nbsp;&nbsp;&nbsp;0xFUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd715fb0e36293a145560a6260e6085d9">_DAC_BIASPROG_BIASPROG_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g66f41c0037b74eb1f51a7028cdb22a98">DAC_BIASPROG_BIASPROG_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_BIASPROG_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g35533444a5d6900493098c54b6324687">DAC_BIASPROG_HALFBIAS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g48a7be486c49a9f7ccbcfb61a388182c">_DAC_BIASPROG_HALFBIAS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g54279e4f245e1f21b3c795033a61e5fe">_DAC_BIASPROG_HALFBIAS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g907932d3683948ce4079d3b2e8a74702">_DAC_BIASPROG_HALFBIAS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g93fa13f7ada4702ae8e130ef6291e087">DAC_BIASPROG_HALFBIAS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_HALFBIAS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3c72add4d24da20b564448f34ca94a9a">_DAC_BIASPROG_OPA2BIASPROG_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf88455b9fc6b380360e5e2af408761a7">_DAC_BIASPROG_OPA2BIASPROG_MASK</a>&nbsp;&nbsp;&nbsp;0xF00UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge1b2cb4bcf6e517137873216b6cd22d5">_DAC_BIASPROG_OPA2BIASPROG_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7e206a5db21b8809febfafde5e2373f4">DAC_BIASPROG_OPA2BIASPROG_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_OPA2BIASPROG_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3984178326532f7e5da6930a5ecbae34">DAC_BIASPROG_OPA2HALFBIAS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5bff0e5e00ded5324e6a22ff68f41162">_DAC_BIASPROG_OPA2HALFBIAS_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g673a9804f749b1fa47b6b1108d3cf4be">_DAC_BIASPROG_OPA2HALFBIAS_MASK</a>&nbsp;&nbsp;&nbsp;0x4000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g844f92429846d65fe7210ac7712c6f80">_DAC_BIASPROG_OPA2HALFBIAS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga7523a73d48130eedc9f2fbd0339df64">DAC_BIASPROG_OPA2HALFBIAS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_OPA2HALFBIAS_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g433b63afbd24738cfec7534b19b5b01e">_DAC_OPACTRL_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc3ed68c02aeecedee352c09ebcbced5a">_DAC_OPACTRL_MASK</a>&nbsp;&nbsp;&nbsp;0x01C3F1C7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g492db6cc4d0a55c4c097448de3195528">DAC_OPACTRL_OPA0EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g39c351c452ecc5b247b31a3a7e33685d">_DAC_OPACTRL_OPA0EN_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g17edcb2fb1f62d08020af916ed06afda">_DAC_OPACTRL_OPA0EN_MASK</a>&nbsp;&nbsp;&nbsp;0x1UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g661fa07f78c26993948080c560bbe717">_DAC_OPACTRL_OPA0EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc00ad15a1324a08aed014b80a2b5fa3a">DAC_OPACTRL_OPA0EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0EN_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g906b52950bc5f6b4d9c5fc51db5741f3">DAC_OPACTRL_OPA1EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g117f8e1c0eb4a03cf1e2c9944304c965">_DAC_OPACTRL_OPA1EN_SHIFT</a>&nbsp;&nbsp;&nbsp;1</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc8caf9356ac52a25b8d0594c9190074a">_DAC_OPACTRL_OPA1EN_MASK</a>&nbsp;&nbsp;&nbsp;0x2UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g956773ac0dd293980d83e6f10b39a27b">_DAC_OPACTRL_OPA1EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g62fa15045b230f0dfc12332fb4f52a7b">DAC_OPACTRL_OPA1EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1EN_DEFAULT &lt;&lt; 1)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g76ec883643a183a933efd462e95ec2af">DAC_OPACTRL_OPA2EN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9be9910d6d72a6116e5331b4716b31b8">_DAC_OPACTRL_OPA2EN_SHIFT</a>&nbsp;&nbsp;&nbsp;2</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5bd7dfd6794b784c209fa782f384fc50">_DAC_OPACTRL_OPA2EN_MASK</a>&nbsp;&nbsp;&nbsp;0x4UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6ea7ac7e9dd92cb92a527785472ed3d6">_DAC_OPACTRL_OPA2EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g155d804f40bb0ba92cc8c4da4ab4eea1">DAC_OPACTRL_OPA2EN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2EN_DEFAULT &lt;&lt; 2)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf2d59339488001cf1bf5c2f4a51f9fae">DAC_OPACTRL_OPA0HCMDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g76d50b840195e0cb27c1876570b8fae7">_DAC_OPACTRL_OPA0HCMDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;6</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g00c7f822d097f87e21218dbb93072563">_DAC_OPACTRL_OPA0HCMDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x40UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gaa9df838976eb8db51ff599fab764bdc">_DAC_OPACTRL_OPA0HCMDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4f9521992a294d9f2e5c0121f9df8283">DAC_OPACTRL_OPA0HCMDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0HCMDIS_DEFAULT &lt;&lt; 6)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb8acd032f9789c658c6f5ba1610a5b6a">DAC_OPACTRL_OPA1HCMDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g772d27a5c436e9d61dddd0a7e0d47846">_DAC_OPACTRL_OPA1HCMDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;7</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge24035da305afa17f9e0cb4734bd80bb">_DAC_OPACTRL_OPA1HCMDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x80UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb9366a2094580c85663200f5057f14e0">_DAC_OPACTRL_OPA1HCMDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g93420a3c8ad2ae5298708aec930ddd1a">DAC_OPACTRL_OPA1HCMDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1HCMDIS_DEFAULT &lt;&lt; 7)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4ae725d03ddfe8815b8fc11f071e2f67">DAC_OPACTRL_OPA2HCMDIS</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gade2d2cf0ffa385a0bdd8cf196989615">_DAC_OPACTRL_OPA2HCMDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9f70f27f84765fb677e96bf70c97aede">_DAC_OPACTRL_OPA2HCMDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x100UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g91d49f69b9e4b9000317fd8347f26888">_DAC_OPACTRL_OPA2HCMDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcdb7f55e6cf1396dde8e472e27620899">DAC_OPACTRL_OPA2HCMDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2HCMDIS_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g27358e1041d8038c2be23b7afbe86c45">_DAC_OPACTRL_OPA0LPFDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga2db8800835269646b1d98209d77c87b">_DAC_OPACTRL_OPA0LPFDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x3000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g225d434d07757a6b580142382fe1d62b">_DAC_OPACTRL_OPA0LPFDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8bf5463e01086e1f0551dbba21b5e781">_DAC_OPACTRL_OPA0LPFDIS_PLPFDIS</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8aefa5cf4ca300d64ae2e01fe492c0b3">_DAC_OPACTRL_OPA0LPFDIS_NLPFDIS</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g025263324ffd9c7616a5a6559f58f3e9">DAC_OPACTRL_OPA0LPFDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0LPFDIS_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6831384529622b76f7c9a180ddc6a237">DAC_OPACTRL_OPA0LPFDIS_PLPFDIS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0LPFDIS_PLPFDIS &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2e3fa0557a6e5d09078565280701d147">DAC_OPACTRL_OPA0LPFDIS_NLPFDIS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0LPFDIS_NLPFDIS &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g130041ecc593af4750e0d182cf0480b4">_DAC_OPACTRL_OPA1LPFDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge4a6fecfcb971975c02dc8a06ec04a92">_DAC_OPACTRL_OPA1LPFDIS_MASK</a>&nbsp;&nbsp;&nbsp;0xC000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc72b15126e98b80fe8ebd2d2a96d4ec1">_DAC_OPACTRL_OPA1LPFDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge617435a2692279bb721e4c358590883">_DAC_OPACTRL_OPA1LPFDIS_PLPFDIS</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbe36a82fe5e6b3fe8ddecafb22672918">_DAC_OPACTRL_OPA1LPFDIS_NLPFDIS</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7dafb0c3731828f78bf72916e491fad6">DAC_OPACTRL_OPA1LPFDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1LPFDIS_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#geee530c3efbe1ea8531953b213960ef3">DAC_OPACTRL_OPA1LPFDIS_PLPFDIS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1LPFDIS_PLPFDIS &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2c090d14d73316f0b105cd26f5055ede">DAC_OPACTRL_OPA1LPFDIS_NLPFDIS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1LPFDIS_NLPFDIS &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2fbc491002278b2bcaedae255e1b7fc9">_DAC_OPACTRL_OPA2LPFDIS_SHIFT</a>&nbsp;&nbsp;&nbsp;16</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9d3c503591877caeac3d3732eeda4b57">_DAC_OPACTRL_OPA2LPFDIS_MASK</a>&nbsp;&nbsp;&nbsp;0x30000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gae14da0ba9486f076f1496a33e2e7a3a">_DAC_OPACTRL_OPA2LPFDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g85760869817b4ab67095aa8c54a964c9">_DAC_OPACTRL_OPA2LPFDIS_PLPFDIS</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g90e0157502d9c0078045590d9f69a1b0">_DAC_OPACTRL_OPA2LPFDIS_NLPFDIS</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#geadaa1527baede320c857392a5510751">DAC_OPACTRL_OPA2LPFDIS_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2LPFDIS_DEFAULT &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g14391f25be34e417140b33c014dfb249">DAC_OPACTRL_OPA2LPFDIS_PLPFDIS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2LPFDIS_PLPFDIS &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfcb4bf8efea950cb77cad4dbd288e17c">DAC_OPACTRL_OPA2LPFDIS_NLPFDIS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2LPFDIS_NLPFDIS &lt;&lt; 16)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdbce0ebfcb3074003cd88ceef2fb52f0">DAC_OPACTRL_OPA0SHORT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gac4eacb9d58bfc6575cdf538303f6fca">_DAC_OPACTRL_OPA0SHORT_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc4744b408791bca9b61dd232cac745a0">_DAC_OPACTRL_OPA0SHORT_MASK</a>&nbsp;&nbsp;&nbsp;0x400000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g55c3e134058aea78b182e0b35262bc45">_DAC_OPACTRL_OPA0SHORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6b224b48473442204e68d2c0ceade426">DAC_OPACTRL_OPA0SHORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0SHORT_DEFAULT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf13aa471f8186595a571cbb3dd188260">DAC_OPACTRL_OPA1SHORT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 23)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4893ac879799db441f6380dde5197338">_DAC_OPACTRL_OPA1SHORT_SHIFT</a>&nbsp;&nbsp;&nbsp;23</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge252d34ac47df0a6274d66a092d9e5a8">_DAC_OPACTRL_OPA1SHORT_MASK</a>&nbsp;&nbsp;&nbsp;0x800000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g09ee100f5d228287c8880dcb77841233">_DAC_OPACTRL_OPA1SHORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g151534a1c8fe7489107dc9d6eaf9afe1">DAC_OPACTRL_OPA1SHORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1SHORT_DEFAULT &lt;&lt; 23)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g384a7462206b696ea8bf47155a7658dc">DAC_OPACTRL_OPA2SHORT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd8d7f24b94722e1e827cf19f317d2fee">_DAC_OPACTRL_OPA2SHORT_SHIFT</a>&nbsp;&nbsp;&nbsp;24</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga8180adeacab33908d0613472f1479d1">_DAC_OPACTRL_OPA2SHORT_MASK</a>&nbsp;&nbsp;&nbsp;0x1000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf51909f2b49ca95f1f09565f96760809">_DAC_OPACTRL_OPA2SHORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3dc98db4f0e68092c609e6da02453c6e">DAC_OPACTRL_OPA2SHORT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2SHORT_DEFAULT &lt;&lt; 24)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0cfb6c96abfb85ac250f48f5e1c243b8">_DAC_OPAOFFSET_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1e8efeefc53888872caa64cecde09826">_DAC_OPAOFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x0000003FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9354ebc7fb2abd3c7ecc6c4dc03d4fe1">_DAC_OPAOFFSET_OPA2OFFSET_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g54065e8af329d37f7a8c798617b8aa6c">_DAC_OPAOFFSET_OPA2OFFSET_MASK</a>&nbsp;&nbsp;&nbsp;0x3FUL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g47b85be0887774633aacf635f9073fc8">_DAC_OPAOFFSET_OPA2OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000020UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g348ed96c29a5e9da2da98e995ce022c6">DAC_OPAOFFSET_OPA2OFFSET_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPAOFFSET_OPA2OFFSET_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga70f190e86ae72ff7c397412fd9a6d1f">_DAC_OPA0MUX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00400000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge18578f4550a6761465df2403e9d2911">_DAC_OPA0MUX_MASK</a>&nbsp;&nbsp;&nbsp;0x74C7F737UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g235e93fe4b943b57dd8e2c4a1dcb5a09">_DAC_OPA0MUX_POSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf9d37f9e7024c34bb7e925fd10dbc1d4">_DAC_OPA0MUX_POSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5d3554e905c405619c8ca7c53aed6d26">_DAC_OPA0MUX_POSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g209710b9dd93a689caf5ce663dab3e34">_DAC_OPA0MUX_POSSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gaf36cca5225cf21b5bc3e9bbdc19a63c">_DAC_OPA0MUX_POSSEL_DAC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gac8b1c35ff66424e94f134ce3ee94125">_DAC_OPA0MUX_POSSEL_POSPAD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfd228050531b23cb2b4430ff1c34e45a">_DAC_OPA0MUX_POSSEL_OPA0INP</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf4a35f3b06ec1b1c9d33d843c2a6735c">_DAC_OPA0MUX_POSSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g514ff85622a4f09bafb8f501a203b3cd">DAC_OPA0MUX_POSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g11a527c7230af65d00ee8c5e7e618206">DAC_OPA0MUX_POSSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_DISABLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g153d4930081324d678a043700a50c15e">DAC_OPA0MUX_POSSEL_DAC</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_DAC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge2f324b194d37e234ebccd6efda2d43e">DAC_OPA0MUX_POSSEL_POSPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_POSPAD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g61bbcf229f55c81eb0b740e1e6239b1f">DAC_OPA0MUX_POSSEL_OPA0INP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_OPA0INP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g038e6875f938ed8885762bbf90e8f4cb">DAC_OPA0MUX_POSSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_OPATAP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge7da4ba4d8e5240c2a4f41498a362b72">_DAC_OPA0MUX_NEGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2e649b459c2b1f0152ab6c5a8cddb9d3">_DAC_OPA0MUX_NEGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge8bf8731da7caf53bd536d401c45be6a">_DAC_OPA0MUX_NEGSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0c647e1e2024b443f0251eed4ef18079">_DAC_OPA0MUX_NEGSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g80b92b51ca86ae8b559dfe44f0a2519c">_DAC_OPA0MUX_NEGSEL_UG</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4c1734ddd76f8f68e3a64f382d26fd00">_DAC_OPA0MUX_NEGSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1239df79c757537b1f4a6b6f7b1d0775">_DAC_OPA0MUX_NEGSEL_NEGPAD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb02e90e8f00891f5c154496734563fea">DAC_OPA0MUX_NEGSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g76b30557c2f541437ea9f6cfb879d040">DAC_OPA0MUX_NEGSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_DISABLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g71deaf414ea4f4bde910d9c331881d4c">DAC_OPA0MUX_NEGSEL_UG</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_UG &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g74ac4fb0a3db10b7b20687dea5fbfcd3">DAC_OPA0MUX_NEGSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_OPATAP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g575ed89249ba6b718934cab3d850680c">DAC_OPA0MUX_NEGSEL_NEGPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_NEGPAD &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbb27f982c5f126227b1db07dfeb22bda">_DAC_OPA0MUX_RESINMUX_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4b51918275a6bdbfcd34474be720ee6d">_DAC_OPA0MUX_RESINMUX_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc2f9afb24788e5e3a56ec97d20a39501">_DAC_OPA0MUX_RESINMUX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g437ad4ea3160b8415df4745748ba5dd9">_DAC_OPA0MUX_RESINMUX_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g49c3e421d6bbfe8b4684df36b4f543af">_DAC_OPA0MUX_RESINMUX_OPA0INP</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf7f5dbb9340b0d7101ec1376c8fe762e">_DAC_OPA0MUX_RESINMUX_NEGPAD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge685ae1d1210999f2bc936d96a7b73be">_DAC_OPA0MUX_RESINMUX_POSPAD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4bda7c0984ba5066098aaac4d0cbf245">_DAC_OPA0MUX_RESINMUX_VSS</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g97dfb707026e788d7b249e666440bc77">DAC_OPA0MUX_RESINMUX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb7a94366ee0d4717e32fbd29ab456090">DAC_OPA0MUX_RESINMUX_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_DISABLE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g368414a762dead983f5b8daf794fcb17">DAC_OPA0MUX_RESINMUX_OPA0INP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_OPA0INP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5e7632eb0b21000ed5ee8605bb3ed7ed">DAC_OPA0MUX_RESINMUX_NEGPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_NEGPAD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9afc1720ee8a24aa9e814140e5d00ae7">DAC_OPA0MUX_RESINMUX_POSPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_POSPAD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g11eba5e9395329f8c898cca35523c499">DAC_OPA0MUX_RESINMUX_VSS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_VSS &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g57a5e061e0c4769e4d63e9e995233b08">DAC_OPA0MUX_PPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb9c647d72e8c67382b46f5b31b091565">_DAC_OPA0MUX_PPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9acd8507d82acb187602876dd5da928d">_DAC_OPA0MUX_PPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g040ce70f65f7810737d7980046c20292">_DAC_OPA0MUX_PPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g46574b2d77c481bce231af39e12e8880">DAC_OPA0MUX_PPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_PPEN_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdc97940c1733751fcc8d0d8f472f569d">DAC_OPA0MUX_NPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g18f95b37f3988666dbf94177d6fe39c4">_DAC_OPA0MUX_NPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g52f4a23828c14a9f0566b1f3a77fdf80">_DAC_OPA0MUX_NPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g73e16333e6d9282c9c8baafa51c0161b">_DAC_OPA0MUX_NPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6410fc7ad39e8cf5948c3afce822900f">DAC_OPA0MUX_NPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NPEN_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9fa0e8f9a5c56e1c8714482cc49a68b3">_DAC_OPA0MUX_OUTPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g01170b1bbf5afe9589e90eed24048a6d">_DAC_OPA0MUX_OUTPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x7C000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gda3340658e85fbf513b22fb603f1909c">_DAC_OPA0MUX_OUTPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5b7189f786bb3aabaea9157a7b8095bb">_DAC_OPA0MUX_OUTPEN_OUT0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g873ea100c38b6e0aa15ef2ff0ed2fcdd">_DAC_OPA0MUX_OUTPEN_OUT1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb7e8afbc829a2599df648f49d5800c52">_DAC_OPA0MUX_OUTPEN_OUT2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g582c39683440c6668b9b2aa39b0ec2af">_DAC_OPA0MUX_OUTPEN_OUT3</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7d0e6fc0150b5464cebe5922ec6cfa9b">_DAC_OPA0MUX_OUTPEN_OUT4</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6bfce2e7b136bf85b0f60aed5d3209ef">DAC_OPA0MUX_OUTPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gae4367b57b68ad5c7bf97c4964318f9c">DAC_OPA0MUX_OUTPEN_OUT0</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT0 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8125eb08634d3a1b39bdb931b648eb14">DAC_OPA0MUX_OUTPEN_OUT1</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT1 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd8b48c3eb6a169380c0c66d5f5aa4b65">DAC_OPA0MUX_OUTPEN_OUT2</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT2 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbdfa453c0f0e86de98aa048cc7bd9903">DAC_OPA0MUX_OUTPEN_OUT3</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT3 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga4c8d06876649ff91b4c8a41bf3edd90">DAC_OPA0MUX_OUTPEN_OUT4</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT4 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5f5abc3fe0cbba9763b7e6b092181549">_DAC_OPA0MUX_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbfce381de18f608331bed856c314f669">_DAC_OPA0MUX_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0xC00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7f215486f9ff65847757fcb0b1baa6a5">_DAC_OPA0MUX_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g74c532c7aadfe32129e0278602be166e">_DAC_OPA0MUX_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g04105092955fa443a78ea3dd6a4b607f">_DAC_OPA0MUX_OUTMODE_MAIN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4316e0644bc9088a1153fb269f8eedd0">_DAC_OPA0MUX_OUTMODE_ALT</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6f66eca72610d0f428890ab0ad8d3705">_DAC_OPA0MUX_OUTMODE_ALL</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4df6dd29e8d13252be8a96845a744448">DAC_OPA0MUX_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_DISABLE &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbad282b900461c3fd0d4c1a4cd56fa78">DAC_OPA0MUX_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_DEFAULT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g05fd2c07cea7ef3422c5874e9c4268a8">DAC_OPA0MUX_OUTMODE_MAIN</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_MAIN &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g30bc9c3e0baa8c071111d8f0da11666a">DAC_OPA0MUX_OUTMODE_ALT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_ALT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1016d5220e8cbf332e44ebfc7f3a6460">DAC_OPA0MUX_OUTMODE_ALL</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_ALL &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7a58136daa569283de46f8276f213a87">DAC_OPA0MUX_NEXTOUT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8a3aeb68d935936213dc864ee070e7e7">_DAC_OPA0MUX_NEXTOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gde59dcda5c9a2de6778c1d0894c9947c">_DAC_OPA0MUX_NEXTOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x4000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6e8c078d3af83b3c7c65b3ee0d40e9dc">_DAC_OPA0MUX_NEXTOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g44b2a892bee9bd538bd393b994d9530a">DAC_OPA0MUX_NEXTOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEXTOUT_DEFAULT &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g57185ebbe383721ae2ab2f4b7a54ec61">_DAC_OPA0MUX_RESSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g788c7836cc16ce4ea747fb7e6ca22d7d">_DAC_OPA0MUX_RESSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6afdf9910b3cc35056473aa83abf398a">_DAC_OPA0MUX_RESSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfdd545e76479a5ff7232cb229681a36d">_DAC_OPA0MUX_RESSEL_RES0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb2cf6ac30995f85ccac1484600fbfed4">_DAC_OPA0MUX_RESSEL_RES1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc664fb49e1540d9c3298699815b4a7ce">_DAC_OPA0MUX_RESSEL_RES2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga004246f7084c7a5bb0e50bfa29bddbf">_DAC_OPA0MUX_RESSEL_RES3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9c01e3503091e92887247b6a0127ca1f">_DAC_OPA0MUX_RESSEL_RES4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6709b66550f72cadd54f6395ee91f92a">_DAC_OPA0MUX_RESSEL_RES5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1f3f7ee72ad162f7c203da1f237909b5">_DAC_OPA0MUX_RESSEL_RES6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc9f2bf0a0a64f6b499e5c04a161f7774">_DAC_OPA0MUX_RESSEL_RES7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf227b16e775c45cc583774bcff506349">DAC_OPA0MUX_RESSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd19edebde1f607ffcd8c733df5c346e2">DAC_OPA0MUX_RESSEL_RES0</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES0 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge8c20f254f288fce55354527a9830930">DAC_OPA0MUX_RESSEL_RES1</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES1 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g14876d664925e8bf88e0e8dcf7b09641">DAC_OPA0MUX_RESSEL_RES2</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES2 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb6abd2a32e7653e22c324f1fbe97e984">DAC_OPA0MUX_RESSEL_RES3</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES3 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9171b4bbef64e55291a5ad56531a44ac">DAC_OPA0MUX_RESSEL_RES4</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES4 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc4d7afe827229051618081630115c55b">DAC_OPA0MUX_RESSEL_RES5</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES5 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1d77b11ecbc88a01fe78803d1ff2109d">DAC_OPA0MUX_RESSEL_RES6</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES6 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2566fbaa55b5cd451b2a08c7ee0f1f8b">DAC_OPA0MUX_RESSEL_RES7</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES7 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1dfd3349ae41038627c2401363a2665a">_DAC_OPA1MUX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5ddca795c436e119befdc2baaa3358e4">_DAC_OPA1MUX_MASK</a>&nbsp;&nbsp;&nbsp;0x74C7F737UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gef48d568d4f125d4abef2ba5c496f1fd">_DAC_OPA1MUX_POSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2ce65331ef7916e008d140f5ae9fea2a">_DAC_OPA1MUX_POSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gafa36d56c4334756fe00cbc4ee421a37">_DAC_OPA1MUX_POSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdfda2897942cf13ef0c5331e8176f499">_DAC_OPA1MUX_POSSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfbeed24e884003c03f0a418f0e48d51d">_DAC_OPA1MUX_POSSEL_DAC</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g27fbf2c66e47034c1a9e6a0200063504">_DAC_OPA1MUX_POSSEL_POSPAD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6d5a6e7df7bae6cd971ca71647e119e2">_DAC_OPA1MUX_POSSEL_OPA0INP</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g30dd9a32e644425f1f21eb61cceec661">_DAC_OPA1MUX_POSSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g14d3a032aa16f6b20412f3726d67f6f7">DAC_OPA1MUX_POSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g30f0bb25c6ab28e9709a0ddd4bf90dac">DAC_OPA1MUX_POSSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_DISABLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5b4ecdf239c75c8e12dc917d7c0122b1">DAC_OPA1MUX_POSSEL_DAC</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_DAC &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2e57707b37075f35f9c6016c7ef45cf4">DAC_OPA1MUX_POSSEL_POSPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_POSPAD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd58694c32c72c5496420788a526e5416">DAC_OPA1MUX_POSSEL_OPA0INP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_OPA0INP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc29647a98de928fcd84da589cf387458">DAC_OPA1MUX_POSSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_OPATAP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g64dd9f14c0a6bbb2bcf1414a97236969">_DAC_OPA1MUX_NEGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge0378fafae8dfa522aae8c2675c188a4">_DAC_OPA1MUX_NEGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gafde44334a770b9cc2d2bcd67bd00379">_DAC_OPA1MUX_NEGSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g26dc318dee7bdf4db2b08ae64c13b2da">_DAC_OPA1MUX_NEGSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga322f885c066bbee1ff09d351ffa2c1f">_DAC_OPA1MUX_NEGSEL_UG</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga2bfc29852c23a70f128ead0d683a6c2">_DAC_OPA1MUX_NEGSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7cd8c2d7457c1bed157fedb263f5dc92">_DAC_OPA1MUX_NEGSEL_NEGPAD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g758585417ed1a951db5bb11ab3243504">DAC_OPA1MUX_NEGSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfac3947471b00eaa94e19a4159a99e09">DAC_OPA1MUX_NEGSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_DISABLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4a3604a6f8201a820477567124ef476e">DAC_OPA1MUX_NEGSEL_UG</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_UG &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga20f50a8f746910a3561545eb8e08500">DAC_OPA1MUX_NEGSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_OPATAP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3c79e2751d8e2943a9ae27c77186caa7">DAC_OPA1MUX_NEGSEL_NEGPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_NEGPAD &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5e841d2a7dc412eea74d845a55298a6c">_DAC_OPA1MUX_RESINMUX_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g65259f8a6517fb1489ee4f99d1af78fa">_DAC_OPA1MUX_RESINMUX_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5e29ef0838fdd00d3f07dd734a7f55ee">_DAC_OPA1MUX_RESINMUX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g30b3a9c470d4f1f18248340746d5645d">_DAC_OPA1MUX_RESINMUX_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfbbd7ddfb31aa20eab2f97865217d0d7">_DAC_OPA1MUX_RESINMUX_OPA0INP</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g14827ff0bf608d76f1e122edebf05f51">_DAC_OPA1MUX_RESINMUX_NEGPAD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdf9dacd4f93b4171f92879b9acb8e7e4">_DAC_OPA1MUX_RESINMUX_POSPAD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3bf9a27f43c18d7cc21b8dce33f51cae">_DAC_OPA1MUX_RESINMUX_VSS</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdb933392769d2be4c62b1796184d1615">DAC_OPA1MUX_RESINMUX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7b8d0864ab66b58a601ca45e7b89d60b">DAC_OPA1MUX_RESINMUX_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_DISABLE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga7b31412c551e6d0030ea61263db149a">DAC_OPA1MUX_RESINMUX_OPA0INP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_OPA0INP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g40e6110148eed76a0e41b7863302d826">DAC_OPA1MUX_RESINMUX_NEGPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_NEGPAD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga2968aa48cd9c1815a1199fa2423599c">DAC_OPA1MUX_RESINMUX_POSPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_POSPAD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd5bfc11ba5726f2417ca1d9093c7393f">DAC_OPA1MUX_RESINMUX_VSS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_VSS &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2428653787c56e59b05e6adbe0f5132e">DAC_OPA1MUX_PPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0bcc43a64d3b853b7f8221ceee65d40e">_DAC_OPA1MUX_PPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gea84d4d4f0675651ccf31e8de92819a9">_DAC_OPA1MUX_PPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g72ec843e9f2a7e7bcdd22d7d000c4c03">_DAC_OPA1MUX_PPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5a03cddde8f3ec9a6690cea25fff8dc1">DAC_OPA1MUX_PPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_PPEN_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gab54300275e35ca2b3308366d23a6d2b">DAC_OPA1MUX_NPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb60364929ee4aa0cde0d6455c239c42e">_DAC_OPA1MUX_NPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1b9792d83eaed538978345e6c0870720">_DAC_OPA1MUX_NPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7218bcfc4c1d1cd375fe2cb5ede6f15b">_DAC_OPA1MUX_NPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd688cd690aa3a51fd315b4be3e80b698">DAC_OPA1MUX_NPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NPEN_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge1d45bb61bc3fa4e31430218d88672fc">_DAC_OPA1MUX_OUTPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g876298b0baabbbc3d26f6cac0cc5ba4a">_DAC_OPA1MUX_OUTPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x7C000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g34afc75d21fcc51688787303fd90955b">_DAC_OPA1MUX_OUTPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g394e99e00594e81bf909ef725269d369">_DAC_OPA1MUX_OUTPEN_OUT0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga86f09e6a9641784419695dc9cb362c3">_DAC_OPA1MUX_OUTPEN_OUT1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g25e44727e1c678a210e71e6fe5806f3c">_DAC_OPA1MUX_OUTPEN_OUT2</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9cb8d7c8aa05a8c854171ee7bf3d47a2">_DAC_OPA1MUX_OUTPEN_OUT3</a>&nbsp;&nbsp;&nbsp;0x00000008UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge93a17e6f68cba99bb464a0cf7546854">_DAC_OPA1MUX_OUTPEN_OUT4</a>&nbsp;&nbsp;&nbsp;0x00000010UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g41d61da9e021cc3e4f11ae9aaa854ac7">DAC_OPA1MUX_OUTPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g62f1537d90493ccba987d6b23e647a92">DAC_OPA1MUX_OUTPEN_OUT0</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT0 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g452f0953c05cd0269b1484a31196fd8e">DAC_OPA1MUX_OUTPEN_OUT1</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT1 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1b07f5c075616814073ce672792da516">DAC_OPA1MUX_OUTPEN_OUT2</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT2 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gabbc9cf6961c5133a236bb65667c1efa">DAC_OPA1MUX_OUTPEN_OUT3</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT3 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3f499a1ecd843e6d979e57d1e675b30c">DAC_OPA1MUX_OUTPEN_OUT4</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT4 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6b8fe3468ad77ebd2aede745fc5c656d">_DAC_OPA1MUX_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g896994cc1a9130bf25c475edf9b02afe">_DAC_OPA1MUX_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0xC00000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g67543d2c957152645a8971a133e7e731">_DAC_OPA1MUX_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1cef6c0eca0096503a1a46474d06dc32">_DAC_OPA1MUX_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g84b9e0d387998f50afcd434639245075">_DAC_OPA1MUX_OUTMODE_MAIN</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge44cfe7e3f504d4d43b865c52f6a40fe">_DAC_OPA1MUX_OUTMODE_ALT</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g773679eca6a0f858d668086f28f76686">_DAC_OPA1MUX_OUTMODE_ALL</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge850907a3e693dd3203cf52554e2adc8">DAC_OPA1MUX_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_DEFAULT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga44b98492722286c1aff735a85c16dc9">DAC_OPA1MUX_OUTMODE_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_DISABLE &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gac3fdb27be6b518aeaaece5b1027c7e4">DAC_OPA1MUX_OUTMODE_MAIN</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_MAIN &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9a936113b03e8692003ff6398ceb6a41">DAC_OPA1MUX_OUTMODE_ALT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_ALT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g105dbe48795d0a539c28dbd175ce1f67">DAC_OPA1MUX_OUTMODE_ALL</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_ALL &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8bf89d91f1561f0ae929bdc4a5dc6de9">DAC_OPA1MUX_NEXTOUT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g19e1acd780d06c2663b9762e460df820">_DAC_OPA1MUX_NEXTOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga76e78f91378826efff6c13590e80734">_DAC_OPA1MUX_NEXTOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x4000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gef32969463ad95779375f0318fd0cb1a">_DAC_OPA1MUX_NEXTOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g43524e40c84a79387e773c96921fd2e6">DAC_OPA1MUX_NEXTOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEXTOUT_DEFAULT &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g21c107c0a8d5c028a87a2f5480f60d75">_DAC_OPA1MUX_RESSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge30d120f2036c6446634d54ea2f7f6b2">_DAC_OPA1MUX_RESSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gae13e217fae9eb55bc846561acb3af7a">_DAC_OPA1MUX_RESSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g966bb4d45abbec38b1076ec32b18ff18">_DAC_OPA1MUX_RESSEL_RES0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g8d3443d9e09e65f4205122a51a8a2520">_DAC_OPA1MUX_RESSEL_RES1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb53ad159cb62c72d197ad7d18b13531f">_DAC_OPA1MUX_RESSEL_RES2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb037a37f0590e860f29267f1ebe5ddbe">_DAC_OPA1MUX_RESSEL_RES3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gaacfb9406b89ddbd1213d1e564c3ca97">_DAC_OPA1MUX_RESSEL_RES4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga48eca671b194904b13dec37a45ab687">_DAC_OPA1MUX_RESSEL_RES5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3c10963248f5908fa2a58fc6d8de0e69">_DAC_OPA1MUX_RESSEL_RES6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g19defd79788282a4c0ee9b4e5fcb435b">_DAC_OPA1MUX_RESSEL_RES7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g514fec451a72ec2d6284b2ecb89badc5">DAC_OPA1MUX_RESSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1e806a0238e259c78746753327edc1c8">DAC_OPA1MUX_RESSEL_RES0</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES0 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfef8f8c7e27d9d84177cbf84014d3bd2">DAC_OPA1MUX_RESSEL_RES1</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES1 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g367b35682014c9b85bb0af630c9639f7">DAC_OPA1MUX_RESSEL_RES2</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES2 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6f341706e94e15023da596d9445e1f29">DAC_OPA1MUX_RESSEL_RES3</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES3 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge0ec3da9e7b46b21747e590dc694e274">DAC_OPA1MUX_RESSEL_RES4</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES4 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3e5236564207c04b520af458d4d71e02">DAC_OPA1MUX_RESSEL_RES5</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES5 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0593213e0b9d2faf47e83acfe1bc8d01">DAC_OPA1MUX_RESSEL_RES6</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES6 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge76763602a5e0596bb0965a63da0b07c">DAC_OPA1MUX_RESSEL_RES7</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES7 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g32cd8de0fe74ed52f06537196e728a30">_DAC_OPA2MUX_RESETVALUE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3a98c97ecda8178a86273e0b7e1958c5">_DAC_OPA2MUX_MASK</a>&nbsp;&nbsp;&nbsp;0x7440F737UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf610006b14db14974a05a9072836c411">_DAC_OPA2MUX_POSSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gec9940c1e71bf7f775c58702a6b722a3">_DAC_OPA2MUX_POSSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x7UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4526917b37338fa669a64f058003b946">_DAC_OPA2MUX_POSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g66b6785db24b4179eef935138164e7bc">_DAC_OPA2MUX_POSSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdb54c7fe3fa5d47fc8b82ffaf20718e6">_DAC_OPA2MUX_POSSEL_POSPAD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9af69af7a1ab242850c9425a1605e1ef">_DAC_OPA2MUX_POSSEL_OPA1INP</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga2f7244e302da42f8e668483c5b7a612">_DAC_OPA2MUX_POSSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc0bbe84423de3d6b723e4389e2c09773">DAC_OPA2MUX_POSSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_DEFAULT &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5f6e4d95c4b8d02489b989797fda158f">DAC_OPA2MUX_POSSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_DISABLE &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g95bf37921b91820f7f9c48d22d199834">DAC_OPA2MUX_POSSEL_POSPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_POSPAD &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ged2988ca6e9b611c5a6642037f82b860">DAC_OPA2MUX_POSSEL_OPA1INP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_OPA1INP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7e8097b84037ff1a4a45405eb1dcd53b">DAC_OPA2MUX_POSSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_OPATAP &lt;&lt; 0)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5f10e9d55f2045e9e12886360a0e62ce">_DAC_OPA2MUX_NEGSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;4</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g1b23cd3f17d6ad0a130636c82ee159b7">_DAC_OPA2MUX_NEGSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x30UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g2c790fdef7af25c3c5d8267271b10529">_DAC_OPA2MUX_NEGSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcf74ef46487315194c941bb73a8817b7">_DAC_OPA2MUX_NEGSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ged8476675917c38597db34e68e3656dd">_DAC_OPA2MUX_NEGSEL_UG</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gef862954b2243c0c4bcc39c2dc59a0ea">_DAC_OPA2MUX_NEGSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdb5e5b499d07b77b7fe775ff15207e39">_DAC_OPA2MUX_NEGSEL_NEGPAD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfedcc3d0ff9f9017f72833412e22847b">DAC_OPA2MUX_NEGSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_DEFAULT &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga9742c6a474be8ad6bc3c7acf93ed70b">DAC_OPA2MUX_NEGSEL_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_DISABLE &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc3c981c469db88b06ac8dd27b29c755a">DAC_OPA2MUX_NEGSEL_UG</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_UG &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g19cc20317630ff62e9c1aa9f9e61b8c9">DAC_OPA2MUX_NEGSEL_OPATAP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_OPATAP &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6466c1118e1c781f1e58e9d9598851c5">DAC_OPA2MUX_NEGSEL_NEGPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_NEGPAD &lt;&lt; 4)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7b97d7d48309e26895630537e8bb4f04">_DAC_OPA2MUX_RESINMUX_SHIFT</a>&nbsp;&nbsp;&nbsp;8</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb632c3a8573eebaa68221ae351c6cfad">_DAC_OPA2MUX_RESINMUX_MASK</a>&nbsp;&nbsp;&nbsp;0x700UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb873216848cb5814af2db61c2c59bfa6">_DAC_OPA2MUX_RESINMUX_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g752d5d95572e8b264d7763a6f2d804f1">_DAC_OPA2MUX_RESINMUX_DISABLE</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g211c08fb981dc67d10200e53e6dfbe29">_DAC_OPA2MUX_RESINMUX_OPA1INP</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfecaf6388f52eed104c1e535023b5fb1">_DAC_OPA2MUX_RESINMUX_NEGPAD</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gec6b72a63ae7de7b82ebc4150f90f03f">_DAC_OPA2MUX_RESINMUX_POSPAD</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g73f859c37a8c827754ac2a76c294ea48">_DAC_OPA2MUX_RESINMUX_VSS</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g4a0db93ffa10b8b751c3267f825969c8">DAC_OPA2MUX_RESINMUX_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_DEFAULT &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd57dda2c0d457e5ce40c98c6b63442ae">DAC_OPA2MUX_RESINMUX_DISABLE</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_DISABLE &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g194fc71c09ef81b2fbb8c62ffc426777">DAC_OPA2MUX_RESINMUX_OPA1INP</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_OPA1INP &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g42d3bbee9e9b96956fc7d8212f2ad85d">DAC_OPA2MUX_RESINMUX_NEGPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_NEGPAD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5b435faa824073c3650a5694f15746a7">DAC_OPA2MUX_RESINMUX_POSPAD</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_POSPAD &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbbc537339a35452f5be3390b2fdd674a">DAC_OPA2MUX_RESINMUX_VSS</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_VSS &lt;&lt; 8)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6f0a66d7f1110487e2eb2f0e8fa5fae2">DAC_OPA2MUX_PPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g5fd84b19a98af3056a3bf8c6d682041e">_DAC_OPA2MUX_PPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;12</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g473861850490aeebb35e4970695f1e71">_DAC_OPA2MUX_PPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x1000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g881526e3125f412d28cd87776a35cb38">_DAC_OPA2MUX_PPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7d7198f9bf1f452ff9c9f89825c81d9b">DAC_OPA2MUX_PPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_PPEN_DEFAULT &lt;&lt; 12)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g7923515f1706c65a45dd3c3c47c9069d">DAC_OPA2MUX_NPEN</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb51160d841975ec2b13ee30519f1d3ea">_DAC_OPA2MUX_NPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;13</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd19d05d4c6714cc92c5bf77207963ffe">_DAC_OPA2MUX_NPEN_MASK</a>&nbsp;&nbsp;&nbsp;0x2000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ge688a5f0cc0732af1f60abb36c50de6b">_DAC_OPA2MUX_NPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbc97f73032052c11ff1309795b2c210f">DAC_OPA2MUX_NPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NPEN_DEFAULT &lt;&lt; 13)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9d4b698fe48590325af6263703c5e927">_DAC_OPA2MUX_OUTPEN_SHIFT</a>&nbsp;&nbsp;&nbsp;14</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gac263ff5e8e16fd2018ba9ceec13557c">_DAC_OPA2MUX_OUTPEN_MASK</a>&nbsp;&nbsp;&nbsp;0xC000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gebd32057c432f259081a223e4fea10c1">_DAC_OPA2MUX_OUTPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gb8ad35f5c769d078cb75ba230cf65978">_DAC_OPA2MUX_OUTPEN_OUT0</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9746ec2aa5c34f6a3437bf2ac1956abc">_DAC_OPA2MUX_OUTPEN_OUT1</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc871986f8f6b8cf1dbeccdf0fb9a7655">DAC_OPA2MUX_OUTPEN_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTPEN_DEFAULT &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g13dd10e77d88890e195eeeca6200fdc3">DAC_OPA2MUX_OUTPEN_OUT0</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTPEN_OUT0 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g219af4506285312421e36075ff8b0b84">DAC_OPA2MUX_OUTPEN_OUT1</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTPEN_OUT1 &lt;&lt; 14)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc8bbcd92e0a1d5825cb80130a6e7719e">DAC_OPA2MUX_OUTMODE</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g671d7b5959db87116c4bb9ef41d14542">_DAC_OPA2MUX_OUTMODE_SHIFT</a>&nbsp;&nbsp;&nbsp;22</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9b9cf5494164a78e0c3998b2565b0f8f">_DAC_OPA2MUX_OUTMODE_MASK</a>&nbsp;&nbsp;&nbsp;0x400000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gc3ea060b7958e2d410ddecc256a65065">_DAC_OPA2MUX_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g9c518ac9d1520f038a9abce511191e99">DAC_OPA2MUX_OUTMODE_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTMODE_DEFAULT &lt;&lt; 22)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfb908a616d20f8d6c4437a74bd711174">DAC_OPA2MUX_NEXTOUT</a>&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gf086c1eadd3e5ff930ed4f0ec2125460">_DAC_OPA2MUX_NEXTOUT_SHIFT</a>&nbsp;&nbsp;&nbsp;26</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g69d3502021cf7d5958c1366bcf116402">_DAC_OPA2MUX_NEXTOUT_MASK</a>&nbsp;&nbsp;&nbsp;0x4000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g0e274e2d54fac1477d49dfa6781f8501">_DAC_OPA2MUX_NEXTOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga2f63e1e450b2a602dd09ef4c6a7cbaf">DAC_OPA2MUX_NEXTOUT_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEXTOUT_DEFAULT &lt;&lt; 26)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g36c3283771fb24334969fd2d4ce9e3b9">_DAC_OPA2MUX_RESSEL_SHIFT</a>&nbsp;&nbsp;&nbsp;28</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g47f62bf72c5ec75b55f01224a98780dd">_DAC_OPA2MUX_RESSEL_MASK</a>&nbsp;&nbsp;&nbsp;0x70000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga3976f9bfb3ac39de53c56ae4a6ac66c">_DAC_OPA2MUX_RESSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g24a6d25ec91938a3199f8d153a5be801">_DAC_OPA2MUX_RESSEL_RES0</a>&nbsp;&nbsp;&nbsp;0x00000000UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gdf96dca9fbf6ed32070ad39ef72f3823">_DAC_OPA2MUX_RESSEL_RES1</a>&nbsp;&nbsp;&nbsp;0x00000001UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g3293a8eb15587c8691aeab2676a833f1">_DAC_OPA2MUX_RESSEL_RES2</a>&nbsp;&nbsp;&nbsp;0x00000002UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gcfccb54be7fe7e962b1993cbc16b4861">_DAC_OPA2MUX_RESSEL_RES3</a>&nbsp;&nbsp;&nbsp;0x00000003UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g737920432a01a6e2bde058a32a3feed9">_DAC_OPA2MUX_RESSEL_RES4</a>&nbsp;&nbsp;&nbsp;0x00000004UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbf2d6b907ef7d3016eeacaa8890be064">_DAC_OPA2MUX_RESSEL_RES5</a>&nbsp;&nbsp;&nbsp;0x00000005UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gfaf82b368f4872b3c36e4b8b7a0b863e">_DAC_OPA2MUX_RESSEL_RES6</a>&nbsp;&nbsp;&nbsp;0x00000006UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbb07ec66755c8d7087dc4e1ae4e783be">_DAC_OPA2MUX_RESSEL_RES7</a>&nbsp;&nbsp;&nbsp;0x00000007UL</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gd571323f7bddb2047272ac30a5c75442">DAC_OPA2MUX_RESSEL_DEFAULT</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_DEFAULT &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g6ed09b47190028e41fd96c890b7dfdd6">DAC_OPA2MUX_RESSEL_RES0</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES0 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g14a11032e2623b9c088d89c2a19a8b9b">DAC_OPA2MUX_RESSEL_RES1</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES1 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g76c86415aa3bd313c1688ab0160cbaf0">DAC_OPA2MUX_RESSEL_RES2</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES2 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#ga766d3b79f3c1cfac1d16386a42e5693">DAC_OPA2MUX_RESSEL_RES3</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES3 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbeb17c2cbb15108e4e85f3f0e17d6ead">DAC_OPA2MUX_RESSEL_RES4</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES4 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#gbb2869161fe7a3817c64339b77be2c1c">DAC_OPA2MUX_RESSEL_RES5</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES5 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g00f2820c5e2756a081e004fa19cebad5">DAC_OPA2MUX_RESSEL_RES6</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES6 &lt;&lt; 28)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__EZR32LG__DAC__BitFields.html#g54e681d802f375937adf4cb29e728eb6">DAC_OPA2MUX_RESSEL_RES7</a>&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES7 &lt;&lt; 28)</td></tr>

</table>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="gd715fb0e36293a145560a6260e6085d9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_BIASPROG_DEFAULT" ref="gd715fb0e36293a145560a6260e6085d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_BIASPROG_DEFAULT&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00392">392</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g461144fd1e2e8d45fab77a919e1017cd"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_BIASPROG_MASK" ref="g461144fd1e2e8d45fab77a919e1017cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_BIASPROG_MASK&nbsp;&nbsp;&nbsp;0xFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00391">391</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf820287eac77f35d9d08acc5cbf69779"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_BIASPROG_SHIFT" ref="gf820287eac77f35d9d08acc5cbf69779" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_BIASPROG_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00390">390</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g907932d3683948ce4079d3b2e8a74702"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_HALFBIAS_DEFAULT" ref="g907932d3683948ce4079d3b2e8a74702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_HALFBIAS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00397">397</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g54279e4f245e1f21b3c795033a61e5fe"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_HALFBIAS_MASK" ref="g54279e4f245e1f21b3c795033a61e5fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_HALFBIAS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_HALFBIAS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00396">396</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g48a7be486c49a9f7ccbcfb61a388182c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_HALFBIAS_SHIFT" ref="g48a7be486c49a9f7ccbcfb61a388182c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_HALFBIAS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_HALFBIAS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00395">395</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b03ea654b751c6e77cb13737b5cf670"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_MASK" ref="g3b03ea654b751c6e77cb13737b5cf670" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_MASK&nbsp;&nbsp;&nbsp;0x00004F4FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00389">389</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1b2cb4bcf6e517137873216b6cd22d5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_OPA2BIASPROG_DEFAULT" ref="ge1b2cb4bcf6e517137873216b6cd22d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_OPA2BIASPROG_DEFAULT&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00401">401</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf88455b9fc6b380360e5e2af408761a7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_OPA2BIASPROG_MASK" ref="gf88455b9fc6b380360e5e2af408761a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_OPA2BIASPROG_MASK&nbsp;&nbsp;&nbsp;0xF00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00400">400</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c72add4d24da20b564448f34ca94a9a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_OPA2BIASPROG_SHIFT" ref="g3c72add4d24da20b564448f34ca94a9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_OPA2BIASPROG_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00399">399</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g844f92429846d65fe7210ac7712c6f80"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_OPA2HALFBIAS_DEFAULT" ref="g844f92429846d65fe7210ac7712c6f80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_OPA2HALFBIAS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00406">406</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g673a9804f749b1fa47b6b1108d3cf4be"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_OPA2HALFBIAS_MASK" ref="g673a9804f749b1fa47b6b1108d3cf4be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_OPA2HALFBIAS_MASK&nbsp;&nbsp;&nbsp;0x4000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2HALFBIAS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00405">405</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bff0e5e00ded5324e6a22ff68f41162"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_OPA2HALFBIAS_SHIFT" ref="g5bff0e5e00ded5324e6a22ff68f41162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_OPA2HALFBIAS_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2HALFBIAS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00404">404</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9dc1b17c4d47904bdd7c434421caac1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_BIASPROG_RESETVALUE" ref="gc9dc1b17c4d47904bdd7c434421caac1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_BIASPROG_RESETVALUE&nbsp;&nbsp;&nbsp;0x00004747UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00388">388</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f8860a9764950535ae93d5181528715"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_CH0OFFSET_DEFAULT" ref="g6f8860a9764950535ae93d5181528715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH0OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00376">376</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g029a8700bec34862fc8627b632bb6775"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_CH0OFFSET_MASK" ref="g029a8700bec34862fc8627b632bb6775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH0OFFSET_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0OFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00375">375</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6fe9121323f3793dc3ca296216ac623e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_CH0OFFSET_SHIFT" ref="g6fe9121323f3793dc3ca296216ac623e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH0OFFSET_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0OFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00374">374</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9922eab942ba1c06a338ddf4ead12490"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_CH1OFFSET_DEFAULT" ref="g9922eab942ba1c06a338ddf4ead12490" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH1OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00380">380</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged21a05964a94ff9f98b445fd9a31b03"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_CH1OFFSET_MASK" ref="ged21a05964a94ff9f98b445fd9a31b03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH1OFFSET_MASK&nbsp;&nbsp;&nbsp;0x3F00UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1OFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00379">379</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g07f558e5e042a5cbc0dab4543997f956"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_CH1OFFSET_SHIFT" ref="g07f558e5e042a5cbc0dab4543997f956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_CH1OFFSET_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1OFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00378">378</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g34d83bb3ec790e69ddad8c24e0fff68e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_GAIN_DEFAULT" ref="g34d83bb3ec790e69ddad8c24e0fff68e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_GAIN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000040UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00384">384</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6c2a6eca95b35795675db33117589c2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_GAIN_MASK" ref="gd6c2a6eca95b35795675db33117589c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_GAIN_MASK&nbsp;&nbsp;&nbsp;0x7F0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_GAIN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00383">383</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5428bcae060c2aa85be6d0123c503d7e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_GAIN_SHIFT" ref="g5428bcae060c2aa85be6d0123c503d7e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_GAIN_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_GAIN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00382">382</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0d7151c41bce1fcd70a308e11e3cb02f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_MASK" ref="g0d7151c41bce1fcd70a308e11e3cb02f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_MASK&nbsp;&nbsp;&nbsp;0x007F3F3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00373">373</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67e94baa2a85f66ca4ae88caba584691"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CAL_RESETVALUE" ref="g67e94baa2a85f66ca4ae88caba584691" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CAL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00400000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00372">372</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g89e6c6350afbb40a83d0e29978e837a1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_EN_DEFAULT" ref="g89e6c6350afbb40a83d0e29978e837a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00159">159</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf3ec13d974e90148efee518e23f4af82"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_EN_MASK" ref="gf3ec13d974e90148efee518e23f4af82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00158">158</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd798fe6afbe25f58840bc2fa3eacb08f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_EN_SHIFT" ref="gd798fe6afbe25f58840bc2fa3eacb08f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00157">157</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9765878ca9de4b182c0495fe45a4f9a7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_MASK" ref="g9765878ca9de4b182c0495fe45a4f9a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_MASK&nbsp;&nbsp;&nbsp;0x000000F7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00155">155</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd4f72fc7d30e7b080ea74f39d617116a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSEN_DEFAULT" ref="gd4f72fc7d30e7b080ea74f39d617116a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00169">169</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g55fcd8843d35ffdbfea30e04070c04fc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSEN_MASK" ref="g55fcd8843d35ffdbfea30e04070c04fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00168">168</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3ecdeaa524169618edd9bf29897d920e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSEN_SHIFT" ref="g3ecdeaa524169618edd9bf29897d920e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00167">167</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a92a19eed9e7abb974c9b30ec8da07b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_DEFAULT" ref="g5a92a19eed9e7abb974c9b30ec8da07b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00173">173</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdeb10876b42d65cd53b869fdc6e88eb"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_MASK" ref="gcdeb10876b42d65cd53b869fdc6e88eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0xF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00172">172</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0766cfa6df13ff860a410d5408e1023"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH0" ref="gc0766cfa6df13ff860a410d5408e1023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00174">174</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gad6efdb3f41768864a86a666dbb9a0ba"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH1" ref="gad6efdb3f41768864a86a666dbb9a0ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00175">175</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fefde34e53d0b45b7cba76c72e73262"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH10" ref="g2fefde34e53d0b45b7cba76c72e73262" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00184">184</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g958322bc14b8c87f135e7b178ef77dbc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH11" ref="g958322bc14b8c87f135e7b178ef77dbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00185">185</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7853950f462566499739477913e6d848"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH2" ref="g7853950f462566499739477913e6d848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00176">176</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g42f29d51c52f12fd6e97cf59d314f53c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH3" ref="g42f29d51c52f12fd6e97cf59d314f53c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00177">177</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g99c1f6bd2a0278da27622cd93d159eb0"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH4" ref="g99c1f6bd2a0278da27622cd93d159eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00178">178</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67d8409da1ba1270ac1c2031cae9e90c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH5" ref="g67d8409da1ba1270ac1c2031cae9e90c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00179">179</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd1406429eaa3acd833e9e03d945fce50"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH6" ref="gd1406429eaa3acd833e9e03d945fce50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00180">180</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g537973077d0ea2b11e25fe1320374d6d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH7" ref="g537973077d0ea2b11e25fe1320374d6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00181">181</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf023847e53a8b3054336f614e883e02e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH8" ref="gf023847e53a8b3054336f614e883e02e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00182">182</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g59c71e9833bf8b5c52e148ff51da9744"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_PRSCH9" ref="g59c71e9833bf8b5c52e148ff51da9744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00183">183</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2713b48eb62fa4108308625b6a1eb5c6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_PRSSEL_SHIFT" ref="g2713b48eb62fa4108308625b6a1eb5c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00171">171</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ceb8ceda6d48d05ed005fc3336a9df8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_REFREN_DEFAULT" ref="g2ceb8ceda6d48d05ed005fc3336a9df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00164">164</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geec0cf807e45591e37f4c35a5e63ccd2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_REFREN_MASK" ref="geec0cf807e45591e37f4c35a5e63ccd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_REFREN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFREN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00163">163</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7581102e068decd85ff0bfc129937fea"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_REFREN_SHIFT" ref="g7581102e068decd85ff0bfc129937fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_REFREN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFREN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00162">162</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d26d5a58fcb26dbcf50405efff64ca4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0CTRL_RESETVALUE" ref="g8d26d5a58fcb26dbcf50405efff64ca4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00154">154</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b1921a0d20e7e21e432cfb6828a8eac"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0DATA_DATA_DEFAULT" ref="g9b1921a0d20e7e21e432cfb6828a8eac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00348">348</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d026d0e68eddc65797cd4d9c47e8cad"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0DATA_DATA_MASK" ref="g9d026d0e68eddc65797cd4d9c47e8cad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_DATA_MASK&nbsp;&nbsp;&nbsp;0xFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00347">347</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0b9033ce1b0d10863941622728b8ab67"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0DATA_DATA_SHIFT" ref="g0b9033ce1b0d10863941622728b8ab67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00346">346</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g826bede14371d4b76b435a39d7ad9754"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0DATA_MASK" ref="g826bede14371d4b76b435a39d7ad9754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00345">345</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3fe6a432eb051bf88a377a09dfe6f472"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH0DATA_RESETVALUE" ref="g3fe6a432eb051bf88a377a09dfe6f472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH0DATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00344">344</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g774c4ba8f58297ee6f82a0636ac43456"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_EN_DEFAULT" ref="g774c4ba8f58297ee6f82a0636ac43456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00206">206</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge55e3e8a2ce25c3b0dc6349d94773ce3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_EN_MASK" ref="ge55e3e8a2ce25c3b0dc6349d94773ce3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00205">205</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2d16f71ababc7abc8699dba1ef06fa68"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_EN_SHIFT" ref="g2d16f71ababc7abc8699dba1ef06fa68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00204">204</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5054bb7c7dcb1dc110396db2675f6d89"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_MASK" ref="g5054bb7c7dcb1dc110396db2675f6d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_MASK&nbsp;&nbsp;&nbsp;0x000000F7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00202">202</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf63a195c064cfb96eb3f3900ce05868c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSEN_DEFAULT" ref="gf63a195c064cfb96eb3f3900ce05868c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00216">216</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbff80afe126c76cf6ee2c94a4445609"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSEN_MASK" ref="gdbff80afe126c76cf6ee2c94a4445609" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSEN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00215">215</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00830d29216475f1ba32b86ba00e55d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSEN_SHIFT" ref="gc00830d29216475f1ba32b86ba00e55d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSEN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00214">214</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2be94d64477d1aa802ce38857228edc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_DEFAULT" ref="gc2be94d64477d1aa802ce38857228edc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00220">220</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4e4abe50f2a2410ef247f65d3ecde5c4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_MASK" ref="g4e4abe50f2a2410ef247f65d3ecde5c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_MASK&nbsp;&nbsp;&nbsp;0xF0UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00219">219</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g645ece5e45a76f6992acf0a664479e04"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH0" ref="g645ece5e45a76f6992acf0a664479e04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH0 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00221">221</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9e879f2b93abb8320d41298db18df90"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH1" ref="gf9e879f2b93abb8320d41298db18df90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH1 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00222">222</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc68694adebee661a5a3ae62b05c82ef6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH10" ref="gc68694adebee661a5a3ae62b05c82ef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;0x0000000AUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH10 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00231">231</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g438e5a9c81a3c56267a9c008906f8f6b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH11" ref="g438e5a9c81a3c56267a9c008906f8f6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;0x0000000BUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH11 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00232">232</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe43e7601b734c7ad7a2b59714a5b78b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH2" ref="gfe43e7601b734c7ad7a2b59714a5b78b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH2 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00223">223</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g52b725e3d52add02ae86c06290107d8e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH3" ref="g52b725e3d52add02ae86c06290107d8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH3 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00224">224</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67901881f36185c1c6e2bed1659ffbfa"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH4" ref="g67901881f36185c1c6e2bed1659ffbfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH4 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00225">225</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c1c4f70cf3f8aa35056ec88a5c18c60"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH5" ref="g4c1c4f70cf3f8aa35056ec88a5c18c60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH5 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00226">226</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g08e6f72d1ac808fc538f653389c0bbc6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH6" ref="g08e6f72d1ac808fc538f653389c0bbc6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH6 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00227">227</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga059b5497def62fcafb8c69f457b6d30"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH7" ref="ga059b5497def62fcafb8c69f457b6d30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH7 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00228">228</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g03b733c4db1f71a701e490597eb8b47d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH8" ref="g03b733c4db1f71a701e490597eb8b47d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH8 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00229">229</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e8c5e20f26e18f60f76622bf661ae5b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_PRSCH9" ref="g0e8c5e20f26e18f60f76622bf661ae5b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;0x00000009UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PRSCH9 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00230">230</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a60c490ee8bb6fb9076b3af64e568b4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_PRSSEL_SHIFT" ref="g8a60c490ee8bb6fb9076b3af64e568b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_PRSSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00218">218</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf10439f1318524c7771894c19ad29737"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_REFREN_DEFAULT" ref="gf10439f1318524c7771894c19ad29737" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00211">211</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb509c90f7ae2d2b862901d5fc8b3befc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_REFREN_MASK" ref="gb509c90f7ae2d2b862901d5fc8b3befc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_REFREN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFREN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00210">210</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g27baaee6f9735c0a80aeaf29069ed495"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_REFREN_SHIFT" ref="g27baaee6f9735c0a80aeaf29069ed495" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_REFREN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFREN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00209">209</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca67da8c37ab81b867a5a9686c416511"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1CTRL_RESETVALUE" ref="gca67da8c37ab81b867a5a9686c416511" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00201">201</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g860884a77663782732a6b16f99d8e2cf"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1DATA_DATA_DEFAULT" ref="g860884a77663782732a6b16f99d8e2cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00356">356</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g21e7fe5c6471daa120f8543e3ff7b17e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1DATA_DATA_MASK" ref="g21e7fe5c6471daa120f8543e3ff7b17e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_DATA_MASK&nbsp;&nbsp;&nbsp;0xFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00355">355</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g31619b7cce1f2eb942974ffff5ae51aa"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1DATA_DATA_SHIFT" ref="g31619b7cce1f2eb942974ffff5ae51aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00354">354</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g82922ea3a5b3ca92d3c417250253556d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1DATA_MASK" ref="g82922ea3a5b3ca92d3c417250253556d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_MASK&nbsp;&nbsp;&nbsp;0x00000FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00353">353</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ccd9227a11196503fc365b50dadb28f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CH1DATA_RESETVALUE" ref="g1ccd9227a11196503fc365b50dadb28f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CH1DATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00352">352</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7782ad3778f0b7c49e3ff62b7cb0ea16"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_CH0DATA_DEFAULT" ref="g7782ad3778f0b7c49e3ff62b7cb0ea16" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH0DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00364">364</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb0ad83753b6a3f13691042107d28e70f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_CH0DATA_MASK" ref="gb0ad83753b6a3f13691042107d28e70f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH0DATA_MASK&nbsp;&nbsp;&nbsp;0xFFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00363">363</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g36d7c4d3c026929055367518429a6752"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_CH0DATA_SHIFT" ref="g36d7c4d3c026929055367518429a6752" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH0DATA_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00362">362</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7385c817cba432def5231d084d6ad3f8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_CH1DATA_DEFAULT" ref="g7385c817cba432def5231d084d6ad3f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH1DATA_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00368">368</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b56aa1226e782d769d9626836bb3733"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_CH1DATA_MASK" ref="g6b56aa1226e782d769d9626836bb3733" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH1DATA_MASK&nbsp;&nbsp;&nbsp;0xFFF0000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00367">367</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g291385aab77b4c7448a8c4121cd8e4f2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_CH1DATA_SHIFT" ref="g291385aab77b4c7448a8c4121cd8e4f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_CH1DATA_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00366">366</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g53464e5b0903b6d9a93f93db67203b04"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_MASK" ref="g53464e5b0903b6d9a93f93db67203b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_MASK&nbsp;&nbsp;&nbsp;0x0FFF0FFFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00361">361</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g498cf59f40665886bfe708262ff09970"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_COMBDATA_RESETVALUE" ref="g498cf59f40665886bfe708262ff09970" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_COMBDATA_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00360">360</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc95f32556ea3aa9a4b80770409a1023"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CH0PRESCRST_DEFAULT" ref="gdc95f32556ea3aa9a4b80770409a1023" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CH0PRESCRST_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00108">108</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g37ddb55549eb6329be49f7583d6ea079"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CH0PRESCRST_MASK" ref="g37ddb55549eb6329be49f7583d6ea079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CH0PRESCRST_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0PRESCRST 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00107">107</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9e2230a45b596f0c0b3345701e41ecb"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CH0PRESCRST_SHIFT" ref="gf9e2230a45b596f0c0b3345701e41ecb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CH0PRESCRST_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0PRESCRST 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00106">106</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge33d027211914133ffb4b1b47fcfdcf6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CONVMODE_CONTINUOUS" ref="ge33d027211914133ffb4b1b47fcfdcf6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_CONTINUOUS&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode CONTINUOUS for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00081">81</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e4f6a056caa96e17fe20112ec4e1e68"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CONVMODE_DEFAULT" ref="g8e4f6a056caa96e17fe20112ec4e1e68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00080">80</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe3ee04b1af82ab0052ce568c0dabed2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CONVMODE_MASK" ref="gfe3ee04b1af82ab0052ce568c0dabed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_MASK&nbsp;&nbsp;&nbsp;0xCUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CONVMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00079">79</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g30031545610f87e3eefb03b538dc7684"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CONVMODE_SAMPLEHOLD" ref="g30031545610f87e3eefb03b538dc7684" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_SAMPLEHOLD&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SAMPLEHOLD for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00082">82</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe3031fc92e105bc1d19af239a7ef98d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CONVMODE_SAMPLEOFF" ref="gbe3031fc92e105bc1d19af239a7ef98d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_SAMPLEOFF&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode SAMPLEOFF for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00083">83</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b43d828919c0bbdee837d2cb0c0eb9e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_CONVMODE_SHIFT" ref="g1b43d828919c0bbdee837d2cb0c0eb9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_CONVMODE_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CONVMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00078">78</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a7caf2c377d8386f5f4683dc52eb97d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_DIFF_DEFAULT" ref="g9a7caf2c377d8386f5f4683dc52eb97d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_DIFF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00071">71</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd92f77f8cabc94f1974e88208e2e0c1e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_DIFF_MASK" ref="gd92f77f8cabc94f1974e88208e2e0c1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_DIFF_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_DIFF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00070">70</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dce46411eb0f7bedc82e7f169600a89"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_DIFF_SHIFT" ref="g1dce46411eb0f7bedc82e7f169600a89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_DIFF_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_DIFF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00069">69</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd95c3c01c478233656f06091aa4b61b8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_MASK" ref="gd95c3c01c478233656f06091aa4b61b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_MASK&nbsp;&nbsp;&nbsp;0x003703FFUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00067">67</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g855094f2f2c68298e9e8389e5556424e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTENPRS_DEFAULT" ref="g855094f2f2c68298e9e8389e5556424e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00103">103</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g75376a8976e928adb7d5cdf3088d447a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTENPRS_MASK" ref="g75376a8976e928adb7d5cdf3088d447a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTENPRS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTENPRS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00102">102</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gce5aad24a3719bfea0b7e148b3f40257"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTENPRS_SHIFT" ref="gce5aad24a3719bfea0b7e148b3f40257" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTENPRS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTENPRS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00101">101</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfe59f3a6961dda47b94e09127b22c5e7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_ADC" ref="gfe59f3a6961dda47b94e09127b22c5e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_ADC&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00093">93</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9678aac434ff4f78186d5ef9cbf32537"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_DEFAULT" ref="g9678aac434ff4f78186d5ef9cbf32537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00091">91</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a57cb606110b758c1b3d199f47facfa"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_DISABLE" ref="g5a57cb606110b758c1b3d199f47facfa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00090">90</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1184ce6863369150ddeeda642ba45e6b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_MASK" ref="g1184ce6863369150ddeeda642ba45e6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00089">89</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8473439829080c752648c03e9b384af2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_PIN" ref="g8473439829080c752648c03e9b384af2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_PIN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PIN for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00092">92</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geb79b0ee217d572d546ce70c0696a58d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_PINADC" ref="geb79b0ee217d572d546ce70c0696a58d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_PINADC&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PINADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00094">94</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g227779b1965c659bf4593d2a64648903"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_OUTMODE_SHIFT" ref="g227779b1965c659bf4593d2a64648903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00088">88</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g89e9851a883f71d7ea172115c5b1f265"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_PRESC_DEFAULT" ref="g89e9851a883f71d7ea172115c5b1f265" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00122">122</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf572ba607ae25de46b97314b0404b652"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_PRESC_MASK" ref="gf572ba607ae25de46b97314b0404b652" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_MASK&nbsp;&nbsp;&nbsp;0x70000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PRESC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00121">121</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d476efac3aae06f0f4d2a782fdf9662"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_PRESC_NODIVISION" ref="g3d476efac3aae06f0f4d2a782fdf9662" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_NODIVISION&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NODIVISION for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00123">123</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a9d345f9a90b5a5c309fa321e05617c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_PRESC_SHIFT" ref="g9a9d345f9a90b5a5c309fa321e05617c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_PRESC_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PRESC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00120">120</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc0f7e3b33e60c35d6a6294661941364"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_16CYCLES" ref="gbc0f7e3b33e60c35d6a6294661941364" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_16CYCLES&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 16CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00130">130</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g19b10b7d88e5c57bd6470dce1b891162"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_32CYCLES" ref="g19b10b7d88e5c57bd6470dce1b891162" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_32CYCLES&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 32CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00131">131</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9411bb7ded3e7f2c7dad8f30798dae3c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_64CYCLES" ref="g9411bb7ded3e7f2c7dad8f30798dae3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_64CYCLES&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 64CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00132">132</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g83fdfbe82ca05387dbb9f33ec575319a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_8CYCLES" ref="g83fdfbe82ca05387dbb9f33ec575319a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_8CYCLES&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 8CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00129">129</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1a395ce06d911f402195d1a1470f1129"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_DEFAULT" ref="g1a395ce06d911f402195d1a1470f1129" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00128">128</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g290d2beabaaf89150943b988e5c88be6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_MASK" ref="g290d2beabaaf89150943b988e5c88be6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_MASK&nbsp;&nbsp;&nbsp;0x300000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFRSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00127">127</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g85a83529f463302bc32e8dd7ff3d400e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFRSEL_SHIFT" ref="g85a83529f463302bc32e8dd7ff3d400e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFRSEL_SHIFT&nbsp;&nbsp;&nbsp;20          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFRSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00126">126</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a09e9ba568d0e6375bcafb6e19c5c39"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFSEL_1V25" ref="g9a09e9ba568d0e6375bcafb6e19c5c39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_1V25&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 1V25 for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00113">113</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gedaf73feff56465cb4205734eb7cf302"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFSEL_2V5" ref="gedaf73feff56465cb4205734eb7cf302" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_2V5&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode 2V5 for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00114">114</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga28d5f4d37324dc3f36e0f7c725dc5f6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFSEL_DEFAULT" ref="ga28d5f4d37324dc3f36e0f7c725dc5f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00112">112</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g65c1ced7e1c587847f895df66c613c45"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFSEL_MASK" ref="g65c1ced7e1c587847f895df66c613c45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_MASK&nbsp;&nbsp;&nbsp;0x300UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_REFSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00111">111</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g29c08584aabb10b7fc05029797e2e57d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFSEL_SHIFT" ref="g29c08584aabb10b7fc05029797e2e57d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_REFSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00110">110</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g182b2fca1a27ac9d761d459895206433"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_REFSEL_VDD" ref="g182b2fca1a27ac9d761d459895206433" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_REFSEL_VDD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VDD for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00115">115</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3417f5dac12fd9827e73d8067107e47"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_RESETVALUE" ref="ga3417f5dac12fd9827e73d8067107e47" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00066">66</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gea7ab1cf5f40ff41e4d499f138ec4a07"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_SINEMODE_DEFAULT" ref="gea7ab1cf5f40ff41e4d499f138ec4a07" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_SINEMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00076">76</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd7474f812e29ce61dfe534a166ed059a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_SINEMODE_MASK" ref="gd7474f812e29ce61dfe534a166ed059a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_SINEMODE_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_SINEMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00075">75</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g70ddfb1b217763fc44b1a142fdde12f4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_CTRL_SINEMODE_SHIFT" ref="g70ddfb1b217763fc44b1a142fdde12f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_CTRL_SINEMODE_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_SINEMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00074">74</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g81fbe143549f2230052886809fb9ba33"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH0_DEFAULT" ref="g81fbe143549f2230052886809fb9ba33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00253">253</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gca902d4f0eb792932b60d31b292c1c0a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH0_MASK" ref="gca902d4f0eb792932b60d31b292c1c0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00252">252</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5584b2bf8e9fd412d123c29a1a96e127"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH0_SHIFT" ref="g5584b2bf8e9fd412d123c29a1a96e127" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00251">251</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6520cf9f378c75a95d8bbe89ba33cef2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH0UF_DEFAULT" ref="g6520cf9f378c75a95d8bbe89ba33cef2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00263">263</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8b6af59e1f2e72406793e7a06a2276af"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH0UF_MASK" ref="g8b6af59e1f2e72406793e7a06a2276af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00262">262</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bad63606c8cc8c85f9a28b710e76540"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH0UF_SHIFT" ref="g9bad63606c8cc8c85f9a28b710e76540" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00261">261</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gba43f4209d872b85e4688be4891f60e6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH1_DEFAULT" ref="gba43f4209d872b85e4688be4891f60e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00258">258</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc7451db222ede550c07fe050c5e2641"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH1_MASK" ref="gdc7451db222ede550c07fe050c5e2641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00257">257</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc773fc91f317e81a370410de12835898"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH1_SHIFT" ref="gc773fc91f317e81a370410de12835898" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00256">256</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3cf1e9d9d7eaae7cfc6d2cbfba8dbb76"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH1UF_DEFAULT" ref="g3cf1e9d9d7eaae7cfc6d2cbfba8dbb76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00268">268</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae8655791917151fdb57a65b6ba7b30"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH1UF_MASK" ref="g4ae8655791917151fdb57a65b6ba7b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00267">267</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc06d9bc36b1d6eff81e68b93136fde11"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_CH1UF_SHIFT" ref="gc06d9bc36b1d6eff81e68b93136fde11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00266">266</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a923747fc5bd872698aecf71776d5f4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_MASK" ref="g4a923747fc5bd872698aecf71776d5f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00249">249</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6235ac4aa72cb98ea06f9708fe59637f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IEN_RESETVALUE" ref="g6235ac4aa72cb98ea06f9708fe59637f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IEN_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00248">248</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gabf64f619f51872076eafbacb4c6c1f8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH0_DEFAULT" ref="gabf64f619f51872076eafbacb4c6c1f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00277">277</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g07a2bdb1c6b8e112eb27f7dea0fb859f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH0_MASK" ref="g07a2bdb1c6b8e112eb27f7dea0fb859f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00276">276</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g08d47363133ebfb29d53eb3b559f6825"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH0_SHIFT" ref="g08d47363133ebfb29d53eb3b559f6825" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00275">275</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd2b823f678ddf29d6454fb2c1295e8c7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH0UF_DEFAULT" ref="gd2b823f678ddf29d6454fb2c1295e8c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00287">287</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf32ce7bf09228258ff0512420c5818c7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH0UF_MASK" ref="gf32ce7bf09228258ff0512420c5818c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00286">286</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8142b074c48568aaa91c54b1d65708bd"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH0UF_SHIFT" ref="g8142b074c48568aaa91c54b1d65708bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00285">285</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4e3b87767902235d44e46a1359ea332"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH1_DEFAULT" ref="ge4e3b87767902235d44e46a1359ea332" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00282">282</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gacb0b2fcb6fac0fae58da984eecf6368"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH1_MASK" ref="gacb0b2fcb6fac0fae58da984eecf6368" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00281">281</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g98fba4227b2557bc0d5ab566171ff2c9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH1_SHIFT" ref="g98fba4227b2557bc0d5ab566171ff2c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00280">280</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4496f95016f96cbaa62d41196d97f6cf"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH1UF_DEFAULT" ref="g4496f95016f96cbaa62d41196d97f6cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00292">292</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g91b7632fa703d161096564cd6dc6c2e5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH1UF_MASK" ref="g91b7632fa703d161096564cd6dc6c2e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00291">291</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf04f7c958bb2e358a3ad72803a25541c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_CH1UF_SHIFT" ref="gf04f7c958bb2e358a3ad72803a25541c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00290">290</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c3c2837d17d1330b7b7869a9e5593de"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_MASK" ref="g2c3c2837d17d1330b7b7869a9e5593de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00273">273</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5dfe8485a0e659df1303c61988c803df"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IF_RESETVALUE" ref="g5dfe8485a0e659df1303c61988c803df" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IF_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00272">272</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g94902bad0de7fc7b241abc6f9a5ca30e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH0_DEFAULT" ref="g94902bad0de7fc7b241abc6f9a5ca30e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00325">325</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga34e894e52fa2d019acb1b80e22f05fb"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH0_MASK" ref="ga34e894e52fa2d019acb1b80e22f05fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00324">324</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged7a8fe0515dda95fab94084c0929560"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH0_SHIFT" ref="ged7a8fe0515dda95fab94084c0929560" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00323">323</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c84f3ebe6c0299a6bcc3d6b5685cbe7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH0UF_DEFAULT" ref="g9c84f3ebe6c0299a6bcc3d6b5685cbe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00335">335</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga0142b2eb9bfafd1ca501906ce244d39"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH0UF_MASK" ref="ga0142b2eb9bfafd1ca501906ce244d39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00334">334</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf396e884eef260ccf5d4c9d93d05723a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH0UF_SHIFT" ref="gf396e884eef260ccf5d4c9d93d05723a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00333">333</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d92f562df65b4771c0ae332e107a92d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH1_DEFAULT" ref="g6d92f562df65b4771c0ae332e107a92d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00330">330</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1bec46ea6521d44f5b7bf3f2108600ea"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH1_MASK" ref="g1bec46ea6521d44f5b7bf3f2108600ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00329">329</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geaef4ba7d13dde2bcc91b2a7fa352e89"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH1_SHIFT" ref="geaef4ba7d13dde2bcc91b2a7fa352e89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00328">328</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g75908f9e565de2f7820d40c5f981d9ff"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH1UF_DEFAULT" ref="g75908f9e565de2f7820d40c5f981d9ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00340">340</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd3a2a9843b077ff625abc660d58ff206"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH1UF_MASK" ref="gd3a2a9843b077ff625abc660d58ff206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00339">339</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g13f8c72c0cd54871cd077fa5b588904c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_CH1UF_SHIFT" ref="g13f8c72c0cd54871cd077fa5b588904c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00338">338</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g446a16e56066562ef0868fc892321d8e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_MASK" ref="g446a16e56066562ef0868fc892321d8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00321">321</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1c0a97cca2a0ab5d82afe906068cb99d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFC_RESETVALUE" ref="g1c0a97cca2a0ab5d82afe906068cb99d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFC_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00320">320</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd83a8b8b00bd2ec97d2a6013e6258ff"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH0_DEFAULT" ref="gfd83a8b8b00bd2ec97d2a6013e6258ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00301">301</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9bf7f3b365bb95b69f9fbb7f1957ada3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH0_MASK" ref="g9bf7f3b365bb95b69f9fbb7f1957ada3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00300">300</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g75c3fe09541f17de45984320e33a99f5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH0_SHIFT" ref="g75c3fe09541f17de45984320e33a99f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00299">299</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge69986e20a2f62597edbf437293e8b1b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH0UF_DEFAULT" ref="ge69986e20a2f62597edbf437293e8b1b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00311">311</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5be559ac6f30ce1d84bc39c26b1f9ff6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH0UF_MASK" ref="g5be559ac6f30ce1d84bc39c26b1f9ff6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0UF_MASK&nbsp;&nbsp;&nbsp;0x10UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00310">310</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g98ba86ff1e1954b6140a9ef4d013eb01"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH0UF_SHIFT" ref="g98ba86ff1e1954b6140a9ef4d013eb01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH0UF_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00309">309</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0f365e2478fadc1a882fdebced33d2d5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH1_DEFAULT" ref="g0f365e2478fadc1a882fdebced33d2d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00306">306</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8e9a1be16edeb9dda8abdba43b4b514e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH1_MASK" ref="g8e9a1be16edeb9dda8abdba43b4b514e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00305">305</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g07990f79464eb9158372d1e07be45923"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH1_SHIFT" ref="g07990f79464eb9158372d1e07be45923" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00304">304</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ac6e8eb96407cde8ac965b522a02962"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH1UF_DEFAULT" ref="g0ac6e8eb96407cde8ac965b522a02962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00316">316</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9021d2fb63b5139edee7c48beaa71e7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH1UF_MASK" ref="gb9021d2fb63b5139edee7c48beaa71e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1UF_MASK&nbsp;&nbsp;&nbsp;0x20UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00315">315</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g57b04eb75b1b2a7dbb733c0c6de566cc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_CH1UF_SHIFT" ref="g57b04eb75b1b2a7dbb733c0c6de566cc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_CH1UF_SHIFT&nbsp;&nbsp;&nbsp;5          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1UF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00314">314</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf822a06f3479be319ec03be5c02ea68"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_MASK" ref="gbf822a06f3479be319ec03be5c02ea68" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_MASK&nbsp;&nbsp;&nbsp;0x00000033UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00297">297</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g82f9edd169e078afe278cbd7759f1487"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_IFS_RESETVALUE" ref="g82f9edd169e078afe278cbd7759f1487" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_IFS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00296">296</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge18578f4550a6761465df2403e9d2911"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_MASK" ref="ge18578f4550a6761465df2403e9d2911" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_MASK&nbsp;&nbsp;&nbsp;0x74C7F737UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00492">492</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8bf8731da7caf53bd536d401c45be6a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_DEFAULT" ref="ge8bf8731da7caf53bd536d401c45be6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00509">509</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0c647e1e2024b443f0251eed4ef18079"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_DISABLE" ref="g0c647e1e2024b443f0251eed4ef18079" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00510">510</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e649b459c2b1f0152ab6c5a8cddb9d3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_MASK" ref="g2e649b459c2b1f0152ab6c5a8cddb9d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NEGSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00508">508</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1239df79c757537b1f4a6b6f7b1d0775"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_NEGPAD" ref="g1239df79c757537b1f4a6b6f7b1d0775" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_NEGPAD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00513">513</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c1734ddd76f8f68e3a64f382d26fd00"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_OPATAP" ref="g4c1734ddd76f8f68e3a64f382d26fd00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_OPATAP&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPATAP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00512">512</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge7da4ba4d8e5240c2a4f41498a362b72"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_SHIFT" ref="ge7da4ba4d8e5240c2a4f41498a362b72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NEGSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00507">507</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g80b92b51ca86ae8b559dfe44f0a2519c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEGSEL_UG" ref="g80b92b51ca86ae8b559dfe44f0a2519c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEGSEL_UG&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UG for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00511">511</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e8c078d3af83b3c7c65b3ee0d40e9dc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEXTOUT_DEFAULT" ref="g6e8c078d3af83b3c7c65b3ee0d40e9dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEXTOUT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00572">572</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gde59dcda5c9a2de6778c1d0894c9947c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEXTOUT_MASK" ref="gde59dcda5c9a2de6778c1d0894c9947c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEXTOUT_MASK&nbsp;&nbsp;&nbsp;0x4000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NEXTOUT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00571">571</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8a3aeb68d935936213dc864ee070e7e7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NEXTOUT_SHIFT" ref="g8a3aeb68d935936213dc864ee070e7e7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NEXTOUT_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NEXTOUT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00570">570</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g73e16333e6d9282c9c8baafa51c0161b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NPEN_DEFAULT" ref="g73e16333e6d9282c9c8baafa51c0161b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00541">541</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g52f4a23828c14a9f0566b1f3a77fdf80"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NPEN_MASK" ref="g52f4a23828c14a9f0566b1f3a77fdf80" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NPEN_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00540">540</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g18f95b37f3988666dbf94177d6fe39c4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_NPEN_SHIFT" ref="g18f95b37f3988666dbf94177d6fe39c4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_NPEN_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00539">539</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f66eca72610d0f428890ab0ad8d3705"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_ALL" ref="g6f66eca72610d0f428890ab0ad8d3705" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_ALL&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ALL for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00563">563</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4316e0644bc9088a1153fb269f8eedd0"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_ALT" ref="g4316e0644bc9088a1153fb269f8eedd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_ALT&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ALT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00562">562</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g74c532c7aadfe32129e0278602be166e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_DEFAULT" ref="g74c532c7aadfe32129e0278602be166e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00560">560</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7f215486f9ff65847757fcb0b1baa6a5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_DISABLE" ref="g7f215486f9ff65847757fcb0b1baa6a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00559">559</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g04105092955fa443a78ea3dd6a4b607f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_MAIN" ref="g04105092955fa443a78ea3dd6a4b607f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_MAIN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode MAIN for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00561">561</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbfce381de18f608331bed856c314f669"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_MASK" ref="gbfce381de18f608331bed856c314f669" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0xC00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00558">558</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f5abc3fe0cbba9763b7e6b092181549"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTMODE_SHIFT" ref="g5f5abc3fe0cbba9763b7e6b092181549" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00557">557</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gda3340658e85fbf513b22fb603f1909c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_DEFAULT" ref="gda3340658e85fbf513b22fb603f1909c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00545">545</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g01170b1bbf5afe9589e90eed24048a6d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_MASK" ref="g01170b1bbf5afe9589e90eed24048a6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_MASK&nbsp;&nbsp;&nbsp;0x7C000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00544">544</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b7189f786bb3aabaea9157a7b8095bb"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_OUT0" ref="g5b7189f786bb3aabaea9157a7b8095bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_OUT0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT0 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00546">546</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g873ea100c38b6e0aa15ef2ff0ed2fcdd"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_OUT1" ref="g873ea100c38b6e0aa15ef2ff0ed2fcdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_OUT1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT1 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00547">547</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7e8afbc829a2599df648f49d5800c52"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_OUT2" ref="gb7e8afbc829a2599df648f49d5800c52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_OUT2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT2 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00548">548</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g582c39683440c6668b9b2aa39b0ec2af"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_OUT3" ref="g582c39683440c6668b9b2aa39b0ec2af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_OUT3&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT3 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00549">549</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d0e6fc0150b5464cebe5922ec6cfa9b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_OUT4" ref="g7d0e6fc0150b5464cebe5922ec6cfa9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_OUT4&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT4 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00550">550</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9fa0e8f9a5c56e1c8714482cc49a68b3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_OUTPEN_SHIFT" ref="g9fa0e8f9a5c56e1c8714482cc49a68b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_OUTPEN_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00543">543</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf36cca5225cf21b5bc3e9bbdc19a63c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_DAC" ref="gaf36cca5225cf21b5bc3e9bbdc19a63c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_DAC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00497">497</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d3554e905c405619c8ca7c53aed6d26"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_DEFAULT" ref="g5d3554e905c405619c8ca7c53aed6d26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00495">495</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g209710b9dd93a689caf5ce663dab3e34"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_DISABLE" ref="g209710b9dd93a689caf5ce663dab3e34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00496">496</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf9d37f9e7024c34bb7e925fd10dbc1d4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_MASK" ref="gf9d37f9e7024c34bb7e925fd10dbc1d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_POSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00494">494</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfd228050531b23cb2b4430ff1c34e45a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_OPA0INP" ref="gfd228050531b23cb2b4430ff1c34e45a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_OPA0INP&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPA0INP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00499">499</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf4a35f3b06ec1b1c9d33d843c2a6735c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_OPATAP" ref="gf4a35f3b06ec1b1c9d33d843c2a6735c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_OPATAP&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPATAP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00500">500</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gac8b1c35ff66424e94f134ce3ee94125"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_POSPAD" ref="gac8b1c35ff66424e94f134ce3ee94125" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_POSPAD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00498">498</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g235e93fe4b943b57dd8e2c4a1dcb5a09"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_POSSEL_SHIFT" ref="g235e93fe4b943b57dd8e2c4a1dcb5a09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_POSSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_POSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00493">493</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g040ce70f65f7810737d7980046c20292"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_PPEN_DEFAULT" ref="g040ce70f65f7810737d7980046c20292" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_PPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00536">536</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9acd8507d82acb187602876dd5da928d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_PPEN_MASK" ref="g9acd8507d82acb187602876dd5da928d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_PPEN_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00535">535</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9c647d72e8c67382b46f5b31b091565"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_PPEN_SHIFT" ref="gb9c647d72e8c67382b46f5b31b091565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_PPEN_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00534">534</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga70f190e86ae72ff7c397412fd9a6d1f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESETVALUE" ref="ga70f190e86ae72ff7c397412fd9a6d1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00400000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00491">491</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc2f9afb24788e5e3a56ec97d20a39501"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_DEFAULT" ref="gc2f9afb24788e5e3a56ec97d20a39501" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00521">521</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g437ad4ea3160b8415df4745748ba5dd9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_DISABLE" ref="g437ad4ea3160b8415df4745748ba5dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00522">522</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4b51918275a6bdbfcd34474be720ee6d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_MASK" ref="g4b51918275a6bdbfcd34474be720ee6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_RESINMUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00520">520</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf7f5dbb9340b0d7101ec1376c8fe762e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_NEGPAD" ref="gf7f5dbb9340b0d7101ec1376c8fe762e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_NEGPAD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00524">524</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g49c3e421d6bbfe8b4684df36b4f543af"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_OPA0INP" ref="g49c3e421d6bbfe8b4684df36b4f543af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_OPA0INP&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPA0INP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00523">523</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge685ae1d1210999f2bc936d96a7b73be"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_POSPAD" ref="ge685ae1d1210999f2bc936d96a7b73be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_POSPAD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00525">525</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb27f982c5f126227b1db07dfeb22bda"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_SHIFT" ref="gbb27f982c5f126227b1db07dfeb22bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_RESINMUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00519">519</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4bda7c0984ba5066098aaac4d0cbf245"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESINMUX_VSS" ref="g4bda7c0984ba5066098aaac4d0cbf245" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESINMUX_VSS&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VSS for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00526">526</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6afdf9910b3cc35056473aa83abf398a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_DEFAULT" ref="g6afdf9910b3cc35056473aa83abf398a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00576">576</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g788c7836cc16ce4ea747fb7e6ca22d7d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_MASK" ref="g788c7836cc16ce4ea747fb7e6ca22d7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_MASK&nbsp;&nbsp;&nbsp;0x70000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_RESSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00575">575</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfdd545e76479a5ff7232cb229681a36d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES0" ref="gfdd545e76479a5ff7232cb229681a36d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES0 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00577">577</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb2cf6ac30995f85ccac1484600fbfed4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES1" ref="gb2cf6ac30995f85ccac1484600fbfed4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES1 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00578">578</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc664fb49e1540d9c3298699815b4a7ce"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES2" ref="gc664fb49e1540d9c3298699815b4a7ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES2 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00579">579</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga004246f7084c7a5bb0e50bfa29bddbf"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES3" ref="ga004246f7084c7a5bb0e50bfa29bddbf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES3 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00580">580</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c01e3503091e92887247b6a0127ca1f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES4" ref="g9c01e3503091e92887247b6a0127ca1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES4 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00581">581</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6709b66550f72cadd54f6395ee91f92a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES5" ref="g6709b66550f72cadd54f6395ee91f92a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES5 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00582">582</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1f3f7ee72ad162f7c203da1f237909b5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES6" ref="g1f3f7ee72ad162f7c203da1f237909b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES6 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00583">583</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc9f2bf0a0a64f6b499e5c04a161f7774"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_RES7" ref="gc9f2bf0a0a64f6b499e5c04a161f7774" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_RES7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES7 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00584">584</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g57185ebbe383721ae2ab2f4b7a54ec61"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA0MUX_RESSEL_SHIFT" ref="g57185ebbe383721ae2ab2f4b7a54ec61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA0MUX_RESSEL_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_RESSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00574">574</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ddca795c436e119befdc2baaa3358e4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_MASK" ref="g5ddca795c436e119befdc2baaa3358e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_MASK&nbsp;&nbsp;&nbsp;0x74C7F737UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00597">597</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gafde44334a770b9cc2d2bcd67bd00379"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_DEFAULT" ref="gafde44334a770b9cc2d2bcd67bd00379" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00614">614</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g26dc318dee7bdf4db2b08ae64c13b2da"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_DISABLE" ref="g26dc318dee7bdf4db2b08ae64c13b2da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00615">615</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0378fafae8dfa522aae8c2675c188a4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_MASK" ref="ge0378fafae8dfa522aae8c2675c188a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NEGSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00613">613</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cd8c2d7457c1bed157fedb263f5dc92"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_NEGPAD" ref="g7cd8c2d7457c1bed157fedb263f5dc92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_NEGPAD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00618">618</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2bfc29852c23a70f128ead0d683a6c2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_OPATAP" ref="ga2bfc29852c23a70f128ead0d683a6c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_OPATAP&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPATAP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00617">617</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g64dd9f14c0a6bbb2bcf1414a97236969"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_SHIFT" ref="g64dd9f14c0a6bbb2bcf1414a97236969" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NEGSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00612">612</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga322f885c066bbee1ff09d351ffa2c1f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEGSEL_UG" ref="ga322f885c066bbee1ff09d351ffa2c1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEGSEL_UG&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UG for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00616">616</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gef32969463ad95779375f0318fd0cb1a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEXTOUT_DEFAULT" ref="gef32969463ad95779375f0318fd0cb1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEXTOUT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00677">677</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga76e78f91378826efff6c13590e80734"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEXTOUT_MASK" ref="ga76e78f91378826efff6c13590e80734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEXTOUT_MASK&nbsp;&nbsp;&nbsp;0x4000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NEXTOUT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00676">676</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g19e1acd780d06c2663b9762e460df820"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NEXTOUT_SHIFT" ref="g19e1acd780d06c2663b9762e460df820" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NEXTOUT_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NEXTOUT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00675">675</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7218bcfc4c1d1cd375fe2cb5ede6f15b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NPEN_DEFAULT" ref="g7218bcfc4c1d1cd375fe2cb5ede6f15b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00646">646</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b9792d83eaed538978345e6c0870720"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NPEN_MASK" ref="g1b9792d83eaed538978345e6c0870720" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NPEN_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00645">645</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb60364929ee4aa0cde0d6455c239c42e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_NPEN_SHIFT" ref="gb60364929ee4aa0cde0d6455c239c42e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_NPEN_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00644">644</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g773679eca6a0f858d668086f28f76686"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_ALL" ref="g773679eca6a0f858d668086f28f76686" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_ALL&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ALL for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00668">668</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge44cfe7e3f504d4d43b865c52f6a40fe"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_ALT" ref="ge44cfe7e3f504d4d43b865c52f6a40fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_ALT&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode ALT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00667">667</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g67543d2c957152645a8971a133e7e731"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_DEFAULT" ref="g67543d2c957152645a8971a133e7e731" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00664">664</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cef6c0eca0096503a1a46474d06dc32"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_DISABLE" ref="g1cef6c0eca0096503a1a46474d06dc32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00665">665</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g84b9e0d387998f50afcd434639245075"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_MAIN" ref="g84b9e0d387998f50afcd434639245075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_MAIN&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode MAIN for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00666">666</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g896994cc1a9130bf25c475edf9b02afe"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_MASK" ref="g896994cc1a9130bf25c475edf9b02afe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0xC00000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00663">663</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b8fe3468ad77ebd2aede745fc5c656d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTMODE_SHIFT" ref="g6b8fe3468ad77ebd2aede745fc5c656d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00662">662</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g34afc75d21fcc51688787303fd90955b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_DEFAULT" ref="g34afc75d21fcc51688787303fd90955b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00650">650</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g876298b0baabbbc3d26f6cac0cc5ba4a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_MASK" ref="g876298b0baabbbc3d26f6cac0cc5ba4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_MASK&nbsp;&nbsp;&nbsp;0x7C000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00649">649</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g394e99e00594e81bf909ef725269d369"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_OUT0" ref="g394e99e00594e81bf909ef725269d369" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_OUT0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT0 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00651">651</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga86f09e6a9641784419695dc9cb362c3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_OUT1" ref="ga86f09e6a9641784419695dc9cb362c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_OUT1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT1 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00652">652</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g25e44727e1c678a210e71e6fe5806f3c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_OUT2" ref="g25e44727e1c678a210e71e6fe5806f3c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_OUT2&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT2 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00653">653</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9cb8d7c8aa05a8c854171ee7bf3d47a2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_OUT3" ref="g9cb8d7c8aa05a8c854171ee7bf3d47a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_OUT3&nbsp;&nbsp;&nbsp;0x00000008UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT3 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00654">654</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge93a17e6f68cba99bb464a0cf7546854"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_OUT4" ref="ge93a17e6f68cba99bb464a0cf7546854" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_OUT4&nbsp;&nbsp;&nbsp;0x00000010UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT4 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00655">655</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge1d45bb61bc3fa4e31430218d88672fc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_OUTPEN_SHIFT" ref="ge1d45bb61bc3fa4e31430218d88672fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_OUTPEN_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00648">648</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbeed24e884003c03f0a418f0e48d51d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_DAC" ref="gfbeed24e884003c03f0a418f0e48d51d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_DAC&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DAC for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00602">602</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gafa36d56c4334756fe00cbc4ee421a37"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_DEFAULT" ref="gafa36d56c4334756fe00cbc4ee421a37" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00600">600</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfda2897942cf13ef0c5331e8176f499"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_DISABLE" ref="gdfda2897942cf13ef0c5331e8176f499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00601">601</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2ce65331ef7916e008d140f5ae9fea2a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_MASK" ref="g2ce65331ef7916e008d140f5ae9fea2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_POSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00599">599</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6d5a6e7df7bae6cd971ca71647e119e2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_OPA0INP" ref="g6d5a6e7df7bae6cd971ca71647e119e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_OPA0INP&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPA0INP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00604">604</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g30dd9a32e644425f1f21eb61cceec661"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_OPATAP" ref="g30dd9a32e644425f1f21eb61cceec661" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_OPATAP&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPATAP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00605">605</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g27fbf2c66e47034c1a9e6a0200063504"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_POSPAD" ref="g27fbf2c66e47034c1a9e6a0200063504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_POSPAD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00603">603</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gef48d568d4f125d4abef2ba5c496f1fd"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_POSSEL_SHIFT" ref="gef48d568d4f125d4abef2ba5c496f1fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_POSSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_POSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00598">598</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g72ec843e9f2a7e7bcdd22d7d000c4c03"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_PPEN_DEFAULT" ref="g72ec843e9f2a7e7bcdd22d7d000c4c03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_PPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00641">641</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gea84d4d4f0675651ccf31e8de92819a9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_PPEN_MASK" ref="gea84d4d4f0675651ccf31e8de92819a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_PPEN_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00640">640</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0bcc43a64d3b853b7f8221ceee65d40e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_PPEN_SHIFT" ref="g0bcc43a64d3b853b7f8221ceee65d40e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_PPEN_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00639">639</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1dfd3349ae41038627c2401363a2665a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESETVALUE" ref="g1dfd3349ae41038627c2401363a2665a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00596">596</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e29ef0838fdd00d3f07dd734a7f55ee"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_DEFAULT" ref="g5e29ef0838fdd00d3f07dd734a7f55ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00626">626</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g30b3a9c470d4f1f18248340746d5645d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_DISABLE" ref="g30b3a9c470d4f1f18248340746d5645d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00627">627</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g65259f8a6517fb1489ee4f99d1af78fa"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_MASK" ref="g65259f8a6517fb1489ee4f99d1af78fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_RESINMUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00625">625</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14827ff0bf608d76f1e122edebf05f51"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_NEGPAD" ref="g14827ff0bf608d76f1e122edebf05f51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_NEGPAD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00629">629</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfbbd7ddfb31aa20eab2f97865217d0d7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_OPA0INP" ref="gfbbd7ddfb31aa20eab2f97865217d0d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_OPA0INP&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPA0INP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00628">628</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf9dacd4f93b4171f92879b9acb8e7e4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_POSPAD" ref="gdf9dacd4f93b4171f92879b9acb8e7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_POSPAD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00630">630</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e841d2a7dc412eea74d845a55298a6c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_SHIFT" ref="g5e841d2a7dc412eea74d845a55298a6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_RESINMUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00624">624</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3bf9a27f43c18d7cc21b8dce33f51cae"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESINMUX_VSS" ref="g3bf9a27f43c18d7cc21b8dce33f51cae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESINMUX_VSS&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VSS for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00631">631</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gae13e217fae9eb55bc846561acb3af7a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_DEFAULT" ref="gae13e217fae9eb55bc846561acb3af7a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00681">681</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge30d120f2036c6446634d54ea2f7f6b2"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_MASK" ref="ge30d120f2036c6446634d54ea2f7f6b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_MASK&nbsp;&nbsp;&nbsp;0x70000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_RESSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00680">680</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g966bb4d45abbec38b1076ec32b18ff18"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES0" ref="g966bb4d45abbec38b1076ec32b18ff18" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES0 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00682">682</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8d3443d9e09e65f4205122a51a8a2520"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES1" ref="g8d3443d9e09e65f4205122a51a8a2520" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES1 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00683">683</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb53ad159cb62c72d197ad7d18b13531f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES2" ref="gb53ad159cb62c72d197ad7d18b13531f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES2 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00684">684</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb037a37f0590e860f29267f1ebe5ddbe"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES3" ref="gb037a37f0590e860f29267f1ebe5ddbe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES3 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00685">685</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaacfb9406b89ddbd1213d1e564c3ca97"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES4" ref="gaacfb9406b89ddbd1213d1e564c3ca97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES4 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00686">686</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga48eca671b194904b13dec37a45ab687"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES5" ref="ga48eca671b194904b13dec37a45ab687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES5 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00687">687</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c10963248f5908fa2a58fc6d8de0e69"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES6" ref="g3c10963248f5908fa2a58fc6d8de0e69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES6 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00688">688</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g19defd79788282a4c0ee9b4e5fcb435b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_RES7" ref="g19defd79788282a4c0ee9b4e5fcb435b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_RES7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES7 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00689">689</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g21c107c0a8d5c028a87a2f5480f60d75"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA1MUX_RESSEL_SHIFT" ref="g21c107c0a8d5c028a87a2f5480f60d75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA1MUX_RESSEL_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_RESSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00679">679</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a98c97ecda8178a86273e0b7e1958c5"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_MASK" ref="g3a98c97ecda8178a86273e0b7e1958c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_MASK&nbsp;&nbsp;&nbsp;0x7440F737UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00702">702</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c790fdef7af25c3c5d8267271b10529"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_DEFAULT" ref="g2c790fdef7af25c3c5d8267271b10529" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00717">717</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcf74ef46487315194c941bb73a8817b7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_DISABLE" ref="gcf74ef46487315194c941bb73a8817b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00718">718</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b23cd3f17d6ad0a130636c82ee159b7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_MASK" ref="g1b23cd3f17d6ad0a130636c82ee159b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_MASK&nbsp;&nbsp;&nbsp;0x30UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NEGSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00716">716</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb5e5b499d07b77b7fe775ff15207e39"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_NEGPAD" ref="gdb5e5b499d07b77b7fe775ff15207e39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_NEGPAD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00721">721</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gef862954b2243c0c4bcc39c2dc59a0ea"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_OPATAP" ref="gef862954b2243c0c4bcc39c2dc59a0ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_OPATAP&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPATAP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00720">720</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f10e9d55f2045e9e12886360a0e62ce"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_SHIFT" ref="g5f10e9d55f2045e9e12886360a0e62ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_SHIFT&nbsp;&nbsp;&nbsp;4          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NEGSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00715">715</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged8476675917c38597db34e68e3656dd"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEGSEL_UG" ref="ged8476675917c38597db34e68e3656dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEGSEL_UG&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode UG for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00719">719</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e274e2d54fac1477d49dfa6781f8501"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEXTOUT_DEFAULT" ref="g0e274e2d54fac1477d49dfa6781f8501" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEXTOUT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00767">767</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g69d3502021cf7d5958c1366bcf116402"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEXTOUT_MASK" ref="g69d3502021cf7d5958c1366bcf116402" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEXTOUT_MASK&nbsp;&nbsp;&nbsp;0x4000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NEXTOUT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00766">766</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf086c1eadd3e5ff930ed4f0ec2125460"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NEXTOUT_SHIFT" ref="gf086c1eadd3e5ff930ed4f0ec2125460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NEXTOUT_SHIFT&nbsp;&nbsp;&nbsp;26          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NEXTOUT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00765">765</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge688a5f0cc0732af1f60abb36c50de6b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NPEN_DEFAULT" ref="ge688a5f0cc0732af1f60abb36c50de6b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00749">749</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd19d05d4c6714cc92c5bf77207963ffe"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NPEN_MASK" ref="gd19d05d4c6714cc92c5bf77207963ffe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NPEN_MASK&nbsp;&nbsp;&nbsp;0x2000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_NPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00748">748</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb51160d841975ec2b13ee30519f1d3ea"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_NPEN_SHIFT" ref="gb51160d841975ec2b13ee30519f1d3ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_NPEN_SHIFT&nbsp;&nbsp;&nbsp;13          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_NPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00747">747</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3ea060b7958e2d410ddecc256a65065"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTMODE_DEFAULT" ref="gc3ea060b7958e2d410ddecc256a65065" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00762">762</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b9cf5494164a78e0c3998b2565b0f8f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTMODE_MASK" ref="g9b9cf5494164a78e0c3998b2565b0f8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTMODE_MASK&nbsp;&nbsp;&nbsp;0x400000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00761">761</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g671d7b5959db87116c4bb9ef41d14542"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTMODE_SHIFT" ref="g671d7b5959db87116c4bb9ef41d14542" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTMODE_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTMODE 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00760">760</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gebd32057c432f259081a223e4fea10c1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTPEN_DEFAULT" ref="gebd32057c432f259081a223e4fea10c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00753">753</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gac263ff5e8e16fd2018ba9ceec13557c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTPEN_MASK" ref="gac263ff5e8e16fd2018ba9ceec13557c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTPEN_MASK&nbsp;&nbsp;&nbsp;0xC000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OUTPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00752">752</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8ad35f5c769d078cb75ba230cf65978"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTPEN_OUT0" ref="gb8ad35f5c769d078cb75ba230cf65978" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTPEN_OUT0&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT0 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00754">754</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9746ec2aa5c34f6a3437bf2ac1956abc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTPEN_OUT1" ref="g9746ec2aa5c34f6a3437bf2ac1956abc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTPEN_OUT1&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OUT1 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00755">755</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d4b698fe48590325af6263703c5e927"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_OUTPEN_SHIFT" ref="g9d4b698fe48590325af6263703c5e927" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_OUTPEN_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OUTPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00751">751</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4526917b37338fa669a64f058003b946"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_DEFAULT" ref="g4526917b37338fa669a64f058003b946" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00705">705</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g66b6785db24b4179eef935138164e7bc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_DISABLE" ref="g66b6785db24b4179eef935138164e7bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00706">706</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gec9940c1e71bf7f775c58702a6b722a3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_MASK" ref="gec9940c1e71bf7f775c58702a6b722a3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_MASK&nbsp;&nbsp;&nbsp;0x7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_POSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00704">704</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9af69af7a1ab242850c9425a1605e1ef"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_OPA1INP" ref="g9af69af7a1ab242850c9425a1605e1ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_OPA1INP&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPA1INP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00708">708</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2f7244e302da42f8e668483c5b7a612"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_OPATAP" ref="ga2f7244e302da42f8e668483c5b7a612" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_OPATAP&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPATAP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00709">709</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb54c7fe3fa5d47fc8b82ffaf20718e6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_POSPAD" ref="gdb54c7fe3fa5d47fc8b82ffaf20718e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_POSPAD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00707">707</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf610006b14db14974a05a9072836c411"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_POSSEL_SHIFT" ref="gf610006b14db14974a05a9072836c411" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_POSSEL_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_POSSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00703">703</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g881526e3125f412d28cd87776a35cb38"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_PPEN_DEFAULT" ref="g881526e3125f412d28cd87776a35cb38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_PPEN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00744">744</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g473861850490aeebb35e4970695f1e71"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_PPEN_MASK" ref="g473861850490aeebb35e4970695f1e71" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_PPEN_MASK&nbsp;&nbsp;&nbsp;0x1000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_PPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00743">743</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5fd84b19a98af3056a3bf8c6d682041e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_PPEN_SHIFT" ref="g5fd84b19a98af3056a3bf8c6d682041e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_PPEN_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_PPEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00742">742</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g32cd8de0fe74ed52f06537196e728a30"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESETVALUE" ref="g32cd8de0fe74ed52f06537196e728a30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00701">701</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb873216848cb5814af2db61c2c59bfa6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_DEFAULT" ref="gb873216848cb5814af2db61c2c59bfa6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00729">729</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g752d5d95572e8b264d7763a6f2d804f1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_DISABLE" ref="g752d5d95572e8b264d7763a6f2d804f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_DISABLE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DISABLE for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00730">730</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb632c3a8573eebaa68221ae351c6cfad"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_MASK" ref="gb632c3a8573eebaa68221ae351c6cfad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_MASK&nbsp;&nbsp;&nbsp;0x700UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_RESINMUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00728">728</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfecaf6388f52eed104c1e535023b5fb1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_NEGPAD" ref="gfecaf6388f52eed104c1e535023b5fb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_NEGPAD&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NEGPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00732">732</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g211c08fb981dc67d10200e53e6dfbe29"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_OPA1INP" ref="g211c08fb981dc67d10200e53e6dfbe29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_OPA1INP&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode OPA1INP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00731">731</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gec6b72a63ae7de7b82ebc4150f90f03f"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_POSPAD" ref="gec6b72a63ae7de7b82ebc4150f90f03f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_POSPAD&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode POSPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00733">733</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b97d7d48309e26895630537e8bb4f04"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_SHIFT" ref="g7b97d7d48309e26895630537e8bb4f04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_RESINMUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00727">727</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g73f859c37a8c827754ac2a76c294ea48"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESINMUX_VSS" ref="g73f859c37a8c827754ac2a76c294ea48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESINMUX_VSS&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode VSS for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00734">734</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga3976f9bfb3ac39de53c56ae4a6ac66c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_DEFAULT" ref="ga3976f9bfb3ac39de53c56ae4a6ac66c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00771">771</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g47f62bf72c5ec75b55f01224a98780dd"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_MASK" ref="g47f62bf72c5ec75b55f01224a98780dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_MASK&nbsp;&nbsp;&nbsp;0x70000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_RESSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00770">770</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g24a6d25ec91938a3199f8d153a5be801"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES0" ref="g24a6d25ec91938a3199f8d153a5be801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES0&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES0 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00772">772</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdf96dca9fbf6ed32070ad39ef72f3823"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES1" ref="gdf96dca9fbf6ed32070ad39ef72f3823" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES1&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES1 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00773">773</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3293a8eb15587c8691aeab2676a833f1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES2" ref="g3293a8eb15587c8691aeab2676a833f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES2&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES2 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00774">774</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcfccb54be7fe7e962b1993cbc16b4861"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES3" ref="gcfccb54be7fe7e962b1993cbc16b4861" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES3&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES3 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00775">775</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g737920432a01a6e2bde058a32a3feed9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES4" ref="g737920432a01a6e2bde058a32a3feed9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES4&nbsp;&nbsp;&nbsp;0x00000004UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES4 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00776">776</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf2d6b907ef7d3016eeacaa8890be064"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES5" ref="gbf2d6b907ef7d3016eeacaa8890be064" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES5&nbsp;&nbsp;&nbsp;0x00000005UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES5 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00777">777</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfaf82b368f4872b3c36e4b8b7a0b863e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES6" ref="gfaf82b368f4872b3c36e4b8b7a0b863e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES6&nbsp;&nbsp;&nbsp;0x00000006UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES6 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00778">778</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb07ec66755c8d7087dc4e1ae4e783be"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_RES7" ref="gbb07ec66755c8d7087dc4e1ae4e783be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_RES7&nbsp;&nbsp;&nbsp;0x00000007UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode RES7 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00779">779</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g36c3283771fb24334969fd2d4ce9e3b9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPA2MUX_RESSEL_SHIFT" ref="g36c3283771fb24334969fd2d4ce9e3b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPA2MUX_RESSEL_SHIFT&nbsp;&nbsp;&nbsp;28          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_RESSEL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00769">769</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3ed68c02aeecedee352c09ebcbced5a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_MASK" ref="gc3ed68c02aeecedee352c09ebcbced5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_MASK&nbsp;&nbsp;&nbsp;0x01C3F1C7UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00411">411</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g661fa07f78c26993948080c560bbe717"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0EN_DEFAULT" ref="g661fa07f78c26993948080c560bbe717" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00415">415</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g17edcb2fb1f62d08020af916ed06afda"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0EN_MASK" ref="g17edcb2fb1f62d08020af916ed06afda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0EN_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA0EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00414">414</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g39c351c452ecc5b247b31a3a7e33685d"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0EN_SHIFT" ref="g39c351c452ecc5b247b31a3a7e33685d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0EN_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA0EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00413">413</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa9df838976eb8db51ff599fab764bdc"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0HCMDIS_DEFAULT" ref="gaa9df838976eb8db51ff599fab764bdc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0HCMDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00430">430</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g00c7f822d097f87e21218dbb93072563"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0HCMDIS_MASK" ref="g00c7f822d097f87e21218dbb93072563" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0HCMDIS_MASK&nbsp;&nbsp;&nbsp;0x40UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA0HCMDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00429">429</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g76d50b840195e0cb27c1876570b8fae7"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0HCMDIS_SHIFT" ref="g76d50b840195e0cb27c1876570b8fae7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0HCMDIS_SHIFT&nbsp;&nbsp;&nbsp;6          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA0HCMDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00428">428</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g225d434d07757a6b580142382fe1d62b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0LPFDIS_DEFAULT" ref="g225d434d07757a6b580142382fe1d62b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0LPFDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00444">444</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2db8800835269646b1d98209d77c87b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0LPFDIS_MASK" ref="ga2db8800835269646b1d98209d77c87b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0LPFDIS_MASK&nbsp;&nbsp;&nbsp;0x3000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA0LPFDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00443">443</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8aefa5cf4ca300d64ae2e01fe492c0b3"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0LPFDIS_NLPFDIS" ref="g8aefa5cf4ca300d64ae2e01fe492c0b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0LPFDIS_NLPFDIS&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00446">446</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bf5463e01086e1f0551dbba21b5e781"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0LPFDIS_PLPFDIS" ref="g8bf5463e01086e1f0551dbba21b5e781" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0LPFDIS_PLPFDIS&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00445">445</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g27358e1041d8038c2be23b7afbe86c45"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0LPFDIS_SHIFT" ref="g27358e1041d8038c2be23b7afbe86c45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0LPFDIS_SHIFT&nbsp;&nbsp;&nbsp;12          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA0LPFDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00442">442</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g55c3e134058aea78b182e0b35262bc45"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0SHORT_DEFAULT" ref="g55c3e134058aea78b182e0b35262bc45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0SHORT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00469">469</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4744b408791bca9b61dd232cac745a0"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0SHORT_MASK" ref="gc4744b408791bca9b61dd232cac745a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0SHORT_MASK&nbsp;&nbsp;&nbsp;0x400000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA0SHORT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00468">468</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gac4eacb9d58bfc6575cdf538303f6fca"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA0SHORT_SHIFT" ref="gac4eacb9d58bfc6575cdf538303f6fca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA0SHORT_SHIFT&nbsp;&nbsp;&nbsp;22          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA0SHORT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00467">467</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g956773ac0dd293980d83e6f10b39a27b"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1EN_DEFAULT" ref="g956773ac0dd293980d83e6f10b39a27b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00420">420</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8caf9356ac52a25b8d0594c9190074a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1EN_MASK" ref="gc8caf9356ac52a25b8d0594c9190074a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1EN_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA1EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00419">419</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g117f8e1c0eb4a03cf1e2c9944304c965"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1EN_SHIFT" ref="g117f8e1c0eb4a03cf1e2c9944304c965" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1EN_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA1EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00418">418</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9366a2094580c85663200f5057f14e0"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1HCMDIS_DEFAULT" ref="gb9366a2094580c85663200f5057f14e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1HCMDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00435">435</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge24035da305afa17f9e0cb4734bd80bb"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1HCMDIS_MASK" ref="ge24035da305afa17f9e0cb4734bd80bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1HCMDIS_MASK&nbsp;&nbsp;&nbsp;0x80UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA1HCMDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00434">434</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g772d27a5c436e9d61dddd0a7e0d47846"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1HCMDIS_SHIFT" ref="g772d27a5c436e9d61dddd0a7e0d47846" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1HCMDIS_SHIFT&nbsp;&nbsp;&nbsp;7          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA1HCMDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00433">433</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc72b15126e98b80fe8ebd2d2a96d4ec1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1LPFDIS_DEFAULT" ref="gc72b15126e98b80fe8ebd2d2a96d4ec1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1LPFDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00452">452</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge4a6fecfcb971975c02dc8a06ec04a92"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1LPFDIS_MASK" ref="ge4a6fecfcb971975c02dc8a06ec04a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1LPFDIS_MASK&nbsp;&nbsp;&nbsp;0xC000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA1LPFDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00451">451</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbe36a82fe5e6b3fe8ddecafb22672918"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1LPFDIS_NLPFDIS" ref="gbe36a82fe5e6b3fe8ddecafb22672918" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1LPFDIS_NLPFDIS&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00454">454</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge617435a2692279bb721e4c358590883"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1LPFDIS_PLPFDIS" ref="ge617435a2692279bb721e4c358590883" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1LPFDIS_PLPFDIS&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00453">453</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g130041ecc593af4750e0d182cf0480b4"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1LPFDIS_SHIFT" ref="g130041ecc593af4750e0d182cf0480b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1LPFDIS_SHIFT&nbsp;&nbsp;&nbsp;14          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA1LPFDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00450">450</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g09ee100f5d228287c8880dcb77841233"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1SHORT_DEFAULT" ref="g09ee100f5d228287c8880dcb77841233" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1SHORT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00474">474</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge252d34ac47df0a6274d66a092d9e5a8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1SHORT_MASK" ref="ge252d34ac47df0a6274d66a092d9e5a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1SHORT_MASK&nbsp;&nbsp;&nbsp;0x800000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA1SHORT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00473">473</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4893ac879799db441f6380dde5197338"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA1SHORT_SHIFT" ref="g4893ac879799db441f6380dde5197338" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA1SHORT_SHIFT&nbsp;&nbsp;&nbsp;23          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA1SHORT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00472">472</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ea7ac7e9dd92cb92a527785472ed3d6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2EN_DEFAULT" ref="g6ea7ac7e9dd92cb92a527785472ed3d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2EN_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00425">425</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5bd7dfd6794b784c209fa782f384fc50"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2EN_MASK" ref="g5bd7dfd6794b784c209fa782f384fc50" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2EN_MASK&nbsp;&nbsp;&nbsp;0x4UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00424">424</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9be9910d6d72a6116e5331b4716b31b8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2EN_SHIFT" ref="g9be9910d6d72a6116e5331b4716b31b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2EN_SHIFT&nbsp;&nbsp;&nbsp;2          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2EN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00423">423</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g91d49f69b9e4b9000317fd8347f26888"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2HCMDIS_DEFAULT" ref="g91d49f69b9e4b9000317fd8347f26888" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2HCMDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00440">440</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9f70f27f84765fb677e96bf70c97aede"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2HCMDIS_MASK" ref="g9f70f27f84765fb677e96bf70c97aede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2HCMDIS_MASK&nbsp;&nbsp;&nbsp;0x100UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2HCMDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00439">439</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gade2d2cf0ffa385a0bdd8cf196989615"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2HCMDIS_SHIFT" ref="gade2d2cf0ffa385a0bdd8cf196989615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2HCMDIS_SHIFT&nbsp;&nbsp;&nbsp;8          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2HCMDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00438">438</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gae14da0ba9486f076f1496a33e2e7a3a"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2LPFDIS_DEFAULT" ref="gae14da0ba9486f076f1496a33e2e7a3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2LPFDIS_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00460">460</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9d3c503591877caeac3d3732eeda4b57"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2LPFDIS_MASK" ref="g9d3c503591877caeac3d3732eeda4b57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2LPFDIS_MASK&nbsp;&nbsp;&nbsp;0x30000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2LPFDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00459">459</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g90e0157502d9c0078045590d9f69a1b0"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2LPFDIS_NLPFDIS" ref="g90e0157502d9c0078045590d9f69a1b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2LPFDIS_NLPFDIS&nbsp;&nbsp;&nbsp;0x00000002UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode NLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00462">462</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g85760869817b4ab67095aa8c54a964c9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2LPFDIS_PLPFDIS" ref="g85760869817b4ab67095aa8c54a964c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2LPFDIS_PLPFDIS&nbsp;&nbsp;&nbsp;0x00000001UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode PLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00461">461</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2fbc491002278b2bcaedae255e1b7fc9"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2LPFDIS_SHIFT" ref="g2fbc491002278b2bcaedae255e1b7fc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2LPFDIS_SHIFT&nbsp;&nbsp;&nbsp;16          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2LPFDIS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00458">458</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf51909f2b49ca95f1f09565f96760809"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2SHORT_DEFAULT" ref="gf51909f2b49ca95f1f09565f96760809" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2SHORT_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00479">479</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga8180adeacab33908d0613472f1479d1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2SHORT_MASK" ref="ga8180adeacab33908d0613472f1479d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2SHORT_MASK&nbsp;&nbsp;&nbsp;0x1000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2SHORT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00478">478</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8d7f24b94722e1e827cf19f317d2fee"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_OPA2SHORT_SHIFT" ref="gd8d7f24b94722e1e827cf19f317d2fee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_OPA2SHORT_SHIFT&nbsp;&nbsp;&nbsp;24          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2SHORT 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00477">477</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g433b63afbd24738cfec7534b19b5b01e"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPACTRL_RESETVALUE" ref="g433b63afbd24738cfec7534b19b5b01e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPACTRL_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00410">410</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e8efeefc53888872caa64cecde09826"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPAOFFSET_MASK" ref="g1e8efeefc53888872caa64cecde09826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPAOFFSET_MASK&nbsp;&nbsp;&nbsp;0x0000003FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_OPAOFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00484">484</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g47b85be0887774633aacf635f9073fc8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPAOFFSET_OPA2OFFSET_DEFAULT" ref="g47b85be0887774633aacf635f9073fc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPAOFFSET_OPA2OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_OPAOFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00487">487</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g54065e8af329d37f7a8c798617b8aa6c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPAOFFSET_OPA2OFFSET_MASK" ref="g54065e8af329d37f7a8c798617b8aa6c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPAOFFSET_OPA2OFFSET_MASK&nbsp;&nbsp;&nbsp;0x3FUL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_OPA2OFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00486">486</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9354ebc7fb2abd3c7ecc6c4dc03d4fe1"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPAOFFSET_OPA2OFFSET_SHIFT" ref="g9354ebc7fb2abd3c7ecc6c4dc03d4fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPAOFFSET_OPA2OFFSET_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_OPA2OFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00485">485</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0cfb6c96abfb85ac250f48f5e1c243b8"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_OPAOFFSET_RESETVALUE" ref="g0cfb6c96abfb85ac250f48f5e1c243b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_OPAOFFSET_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000020UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_OPAOFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00483">483</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcaadf31bd8e8a0ec9eb4169a94fdc516"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_CH0DV_DEFAULT" ref="gcaadf31bd8e8a0ec9eb4169a94fdc516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH0DV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00145">145</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g74e98165331a603c042f7732860a3b2c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_CH0DV_MASK" ref="g74e98165331a603c042f7732860a3b2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH0DV_MASK&nbsp;&nbsp;&nbsp;0x1UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH0DV 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00144">144</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g962caa4041b3647cea14aa6aa91c9651"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_CH0DV_SHIFT" ref="g962caa4041b3647cea14aa6aa91c9651" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH0DV_SHIFT&nbsp;&nbsp;&nbsp;0          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH0DV 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00143">143</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcc6eff52e9361cd4190992655df72eb6"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_CH1DV_DEFAULT" ref="gcc6eff52e9361cd4190992655df72eb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH1DV_DEFAULT&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00150">150</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge87733a4f7869fb67caeb2ba4373802c"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_CH1DV_MASK" ref="ge87733a4f7869fb67caeb2ba4373802c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH1DV_MASK&nbsp;&nbsp;&nbsp;0x2UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Bit mask for DAC_CH1DV 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00149">149</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3b669cf99f2d4d8c4b6174f404c75c63"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_CH1DV_SHIFT" ref="g3b669cf99f2d4d8c4b6174f404c75c63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_CH1DV_SHIFT&nbsp;&nbsp;&nbsp;1          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shift value for DAC_CH1DV 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00148">148</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbf0ad907064a9db4a7d770fc4bf6e801"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_MASK" ref="gbf0ad907064a9db4a7d770fc4bf6e801" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_MASK&nbsp;&nbsp;&nbsp;0x00000003UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Mask for DAC_STATUS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00141">141</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7162985646c142fca924ef6195bbd871"></a><!-- doxytag: member="ezr32lg_dac.h::_DAC_STATUS_RESETVALUE" ref="g7162985646c142fca924ef6195bbd871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define _DAC_STATUS_RESETVALUE&nbsp;&nbsp;&nbsp;0x00000000UL          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Default value for DAC_STATUS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00140">140</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g66f41c0037b74eb1f51a7028cdb22a98"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_BIASPROG_BIASPROG_DEFAULT" ref="g66f41c0037b74eb1f51a7028cdb22a98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_BIASPROG_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_BIASPROG_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00393">393</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g35533444a5d6900493098c54b6324687"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_BIASPROG_HALFBIAS" ref="g35533444a5d6900493098c54b6324687" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_HALFBIAS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half Bias Current 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00394">394</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g93fa13f7ada4702ae8e130ef6291e087"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_BIASPROG_HALFBIAS_DEFAULT" ref="g93fa13f7ada4702ae8e130ef6291e087" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_HALFBIAS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_HALFBIAS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00398">398</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e206a5db21b8809febfafde5e2373f4"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_BIASPROG_OPA2BIASPROG_DEFAULT" ref="g7e206a5db21b8809febfafde5e2373f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_OPA2BIASPROG_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_OPA2BIASPROG_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00402">402</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3984178326532f7e5da6930a5ecbae34"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_BIASPROG_OPA2HALFBIAS" ref="g3984178326532f7e5da6930a5ecbae34" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_OPA2HALFBIAS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Half Bias Current 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00403">403</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7523a73d48130eedc9f2fbd0339df64"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_BIASPROG_OPA2HALFBIAS_DEFAULT" ref="ga7523a73d48130eedc9f2fbd0339df64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BIASPROG_OPA2HALFBIAS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_BIASPROG_OPA2HALFBIAS_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_BIASPROG 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00407">407</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b3a82c3add07672a4e477e339d9c33f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CAL_CH0OFFSET_DEFAULT" ref="g1b3a82c3add07672a4e477e339d9c33f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CAL_CH0OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH0OFFSET_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00377">377</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5069a2f715036a3c8dced70fb89f32e4"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CAL_CH1OFFSET_DEFAULT" ref="g5069a2f715036a3c8dced70fb89f32e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CAL_CH1OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CAL_CH1OFFSET_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00381">381</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g41b8eea097d0a9b1ad60231a4aa2037a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CAL_GAIN_DEFAULT" ref="g41b8eea097d0a9b1ad60231a4aa2037a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CAL_GAIN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CAL_GAIN_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CAL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00385">385</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaa30d6e270cff1f5fc5fc72f83346172"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_EN" ref="gaa30d6e270cff1f5fc5fc72f83346172" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00156">156</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5eff4674f43b53a70ad4273e84d66a2a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_EN_DEFAULT" ref="g5eff4674f43b53a70ad4273e84d66a2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00160">160</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g422f953f916896b0af3e83a385be309c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSEN" ref="g422f953f916896b0af3e83a385be309c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 PRS Trigger Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00166">166</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g428fe3afd25966d92b8208ae305309d3"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSEN_DEFAULT" ref="g428fe3afd25966d92b8208ae305309d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00170">170</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7cde4f5c2f9a8235d984e50c1c4d1976"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_DEFAULT" ref="g7cde4f5c2f9a8235d984e50c1c4d1976" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00186">186</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5ed9c84c6f57fc984f4c39a8260f5adf"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH0" ref="g5ed9c84c6f57fc984f4c39a8260f5adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00187">187</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged51e893e5cc980b6d567d7731d08fe4"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH1" ref="ged51e893e5cc980b6d567d7731d08fe4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00188">188</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1cda21b723d808947eb6714bbfcf86d6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH10" ref="g1cda21b723d808947eb6714bbfcf86d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH10 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00197">197</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcd55ba7fd5693931da4c0cc26f74e510"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH11" ref="gcd55ba7fd5693931da4c0cc26f74e510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH11 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00198">198</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g775b1a73e78be6173ec13736eaa328dd"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH2" ref="g775b1a73e78be6173ec13736eaa328dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00189">189</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e1da6c2345deb8c7e9825c23c2c075e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH3" ref="g1e1da6c2345deb8c7e9825c23c2c075e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00190">190</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g42818b13eb759809944c288df113867b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH4" ref="g42818b13eb759809944c288df113867b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00191">191</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14db30569d4a07a8048f71fe1a77f587"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH5" ref="g14db30569d4a07a8048f71fe1a77f587" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00192">192</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2226d0b24a34297b5e3ff33e3ac170a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH6" ref="ge2226d0b24a34297b5e3ff33e3ac170a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00193">193</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g22005d5c1eaa58d6770dd1d6cb13dd7c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH7" ref="g22005d5c1eaa58d6770dd1d6cb13dd7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00194">194</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdfd46cc67f935d7e0492754267ce4325"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH8" ref="gdfd46cc67f935d7e0492754267ce4325" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH8 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00195">195</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf51121e6869a1385677080946efed640"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_PRSSEL_PRSCH9" ref="gf51121e6869a1385677080946efed640" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_PRSSEL_PRSCH9 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00196">196</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g89ae3c7a5bc86cda7ec4eb4f25beac67"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_REFREN" ref="g89ae3c7a5bc86cda7ec4eb4f25beac67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_REFREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Automatic Refresh Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00161">161</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g45d815f04ad85dd87967fab144c9827f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0CTRL_REFREN_DEFAULT" ref="g45d815f04ad85dd87967fab144c9827f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0CTRL_REFREN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00165">165</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gecd2add7e918230185d51d15713cb6f0"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH0DATA_DATA_DEFAULT" ref="gecd2add7e918230185d51d15713cb6f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH0DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH0DATA_DATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH0DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00349">349</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4ee2828c68776c3b96629a0ad5ca045"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_EN" ref="gc4ee2828c68776c3b96629a0ad5ca045" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00203">203</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb047452abe1d6e141a36fb63b68a45bc"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_EN_DEFAULT" ref="gb047452abe1d6e141a36fb63b68a45bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00207">207</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc208dd5b0b516fa5547367862f2c1a88"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSEN" ref="gc208dd5b0b516fa5547367862f2c1a88" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 PRS Trigger Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00213">213</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ccc9eaf19f5e876e5dc744d49e8687e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSEN_DEFAULT" ref="g6ccc9eaf19f5e876e5dc744d49e8687e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSEN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00217">217</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf70ca64522c9203817d86413d5beb744"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_DEFAULT" ref="gf70ca64522c9203817d86413d5beb744" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00233">233</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3365b5d5e73c044903d6ff879053a377"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH0" ref="g3365b5d5e73c044903d6ff879053a377" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH0&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH0 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH0 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00234">234</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf96a4775afee839a92df572f04b22746"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH1" ref="gf96a4775afee839a92df572f04b22746" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH1&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH1 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH1 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00235">235</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga5a44d23dc2a71795d70c107ead065fa"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH10" ref="ga5a44d23dc2a71795d70c107ead065fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH10&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH10 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH10 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00244">244</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g39a92dcb88d07564f02532a473e42d72"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH11" ref="g39a92dcb88d07564f02532a473e42d72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH11&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH11 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH11 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00245">245</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd27806b5f8de85490d638f95620c4cef"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH2" ref="gd27806b5f8de85490d638f95620c4cef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH2&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH2 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH2 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00236">236</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e1520ee0f1c7fbfb2609cbbdd13f478"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH3" ref="g3e1520ee0f1c7fbfb2609cbbdd13f478" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH3&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH3 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH3 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00237">237</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4011785bc0c57caeab72ed0b57d1a2ae"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH4" ref="g4011785bc0c57caeab72ed0b57d1a2ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH4&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH4 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH4 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00238">238</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb06cc1e45c551683eda59901ad528a60"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH5" ref="gb06cc1e45c551683eda59901ad528a60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH5&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH5 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH5 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00239">239</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g01ebe37e075eb7ba5fc969cb02d7fa52"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH6" ref="g01ebe37e075eb7ba5fc969cb02d7fa52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH6&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH6 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH6 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00240">240</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd6a41666dea79cd4a6f575515b8d16ee"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH7" ref="gd6a41666dea79cd4a6f575515b8d16ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH7&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH7 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH7 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00241">241</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf8026f25ba84bbf04686966ac8811f6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH8" ref="gaf8026f25ba84bbf04686966ac8811f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH8&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH8 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH8 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00242">242</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g80ffc7b41b673e685460f7d9c43993bb"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_PRSSEL_PRSCH9" ref="g80ffc7b41b673e685460f7d9c43993bb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_PRSSEL_PRSCH9&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_PRSSEL_PRSCH9 &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PRSCH9 for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00243">243</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4c95d9c0dc777e009cfe402b495a1a6a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_REFREN" ref="g4c95d9c0dc777e009cfe402b495a1a6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_REFREN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Automatic Refresh Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00208">208</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g840059532fa57090272437388681a202"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1CTRL_REFREN_DEFAULT" ref="g840059532fa57090272437388681a202" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1CTRL_REFREN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1CTRL_REFREN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00212">212</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g10c4c5b573af3e1deb677118039b251d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CH1DATA_DATA_DEFAULT" ref="g10c4c5b573af3e1deb677118039b251d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CH1DATA_DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CH1DATA_DATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CH1DATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00357">357</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga1eeba603982059d3715793479ddbf78"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_COMBDATA_CH0DATA_DEFAULT" ref="ga1eeba603982059d3715793479ddbf78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_COMBDATA_CH0DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH0DATA_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00365">365</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6359c112374a6baab79896e37e2c5d4b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_COMBDATA_CH1DATA_DEFAULT" ref="g6359c112374a6baab79896e37e2c5d4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_COMBDATA_CH1DATA_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_COMBDATA_CH1DATA_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_COMBDATA 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00369">369</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf8ca1fda41f0c30f580a8009eb116163"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_CH0PRESCRST" ref="gf8ca1fda41f0c30f580a8009eb116163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CH0PRESCRST&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Start Reset Prescaler 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00105">105</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g50a7876bd6b0da701ee006b99909041d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_CH0PRESCRST_DEFAULT" ref="g50a7876bd6b0da701ee006b99909041d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CH0PRESCRST_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CH0PRESCRST_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00109">109</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b90b4296a5bfda182ff150d298fc72c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_CONVMODE_CONTINUOUS" ref="g9b90b4296a5bfda182ff150d298fc72c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_CONTINUOUS&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_CONTINUOUS &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode CONTINUOUS for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00085">85</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g610581ae28dccd5babe0825584868b73"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_CONVMODE_DEFAULT" ref="g610581ae28dccd5babe0825584868b73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00084">84</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g44ea4a389bf30c31bf81e8802a415da6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_CONVMODE_SAMPLEHOLD" ref="g44ea4a389bf30c31bf81e8802a415da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_SAMPLEHOLD&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEHOLD &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SAMPLEHOLD for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00086">86</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g53c7c4e9f9c26377190f87b688b2f3bf"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_CONVMODE_SAMPLEOFF" ref="g53c7c4e9f9c26377190f87b688b2f3bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_CONVMODE_SAMPLEOFF&nbsp;&nbsp;&nbsp;(_DAC_CTRL_CONVMODE_SAMPLEOFF &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode SAMPLEOFF for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00087">87</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9b3b234c2a047e5e5094ab78268868dd"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_DIFF" ref="g9b3b234c2a047e5e5094ab78268868dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_DIFF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Differential Mode 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00068">68</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gab4c0c8e4d7a203b27b6dd167ae7b732"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_DIFF_DEFAULT" ref="gab4c0c8e4d7a203b27b6dd167ae7b732" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_DIFF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_DIFF_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00072">72</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb9adb168e1ce87d978f1eeac91dfe74b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTENPRS" ref="gb9adb168e1ce87d978f1eeac91dfe74b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTENPRS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
PRS Controlled Output Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00100">100</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gaf43d90250ff0b5968f41e74a1b3f3b4"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTENPRS_DEFAULT" ref="gaf43d90250ff0b5968f41e74a1b3f3b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTENPRS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTENPRS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00104">104</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbed366015bab04c06fdd0413b42dec5f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTMODE_ADC" ref="gbed366015bab04c06fdd0413b42dec5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_ADC&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_ADC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00098">98</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8c71f3646059b3d551633f1921d95314"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTMODE_DEFAULT" ref="g8c71f3646059b3d551633f1921d95314" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00096">96</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g17defd297072b4a92d4d9d2b3bfe4ab0"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTMODE_DISABLE" ref="g17defd297072b4a92d4d9d2b3bfe4ab0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_DISABLE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00095">95</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd515d7115ba67576301982a7444f5fde"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTMODE_PIN" ref="gd515d7115ba67576301982a7444f5fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_PIN&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PIN &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PIN for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00097">97</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6e5023b8ac83d29303c8d56d645badba"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_OUTMODE_PINADC" ref="g6e5023b8ac83d29303c8d56d645badba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_OUTMODE_PINADC&nbsp;&nbsp;&nbsp;(_DAC_CTRL_OUTMODE_PINADC &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PINADC for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00099">99</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3a3f832b656383bfc039345074605969"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_PRESC_DEFAULT" ref="g3a3f832b656383bfc039345074605969" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_PRESC_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00124">124</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga284e3bd2d2aa329ff02bb857c5f7535"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_PRESC_NODIVISION" ref="ga284e3bd2d2aa329ff02bb857c5f7535" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_PRESC_NODIVISION&nbsp;&nbsp;&nbsp;(_DAC_CTRL_PRESC_NODIVISION &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NODIVISION for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00125">125</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9aa197b2bc0bceec79b4d86fefab4642"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFRSEL_16CYCLES" ref="g9aa197b2bc0bceec79b4d86fefab4642" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_16CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_16CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 16CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00135">135</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g68d9d927c9196eeeb958a2e483cd3dde"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFRSEL_32CYCLES" ref="g68d9d927c9196eeeb958a2e483cd3dde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_32CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_32CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 32CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00136">136</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2cacac2c50d8e48333da4a17e35b8073"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFRSEL_64CYCLES" ref="g2cacac2c50d8e48333da4a17e35b8073" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_64CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_64CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 64CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00137">137</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g987c12d01248532ec78722669258983c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFRSEL_8CYCLES" ref="g987c12d01248532ec78722669258983c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_8CYCLES&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_8CYCLES &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 8CYCLES for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00134">134</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc863563c10cc2cd6709c9edb900e394c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFRSEL_DEFAULT" ref="gc863563c10cc2cd6709c9edb900e394c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFRSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFRSEL_DEFAULT &lt;&lt; 20)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00133">133</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gde13fb451b5c376613164ff33bcff0d9"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFSEL_1V25" ref="gde13fb451b5c376613164ff33bcff0d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_1V25&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_1V25 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 1V25 for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00117">117</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbd173f6eba206c741af20421bbff464"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFSEL_2V5" ref="gdbd173f6eba206c741af20421bbff464" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_2V5&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_2V5 &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode 2V5 for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00118">118</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge59517192cdbeef65221051d5facde23"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFSEL_DEFAULT" ref="ge59517192cdbeef65221051d5facde23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00116">116</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0ff8f39e88de9efeddb3337be513c8f7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_REFSEL_VDD" ref="g0ff8f39e88de9efeddb3337be513c8f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_REFSEL_VDD&nbsp;&nbsp;&nbsp;(_DAC_CTRL_REFSEL_VDD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VDD for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00119">119</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd78f337e3bc766f8ad039a5711a2ad39"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_SINEMODE" ref="gd78f337e3bc766f8ad039a5711a2ad39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_SINEMODE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Sine Mode 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00073">73</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1712c4fe62eb6c5ccd0adaf7a62f792e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_CTRL_SINEMODE_DEFAULT" ref="g1712c4fe62eb6c5ccd0adaf7a62f792e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_CTRL_SINEMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_CTRL_SINEMODE_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_CTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00077">77</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf106c352cc9f15b19490d8528158feaa"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH0" ref="gf106c352cc9f15b19490d8528158feaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00250">250</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4d2079fad0174775947621b1454c5ad2"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH0_DEFAULT" ref="g4d2079fad0174775947621b1454c5ad2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00254">254</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3eb0a40488bdada2e07d6f32c9f376a1"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH0UF" ref="g3eb0a40488bdada2e07d6f32c9f376a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Data Underflow Interrupt Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00260">260</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g95b47000828bec3d06e01c73d14e100a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH0UF_DEFAULT" ref="g95b47000828bec3d06e01c73d14e100a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00264">264</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2df353b320508dd01d0bd75a22dc7cdd"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH1" ref="g2df353b320508dd01d0bd75a22dc7cdd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00255">255</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc53c0c736d02ae7e8cb7068df4d28d79"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH1_DEFAULT" ref="gc53c0c736d02ae7e8cb7068df4d28d79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00259">259</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdd3ea1a8806ef234797867df1cd94602"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH1UF" ref="gdd3ea1a8806ef234797867df1cd94602" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Data Underflow Interrupt Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00265">265</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc6ed658e9f3a4d8f43cbc62ec78b5be"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IEN_CH1UF_DEFAULT" ref="gbc6ed658e9f3a4d8f43cbc62ec78b5be" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IEN_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IEN_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IEN 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00269">269</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge06c62c22a10bea1d7d53f447f95b9b7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH0" ref="ge06c62c22a10bea1d7d53f447f95b9b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00274">274</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged13323a991cd06692cd73cad4cdc730"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH0_DEFAULT" ref="ged13323a991cd06692cd73cad4cdc730" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00278">278</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6518edd1f967b7f774be73dacd7614c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH0UF" ref="gc6518edd1f967b7f774be73dacd7614c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00284">284</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1ca4283483e59d05707b982bf7b1c7ff"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH0UF_DEFAULT" ref="g1ca4283483e59d05707b982bf7b1c7ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00288">288</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g93b64a1fceffa9e4a97e9c51a9dd060d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH1" ref="g93b64a1fceffa9e4a97e9c51a9dd060d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Flag 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00279">279</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc37053a39b5865368b4c23405f23f886"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH1_DEFAULT" ref="gc37053a39b5865368b4c23405f23f886" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00283">283</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d1c5657d9fa4f1873a8f4ee28cf3b1f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH1UF" ref="g7d1c5657d9fa4f1873a8f4ee28cf3b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Underflow Interrupt Flag 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00289">289</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5d351fae50c98e32562fbd821fb6a17b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IF_CH1UF_DEFAULT" ref="g5d351fae50c98e32562fbd821fb6a17b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IF_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IF_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IF 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00293">293</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d96cd1265a39f6d4613b81293c7ecb8"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH0" ref="g1d96cd1265a39f6d4613b81293c7ecb8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00322">322</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g36af3c8785cd1bcc59baa2e25cbb1660"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH0_DEFAULT" ref="g36af3c8785cd1bcc59baa2e25cbb1660" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00326">326</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8dff96200d59f333e5509bf2031dd122"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH0UF" ref="g8dff96200d59f333e5509bf2031dd122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Underflow Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00332">332</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb877045773f52a790345909afb1f5d0a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH0UF_DEFAULT" ref="gb877045773f52a790345909afb1f5d0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00336">336</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0e7eae5e2beff3b248a7173ec89eac74"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH1" ref="g0e7eae5e2beff3b248a7173ec89eac74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00327">327</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g31612edf5ff52d69627e4e3937f5ae00"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH1_DEFAULT" ref="g31612edf5ff52d69627e4e3937f5ae00" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00331">331</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g87d54e0217cdf178b00c9b5cab0aa8d6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH1UF" ref="g87d54e0217cdf178b00c9b5cab0aa8d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Underflow Interrupt Flag Clear 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00337">337</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc6daca5773e7ff3540ab6285f76e75ec"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFC_CH1UF_DEFAULT" ref="gc6daca5773e7ff3540ab6285f76e75ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFC_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFC_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFC 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00341">341</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g33e99a8d7bf9a768de8ee68bd96c5d9a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH0" ref="g33e99a8d7bf9a768de8ee68bd96c5d9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Conversion Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00298">298</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g62076d1bdb1e614ec858a7bd8eb34242"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH0_DEFAULT" ref="g62076d1bdb1e614ec858a7bd8eb34242" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00302">302</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9aa337507796adf737ab644e5aac6238"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH0UF" ref="g9aa337507796adf737ab644e5aac6238" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Underflow Interrupt Flag Set 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00308">308</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c80af50f2dfd7630ab15c909d47a0e2"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH0UF_DEFAULT" ref="g3c80af50f2dfd7630ab15c909d47a0e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH0UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH0UF_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00312">312</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g81ff1b55f02ebfe7c4bee2484fc27b69"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH1" ref="g81ff1b55f02ebfe7c4bee2484fc27b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Conversion Complete Interrupt Flag Set 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00303">303</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g37276f58cd3f1f058176e31cbde0017b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH1_DEFAULT" ref="g37276f58cd3f1f058176e31cbde0017b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00307">307</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geb38648f627595011fa3f28827144c48"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH1UF" ref="geb38648f627595011fa3f28827144c48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1UF&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Underflow Interrupt Flag Set 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00313">313</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3d91c38cb1401f3bd6c764324e3ce7f0"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_IFS_CH1UF_DEFAULT" ref="g3d91c38cb1401f3bd6c764324e3ce7f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_IFS_CH1UF_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_IFS_CH1UF_DEFAULT &lt;&lt; 5)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_IFS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00317">317</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb02e90e8f00891f5c154496734563fea"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEGSEL_DEFAULT" ref="gb02e90e8f00891f5c154496734563fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEGSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00514">514</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g76b30557c2f541437ea9f6cfb879d040"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEGSEL_DISABLE" ref="g76b30557c2f541437ea9f6cfb879d040" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEGSEL_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_DISABLE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00515">515</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g575ed89249ba6b718934cab3d850680c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEGSEL_NEGPAD" ref="g575ed89249ba6b718934cab3d850680c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEGSEL_NEGPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_NEGPAD &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00518">518</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g74ac4fb0a3db10b7b20687dea5fbfcd3"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEGSEL_OPATAP" ref="g74ac4fb0a3db10b7b20687dea5fbfcd3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEGSEL_OPATAP&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_OPATAP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPATAP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00517">517</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g71deaf414ea4f4bde910d9c331881d4c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEGSEL_UG" ref="g71deaf414ea4f4bde910d9c331881d4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEGSEL_UG&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEGSEL_UG &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UG for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00516">516</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7a58136daa569283de46f8276f213a87"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEXTOUT" ref="g7a58136daa569283de46f8276f213a87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEXTOUT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA0 Next Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00569">569</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g44b2a892bee9bd538bd393b994d9530a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NEXTOUT_DEFAULT" ref="g44b2a892bee9bd538bd393b994d9530a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NEXTOUT_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NEXTOUT_DEFAULT &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00573">573</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdc97940c1733751fcc8d0d8f472f569d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NPEN" ref="gdc97940c1733751fcc8d0d8f472f569d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA0 Negative Pad Input Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00538">538</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6410fc7ad39e8cf5948c3afce822900f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_NPEN_DEFAULT" ref="g6410fc7ad39e8cf5948c3afce822900f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_NPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_NPEN_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00542">542</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1016d5220e8cbf332e44ebfc7f3a6460"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTMODE_ALL" ref="g1016d5220e8cbf332e44ebfc7f3a6460" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTMODE_ALL&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_ALL &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ALL for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00568">568</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g30bc9c3e0baa8c071111d8f0da11666a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTMODE_ALT" ref="g30bc9c3e0baa8c071111d8f0da11666a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTMODE_ALT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_ALT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ALT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00567">567</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbad282b900461c3fd0d4c1a4cd56fa78"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTMODE_DEFAULT" ref="gbad282b900461c3fd0d4c1a4cd56fa78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_DEFAULT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00565">565</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4df6dd29e8d13252be8a96845a744448"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTMODE_DISABLE" ref="g4df6dd29e8d13252be8a96845a744448" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_DISABLE &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00564">564</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g05fd2c07cea7ef3422c5874e9c4268a8"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTMODE_MAIN" ref="g05fd2c07cea7ef3422c5874e9c4268a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTMODE_MAIN&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTMODE_MAIN &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode MAIN for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00566">566</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6bfce2e7b136bf85b0f60aed5d3209ef"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTPEN_DEFAULT" ref="g6bfce2e7b136bf85b0f60aed5d3209ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00551">551</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gae4367b57b68ad5c7bf97c4964318f9c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTPEN_OUT0" ref="gae4367b57b68ad5c7bf97c4964318f9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTPEN_OUT0&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT0 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT0 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00552">552</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8125eb08634d3a1b39bdb931b648eb14"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTPEN_OUT1" ref="g8125eb08634d3a1b39bdb931b648eb14" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTPEN_OUT1&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT1 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT1 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00553">553</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd8b48c3eb6a169380c0c66d5f5aa4b65"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTPEN_OUT2" ref="gd8b48c3eb6a169380c0c66d5f5aa4b65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTPEN_OUT2&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT2 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT2 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00554">554</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbdfa453c0f0e86de98aa048cc7bd9903"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTPEN_OUT3" ref="gbdfa453c0f0e86de98aa048cc7bd9903" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTPEN_OUT3&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT3 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT3 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00555">555</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga4c8d06876649ff91b4c8a41bf3edd90"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_OUTPEN_OUT4" ref="ga4c8d06876649ff91b4c8a41bf3edd90" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_OUTPEN_OUT4&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_OUTPEN_OUT4 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT4 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00556">556</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g153d4930081324d678a043700a50c15e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_POSSEL_DAC" ref="g153d4930081324d678a043700a50c15e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_POSSEL_DAC&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_DAC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00503">503</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g514ff85622a4f09bafb8f501a203b3cd"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_POSSEL_DEFAULT" ref="g514ff85622a4f09bafb8f501a203b3cd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_POSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00501">501</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g11a527c7230af65d00ee8c5e7e618206"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_POSSEL_DISABLE" ref="g11a527c7230af65d00ee8c5e7e618206" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_POSSEL_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_DISABLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00502">502</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g61bbcf229f55c81eb0b740e1e6239b1f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_POSSEL_OPA0INP" ref="g61bbcf229f55c81eb0b740e1e6239b1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_POSSEL_OPA0INP&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_OPA0INP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPA0INP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00505">505</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g038e6875f938ed8885762bbf90e8f4cb"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_POSSEL_OPATAP" ref="g038e6875f938ed8885762bbf90e8f4cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_POSSEL_OPATAP&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_OPATAP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPATAP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00506">506</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge2f324b194d37e234ebccd6efda2d43e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_POSSEL_POSPAD" ref="ge2f324b194d37e234ebccd6efda2d43e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_POSSEL_POSPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_POSSEL_POSPAD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00504">504</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g57a5e061e0c4769e4d63e9e995233b08"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_PPEN" ref="g57a5e061e0c4769e4d63e9e995233b08" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_PPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA0 Positive Pad Input Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00533">533</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g46574b2d77c481bce231af39e12e8880"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_PPEN_DEFAULT" ref="g46574b2d77c481bce231af39e12e8880" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_PPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_PPEN_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00537">537</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g97dfb707026e788d7b249e666440bc77"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESINMUX_DEFAULT" ref="g97dfb707026e788d7b249e666440bc77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESINMUX_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00527">527</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb7a94366ee0d4717e32fbd29ab456090"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESINMUX_DISABLE" ref="gb7a94366ee0d4717e32fbd29ab456090" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESINMUX_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_DISABLE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00528">528</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5e7632eb0b21000ed5ee8605bb3ed7ed"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESINMUX_NEGPAD" ref="g5e7632eb0b21000ed5ee8605bb3ed7ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESINMUX_NEGPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_NEGPAD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00530">530</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g368414a762dead983f5b8daf794fcb17"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESINMUX_OPA0INP" ref="g368414a762dead983f5b8daf794fcb17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESINMUX_OPA0INP&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_OPA0INP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPA0INP for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00529">529</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9afc1720ee8a24aa9e814140e5d00ae7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESINMUX_POSPAD" ref="g9afc1720ee8a24aa9e814140e5d00ae7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESINMUX_POSPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_POSPAD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSPAD for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00531">531</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g11eba5e9395329f8c898cca35523c499"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESINMUX_VSS" ref="g11eba5e9395329f8c898cca35523c499" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESINMUX_VSS&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESINMUX_VSS &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VSS for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00532">532</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf227b16e775c45cc583774bcff506349"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_DEFAULT" ref="gf227b16e775c45cc583774bcff506349" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00585">585</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd19edebde1f607ffcd8c733df5c346e2"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES0" ref="gd19edebde1f607ffcd8c733df5c346e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES0&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES0 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES0 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00586">586</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge8c20f254f288fce55354527a9830930"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES1" ref="ge8c20f254f288fce55354527a9830930" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES1&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES1 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES1 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00587">587</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14876d664925e8bf88e0e8dcf7b09641"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES2" ref="g14876d664925e8bf88e0e8dcf7b09641" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES2&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES2 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES2 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00588">588</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb6abd2a32e7653e22c324f1fbe97e984"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES3" ref="gb6abd2a32e7653e22c324f1fbe97e984" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES3&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES3 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES3 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00589">589</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9171b4bbef64e55291a5ad56531a44ac"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES4" ref="g9171b4bbef64e55291a5ad56531a44ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES4&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES4 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES4 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00590">590</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc4d7afe827229051618081630115c55b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES5" ref="gc4d7afe827229051618081630115c55b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES5&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES5 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES5 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00591">591</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1d77b11ecbc88a01fe78803d1ff2109d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES6" ref="g1d77b11ecbc88a01fe78803d1ff2109d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES6&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES6 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES6 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00592">592</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2566fbaa55b5cd451b2a08c7ee0f1f8b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA0MUX_RESSEL_RES7" ref="g2566fbaa55b5cd451b2a08c7ee0f1f8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA0MUX_RESSEL_RES7&nbsp;&nbsp;&nbsp;(_DAC_OPA0MUX_RESSEL_RES7 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES7 for DAC_OPA0MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00593">593</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g758585417ed1a951db5bb11ab3243504"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEGSEL_DEFAULT" ref="g758585417ed1a951db5bb11ab3243504" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEGSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00619">619</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfac3947471b00eaa94e19a4159a99e09"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEGSEL_DISABLE" ref="gfac3947471b00eaa94e19a4159a99e09" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEGSEL_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_DISABLE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00620">620</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3c79e2751d8e2943a9ae27c77186caa7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEGSEL_NEGPAD" ref="g3c79e2751d8e2943a9ae27c77186caa7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEGSEL_NEGPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_NEGPAD &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00623">623</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga20f50a8f746910a3561545eb8e08500"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEGSEL_OPATAP" ref="ga20f50a8f746910a3561545eb8e08500" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEGSEL_OPATAP&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_OPATAP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPATAP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00622">622</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a3604a6f8201a820477567124ef476e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEGSEL_UG" ref="g4a3604a6f8201a820477567124ef476e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEGSEL_UG&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEGSEL_UG &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UG for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00621">621</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g8bf89d91f1561f0ae929bdc4a5dc6de9"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEXTOUT" ref="g8bf89d91f1561f0ae929bdc4a5dc6de9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEXTOUT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA1 Next Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00674">674</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g43524e40c84a79387e773c96921fd2e6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NEXTOUT_DEFAULT" ref="g43524e40c84a79387e773c96921fd2e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NEXTOUT_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NEXTOUT_DEFAULT &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00678">678</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gab54300275e35ca2b3308366d23a6d2b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NPEN" ref="gab54300275e35ca2b3308366d23a6d2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA1 Negative Pad Input Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00643">643</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd688cd690aa3a51fd315b4be3e80b698"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_NPEN_DEFAULT" ref="gd688cd690aa3a51fd315b4be3e80b698" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_NPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_NPEN_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00647">647</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g105dbe48795d0a539c28dbd175ce1f67"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTMODE_ALL" ref="g105dbe48795d0a539c28dbd175ce1f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTMODE_ALL&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_ALL &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ALL for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00673">673</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9a936113b03e8692003ff6398ceb6a41"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTMODE_ALT" ref="g9a936113b03e8692003ff6398ceb6a41" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTMODE_ALT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_ALT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode ALT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00672">672</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge850907a3e693dd3203cf52554e2adc8"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTMODE_DEFAULT" ref="ge850907a3e693dd3203cf52554e2adc8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_DEFAULT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00669">669</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga44b98492722286c1aff735a85c16dc9"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTMODE_DISABLE" ref="ga44b98492722286c1aff735a85c16dc9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTMODE_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_DISABLE &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00670">670</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gac3fdb27be6b518aeaaece5b1027c7e4"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTMODE_MAIN" ref="gac3fdb27be6b518aeaaece5b1027c7e4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTMODE_MAIN&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTMODE_MAIN &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode MAIN for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00671">671</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g41d61da9e021cc3e4f11ae9aaa854ac7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTPEN_DEFAULT" ref="g41d61da9e021cc3e4f11ae9aaa854ac7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00656">656</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g62f1537d90493ccba987d6b23e647a92"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTPEN_OUT0" ref="g62f1537d90493ccba987d6b23e647a92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTPEN_OUT0&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT0 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT0 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00657">657</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g452f0953c05cd0269b1484a31196fd8e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTPEN_OUT1" ref="g452f0953c05cd0269b1484a31196fd8e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTPEN_OUT1&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT1 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT1 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00658">658</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1b07f5c075616814073ce672792da516"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTPEN_OUT2" ref="g1b07f5c075616814073ce672792da516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTPEN_OUT2&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT2 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT2 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00659">659</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gabbc9cf6961c5133a236bb65667c1efa"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTPEN_OUT3" ref="gabbc9cf6961c5133a236bb65667c1efa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTPEN_OUT3&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT3 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT3 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00660">660</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3f499a1ecd843e6d979e57d1e675b30c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_OUTPEN_OUT4" ref="g3f499a1ecd843e6d979e57d1e675b30c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_OUTPEN_OUT4&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_OUTPEN_OUT4 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT4 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00661">661</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b4ecdf239c75c8e12dc917d7c0122b1"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_POSSEL_DAC" ref="g5b4ecdf239c75c8e12dc917d7c0122b1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_POSSEL_DAC&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_DAC &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DAC for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00608">608</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14d3a032aa16f6b20412f3726d67f6f7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_POSSEL_DEFAULT" ref="g14d3a032aa16f6b20412f3726d67f6f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_POSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00606">606</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g30f0bb25c6ab28e9709a0ddd4bf90dac"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_POSSEL_DISABLE" ref="g30f0bb25c6ab28e9709a0ddd4bf90dac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_POSSEL_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_DISABLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00607">607</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd58694c32c72c5496420788a526e5416"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_POSSEL_OPA0INP" ref="gd58694c32c72c5496420788a526e5416" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_POSSEL_OPA0INP&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_OPA0INP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPA0INP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00610">610</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc29647a98de928fcd84da589cf387458"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_POSSEL_OPATAP" ref="gc29647a98de928fcd84da589cf387458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_POSSEL_OPATAP&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_OPATAP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPATAP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00611">611</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e57707b37075f35f9c6016c7ef45cf4"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_POSSEL_POSPAD" ref="g2e57707b37075f35f9c6016c7ef45cf4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_POSSEL_POSPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_POSSEL_POSPAD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00609">609</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2428653787c56e59b05e6adbe0f5132e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_PPEN" ref="g2428653787c56e59b05e6adbe0f5132e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_PPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA1 Positive Pad Input Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00638">638</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5a03cddde8f3ec9a6690cea25fff8dc1"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_PPEN_DEFAULT" ref="g5a03cddde8f3ec9a6690cea25fff8dc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_PPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_PPEN_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00642">642</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdb933392769d2be4c62b1796184d1615"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESINMUX_DEFAULT" ref="gdb933392769d2be4c62b1796184d1615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESINMUX_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00632">632</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7b8d0864ab66b58a601ca45e7b89d60b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESINMUX_DISABLE" ref="g7b8d0864ab66b58a601ca45e7b89d60b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESINMUX_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_DISABLE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00633">633</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g40e6110148eed76a0e41b7863302d826"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESINMUX_NEGPAD" ref="g40e6110148eed76a0e41b7863302d826" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESINMUX_NEGPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_NEGPAD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00635">635</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga7b31412c551e6d0030ea61263db149a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESINMUX_OPA0INP" ref="ga7b31412c551e6d0030ea61263db149a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESINMUX_OPA0INP&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_OPA0INP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPA0INP for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00634">634</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2968aa48cd9c1815a1199fa2423599c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESINMUX_POSPAD" ref="ga2968aa48cd9c1815a1199fa2423599c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESINMUX_POSPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_POSPAD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSPAD for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00636">636</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd5bfc11ba5726f2417ca1d9093c7393f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESINMUX_VSS" ref="gd5bfc11ba5726f2417ca1d9093c7393f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESINMUX_VSS&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESINMUX_VSS &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VSS for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00637">637</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g514fec451a72ec2d6284b2ecb89badc5"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_DEFAULT" ref="g514fec451a72ec2d6284b2ecb89badc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00690">690</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g1e806a0238e259c78746753327edc1c8"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES0" ref="g1e806a0238e259c78746753327edc1c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES0&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES0 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES0 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00691">691</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfef8f8c7e27d9d84177cbf84014d3bd2"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES1" ref="gfef8f8c7e27d9d84177cbf84014d3bd2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES1&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES1 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES1 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00692">692</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g367b35682014c9b85bb0af630c9639f7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES2" ref="g367b35682014c9b85bb0af630c9639f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES2&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES2 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES2 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00693">693</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f341706e94e15023da596d9445e1f29"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES3" ref="g6f341706e94e15023da596d9445e1f29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES3&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES3 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES3 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00694">694</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge0ec3da9e7b46b21747e590dc694e274"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES4" ref="ge0ec3da9e7b46b21747e590dc694e274" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES4&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES4 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES4 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00695">695</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3e5236564207c04b520af458d4d71e02"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES5" ref="g3e5236564207c04b520af458d4d71e02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES5&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES5 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES5 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00696">696</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g0593213e0b9d2faf47e83acfe1bc8d01"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES6" ref="g0593213e0b9d2faf47e83acfe1bc8d01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES6&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES6 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES6 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00697">697</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ge76763602a5e0596bb0965a63da0b07c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA1MUX_RESSEL_RES7" ref="ge76763602a5e0596bb0965a63da0b07c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA1MUX_RESSEL_RES7&nbsp;&nbsp;&nbsp;(_DAC_OPA1MUX_RESSEL_RES7 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES7 for DAC_OPA1MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00698">698</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfedcc3d0ff9f9017f72833412e22847b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEGSEL_DEFAULT" ref="gfedcc3d0ff9f9017f72833412e22847b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEGSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_DEFAULT &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00722">722</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga9742c6a474be8ad6bc3c7acf93ed70b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEGSEL_DISABLE" ref="ga9742c6a474be8ad6bc3c7acf93ed70b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEGSEL_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_DISABLE &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00723">723</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6466c1118e1c781f1e58e9d9598851c5"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEGSEL_NEGPAD" ref="g6466c1118e1c781f1e58e9d9598851c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEGSEL_NEGPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_NEGPAD &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00726">726</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g19cc20317630ff62e9c1aa9f9e61b8c9"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEGSEL_OPATAP" ref="g19cc20317630ff62e9c1aa9f9e61b8c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEGSEL_OPATAP&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_OPATAP &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPATAP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00725">725</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc3c981c469db88b06ac8dd27b29c755a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEGSEL_UG" ref="gc3c981c469db88b06ac8dd27b29c755a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEGSEL_UG&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEGSEL_UG &lt;&lt; 4)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode UG for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00724">724</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfb908a616d20f8d6c4437a74bd711174"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEXTOUT" ref="gfb908a616d20f8d6c4437a74bd711174" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEXTOUT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA2 Next Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00764">764</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga2f63e1e450b2a602dd09ef4c6a7cbaf"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NEXTOUT_DEFAULT" ref="ga2f63e1e450b2a602dd09ef4c6a7cbaf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NEXTOUT_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NEXTOUT_DEFAULT &lt;&lt; 26)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00768">768</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7923515f1706c65a45dd3c3c47c9069d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NPEN" ref="g7923515f1706c65a45dd3c3c47c9069d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA2 Negative Pad Input Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00746">746</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbc97f73032052c11ff1309795b2c210f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_NPEN_DEFAULT" ref="gbc97f73032052c11ff1309795b2c210f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_NPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_NPEN_DEFAULT &lt;&lt; 13)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00750">750</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc8bbcd92e0a1d5825cb80130a6e7719e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_OUTMODE" ref="gc8bbcd92e0a1d5825cb80130a6e7719e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_OUTMODE&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Output Select 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00759">759</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g9c518ac9d1520f038a9abce511191e99"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_OUTMODE_DEFAULT" ref="g9c518ac9d1520f038a9abce511191e99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_OUTMODE_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTMODE_DEFAULT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00763">763</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc871986f8f6b8cf1dbeccdf0fb9a7655"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_OUTPEN_DEFAULT" ref="gc871986f8f6b8cf1dbeccdf0fb9a7655" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_OUTPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTPEN_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00756">756</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g13dd10e77d88890e195eeeca6200fdc3"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_OUTPEN_OUT0" ref="g13dd10e77d88890e195eeeca6200fdc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_OUTPEN_OUT0&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTPEN_OUT0 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT0 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00757">757</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g219af4506285312421e36075ff8b0b84"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_OUTPEN_OUT1" ref="g219af4506285312421e36075ff8b0b84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_OUTPEN_OUT1&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_OUTPEN_OUT1 &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OUT1 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00758">758</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc0bbe84423de3d6b723e4389e2c09773"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_POSSEL_DEFAULT" ref="gc0bbe84423de3d6b723e4389e2c09773" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_POSSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00710">710</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5f6e4d95c4b8d02489b989797fda158f"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_POSSEL_DISABLE" ref="g5f6e4d95c4b8d02489b989797fda158f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_POSSEL_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_DISABLE &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00711">711</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ged2988ca6e9b611c5a6642037f82b860"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_POSSEL_OPA1INP" ref="ged2988ca6e9b611c5a6642037f82b860" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_POSSEL_OPA1INP&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_OPA1INP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPA1INP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00713">713</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7e8097b84037ff1a4a45405eb1dcd53b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_POSSEL_OPATAP" ref="g7e8097b84037ff1a4a45405eb1dcd53b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_POSSEL_OPATAP&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_OPATAP &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPATAP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00714">714</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g95bf37921b91820f7f9c48d22d199834"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_POSSEL_POSPAD" ref="g95bf37921b91820f7f9c48d22d199834" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_POSSEL_POSPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_POSSEL_POSPAD &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00712">712</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6f0a66d7f1110487e2eb2f0e8fa5fae2"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_PPEN" ref="g6f0a66d7f1110487e2eb2f0e8fa5fae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_PPEN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA2 Positive Pad Input Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00741">741</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7d7198f9bf1f452ff9c9f89825c81d9b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_PPEN_DEFAULT" ref="g7d7198f9bf1f452ff9c9f89825c81d9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_PPEN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_PPEN_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00745">745</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4a0db93ffa10b8b751c3267f825969c8"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESINMUX_DEFAULT" ref="g4a0db93ffa10b8b751c3267f825969c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESINMUX_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00735">735</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd57dda2c0d457e5ce40c98c6b63442ae"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESINMUX_DISABLE" ref="gd57dda2c0d457e5ce40c98c6b63442ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESINMUX_DISABLE&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_DISABLE &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DISABLE for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00736">736</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g42d3bbee9e9b96956fc7d8212f2ad85d"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESINMUX_NEGPAD" ref="g42d3bbee9e9b96956fc7d8212f2ad85d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESINMUX_NEGPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_NEGPAD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NEGPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00738">738</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g194fc71c09ef81b2fbb8c62ffc426777"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESINMUX_OPA1INP" ref="g194fc71c09ef81b2fbb8c62ffc426777" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESINMUX_OPA1INP&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_OPA1INP &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode OPA1INP for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00737">737</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b435faa824073c3650a5694f15746a7"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESINMUX_POSPAD" ref="g5b435faa824073c3650a5694f15746a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESINMUX_POSPAD&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_POSPAD &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode POSPAD for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00739">739</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbbc537339a35452f5be3390b2fdd674a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESINMUX_VSS" ref="gbbc537339a35452f5be3390b2fdd674a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESINMUX_VSS&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESINMUX_VSS &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode VSS for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00740">740</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gd571323f7bddb2047272ac30a5c75442"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_DEFAULT" ref="gd571323f7bddb2047272ac30a5c75442" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_DEFAULT &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00780">780</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6ed09b47190028e41fd96c890b7dfdd6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES0" ref="g6ed09b47190028e41fd96c890b7dfdd6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES0&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES0 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES0 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00781">781</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14a11032e2623b9c088d89c2a19a8b9b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES1" ref="g14a11032e2623b9c088d89c2a19a8b9b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES1&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES1 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES1 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00782">782</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g76c86415aa3bd313c1688ab0160cbaf0"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES2" ref="g76c86415aa3bd313c1688ab0160cbaf0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES2&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES2 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES2 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00783">783</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="ga766d3b79f3c1cfac1d16386a42e5693"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES3" ref="ga766d3b79f3c1cfac1d16386a42e5693" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES3&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES3 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES3 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00784">784</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbeb17c2cbb15108e4e85f3f0e17d6ead"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES4" ref="gbeb17c2cbb15108e4e85f3f0e17d6ead" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES4&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES4 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES4 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00785">785</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gbb2869161fe7a3817c64339b77be2c1c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES5" ref="gbb2869161fe7a3817c64339b77be2c1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES5&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES5 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES5 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00786">786</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g00f2820c5e2756a081e004fa19cebad5"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES6" ref="g00f2820c5e2756a081e004fa19cebad5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES6&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES6 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES6 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00787">787</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g54e681d802f375937adf4cb29e728eb6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPA2MUX_RESSEL_RES7" ref="g54e681d802f375937adf4cb29e728eb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPA2MUX_RESSEL_RES7&nbsp;&nbsp;&nbsp;(_DAC_OPA2MUX_RESSEL_RES7 &lt;&lt; 28)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode RES7 for DAC_OPA2MUX 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00788">788</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g492db6cc4d0a55c4c097448de3195528"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0EN" ref="g492db6cc4d0a55c4c097448de3195528" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA0 Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00412">412</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gc00ad15a1324a08aed014b80a2b5fa3a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0EN_DEFAULT" ref="gc00ad15a1324a08aed014b80a2b5fa3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0EN_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00416">416</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf2d59339488001cf1bf5c2f4a51f9fae"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0HCMDIS" ref="gf2d59339488001cf1bf5c2f4a51f9fae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0HCMDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
High Common Mode Disable. 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00427">427</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4f9521992a294d9f2e5c0121f9df8283"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0HCMDIS_DEFAULT" ref="g4f9521992a294d9f2e5c0121f9df8283" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0HCMDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0HCMDIS_DEFAULT &lt;&lt; 6)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00431">431</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g025263324ffd9c7616a5a6559f58f3e9"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0LPFDIS_DEFAULT" ref="g025263324ffd9c7616a5a6559f58f3e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0LPFDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0LPFDIS_DEFAULT &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00447">447</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2e3fa0557a6e5d09078565280701d147"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0LPFDIS_NLPFDIS" ref="g2e3fa0557a6e5d09078565280701d147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0LPFDIS_NLPFDIS&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0LPFDIS_NLPFDIS &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00449">449</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6831384529622b76f7c9a180ddc6a237"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0LPFDIS_PLPFDIS" ref="g6831384529622b76f7c9a180ddc6a237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0LPFDIS_PLPFDIS&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0LPFDIS_PLPFDIS &lt;&lt; 12)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00448">448</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gdbce0ebfcb3074003cd88ceef2fb52f0"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0SHORT" ref="gdbce0ebfcb3074003cd88ceef2fb52f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0SHORT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Short the non-inverting and inverting input. 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00466">466</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g6b224b48473442204e68d2c0ceade426"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA0SHORT_DEFAULT" ref="g6b224b48473442204e68d2c0ceade426" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA0SHORT_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA0SHORT_DEFAULT &lt;&lt; 22)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00470">470</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g906b52950bc5f6b4d9c5fc51db5741f3"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1EN" ref="g906b52950bc5f6b4d9c5fc51db5741f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA1 Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00417">417</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g62fa15045b230f0dfc12332fb4f52a7b"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1EN_DEFAULT" ref="g62fa15045b230f0dfc12332fb4f52a7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1EN_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00421">421</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gb8acd032f9789c658c6f5ba1610a5b6a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1HCMDIS" ref="gb8acd032f9789c658c6f5ba1610a5b6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1HCMDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
High Common Mode Disable. 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00432">432</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g93420a3c8ad2ae5298708aec930ddd1a"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1HCMDIS_DEFAULT" ref="g93420a3c8ad2ae5298708aec930ddd1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1HCMDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1HCMDIS_DEFAULT &lt;&lt; 7)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00436">436</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g7dafb0c3731828f78bf72916e491fad6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1LPFDIS_DEFAULT" ref="g7dafb0c3731828f78bf72916e491fad6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1LPFDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1LPFDIS_DEFAULT &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00455">455</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g2c090d14d73316f0b105cd26f5055ede"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1LPFDIS_NLPFDIS" ref="g2c090d14d73316f0b105cd26f5055ede" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1LPFDIS_NLPFDIS&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1LPFDIS_NLPFDIS &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00457">457</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geee530c3efbe1ea8531953b213960ef3"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1LPFDIS_PLPFDIS" ref="geee530c3efbe1ea8531953b213960ef3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1LPFDIS_PLPFDIS&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1LPFDIS_PLPFDIS &lt;&lt; 14)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00456">456</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gf13aa471f8186595a571cbb3dd188260"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1SHORT" ref="gf13aa471f8186595a571cbb3dd188260" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1SHORT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 23)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Short the non-inverting and inverting input. 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00471">471</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g151534a1c8fe7489107dc9d6eaf9afe1"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA1SHORT_DEFAULT" ref="g151534a1c8fe7489107dc9d6eaf9afe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA1SHORT_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA1SHORT_DEFAULT &lt;&lt; 23)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00475">475</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g76ec883643a183a933efd462e95ec2af"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2EN" ref="g76ec883643a183a933efd462e95ec2af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2EN&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
OPA2 Enable 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00422">422</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g155d804f40bb0ba92cc8c4da4ab4eea1"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2EN_DEFAULT" ref="g155d804f40bb0ba92cc8c4da4ab4eea1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2EN_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2EN_DEFAULT &lt;&lt; 2)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00426">426</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g4ae725d03ddfe8815b8fc11f071e2f67"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2HCMDIS" ref="g4ae725d03ddfe8815b8fc11f071e2f67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2HCMDIS&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
High Common Mode Disable. 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00437">437</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdb7f55e6cf1396dde8e472e27620899"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2HCMDIS_DEFAULT" ref="gcdb7f55e6cf1396dde8e472e27620899" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2HCMDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2HCMDIS_DEFAULT &lt;&lt; 8)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00441">441</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="geadaa1527baede320c857392a5510751"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2LPFDIS_DEFAULT" ref="geadaa1527baede320c857392a5510751" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2LPFDIS_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2LPFDIS_DEFAULT &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00463">463</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gfcb4bf8efea950cb77cad4dbd288e17c"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2LPFDIS_NLPFDIS" ref="gfcb4bf8efea950cb77cad4dbd288e17c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2LPFDIS_NLPFDIS&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2LPFDIS_NLPFDIS &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode NLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00465">465</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g14391f25be34e417140b33c014dfb249"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2LPFDIS_PLPFDIS" ref="g14391f25be34e417140b33c014dfb249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2LPFDIS_PLPFDIS&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2LPFDIS_PLPFDIS &lt;&lt; 16)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode PLPFDIS for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00464">464</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g384a7462206b696ea8bf47155a7658dc"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2SHORT" ref="g384a7462206b696ea8bf47155a7658dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2SHORT&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Short the non-inverting and inverting input. 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00476">476</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g3dc98db4f0e68092c609e6da02453c6e"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPACTRL_OPA2SHORT_DEFAULT" ref="g3dc98db4f0e68092c609e6da02453c6e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPACTRL_OPA2SHORT_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPACTRL_OPA2SHORT_DEFAULT &lt;&lt; 24)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPACTRL 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00480">480</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g348ed96c29a5e9da2da98e995ce022c6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_OPAOFFSET_OPA2OFFSET_DEFAULT" ref="g348ed96c29a5e9da2da98e995ce022c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_OPAOFFSET_OPA2OFFSET_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_OPAOFFSET_OPA2OFFSET_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_OPAOFFSET 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00488">488</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gadbcad5c7677fb46a621aa30d5614657"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_STATUS_CH0DV" ref="gadbcad5c7677fb46a621aa30d5614657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH0DV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 0 Data Valid 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00142">142</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g5b2bfe6c79021cb0ef470f060e0e3440"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_STATUS_CH0DV_DEFAULT" ref="g5b2bfe6c79021cb0ef470f060e0e3440" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH0DV_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH0DV_DEFAULT &lt;&lt; 0)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00146">146</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="g66f7e6d4f1742ba91a206adf1c6ed6b6"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_STATUS_CH1DV" ref="g66f7e6d4f1742ba91a206adf1c6ed6b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH1DV&nbsp;&nbsp;&nbsp;(0x1UL &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Channel 1 Data Valid 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00147">147</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<a class="anchor" name="gcdb8841efcc6a04ae3ca545123f23163"></a><!-- doxytag: member="ezr32lg_dac.h::DAC_STATUS_CH1DV_DEFAULT" ref="gcdb8841efcc6a04ae3ca545123f23163" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_STATUS_CH1DV_DEFAULT&nbsp;&nbsp;&nbsp;(_DAC_STATUS_CH1DV_DEFAULT &lt;&lt; 1)          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Shifted mode DEFAULT for DAC_STATUS 
<p>
Definition at line <a class="el" href="ezr32lg__dac_8h-source.html#l00151">151</a> of file <a class="el" href="ezr32lg__dac_8h-source.html">ezr32lg_dac.h</a>.
</div>
</div><p>
<div id="footer">
<hr size="1"><address style="text-align: right;"><small>
Generated on Thu Sep 10 08:13:37 2015</small> for Silicon Labs EZR32 CMSIS by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a><small> 1.4.7 </small></address></div>
</body>
</html>
