{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693680453820 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680453821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:47:33 2023 " "Processing started: Sat Sep  2 15:47:33 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680453821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680453821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680453821 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1693680454257 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1693680454257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "data_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/data_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693680462666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "instruction_mem.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/instruction_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693680462668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1693680462670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "regfile " "Elaborating entity \"regfile\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1693680462790 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "regMem regfile.v(15) " "Verilog HDL warning at regfile.v(15): initial value for variable regMem should be constant" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 15 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Analysis & Synthesis" 0 -1 1693680462792 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i regfile.v(21) " "Verilog HDL Always Construct warning at regfile.v(21): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 21 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693680462801 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData1 regfile.v(37) " "Verilog HDL Always Construct warning at regfile.v(37): inferring latch(es) for variable \"ReadData1\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693680462804 "|regfile"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ReadData2 regfile.v(37) " "Verilog HDL Always Construct warning at regfile.v(37): inferring latch(es) for variable \"ReadData2\", which holds its previous value in one or more paths through the always construct" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1693680462804 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[0\] regfile.v(37) " "Inferred latch for \"ReadData2\[0\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462824 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[1\] regfile.v(37) " "Inferred latch for \"ReadData2\[1\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462824 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[2\] regfile.v(37) " "Inferred latch for \"ReadData2\[2\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462824 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[3\] regfile.v(37) " "Inferred latch for \"ReadData2\[3\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462824 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[4\] regfile.v(37) " "Inferred latch for \"ReadData2\[4\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462824 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[5\] regfile.v(37) " "Inferred latch for \"ReadData2\[5\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[6\] regfile.v(37) " "Inferred latch for \"ReadData2\[6\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[7\] regfile.v(37) " "Inferred latch for \"ReadData2\[7\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[8\] regfile.v(37) " "Inferred latch for \"ReadData2\[8\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[9\] regfile.v(37) " "Inferred latch for \"ReadData2\[9\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[10\] regfile.v(37) " "Inferred latch for \"ReadData2\[10\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[11\] regfile.v(37) " "Inferred latch for \"ReadData2\[11\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[12\] regfile.v(37) " "Inferred latch for \"ReadData2\[12\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[13\] regfile.v(37) " "Inferred latch for \"ReadData2\[13\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[14\] regfile.v(37) " "Inferred latch for \"ReadData2\[14\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[15\] regfile.v(37) " "Inferred latch for \"ReadData2\[15\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[16\] regfile.v(37) " "Inferred latch for \"ReadData2\[16\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[17\] regfile.v(37) " "Inferred latch for \"ReadData2\[17\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[18\] regfile.v(37) " "Inferred latch for \"ReadData2\[18\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[19\] regfile.v(37) " "Inferred latch for \"ReadData2\[19\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[20\] regfile.v(37) " "Inferred latch for \"ReadData2\[20\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[21\] regfile.v(37) " "Inferred latch for \"ReadData2\[21\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[22\] regfile.v(37) " "Inferred latch for \"ReadData2\[22\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462825 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[23\] regfile.v(37) " "Inferred latch for \"ReadData2\[23\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[24\] regfile.v(37) " "Inferred latch for \"ReadData2\[24\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[25\] regfile.v(37) " "Inferred latch for \"ReadData2\[25\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[26\] regfile.v(37) " "Inferred latch for \"ReadData2\[26\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[27\] regfile.v(37) " "Inferred latch for \"ReadData2\[27\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[28\] regfile.v(37) " "Inferred latch for \"ReadData2\[28\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[29\] regfile.v(37) " "Inferred latch for \"ReadData2\[29\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[30\] regfile.v(37) " "Inferred latch for \"ReadData2\[30\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData2\[31\] regfile.v(37) " "Inferred latch for \"ReadData2\[31\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[0\] regfile.v(37) " "Inferred latch for \"ReadData1\[0\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[1\] regfile.v(37) " "Inferred latch for \"ReadData1\[1\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[2\] regfile.v(37) " "Inferred latch for \"ReadData1\[2\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[3\] regfile.v(37) " "Inferred latch for \"ReadData1\[3\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[4\] regfile.v(37) " "Inferred latch for \"ReadData1\[4\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[5\] regfile.v(37) " "Inferred latch for \"ReadData1\[5\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[6\] regfile.v(37) " "Inferred latch for \"ReadData1\[6\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[7\] regfile.v(37) " "Inferred latch for \"ReadData1\[7\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[8\] regfile.v(37) " "Inferred latch for \"ReadData1\[8\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462826 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[9\] regfile.v(37) " "Inferred latch for \"ReadData1\[9\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[10\] regfile.v(37) " "Inferred latch for \"ReadData1\[10\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[11\] regfile.v(37) " "Inferred latch for \"ReadData1\[11\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[12\] regfile.v(37) " "Inferred latch for \"ReadData1\[12\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[13\] regfile.v(37) " "Inferred latch for \"ReadData1\[13\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[14\] regfile.v(37) " "Inferred latch for \"ReadData1\[14\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[15\] regfile.v(37) " "Inferred latch for \"ReadData1\[15\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[16\] regfile.v(37) " "Inferred latch for \"ReadData1\[16\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[17\] regfile.v(37) " "Inferred latch for \"ReadData1\[17\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[18\] regfile.v(37) " "Inferred latch for \"ReadData1\[18\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[19\] regfile.v(37) " "Inferred latch for \"ReadData1\[19\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[20\] regfile.v(37) " "Inferred latch for \"ReadData1\[20\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[21\] regfile.v(37) " "Inferred latch for \"ReadData1\[21\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[22\] regfile.v(37) " "Inferred latch for \"ReadData1\[22\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[23\] regfile.v(37) " "Inferred latch for \"ReadData1\[23\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[24\] regfile.v(37) " "Inferred latch for \"ReadData1\[24\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[25\] regfile.v(37) " "Inferred latch for \"ReadData1\[25\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462827 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[26\] regfile.v(37) " "Inferred latch for \"ReadData1\[26\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462828 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[27\] regfile.v(37) " "Inferred latch for \"ReadData1\[27\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462828 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[28\] regfile.v(37) " "Inferred latch for \"ReadData1\[28\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462828 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[29\] regfile.v(37) " "Inferred latch for \"ReadData1\[29\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462828 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[30\] regfile.v(37) " "Inferred latch for \"ReadData1\[30\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462828 "|regfile"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ReadData1\[31\] regfile.v(37) " "Inferred latch for \"ReadData1\[31\]\" at regfile.v(37)" {  } { { "regfile.v" "" { Text "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/regfile.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680462828 "|regfile"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1693680464734 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1693680466187 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1693680466187 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1940 " "Implemented 1940 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1693680467524 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1693680467524 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1826 " "Implemented 1826 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1693680467524 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1693680467524 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680467538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:47:47 2023 " "Processing ended: Sat Sep  2 15:47:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680467538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680467538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680467538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1693680467538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1693680470043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680470043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:47:48 2023 " "Processing started: Sat Sep  2 15:47:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680470043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1693680470043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1693680470043 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1693680471866 ""}
{ "Info" "0" "" "Project  = Processador" {  } {  } 0 0 "Project  = Processador" 0 0 "Fitter" 0 0 1693680471867 ""}
{ "Info" "0" "" "Revision = Processador" {  } {  } 0 0 "Revision = Processador" 0 0 "Fitter" 0 0 1693680471867 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1693680472001 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1693680472001 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Processador 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"Processador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1693680472066 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693680472219 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1693680472219 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1693680472961 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1693680473448 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1693680474020 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "114 114 " "No exact pin location assignment(s) for 114 pins of 114 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1693680474439 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1693680482303 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 1024 global CLKCTRL_G10 " "clk~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693680483084 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Reset~inputCLKENA0 1024 global CLKCTRL_G8 " "Reset~inputCLKENA0 with 1024 fanout uses global clock CLKCTRL_G8" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1693680483084 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1693680483084 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693680483084 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1693680483208 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693680483210 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1693680483216 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1693680483219 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1693680483219 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1693680483220 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1693680485531 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1693680485533 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1693680485540 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1693680485561 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1693680485562 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1693680485582 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1693680485763 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1693680485765 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1693680485765 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693680486221 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1693680492634 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1693680493211 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693680499533 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1693680505738 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1693680511428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:06 " "Fitter placement operations ending: elapsed time is 00:00:06" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693680511428 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1693680513622 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X78_Y0 X89_Y10 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10" {  } { { "loc" "" { Generic "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X78_Y0 to location X89_Y10"} { { 12 { 0 ""} 78 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1693680521468 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1693680521468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1693680545554 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1693680545554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693680545558 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.54 " "Total time spent on timing analysis during the Fitter is 2.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1693680553020 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693680553063 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693680554522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1693680554523 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1693680556498 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:10 " "Fitter post-fit operations ending: elapsed time is 00:00:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1693680563840 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/output_files/Processador.fit.smsg " "Generated suppressed messages file D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/output_files/Processador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1693680564537 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6711 " "Peak virtual memory: 6711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680565647 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:49:25 2023 " "Processing ended: Sat Sep  2 15:49:25 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680565647 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:37 " "Elapsed time: 00:01:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680565647 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680565647 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1693680565647 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1693680568894 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680568894 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:49:28 2023 " "Processing started: Sat Sep  2 15:49:28 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680568894 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1693680568894 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1693680568894 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1693680569708 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1693680580689 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680581383 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:49:41 2023 " "Processing ended: Sat Sep  2 15:49:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680581383 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680581383 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680581383 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1693680581383 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1693680582083 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1693680583087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680583087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:49:42 2023 " "Processing started: Sat Sep  2 15:49:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680583087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1693680583087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Processador -c Processador " "Command: quartus_sta Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1693680583087 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1693680583237 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1693680583898 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1693680583899 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680583973 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680583973 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1693680584563 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Processador.sdc " "Synopsys Design Constraints File file not found: 'Processador.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1693680584657 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680584658 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693680584661 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RegWrite RegWrite " "create_clock -period 1.000 -name RegWrite RegWrite" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1693680584661 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693680584661 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1693680584672 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693680584672 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1693680584673 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693680584735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680584761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693680584887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693680584887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.279 " "Worst-case setup slack is -7.279" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.279            -345.272 RegWrite  " "   -7.279            -345.272 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584889 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.622           -2341.550 clk  " "   -2.622           -2341.550 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584889 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680584889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.997 " "Worst-case hold slack is 0.997" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.997               0.000 clk  " "    0.997               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 RegWrite  " "    1.381               0.000 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680584895 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680584898 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680584900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1141.716 clk  " "   -0.724           -1141.716 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.019               0.000 RegWrite  " "    0.019               0.000 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680584902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680584902 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693680585019 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693680585106 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693680587752 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693680587915 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680587918 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693680587924 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693680587924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.332 " "Worst-case setup slack is -7.332" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.332            -355.548 RegWrite  " "   -7.332            -355.548 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.288           -1999.250 clk  " "   -2.288           -1999.250 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680587925 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.594 " "Worst-case hold slack is 0.594" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 clk  " "    0.594               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.439               0.000 RegWrite  " "    1.439               0.000 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680587931 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680587933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680587936 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724           -1140.653 clk  " "   -0.724           -1140.653 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587938 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.085               0.000 RegWrite  " "    0.085               0.000 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680587938 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680587938 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1693680587960 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1693680588258 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1693680590100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693680590244 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693680590251 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693680590251 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.924 " "Worst-case setup slack is -2.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.924            -117.666 RegWrite  " "   -2.924            -117.666 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.593           -1342.544 clk  " "   -1.593           -1342.544 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680590253 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.250 " "Worst-case hold slack is 0.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.250               0.000 clk  " "    0.250               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 RegWrite  " "    0.489               0.000 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680590260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680590262 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680590265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.207 " "Worst-case minimum pulse width slack is -0.207" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207             -11.830 RegWrite  " "   -0.207             -11.830 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590268 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089             -84.968 clk  " "   -0.089             -84.968 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590268 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680590268 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1693680590292 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1693680590497 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1693680590502 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1693680590502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.514 " "Worst-case setup slack is -2.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.514            -102.498 RegWrite  " "   -2.514            -102.498 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590528 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.350           -1143.672 clk  " "   -1.350           -1143.672 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590528 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680590528 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 clk  " "    0.166               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 RegWrite  " "    0.466               0.000 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680590535 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680590537 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1693680590540 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.159 " "Worst-case minimum pulse width slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -8.690 RegWrite  " "   -0.159              -8.690 RegWrite " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590542 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088             -84.840 clk  " "   -0.088             -84.840 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1693680590542 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1693680590542 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693680592323 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1693680592337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5235 " "Peak virtual memory: 5235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680592425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:49:52 2023 " "Processing ended: Sat Sep  2 15:49:52 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680592425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680592425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680592425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1693680592425 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1693680593672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680593672 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:49:53 2023 " "Processing started: Sat Sep  2 15:49:53 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680593672 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693680593672 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Processador -c Processador" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1693680593672 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1693680594630 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Processador.vo D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/simulation/questa/ simulation " "Generated file Processador.vo in folder \"D:/Rural/Eng. Software/Repositorio GMA/ProjetoArqMIPS32/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1693680595310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4742 " "Peak virtual memory: 4742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680595403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:49:55 2023 " "Processing ended: Sat Sep  2 15:49:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680595403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680595403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680595403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693680595403 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus Prime Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1693680596022 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1693680614169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1693680614169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep  2 15:50:14 2023 " "Processing started: Sat Sep  2 15:50:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1693680614169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1693680614169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp Processador -c Processador --netlist_type=sgate " "Command: quartus_npp Processador -c Processador --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1693680614170 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1693680614422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1693680614544 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep  2 15:50:14 2023 " "Processing ended: Sat Sep  2 15:50:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1693680614544 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1693680614544 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1693680614544 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1693680614544 ""}
