0.6
2019.2
Nov  6 2019
21:57:16
E:/project/Experiment_6/display/display.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
,,,,,,,,,,,,,,
E:/project/Experiment_6/display/display.srcs/sim_1/new/tb_cpu.sv,1718371953,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sim_1/new/top_tb.sv,,tb_cpu,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
,,,,,,,,,,,,,,
E:/project/Experiment_6/display/display.srcs/sim_1/new/top_tb.sv,1718372092,systemVerilog,,,,top_tb,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1717115286,verilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/sim/width8_addra14.v,,clk_wiz_0,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1717115286,verilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom0_width8_addra16/sim/rom0_width8_addra16.v,1717424596,verilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom3_width8_addra16/sim/rom3_width8_addra16.v,,rom0_width8_addra16,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom1_width8_addra16/sim/rom1_width8_addra16.v,1718121855,verilog,,,,rom1_width8_addra16,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom2_width8_addra16/sim/rom2_width8_addra16.v,1718121853,verilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom1_width8_addra16/sim/rom1_width8_addra16.v,,rom2_width8_addra16,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom3_width8_addra16/sim/rom3_width8_addra16.v,1718121850,verilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom2_width8_addra16/sim/rom2_width8_addra16.v,,rom3_width8_addra16,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/ip/width8_addra14/sim/width8_addra14.v,1717115488,verilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/rom0_width8_addra16/sim/rom0_width8_addra16.v,,width8_addra14,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/BRAM.sv,1718372092,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/W_and_R.sv,,word_extension,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/W_and_R.sv,1716510882,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/alu.sv,,bit_extension,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/alu.sv,1718117988,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/dis_buffer.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,alu,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,1717298764,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/dis_buffer.sv,1718104971,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/display.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,dis_buffer,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/display.sv,1715431314,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv,,display,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/inst_dec.sv,1718118912,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/mem_access.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,inst_dec,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/mem_access.sv,1716514114,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/micro_cpu.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,mem,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/micro_cpu.sv,1717300684,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/pc.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,micro_cpu,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/pc.sv,1717117722,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/regfile.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,pc,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/regfile.sv,1715498890,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/rom_bit_extension.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,regfile,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/rom_bit_extension.sv,1717117110,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/seg7.sv,,rom_bit_extension,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/seg7.sv,1715431384,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sources_1/new/top.sv,,seg7,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
E:/project/Experiment_6/display/display.srcs/sources_1/new/top.sv,1718107134,systemVerilog,,E:/project/Experiment_6/display/display.srcs/sim_1/new/tb_cpu.sv,E:/project/Experiment_6/display/display.srcs/sources_1/new/define.svh,top,,,../../../../display.srcs/sources_1/ip/clk_wiz_0;../../../../display.srcs/sources_1/new,,,,,
