/*
 * Copyright (c) 2023 Chen Xingyu <hi@xingrz.me>
 * SPDX-License-Identifier: Apache-2.0
 */

#ifndef _INCLUDE_ZEPHYR_DT_BINDINGS_CLOCK_AIR105_H_
#define _INCLUDE_ZEPHYR_DT_BINDINGS_CLOCK_AIR105_H_

#define AIR105_HCLK 0
#define AIR105_PCLK 1

#define AIR105_PERIPH_APB 0
#define AIR105_PERIPH_AHB 1

#define AIR105_CLOCK_CONFIG(periph, bit) (((AIR105_PERIPH_##periph) << 5) | (bit))

#define AIR105_CLOCK_APB_UART0 AIR105_CLOCK_CONFIG(APB, 0)
#define AIR105_CLOCK_APB_UART1 AIR105_CLOCK_CONFIG(APB, 1)
#define AIR105_CLOCK_APB_UART2 AIR105_CLOCK_CONFIG(APB, 2)
#define AIR105_CLOCK_APB_UART3 AIR105_CLOCK_CONFIG(APB, 3)
#define AIR105_CLOCK_APB_SPI0  AIR105_CLOCK_CONFIG(APB, 8)
#define AIR105_CLOCK_APB_SPI1  AIR105_CLOCK_CONFIG(APB, 9)
#define AIR105_CLOCK_APB_SPI2  AIR105_CLOCK_CONFIG(APB, 10)
#define AIR105_CLOCK_APB_HSPI  AIR105_CLOCK_CONFIG(APB, 13)
#define AIR105_CLOCK_APB_SCI0  AIR105_CLOCK_CONFIG(APB, 14)
#define AIR105_CLOCK_APB_SCI2  AIR105_CLOCK_CONFIG(APB, 16)
#define AIR105_CLOCK_APB_I2C0  AIR105_CLOCK_CONFIG(APB, 18)
#define AIR105_CLOCK_APB_GPIO  AIR105_CLOCK_CONFIG(APB, 20)
#define AIR105_CLOCK_APB_TIMM0 AIR105_CLOCK_CONFIG(APB, 21)
#define AIR105_CLOCK_APB_DCMIS AIR105_CLOCK_CONFIG(APB, 23)
#define AIR105_CLOCK_APB_BPU   AIR105_CLOCK_CONFIG(APB, 26)
#define AIR105_CLOCK_APB_KBD   AIR105_CLOCK_CONFIG(APB, 27)
#define AIR105_CLOCK_APB_CRC   AIR105_CLOCK_CONFIG(APB, 29)
#define AIR105_CLOCK_APB_ADC   AIR105_CLOCK_CONFIG(APB, 30)
#define AIR105_CLOCK_APB_TRNG  AIR105_CLOCK_CONFIG(APB, 31)

#define AIR105_CLOCK_AHB_CRYPT AIR105_CLOCK_CONFIG(APB, 0)
#define AIR105_CLOCK_AHB_LCD   AIR105_CLOCK_CONFIG(APB, 1)
#define AIR105_CLOCK_AHB_GPU   AIR105_CLOCK_CONFIG(APB, 2)
#define AIR105_CLOCK_AHB_OTP   AIR105_CLOCK_CONFIG(APB, 3)
#define AIR105_CLOCK_AHB_QR    AIR105_CLOCK_CONFIG(APB, 5)
#define AIR105_CLOCK_AHB_USB   AIR105_CLOCK_CONFIG(APB, 28)
#define AIR105_CLOCK_AHB_DMA   AIR105_CLOCK_CONFIG(APB, 29)

#endif /* _INCLUDE_ZEPHYR_DT_BINDINGS_CLOCK_AIR105_H_ */
