#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-20-g14375567c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x59a2be2c7900 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x59a2be2f4fe0_0 .net "bus", 15 0, v0x59a2be2ee880_0;  1 drivers
v0x59a2be2f50c0_0 .var "clock", 0 0;
v0x59a2be2f5390_0 .var "endereco_ext", 15 0;
v0x59a2be2f5430_0 .var "iin", 15 0;
v0x59a2be2f54d0_0 .var "mem_wr", 0 0;
v0x59a2be2f5610_0 .var "resetn", 0 0;
S_0x59a2be2c6fe0 .scope module, "c" "computador" 2 17, 3 4 0, S_0x59a2be2c7900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "mem_wr";
    .port_info 3 /INPUT 16 "mem_in";
    .port_info 4 /INPUT 16 "endereco_ext";
    .port_info 5 /OUTPUT 16 "bus";
v0x59a2be2f4820_0 .net "bus", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f4900_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  1 drivers
v0x59a2be2f49c0_0 .net "endereco", 15 0, L_0x59a2be308840;  1 drivers
v0x59a2be2f4a60_0 .net "endereco_ext", 15 0, v0x59a2be2f5390_0;  1 drivers
v0x59a2be2f4b00_0 .net "endereco_proc", 15 0, v0x59a2be2ef010_0;  1 drivers
v0x59a2be2f4c10_0 .net "iin", 15 0, L_0x59a2be308780;  1 drivers
v0x59a2be2f4d20_0 .net "mem_in", 15 0, v0x59a2be2f5430_0;  1 drivers
v0x59a2be2f4de0_0 .net "mem_wr", 0 0, v0x59a2be2f54d0_0;  1 drivers
v0x59a2be2f4e80_0 .net "resetn", 0 0, v0x59a2be2f5610_0;  1 drivers
L_0x59a2be308840 .functor MUXZ 16, v0x59a2be2ef010_0, v0x59a2be2f5390_0, v0x59a2be2f54d0_0, C4<>;
S_0x59a2be2ca6a0 .scope module, "mem" "memoria_de_instrucoes" 3 18, 4 1 0, S_0x59a2be2c6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wr_enable";
    .port_info 2 /INPUT 16 "endereco";
    .port_info 3 /INPUT 16 "data_in";
    .port_info 4 /OUTPUT 16 "data_out";
L_0x59a2be308780 .functor BUFZ 16, L_0x59a2be308640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x59a2be2c73a0_0 .net *"_ivl_0", 15 0, L_0x59a2be308640;  1 drivers
v0x59a2be2c6b80_0 .net *"_ivl_2", 17 0, L_0x59a2be3086e0;  1 drivers
L_0x7fca45f86600 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59a2be2cb7d0_0 .net *"_ivl_5", 1 0, L_0x7fca45f86600;  1 drivers
v0x59a2be2b5c80_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2b5f80_0 .net "data_in", 15 0, v0x59a2be2f5430_0;  alias, 1 drivers
v0x59a2be2b28f0_0 .net "data_out", 15 0, L_0x59a2be308780;  alias, 1 drivers
v0x59a2be2b1f30_0 .net "endereco", 15 0, L_0x59a2be308840;  alias, 1 drivers
v0x59a2be2e75e0 .array "mem_inst", 65535 0, 15 0;
v0x59a2be2e76a0_0 .net "wr_enable", 0 0, v0x59a2be2f54d0_0;  alias, 1 drivers
E_0x59a2be2a5c70 .event anyedge, v0x59a2be2b5c80_0;
L_0x59a2be308640 .array/port v0x59a2be2e75e0, L_0x59a2be3086e0;
L_0x59a2be3086e0 .concat [ 16 2 0 0], L_0x59a2be308840, L_0x7fca45f86600;
S_0x59a2be2e7800 .scope module, "p" "processador" 3 17, 5 10 0, S_0x59a2be2c6fe0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 16 "iin";
    .port_info 3 /OUTPUT 16 "bus";
    .port_info 4 /OUTPUT 16 "endereco";
v0x59a2be2f2af0_0 .net "a_reg_enable", 0 0, L_0x59a2be282c70;  1 drivers
v0x59a2be2f2c00_0 .net "a_reg_out", 15 0, v0x59a2be2e7d50_0;  1 drivers
v0x59a2be2f2d10_0 .net "alu_op_select", 1 0, L_0x59a2be307150;  1 drivers
v0x59a2be2f2e00_0 .net "alu_out", 15 0, v0x59a2be2e9220_0;  1 drivers
v0x59a2be2f2f10_0 .net "alu_reg_enable", 0 0, L_0x59a2be3069a0;  1 drivers
v0x59a2be2f3050_0 .net "alu_reg_out", 15 0, v0x59a2be2ef780_0;  1 drivers
v0x59a2be2f3160_0 .net "branch_select", 0 0, L_0x59a2be307df0;  1 drivers
v0x59a2be2f3250_0 .net "bus", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f3310_0 .net "clear", 0 0, v0x59a2be2ed050_0;  1 drivers
v0x59a2be2f3440_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f34e0_0 .net "endereco", 15 0, v0x59a2be2ef010_0;  alias, 1 drivers
v0x59a2be2f35f0_0 .net "iin", 15 0, L_0x59a2be308780;  alias, 1 drivers
v0x59a2be2f36b0_0 .net "imm", 15 0, v0x59a2be2e9d40_0;  1 drivers
v0x59a2be2f3750_0 .net "imm_wr_enable", 0 0, L_0x59a2be307b70;  1 drivers
v0x59a2be2f3840_0 .net "mux_select", 3 0, v0x59a2be2ed360_0;  1 drivers
v0x59a2be2f3950_0 .net "pc_in", 15 0, L_0x59a2be305af0;  1 drivers
v0x59a2be2f3a60_0 .net "pc_wr_enable", 0 0, L_0x59a2be307d00;  1 drivers
v0x59a2be2f3c60_0 .net "r0_out", 15 0, v0x59a2be2efdd0_0;  1 drivers
v0x59a2be2f3d70_0 .net "r1_out", 15 0, v0x59a2be2f03c0_0;  1 drivers
v0x59a2be2f3e80_0 .net "r2_out", 15 0, v0x59a2be2f0a00_0;  1 drivers
v0x59a2be2f3f90_0 .net "r3_out", 15 0, v0x59a2be2f0fb0_0;  1 drivers
v0x59a2be2f40a0_0 .net "r4_out", 15 0, v0x59a2be2f15f0_0;  1 drivers
v0x59a2be2f41b0_0 .net "r5_out", 15 0, v0x59a2be2f1ba0_0;  1 drivers
v0x59a2be2f42c0_0 .net "r6_out", 15 0, v0x59a2be2f21e0_0;  1 drivers
v0x59a2be2f43d0_0 .net "r7_out", 15 0, v0x59a2be2f28a0_0;  1 drivers
v0x59a2be2f44e0_0 .net "regs_enable", 7 0, L_0x59a2be3079e0;  1 drivers
v0x59a2be2f45a0_0 .net "resetn", 0 0, v0x59a2be2f5610_0;  alias, 1 drivers
v0x59a2be2f4690_0 .net "saida_contador", 1 0, v0x59a2be2e97e0_0;  1 drivers
L_0x59a2be2f5740 .part L_0x59a2be308780, 0, 10;
L_0x59a2be307c60 .part L_0x59a2be308780, 7, 9;
L_0x59a2be307f40 .part L_0x59a2be3079e0, 0, 1;
L_0x59a2be307fe0 .part L_0x59a2be3079e0, 1, 1;
L_0x59a2be308080 .part L_0x59a2be3079e0, 2, 1;
L_0x59a2be308120 .part L_0x59a2be3079e0, 3, 1;
L_0x59a2be308200 .part L_0x59a2be3079e0, 4, 1;
L_0x59a2be3082a0 .part L_0x59a2be3079e0, 5, 1;
L_0x59a2be3084a0 .part L_0x59a2be3079e0, 6, 1;
L_0x59a2be308540 .part L_0x59a2be3079e0, 7, 1;
S_0x59a2be2e79b0 .scope module, "a" "registrador" 5 50, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2e7bd0_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2e7c90_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2e7d50_0 .var "saida_reg", 15 0;
v0x59a2be2e7e10_0 .net "wr_enable", 0 0, L_0x59a2be282c70;  alias, 1 drivers
E_0x59a2be2a6c80 .event posedge, v0x59a2be2b5c80_0;
S_0x59a2be2e7f80 .scope module, "addr_select" "seletor_de_endereco" 5 31, 7 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "branch_select";
    .port_info 1 /INPUT 16 "reg_teste";
    .port_info 2 /INPUT 16 "imm";
    .port_info 3 /INPUT 16 "pc_out";
    .port_info 4 /OUTPUT 16 "endereco";
L_0x59a2be2b4c50 .functor AND 1, L_0x59a2be3057f0, L_0x59a2be307df0, C4<1>, C4<1>;
L_0x7fca45f86018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x59a2be2e8230_0 .net/2u *"_ivl_0", 15 0, L_0x7fca45f86018;  1 drivers
v0x59a2be2e8310_0 .net *"_ivl_10", 15 0, L_0x59a2be305a50;  1 drivers
v0x59a2be2e83f0_0 .net *"_ivl_2", 0 0, L_0x59a2be3057f0;  1 drivers
v0x59a2be2e84c0_0 .net *"_ivl_5", 0 0, L_0x59a2be2b4c50;  1 drivers
v0x59a2be2e8580_0 .net *"_ivl_6", 15 0, L_0x59a2be305890;  1 drivers
L_0x7fca45f86060 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x59a2be2e86b0_0 .net/2u *"_ivl_8", 15 0, L_0x7fca45f86060;  1 drivers
v0x59a2be2e8790_0 .net "branch_select", 0 0, L_0x59a2be307df0;  alias, 1 drivers
v0x59a2be2e8850_0 .net "endereco", 15 0, L_0x59a2be305af0;  alias, 1 drivers
v0x59a2be2e8930_0 .net "imm", 15 0, v0x59a2be2e9d40_0;  alias, 1 drivers
v0x59a2be2e8aa0_0 .net "pc_out", 15 0, v0x59a2be2ef010_0;  alias, 1 drivers
v0x59a2be2e8b80_0 .net "reg_teste", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
L_0x59a2be3057f0 .cmp/eq 16, v0x59a2be2ee880_0, L_0x7fca45f86018;
L_0x59a2be305890 .arith/sum 16, v0x59a2be2ef010_0, v0x59a2be2e9d40_0;
L_0x59a2be305a50 .arith/sum 16, v0x59a2be2ef010_0, L_0x7fca45f86060;
L_0x59a2be305af0 .functor MUXZ 16, L_0x59a2be305a50, L_0x59a2be305890, L_0x59a2be2b4c50, C4<>;
S_0x59a2be2e8cf0 .scope module, "alu" "ula" 5 29, 8 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A";
    .port_info 1 /INPUT 16 "B";
    .port_info 2 /INPUT 2 "op_select";
    .port_info 3 /OUTPUT 16 "r";
v0x59a2be2e8f60_0 .net "A", 15 0, v0x59a2be2e7d50_0;  alias, 1 drivers
v0x59a2be2e9070_0 .net "B", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2e9160_0 .net "op_select", 1 0, L_0x59a2be307150;  alias, 1 drivers
v0x59a2be2e9220_0 .var "r", 15 0;
E_0x59a2be269220 .event anyedge, v0x59a2be2e9160_0, v0x59a2be2e7d50_0, v0x59a2be2e7c90_0;
S_0x59a2be2e93b0 .scope module, "cont" "contador" 5 25, 9 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "saida_cont";
v0x59a2be2e95f0_0 .net "clear", 0 0, v0x59a2be2ed050_0;  alias, 1 drivers
v0x59a2be2e96d0_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2e97e0_0 .var "saida_cont", 1 0;
E_0x59a2be2ce4e0 .event anyedge, v0x59a2be2e95f0_0;
S_0x59a2be2e9900 .scope module, "ext" "extensor" 5 27, 10 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "wr_enable";
    .port_info 2 /INPUT 10 "iin";
    .port_info 3 /OUTPUT 16 "imediato";
v0x59a2be2e9bc0_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2e9c60_0 .net "iin", 9 0, L_0x59a2be2f5740;  1 drivers
v0x59a2be2e9d40_0 .var "imediato", 15 0;
v0x59a2be2e9e10_0 .net "wr_enable", 0 0, L_0x59a2be307b70;  alias, 1 drivers
S_0x59a2be2e9f60 .scope module, "log_ctl" "logica_de_controle" 5 38, 11 3 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "resetn";
    .port_info 1 /INPUT 2 "counter";
    .port_info 2 /INPUT 9 "iin";
    .port_info 3 /OUTPUT 4 "mux_select";
    .port_info 4 /OUTPUT 8 "regs_enable";
    .port_info 5 /OUTPUT 2 "alu_op_select";
    .port_info 6 /OUTPUT 1 "a_reg_enable";
    .port_info 7 /OUTPUT 1 "alu_reg_enable";
    .port_info 8 /OUTPUT 1 "imm_wr_enable";
    .port_info 9 /OUTPUT 1 "pc_wr_enable";
    .port_info 10 /OUTPUT 1 "branch_select";
    .port_info 11 /OUTPUT 1 "clear";
L_0x59a2be2b1de0 .functor OR 1, L_0x59a2be305d20, L_0x59a2be305e60, C4<0>, C4<0>;
L_0x59a2be28d310 .functor OR 1, L_0x59a2be2b1de0, L_0x59a2be306040, C4<0>, C4<0>;
L_0x59a2be282c70 .functor AND 1, L_0x59a2be305c30, L_0x59a2be28d310, C4<1>, C4<1>;
L_0x59a2be306640 .functor OR 1, L_0x59a2be3063a0, L_0x59a2be3065a0, C4<0>, C4<0>;
L_0x59a2be306890 .functor OR 1, L_0x59a2be306640, L_0x59a2be306750, C4<0>, C4<0>;
L_0x59a2be3069a0 .functor AND 1, L_0x59a2be306270, L_0x59a2be306890, C4<1>, C4<1>;
L_0x59a2be306d30 .functor OR 1, L_0x59a2be306af0, L_0x59a2be306be0, C4<0>, C4<0>;
L_0x59a2be306ee0 .functor OR 1, L_0x59a2be306d30, L_0x59a2be306df0, C4<0>, C4<0>;
L_0x59a2be3070e0 .functor AND 1, L_0x59a2be307450, L_0x59a2be307650, C4<1>, C4<1>;
L_0x59a2be307870 .functor AND 1, L_0x59a2be3072e0, L_0x59a2be3070e0, C4<1>, C4<1>;
L_0x7fca45f860a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ea8a0_0 .net/2u *"_ivl_0", 1 0, L_0x7fca45f860a8;  1 drivers
v0x59a2be2ea980_0 .net *"_ivl_10", 0 0, L_0x59a2be305e60;  1 drivers
v0x59a2be2eaa40_0 .net *"_ivl_13", 0 0, L_0x59a2be2b1de0;  1 drivers
L_0x7fca45f86180 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eaae0_0 .net/2u *"_ivl_14", 2 0, L_0x7fca45f86180;  1 drivers
v0x59a2be2eabc0_0 .net *"_ivl_16", 0 0, L_0x59a2be306040;  1 drivers
v0x59a2be2eacd0_0 .net *"_ivl_19", 0 0, L_0x59a2be28d310;  1 drivers
v0x59a2be2ead90_0 .net *"_ivl_2", 0 0, L_0x59a2be305c30;  1 drivers
L_0x7fca45f861c8 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eae50_0 .net/2u *"_ivl_22", 1 0, L_0x7fca45f861c8;  1 drivers
v0x59a2be2eaf30_0 .net *"_ivl_24", 0 0, L_0x59a2be306270;  1 drivers
L_0x7fca45f86210 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eb080_0 .net/2u *"_ivl_26", 2 0, L_0x7fca45f86210;  1 drivers
v0x59a2be2eb160_0 .net *"_ivl_28", 0 0, L_0x59a2be3063a0;  1 drivers
L_0x7fca45f86258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eb220_0 .net/2u *"_ivl_30", 2 0, L_0x7fca45f86258;  1 drivers
v0x59a2be2eb300_0 .net *"_ivl_32", 0 0, L_0x59a2be3065a0;  1 drivers
v0x59a2be2eb3c0_0 .net *"_ivl_35", 0 0, L_0x59a2be306640;  1 drivers
L_0x7fca45f862a0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eb480_0 .net/2u *"_ivl_36", 2 0, L_0x7fca45f862a0;  1 drivers
v0x59a2be2eb560_0 .net *"_ivl_38", 0 0, L_0x59a2be306750;  1 drivers
L_0x7fca45f860f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eb620_0 .net/2u *"_ivl_4", 2 0, L_0x7fca45f860f0;  1 drivers
v0x59a2be2eb700_0 .net *"_ivl_41", 0 0, L_0x59a2be306890;  1 drivers
L_0x7fca45f862e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eb7c0_0 .net/2u *"_ivl_44", 2 0, L_0x7fca45f862e8;  1 drivers
v0x59a2be2eb8a0_0 .net *"_ivl_46", 0 0, L_0x59a2be306af0;  1 drivers
L_0x7fca45f86330 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x59a2be2eb960_0 .net/2u *"_ivl_48", 2 0, L_0x7fca45f86330;  1 drivers
v0x59a2be2eba40_0 .net *"_ivl_50", 0 0, L_0x59a2be306be0;  1 drivers
v0x59a2be2ebb00_0 .net *"_ivl_53", 0 0, L_0x59a2be306d30;  1 drivers
L_0x7fca45f86378 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ebbc0_0 .net/2u *"_ivl_54", 2 0, L_0x7fca45f86378;  1 drivers
v0x59a2be2ebca0_0 .net *"_ivl_56", 0 0, L_0x59a2be306df0;  1 drivers
v0x59a2be2ebd60_0 .net *"_ivl_59", 0 0, L_0x59a2be306ee0;  1 drivers
v0x59a2be2ebe20_0 .net *"_ivl_6", 0 0, L_0x59a2be305d20;  1 drivers
v0x59a2be2ebee0_0 .net *"_ivl_61", 1 0, L_0x59a2be307040;  1 drivers
L_0x7fca45f863c0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ebfc0_0 .net/2u *"_ivl_62", 1 0, L_0x7fca45f863c0;  1 drivers
L_0x7fca45f86408 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ec0a0_0 .net/2u *"_ivl_66", 1 0, L_0x7fca45f86408;  1 drivers
v0x59a2be2ec180_0 .net *"_ivl_68", 0 0, L_0x59a2be3072e0;  1 drivers
L_0x7fca45f86450 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ec240_0 .net/2u *"_ivl_70", 2 0, L_0x7fca45f86450;  1 drivers
v0x59a2be2ec320_0 .net *"_ivl_72", 0 0, L_0x59a2be307450;  1 drivers
L_0x7fca45f86498 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ec5f0_0 .net/2u *"_ivl_74", 2 0, L_0x7fca45f86498;  1 drivers
v0x59a2be2ec6d0_0 .net *"_ivl_76", 0 0, L_0x59a2be307650;  1 drivers
v0x59a2be2ec790_0 .net *"_ivl_79", 0 0, L_0x59a2be3070e0;  1 drivers
L_0x7fca45f86138 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ec850_0 .net/2u *"_ivl_8", 2 0, L_0x7fca45f86138;  1 drivers
v0x59a2be2ec930_0 .net *"_ivl_81", 0 0, L_0x59a2be307870;  1 drivers
L_0x7fca45f864e0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ec9f0_0 .net/2u *"_ivl_82", 7 0, L_0x7fca45f864e0;  1 drivers
L_0x7fca45f86528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ecad0_0 .net/2u *"_ivl_86", 1 0, L_0x7fca45f86528;  1 drivers
L_0x7fca45f86570 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ecbb0_0 .net/2u *"_ivl_90", 1 0, L_0x7fca45f86570;  1 drivers
L_0x7fca45f865b8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x59a2be2ecc90_0 .net/2u *"_ivl_94", 2 0, L_0x7fca45f865b8;  1 drivers
v0x59a2be2ecd70_0 .net "a_reg_enable", 0 0, L_0x59a2be282c70;  alias, 1 drivers
v0x59a2be2ece10_0 .net "alu_op_select", 1 0, L_0x59a2be307150;  alias, 1 drivers
v0x59a2be2ecee0_0 .net "alu_reg_enable", 0 0, L_0x59a2be3069a0;  alias, 1 drivers
v0x59a2be2ecf80_0 .net "branch_select", 0 0, L_0x59a2be307df0;  alias, 1 drivers
v0x59a2be2ed050_0 .var "clear", 0 0;
v0x59a2be2ed120_0 .net "counter", 1 0, v0x59a2be2e97e0_0;  alias, 1 drivers
v0x59a2be2ed1f0_0 .net "iin", 8 0, L_0x59a2be307c60;  1 drivers
v0x59a2be2ed290_0 .net "imm_wr_enable", 0 0, L_0x59a2be307b70;  alias, 1 drivers
v0x59a2be2ed360_0 .var "mux_select", 3 0;
v0x59a2be2ed420_0 .var "opcode", 2 0;
v0x59a2be2ed500_0 .net "pc_wr_enable", 0 0, L_0x59a2be307d00;  alias, 1 drivers
v0x59a2be2ed5c0_0 .net "regs_enable", 7 0, L_0x59a2be3079e0;  alias, 1 drivers
v0x59a2be2ed6a0_0 .net "regs_select", 7 0, v0x59a2be2ea760_0;  1 drivers
v0x59a2be2ed790_0 .net "resetn", 0 0, v0x59a2be2f5610_0;  alias, 1 drivers
v0x59a2be2ed830_0 .var "rx", 2 0;
v0x59a2be2ed920_0 .var "ry", 2 0;
E_0x59a2be2ce520 .event negedge, v0x59a2be2ed790_0;
E_0x59a2be2ea310 .event anyedge, v0x59a2be2e97e0_0;
L_0x59a2be305c30 .cmp/eq 2, v0x59a2be2e97e0_0, L_0x7fca45f860a8;
L_0x59a2be305d20 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f860f0;
L_0x59a2be305e60 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f86138;
L_0x59a2be306040 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f86180;
L_0x59a2be306270 .cmp/eq 2, v0x59a2be2e97e0_0, L_0x7fca45f861c8;
L_0x59a2be3063a0 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f86210;
L_0x59a2be3065a0 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f86258;
L_0x59a2be306750 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f862a0;
L_0x59a2be306af0 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f862e8;
L_0x59a2be306be0 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f86330;
L_0x59a2be306df0 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f86378;
L_0x59a2be307040 .part v0x59a2be2ed420_0, 0, 2;
L_0x59a2be307150 .functor MUXZ 2, L_0x7fca45f863c0, L_0x59a2be307040, L_0x59a2be306ee0, C4<>;
L_0x59a2be3072e0 .cmp/eq 2, v0x59a2be2e97e0_0, L_0x7fca45f86408;
L_0x59a2be307450 .cmp/ne 3, v0x59a2be2ed420_0, L_0x7fca45f86450;
L_0x59a2be307650 .cmp/ne 3, v0x59a2be2ed420_0, L_0x7fca45f86498;
L_0x59a2be3079e0 .functor MUXZ 8, L_0x7fca45f864e0, v0x59a2be2ea760_0, L_0x59a2be307870, C4<>;
L_0x59a2be307b70 .cmp/eq 2, v0x59a2be2e97e0_0, L_0x7fca45f86528;
L_0x59a2be307d00 .cmp/eq 2, v0x59a2be2e97e0_0, L_0x7fca45f86570;
L_0x59a2be307df0 .cmp/eq 3, v0x59a2be2ed420_0, L_0x7fca45f865b8;
S_0x59a2be2ea370 .scope module, "dec" "decodificador" 11 38, 12 1 0, S_0x59a2be2e9f60;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "chave";
    .port_info 1 /OUTPUT 8 "saida";
v0x59a2be2ea660_0 .net "chave", 2 0, v0x59a2be2ed830_0;  1 drivers
v0x59a2be2ea760_0 .var "saida", 7 0;
E_0x59a2be2ea5e0 .event anyedge, v0x59a2be2ea660_0;
S_0x59a2be2edb60 .scope module, "mux" "multiplexador" 5 35, 13 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "select";
    .port_info 1 /INPUT 16 "immediate";
    .port_info 2 /INPUT 16 "r0";
    .port_info 3 /INPUT 16 "r1";
    .port_info 4 /INPUT 16 "r2";
    .port_info 5 /INPUT 16 "r3";
    .port_info 6 /INPUT 16 "r4";
    .port_info 7 /INPUT 16 "r5";
    .port_info 8 /INPUT 16 "r6";
    .port_info 9 /INPUT 16 "r7";
    .port_info 10 /INPUT 16 "r";
    .port_info 11 /OUTPUT 16 "saida";
v0x59a2be2edf40_0 .net "immediate", 15 0, v0x59a2be2e9d40_0;  alias, 1 drivers
v0x59a2be2ee070_0 .net "r", 15 0, v0x59a2be2ef780_0;  alias, 1 drivers
v0x59a2be2ee150_0 .net "r0", 15 0, v0x59a2be2efdd0_0;  alias, 1 drivers
v0x59a2be2ee210_0 .net "r1", 15 0, v0x59a2be2f03c0_0;  alias, 1 drivers
v0x59a2be2ee2f0_0 .net "r2", 15 0, v0x59a2be2f0a00_0;  alias, 1 drivers
v0x59a2be2ee420_0 .net "r3", 15 0, v0x59a2be2f0fb0_0;  alias, 1 drivers
v0x59a2be2ee500_0 .net "r4", 15 0, v0x59a2be2f15f0_0;  alias, 1 drivers
v0x59a2be2ee5e0_0 .net "r5", 15 0, v0x59a2be2f1ba0_0;  alias, 1 drivers
v0x59a2be2ee6c0_0 .net "r6", 15 0, v0x59a2be2f21e0_0;  alias, 1 drivers
v0x59a2be2ee7a0_0 .net "r7", 15 0, v0x59a2be2f28a0_0;  alias, 1 drivers
v0x59a2be2ee880_0 .var "saida", 15 0;
v0x59a2be2ee940_0 .net "select", 3 0, v0x59a2be2ed360_0;  alias, 1 drivers
E_0x59a2be2ede80/0 .event anyedge, v0x59a2be2ed360_0, v0x59a2be2ee150_0, v0x59a2be2ee210_0, v0x59a2be2ee2f0_0;
E_0x59a2be2ede80/1 .event anyedge, v0x59a2be2ee420_0, v0x59a2be2ee500_0, v0x59a2be2ee5e0_0, v0x59a2be2ee6c0_0;
E_0x59a2be2ede80/2 .event anyedge, v0x59a2be2ee7a0_0, v0x59a2be2e8930_0, v0x59a2be2ee070_0;
E_0x59a2be2ede80 .event/or E_0x59a2be2ede80/0, E_0x59a2be2ede80/1, E_0x59a2be2ede80/2;
S_0x59a2be2eeb60 .scope module, "pc" "contador_de_programa" 5 33, 14 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 16 "pc_in";
    .port_info 2 /INPUT 1 "resetn";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /OUTPUT 16 "pc_out";
v0x59a2be2eedd0_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2eef20_0 .net "pc_in", 15 0, L_0x59a2be305af0;  alias, 1 drivers
v0x59a2be2ef010_0 .var "pc_out", 15 0;
v0x59a2be2ef110_0 .net "resetn", 0 0, v0x59a2be2f5610_0;  alias, 1 drivers
v0x59a2be2ef1e0_0 .net "wr_enable", 0 0, L_0x59a2be307d00;  alias, 1 drivers
S_0x59a2be2ef2d0 .scope module, "r" "registrador" 5 51, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2ef5d0_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2ef690_0 .net "entrada_reg", 15 0, v0x59a2be2e9220_0;  alias, 1 drivers
v0x59a2be2ef780_0 .var "saida_reg", 15 0;
v0x59a2be2ef880_0 .net "wr_enable", 0 0, L_0x59a2be3069a0;  alias, 1 drivers
S_0x59a2be2ef9a0 .scope module, "r0" "registrador" 5 42, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2efbc0_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2efc80_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2efdd0_0 .var "saida_reg", 15 0;
v0x59a2be2efed0_0 .net "wr_enable", 0 0, L_0x59a2be307f40;  1 drivers
S_0x59a2be2f0020 .scope module, "r1" "registrador" 5 43, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f0240_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f0300_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f03c0_0 .var "saida_reg", 15 0;
v0x59a2be2f04c0_0 .net "wr_enable", 0 0, L_0x59a2be307fe0;  1 drivers
S_0x59a2be2f0610 .scope module, "r2" "registrador" 5 44, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f0880_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f0940_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f0a00_0 .var "saida_reg", 15 0;
v0x59a2be2f0b00_0 .net "wr_enable", 0 0, L_0x59a2be308080;  1 drivers
S_0x59a2be2f0c50 .scope module, "r3" "registrador" 5 45, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f0e30_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f0ef0_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f0fb0_0 .var "saida_reg", 15 0;
v0x59a2be2f10b0_0 .net "wr_enable", 0 0, L_0x59a2be308120;  1 drivers
S_0x59a2be2f1200 .scope module, "r4" "registrador" 5 46, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f1470_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f1530_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f15f0_0 .var "saida_reg", 15 0;
v0x59a2be2f16f0_0 .net "wr_enable", 0 0, L_0x59a2be308200;  1 drivers
S_0x59a2be2f1840 .scope module, "r5" "registrador" 5 47, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f1a20_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f1ae0_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f1ba0_0 .var "saida_reg", 15 0;
v0x59a2be2f1ca0_0 .net "wr_enable", 0 0, L_0x59a2be3082a0;  1 drivers
S_0x59a2be2f1df0 .scope module, "r6" "registrador" 5 48, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f2060_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f2120_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f21e0_0 .var "saida_reg", 15 0;
v0x59a2be2f22e0_0 .net "wr_enable", 0 0, L_0x59a2be3084a0;  1 drivers
S_0x59a2be2f2430 .scope module, "r7" "registrador" 5 49, 6 1 0, S_0x59a2be2e7800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wr_enable";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 16 "entrada_reg";
    .port_info 3 /OUTPUT 16 "saida_reg";
v0x59a2be2f2720_0 .net "clock", 0 0, v0x59a2be2f50c0_0;  alias, 1 drivers
v0x59a2be2f27e0_0 .net "entrada_reg", 15 0, v0x59a2be2ee880_0;  alias, 1 drivers
v0x59a2be2f28a0_0 .var "saida_reg", 15 0;
v0x59a2be2f29a0_0 .net "wr_enable", 0 0, L_0x59a2be308540;  1 drivers
    .scope S_0x59a2be2e93b0;
T_0 ;
    %wait E_0x59a2be2ce4e0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x59a2be2e97e0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x59a2be2e93b0;
T_1 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2e97e0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x59a2be2e97e0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x59a2be2e9900;
T_2 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2e9e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x59a2be2e9c60_0;
    %ix/load 5, 0, 0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59a2be2e9d40_0, 4, 5;
    %load/vec4 v0x59a2be2e9c60_0;
    %parti/s 1, 9, 5;
    %replicate 6;
    %ix/load 5, 0, 0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x59a2be2e9d40_0, 4, 5;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x59a2be2e8cf0;
T_3 ;
    %wait E_0x59a2be269220;
    %load/vec4 v0x59a2be2e9160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %jmp T_3.4;
T_3.0 ;
    %load/vec4 v0x59a2be2e8f60_0;
    %load/vec4 v0x59a2be2e9070_0;
    %add;
    %store/vec4 v0x59a2be2e9220_0, 0, 16;
    %jmp T_3.4;
T_3.1 ;
    %load/vec4 v0x59a2be2e8f60_0;
    %load/vec4 v0x59a2be2e9070_0;
    %sub;
    %store/vec4 v0x59a2be2e9220_0, 0, 16;
    %jmp T_3.4;
T_3.2 ;
    %load/vec4 v0x59a2be2e8f60_0;
    %load/vec4 v0x59a2be2e9070_0;
    %and;
    %inv;
    %store/vec4 v0x59a2be2e9220_0, 0, 16;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x59a2be2e9220_0, 0, 16;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x59a2be2eeb60;
T_4 ;
    %wait E_0x59a2be2ce520;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x59a2be2ef010_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x59a2be2eeb60;
T_5 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2ef1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x59a2be2eef20_0;
    %assign/vec4 v0x59a2be2ef010_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x59a2be2edb60;
T_6 ;
    %wait E_0x59a2be2ede80;
    %load/vec4 v0x59a2be2ee940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 0, 65535, 16;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0x59a2be2ee150_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0x59a2be2ee210_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0x59a2be2ee2f0_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0x59a2be2ee420_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0x59a2be2ee500_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0x59a2be2ee5e0_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0x59a2be2ee6c0_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0x59a2be2ee7a0_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0x59a2be2edf40_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0x59a2be2ee070_0;
    %store/vec4 v0x59a2be2ee880_0, 0, 16;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x59a2be2ea370;
T_7 ;
    %wait E_0x59a2be2ea5e0;
    %pushi/vec4 1, 0, 8;
    %ix/getv 4, v0x59a2be2ea660_0;
    %shiftl 4;
    %store/vec4 v0x59a2be2ea760_0, 0, 8;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x59a2be2e9f60;
T_8 ;
    %wait E_0x59a2be2ea310;
    %load/vec4 v0x59a2be2ed120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x59a2be2ed360_0, 0;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x59a2be2ed1f0_0;
    %parti/s 3, 6, 4;
    %store/vec4 v0x59a2be2ed420_0, 0, 3;
    %load/vec4 v0x59a2be2ed1f0_0;
    %parti/s 3, 3, 3;
    %store/vec4 v0x59a2be2ed830_0, 0, 3;
    %load/vec4 v0x59a2be2ed1f0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x59a2be2ed920_0, 0, 3;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_8.5, 4;
    %vpi_call 11 82 "$finish" {0 0 0};
T_8.5 ;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.10;
    %jmp/1 T_8.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_8.9;
    %jmp/0xz  T_8.7, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59a2be2ed830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59a2be2ed360_0, 0;
T_8.7 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_8.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_8.14;
    %jmp/1 T_8.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x59a2be2ed420_0;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_8.13;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59a2be2ed920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59a2be2ed360_0, 0;
T_8.11 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x59a2be2ed420_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x59a2be2ed360_0, 0;
    %jmp T_8.20;
T_8.15 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59a2be2ed830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59a2be2ed360_0, 0;
    %jmp T_8.20;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59a2be2ed830_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59a2be2ed360_0, 0;
    %jmp T_8.20;
T_8.17 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x59a2be2ed920_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x59a2be2ed360_0, 0;
    %jmp T_8.20;
T_8.18 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x59a2be2ed360_0, 0;
    %jmp T_8.20;
T_8.20 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x59a2be2e9f60;
T_9 ;
    %wait E_0x59a2be2ce520;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a2be2ed050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x59a2be2ed050_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x59a2be2ef9a0;
T_10 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2efed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x59a2be2efc80_0;
    %assign/vec4 v0x59a2be2efdd0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x59a2be2f0020;
T_11 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f04c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x59a2be2f0300_0;
    %assign/vec4 v0x59a2be2f03c0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x59a2be2f0610;
T_12 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f0b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x59a2be2f0940_0;
    %assign/vec4 v0x59a2be2f0a00_0, 0;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x59a2be2f0c50;
T_13 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f10b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x59a2be2f0ef0_0;
    %assign/vec4 v0x59a2be2f0fb0_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x59a2be2f1200;
T_14 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f16f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x59a2be2f1530_0;
    %assign/vec4 v0x59a2be2f15f0_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x59a2be2f1840;
T_15 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f1ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x59a2be2f1ae0_0;
    %assign/vec4 v0x59a2be2f1ba0_0, 0;
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x59a2be2f1df0;
T_16 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f22e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x59a2be2f2120_0;
    %assign/vec4 v0x59a2be2f21e0_0, 0;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x59a2be2f2430;
T_17 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2f29a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x59a2be2f27e0_0;
    %assign/vec4 v0x59a2be2f28a0_0, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x59a2be2e79b0;
T_18 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2e7e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x59a2be2e7c90_0;
    %assign/vec4 v0x59a2be2e7d50_0, 0;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x59a2be2ef2d0;
T_19 ;
    %wait E_0x59a2be2a6c80;
    %load/vec4 v0x59a2be2ef880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x59a2be2ef690_0;
    %assign/vec4 v0x59a2be2ef780_0, 0;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x59a2be2ca6a0;
T_20 ;
    %wait E_0x59a2be2a5c70;
    %load/vec4 v0x59a2be2e76a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x59a2be2b5f80_0;
    %load/vec4 v0x59a2be2b1f30_0;
    %pad/u 18;
    %ix/vec4 4;
    %store/vec4a v0x59a2be2e75e0, 4, 0;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x59a2be2c7900;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a2be2f50c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a2be2f5610_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x59a2be2f54d0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x59a2be2f5390_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x59a2be2c7900;
T_22 ;
    %delay 1, 0;
    %load/vec4 v0x59a2be2f50c0_0;
    %nor/r;
    %store/vec4 v0x59a2be2f50c0_0, 0, 1;
    %jmp T_22;
    .thread T_22;
    .scope S_0x59a2be2c7900;
T_23 ;
    %delay 2, 0;
    %load/vec4 v0x59a2be2f5390_0;
    %addi 1, 0, 16;
    %store/vec4 v0x59a2be2f5390_0, 0, 16;
    %jmp T_23;
    .thread T_23;
    .scope S_0x59a2be2c7900;
T_24 ;
    %vpi_call 2 14 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_24;
    .scope S_0x59a2be2c7900;
T_25 ;
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x59a2be2c7900 {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x59a2be2c7900;
T_26 ;
    %delay 0, 0;
    %pushi/vec4 40960, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 41985, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 43013, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 44035, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 45056, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 52228, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 4479, 127, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 11519, 127, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 50173, 0, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 37887, 1023, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 32767, 8191, 16;
    %store/vec4 v0x59a2be2f5430_0, 0, 16;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a2be2f54d0_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x59a2be2f5610_0, 0;
    %end;
    .thread T_26;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "testbench.v";
    "Fonte//computador.v";
    "Fonte//memoria_de_instrucoes.v";
    "Fonte//processador.v";
    "Fonte//registrador.v";
    "Fonte//seletor_de_endereco.v";
    "Fonte//ula.v";
    "Fonte//contador.v";
    "Fonte//extensor.v";
    "Fonte//logica_de_controle.v";
    "Fonte//decodificador.v";
    "Fonte//multiplexador.v";
    "Fonte//contador_de_programa.v";
