Record=SubProject|ProjectPath=Embedded\PPC405CR.PrjEmb
Record=SubProject|ProjectPath=Embedded\TSK3000.PrjEmb
Record=TopLevelDocument|FileName=Dual_Processors.SchDoc
Record=NEXUS_CORE|ComponentDesignator=U1_Port|BaseComponentDesignator=U1_Port|DocumentName=Dual_Processors.SchDoc|LibraryReference=IOB_4X8|NexusDeviceId=IOB_4X8|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=FIWEWGUQ|Description=4 Ch x 8 Bit Digital IO|Comment=IOB_4X8|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=8|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U2_MCU|BaseComponentDesignator=U2_MCU|DocumentName=Dual_Processors.SchDoc|LibraryReference=TSK3000A|NexusDeviceId=TSK3000A|SubProjectPath=Embedded\TSK3000.PrjEmb|NEXUS_JTAG_INDEX=1|ComponentUniqueID=KPDAUMKB|Description=TSK3000A OCD Microprocessor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[2]{}Option_MDU[1]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[U2_MCU]{}Memory_Depth[4096]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{n}Record[NEXUS_CORE]{}ComponentDesignator[RAM]{}Memory_Depth[0x200000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2_INTERCON_MEM]{}Memory_FillBitPattern[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U2_Port|BaseComponentDesignator=U2_Port|DocumentName=Dual_Processors.SchDoc|LibraryReference=IOB_4X8|NexusDeviceId=IOB_4X8|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=XHADJXQN|Description=4 Ch x 8 Bit Digital IO|Comment=IOB_4X8|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=8|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE|ComponentDesignator=U1_MCU|BaseComponentDesignator=U1_MCU|DocumentName=Dual_Processors.SchDoc|LibraryReference=PPC405CR|NexusDeviceId=PPC405CR|SubProjectPath=Embedded\PPC405CR.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=XHOLKCFT|Description=AMCC PowerPC PPC405 RISC Processor|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405CR|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[2]{}Option_Memory[2]{}Option_MDU[1]{}Option_OCDS[2]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405CR|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[Port8]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[U1_MCU]{}Memory_Depth[4096]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x00000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[RAM]{}Memory_Depth[0x200000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U1_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_Hard|Nexus_JTAG_Device=False|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U1_MCU|DocumentName=Dual_Processors.SchDoc|LibraryReference=PPC405CR|SubProjectPath=Embedded\PPC405CR.PrjEmb|Configuration= |Description=AMCC PowerPC PPC405 RISC Processor|NexusDeviceId=PPC405CR|SubPartUniqueId1=XHOLKCFT|SubPartDocPath1=Dual_Processors.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=PPC405CR|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[2]{}Option_Memory[2]{}Option_MDU[1]{}Option_OCDS[2]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=PPC405CR|Memory_Configuration=Record[PERIPHERAL]{}ComponentDesignator[Port8]{}Memory_Depth[0x0004]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0xFF000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2_INTERCON_IO]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[U1_MCU]{}Memory_Depth[4096]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0x00000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}Record[NEXUS_CORE]{}ComponentDesignator[RAM]{}Memory_Depth[0x200000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[PPC:local_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U1_INTERCON_MEM]{}Memory_FillBitPattern[]{}Memory_Interrupts[]{n}|Nexus_Core=Processor_Hard|Nexus_JTAG_Device=False|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U1_Port|DocumentName=Dual_Processors.SchDoc|LibraryReference=IOB_4X8|SubProjectPath= |Configuration= |Description=4 Ch x 8 Bit Digital IO|NexusDeviceId=IOB_4X8|SubPartUniqueId1=FIWEWGUQ|SubPartDocPath1=Dual_Processors.SchDoc|Comment=IOB_4X8|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=8|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2_MCU|DocumentName=Dual_Processors.SchDoc|LibraryReference=TSK3000A|SubProjectPath=Embedded\TSK3000.PrjEmb|Configuration= |Description=TSK3000A OCD Microprocessor|NexusDeviceId=TSK3000A|SubPartUniqueId1=KPDAUMKB|SubPartDocPath1=Dual_Processors.SchDoc|ChildModel1=TSK3000A_MCU|ChildModel2=TSK3000A_MDU|ChildModel3=TSK3000A_OCDS|ChildModel4=TSK3000A_Shift_Barrel|ChildModel5=TSK3000A_Shift_Sequential|ChildModel6=Mult_32x32|ChildModel7=m33x33|Comment=TSK3000A|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0140 FPGA Processor Resource Usage.pdf#page=16|ConfigurationParameters={}Version[1.0]{}Option_Processor[0]{}Option_Memory[2]{}Option_MDU[1]{}Option_OCDS[0]{}Option_Shifter[0]{}Option_InterruptCount[32]{}Option_DebugWhenReset[0]{}|ConfiguratorName=FPGA_MCU32|Footprint= |HelpURL=CR0121 TSK3000A 32 bit RISC Processor.pdf#page=6|LastRevisionNo=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK3000A|Memory_Configuration=Record[CODE_EXPORT]{}ExportType[]{n}Record[NEXUS_CORE]{}ComponentDesignator[U2_MCU]{}Memory_Depth[4096]{}Memory_UsageType[rom]{}ProgramDownloadAddress[0]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[]{}Memory_FillBitPattern[]{n}Record[NEXUS_CORE]{}ComponentDesignator[RAM]{}Memory_Depth[0x200000]{}Memory_UsageType[ram]{}ProgramDownloadAddress[0x1000000]{}Memory_BusType[TSK3000:addr_bus]{}Memory_Mau[8]{}Memory_MatchedComponent[]{}Memory_Description[U2_INTERCON_MEM]{}Memory_FillBitPattern[]{n}|Nexus_Core=Processor_OCDS|Nexus_JTAG_Device=True|Nexus_JTAG_Order=0|PCB3D= |ProgramLogicalTopAddress=0|Published=17-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=U2_Port|DocumentName=Dual_Processors.SchDoc|LibraryReference=IOB_4X8|SubProjectPath= |Configuration= |Description=4 Ch x 8 Bit Digital IO|NexusDeviceId=IOB_4X8|SubPartUniqueId1=XHADJXQN|SubPartDocPath1=Dual_Processors.SchDoc|Comment=IOB_4X8|Component Kind=Standard|ComponentLink1Description=Core &Resource Usage|ComponentLink1URL=CR0134 FPGA Instrument Resource Usage.pdf#page=8|Footprint= |HelpURL=CR0102 IOB_x Digital IO Module.pdf#page=2|LastRevisionNo=1.00.00|Library Name=FPGA Instruments.IntLib|Library Reference=IOB_4X8|NEXUS_CORE=Instrument|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|PCB3D= |Published=3-Nov-2004|Publisher=Altium Limited|Signal Integrity= |Simulation= 
Record=Configuration|Name=PowerPC-PPC405CR_Spartan3-1000_NB1|DeviceName=XC3S1000-4FG456C
