vendor_name = ModelSim
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/clock_divider_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/adder_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/subtractor_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/delay_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/split_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/multiplier_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/divider_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/queue_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_module_update_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/write_to_display.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/bcd_converter.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/lcd_module.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_display_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/top_module_lcd_testbench.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_pong_chu.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/fifo_online_version.v
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/test_modules/queue_precharge_data.txt
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/Felipe/Desktop/Tec/ProyectoDiseno/ProyectoGithub/ProyectoRedesKPN/KPN_Modules/Modules_Implementation_For_Software_Program/db/altsyncram_vpb1.tdf
design_name = top_module_display
instance = comp, \hex_4[0]~output , hex_4[0]~output, top_module_display, 1
instance = comp, \hex_4[1]~output , hex_4[1]~output, top_module_display, 1
instance = comp, \hex_4[2]~output , hex_4[2]~output, top_module_display, 1
instance = comp, \hex_4[3]~output , hex_4[3]~output, top_module_display, 1
instance = comp, \hex_4[4]~output , hex_4[4]~output, top_module_display, 1
instance = comp, \hex_4[5]~output , hex_4[5]~output, top_module_display, 1
instance = comp, \hex_4[6]~output , hex_4[6]~output, top_module_display, 1
instance = comp, \hex_3[0]~output , hex_3[0]~output, top_module_display, 1
instance = comp, \hex_3[1]~output , hex_3[1]~output, top_module_display, 1
instance = comp, \hex_3[2]~output , hex_3[2]~output, top_module_display, 1
instance = comp, \hex_3[3]~output , hex_3[3]~output, top_module_display, 1
instance = comp, \hex_3[4]~output , hex_3[4]~output, top_module_display, 1
instance = comp, \hex_3[5]~output , hex_3[5]~output, top_module_display, 1
instance = comp, \hex_3[6]~output , hex_3[6]~output, top_module_display, 1
instance = comp, \hex_2[0]~output , hex_2[0]~output, top_module_display, 1
instance = comp, \hex_2[1]~output , hex_2[1]~output, top_module_display, 1
instance = comp, \hex_2[2]~output , hex_2[2]~output, top_module_display, 1
instance = comp, \hex_2[3]~output , hex_2[3]~output, top_module_display, 1
instance = comp, \hex_2[4]~output , hex_2[4]~output, top_module_display, 1
instance = comp, \hex_2[5]~output , hex_2[5]~output, top_module_display, 1
instance = comp, \hex_2[6]~output , hex_2[6]~output, top_module_display, 1
instance = comp, \hex_1[0]~output , hex_1[0]~output, top_module_display, 1
instance = comp, \hex_1[1]~output , hex_1[1]~output, top_module_display, 1
instance = comp, \hex_1[2]~output , hex_1[2]~output, top_module_display, 1
instance = comp, \hex_1[3]~output , hex_1[3]~output, top_module_display, 1
instance = comp, \hex_1[4]~output , hex_1[4]~output, top_module_display, 1
instance = comp, \hex_1[5]~output , hex_1[5]~output, top_module_display, 1
instance = comp, \hex_1[6]~output , hex_1[6]~output, top_module_display, 1
instance = comp, \hex_0[0]~output , hex_0[0]~output, top_module_display, 1
instance = comp, \hex_0[1]~output , hex_0[1]~output, top_module_display, 1
instance = comp, \hex_0[2]~output , hex_0[2]~output, top_module_display, 1
instance = comp, \hex_0[3]~output , hex_0[3]~output, top_module_display, 1
instance = comp, \hex_0[4]~output , hex_0[4]~output, top_module_display, 1
instance = comp, \hex_0[5]~output , hex_0[5]~output, top_module_display, 1
instance = comp, \hex_0[6]~output , hex_0[6]~output, top_module_display, 1
instance = comp, \clk~input , clk~input, top_module_display, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, top_module_display, 1
instance = comp, \clk_inst|Add0~0 , clk_inst|Add0~0, top_module_display, 1
instance = comp, \clk_inst|divcounter[0] , clk_inst|divcounter[0], top_module_display, 1
instance = comp, \clk_inst|Add0~2 , clk_inst|Add0~2, top_module_display, 1
instance = comp, \clk_inst|divcounter[1] , clk_inst|divcounter[1], top_module_display, 1
instance = comp, \clk_inst|Add0~4 , clk_inst|Add0~4, top_module_display, 1
instance = comp, \clk_inst|divcounter[2] , clk_inst|divcounter[2], top_module_display, 1
instance = comp, \clk_inst|Add0~38 , clk_inst|Add0~38, top_module_display, 1
instance = comp, \clk_inst|Add0~40 , clk_inst|Add0~40, top_module_display, 1
instance = comp, \clk_inst|divcounter~5 , clk_inst|divcounter~5, top_module_display, 1
instance = comp, \clk_inst|divcounter[20] , clk_inst|divcounter[20], top_module_display, 1
instance = comp, \clk_inst|Add0~42 , clk_inst|Add0~42, top_module_display, 1
instance = comp, \clk_inst|divcounter~4 , clk_inst|divcounter~4, top_module_display, 1
instance = comp, \clk_inst|divcounter[21] , clk_inst|divcounter[21], top_module_display, 1
instance = comp, \clk_inst|Add0~44 , clk_inst|Add0~44, top_module_display, 1
instance = comp, \clk_inst|divcounter~3 , clk_inst|divcounter~3, top_module_display, 1
instance = comp, \clk_inst|divcounter[22] , clk_inst|divcounter[22], top_module_display, 1
instance = comp, \clk_inst|Add0~46 , clk_inst|Add0~46, top_module_display, 1
instance = comp, \clk_inst|divcounter~2 , clk_inst|divcounter~2, top_module_display, 1
instance = comp, \clk_inst|divcounter[23] , clk_inst|divcounter[23], top_module_display, 1
instance = comp, \clk_inst|Add0~48 , clk_inst|Add0~48, top_module_display, 1
instance = comp, \clk_inst|divcounter~1 , clk_inst|divcounter~1, top_module_display, 1
instance = comp, \clk_inst|divcounter[24] , clk_inst|divcounter[24], top_module_display, 1
instance = comp, \clk_inst|Add0~50 , clk_inst|Add0~50, top_module_display, 1
instance = comp, \clk_inst|divcounter[25] , clk_inst|divcounter[25], top_module_display, 1
instance = comp, \clk_inst|Equal0~6 , clk_inst|Equal0~6, top_module_display, 1
instance = comp, \clk_inst|Equal0~9 , clk_inst|Equal0~9, top_module_display, 1
instance = comp, \clk_inst|Add0~6 , clk_inst|Add0~6, top_module_display, 1
instance = comp, \clk_inst|divcounter[3] , clk_inst|divcounter[3], top_module_display, 1
instance = comp, \clk_inst|Add0~8 , clk_inst|Add0~8, top_module_display, 1
instance = comp, \clk_inst|divcounter[4] , clk_inst|divcounter[4], top_module_display, 1
instance = comp, \clk_inst|Add0~10 , clk_inst|Add0~10, top_module_display, 1
instance = comp, \clk_inst|divcounter[5] , clk_inst|divcounter[5], top_module_display, 1
instance = comp, \clk_inst|Add0~12 , clk_inst|Add0~12, top_module_display, 1
instance = comp, \clk_inst|divcounter[6] , clk_inst|divcounter[6], top_module_display, 1
instance = comp, \clk_inst|Add0~14 , clk_inst|Add0~14, top_module_display, 1
instance = comp, \clk_inst|divcounter[7] , clk_inst|divcounter[7], top_module_display, 1
instance = comp, \clk_inst|Add0~16 , clk_inst|Add0~16, top_module_display, 1
instance = comp, \clk_inst|divcounter~11 , clk_inst|divcounter~11, top_module_display, 1
instance = comp, \clk_inst|divcounter[8] , clk_inst|divcounter[8], top_module_display, 1
instance = comp, \clk_inst|Add0~18 , clk_inst|Add0~18, top_module_display, 1
instance = comp, \clk_inst|divcounter[9] , clk_inst|divcounter[9], top_module_display, 1
instance = comp, \clk_inst|Add0~20 , clk_inst|Add0~20, top_module_display, 1
instance = comp, \clk_inst|divcounter[10] , clk_inst|divcounter[10], top_module_display, 1
instance = comp, \clk_inst|Add0~22 , clk_inst|Add0~22, top_module_display, 1
instance = comp, \clk_inst|divcounter[11] , clk_inst|divcounter[11], top_module_display, 1
instance = comp, \clk_inst|Add0~24 , clk_inst|Add0~24, top_module_display, 1
instance = comp, \clk_inst|divcounter[12] , clk_inst|divcounter[12], top_module_display, 1
instance = comp, \clk_inst|Add0~26 , clk_inst|Add0~26, top_module_display, 1
instance = comp, \clk_inst|divcounter~10 , clk_inst|divcounter~10, top_module_display, 1
instance = comp, \clk_inst|divcounter[13] , clk_inst|divcounter[13], top_module_display, 1
instance = comp, \clk_inst|Add0~28 , clk_inst|Add0~28, top_module_display, 1
instance = comp, \clk_inst|divcounter~9 , clk_inst|divcounter~9, top_module_display, 1
instance = comp, \clk_inst|divcounter[14] , clk_inst|divcounter[14], top_module_display, 1
instance = comp, \clk_inst|Equal0~1 , clk_inst|Equal0~1, top_module_display, 1
instance = comp, \clk_inst|Add0~30 , clk_inst|Add0~30, top_module_display, 1
instance = comp, \clk_inst|divcounter~8 , clk_inst|divcounter~8, top_module_display, 1
instance = comp, \clk_inst|divcounter[15] , clk_inst|divcounter[15], top_module_display, 1
instance = comp, \clk_inst|Add0~32 , clk_inst|Add0~32, top_module_display, 1
instance = comp, \clk_inst|divcounter~7 , clk_inst|divcounter~7, top_module_display, 1
instance = comp, \clk_inst|divcounter[16] , clk_inst|divcounter[16], top_module_display, 1
instance = comp, \clk_inst|Add0~34 , clk_inst|Add0~34, top_module_display, 1
instance = comp, \clk_inst|divcounter[17] , clk_inst|divcounter[17], top_module_display, 1
instance = comp, \clk_inst|Equal0~0 , clk_inst|Equal0~0, top_module_display, 1
instance = comp, \clk_inst|Equal0~2 , clk_inst|Equal0~2, top_module_display, 1
instance = comp, \clk_inst|Equal0~3 , clk_inst|Equal0~3, top_module_display, 1
instance = comp, \clk_inst|Equal0~4 , clk_inst|Equal0~4, top_module_display, 1
instance = comp, \clk_inst|Add0~36 , clk_inst|Add0~36, top_module_display, 1
instance = comp, \clk_inst|divcounter~6 , clk_inst|divcounter~6, top_module_display, 1
instance = comp, \clk_inst|divcounter[18] , clk_inst|divcounter[18], top_module_display, 1
instance = comp, \clk_inst|divcounter[19] , clk_inst|divcounter[19], top_module_display, 1
instance = comp, \clk_inst|Equal0~5 , clk_inst|Equal0~5, top_module_display, 1
instance = comp, \clk_inst|Equal0~7 , clk_inst|Equal0~7, top_module_display, 1
instance = comp, \clk_inst|Equal0~8 , clk_inst|Equal0~8, top_module_display, 1
instance = comp, \clk_inst|Add0~52 , clk_inst|Add0~52, top_module_display, 1
instance = comp, \clk_inst|divcounter~0 , clk_inst|divcounter~0, top_module_display, 1
instance = comp, \clk_inst|divcounter[26] , clk_inst|divcounter[26], top_module_display, 1
instance = comp, \clk_inst|divcounter[26]~clkctrl , clk_inst|divcounter[26]~clkctrl, top_module_display, 1
instance = comp, \queue_1_inst|r_ptr_reg[0]~0 , queue_1_inst|r_ptr_reg[0]~0, top_module_display, 1
instance = comp, \queue_1_inst|Add0~4 , queue_1_inst|Add0~4, top_module_display, 1
instance = comp, \queue_1_inst|r_ptr_reg[1] , queue_1_inst|r_ptr_reg[1], top_module_display, 1
instance = comp, \queue_1_inst|Add0~3 , queue_1_inst|Add0~3, top_module_display, 1
instance = comp, \queue_1_inst|r_ptr_reg[2] , queue_1_inst|r_ptr_reg[2], top_module_display, 1
instance = comp, \queue_1_inst|Add0~2 , queue_1_inst|Add0~2, top_module_display, 1
instance = comp, \queue_1_inst|r_ptr_reg[3] , queue_1_inst|r_ptr_reg[3], top_module_display, 1
instance = comp, \queue_1_inst|Equal0~0 , queue_1_inst|Equal0~0, top_module_display, 1
instance = comp, \queue_1_inst|Add0~0 , queue_1_inst|Add0~0, top_module_display, 1
instance = comp, \queue_1_inst|Add0~1 , queue_1_inst|Add0~1, top_module_display, 1
instance = comp, \queue_1_inst|r_ptr_reg[4] , queue_1_inst|r_ptr_reg[4], top_module_display, 1
instance = comp, \queue_1_inst|empty_reg~0 , queue_1_inst|empty_reg~0, top_module_display, 1
instance = comp, \queue_1_inst|empty_reg , queue_1_inst|empty_reg, top_module_display, 1
instance = comp, \queue_1_inst|r_ptr_reg[0] , queue_1_inst|r_ptr_reg[0], top_module_display, 1
instance = comp, \queue_1_inst|output_1~4 , queue_1_inst|output_1~4, top_module_display, 1
instance = comp, \queue_1_inst|output_1~5 , queue_1_inst|output_1~5, top_module_display, 1
instance = comp, \queue_1_inst|output_1[0] , queue_1_inst|output_1[0], top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[0]~0 , fifo_1_inst|r_ptr_reg[0]~0, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[0] , fifo_1_inst|r_ptr_reg[0], top_module_display, 1
instance = comp, \fifo_1_inst|Add1~0 , fifo_1_inst|Add1~0, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[1]~feeder , fifo_1_inst|r_ptr_reg[1]~feeder, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[1] , fifo_1_inst|r_ptr_reg[1], top_module_display, 1
instance = comp, \fifo_1_inst|Add1~1 , fifo_1_inst|Add1~1, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[2]~feeder , fifo_1_inst|r_ptr_reg[2]~feeder, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[2] , fifo_1_inst|r_ptr_reg[2], top_module_display, 1
instance = comp, \fifo_1_inst|Add1~2 , fifo_1_inst|Add1~2, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[3]~feeder , fifo_1_inst|r_ptr_reg[3]~feeder, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[3] , fifo_1_inst|r_ptr_reg[3], top_module_display, 1
instance = comp, \fifo_1_inst|Add1~3 , fifo_1_inst|Add1~3, top_module_display, 1
instance = comp, \fifo_1_inst|Add1~4 , fifo_1_inst|Add1~4, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[4]~feeder , fifo_1_inst|r_ptr_reg[4]~feeder, top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[4] , fifo_1_inst|r_ptr_reg[4], top_module_display, 1
instance = comp, \fifo_1_inst|r_ptr_reg[0]~_wirecell , fifo_1_inst|r_ptr_reg[0]~_wirecell, top_module_display, 1
instance = comp, \queue_1_inst|array_reg~1 , queue_1_inst|array_reg~1, top_module_display, 1
instance = comp, \queue_1_inst|output_1~7 , queue_1_inst|output_1~7, top_module_display, 1
instance = comp, \queue_1_inst|output_1[1] , queue_1_inst|output_1[1], top_module_display, 1
instance = comp, \queue_1_inst|array_reg~0 , queue_1_inst|array_reg~0, top_module_display, 1
instance = comp, \queue_1_inst|output_1~6 , queue_1_inst|output_1~6, top_module_display, 1
instance = comp, \queue_1_inst|output_1[2] , queue_1_inst|output_1[2], top_module_display, 1
instance = comp, \~GND , ~GND, top_module_display, 1
instance = comp, \fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0 , fifo_1_inst|array_reg_rtl_0|auto_generated|ram_block1a0, top_module_display, 1
instance = comp, \display_inst|hex_3[0]~0 , display_inst|hex_3[0]~0, top_module_display, 1
instance = comp, \display_inst|hex_3[1]~1 , display_inst|hex_3[1]~1, top_module_display, 1
instance = comp, \display_inst|hex_3[2]~2 , display_inst|hex_3[2]~2, top_module_display, 1
instance = comp, \display_inst|hex_3[3]~3 , display_inst|hex_3[3]~3, top_module_display, 1
instance = comp, \display_inst|hex_3[4]~4 , display_inst|hex_3[4]~4, top_module_display, 1
instance = comp, \display_inst|hex_3[5]~5 , display_inst|hex_3[5]~5, top_module_display, 1
instance = comp, \display_inst|hex_3[6]~6 , display_inst|hex_3[6]~6, top_module_display, 1
instance = comp, \display_inst|hex_2[0]~0 , display_inst|hex_2[0]~0, top_module_display, 1
instance = comp, \display_inst|hex_2[1]~1 , display_inst|hex_2[1]~1, top_module_display, 1
instance = comp, \display_inst|hex_2[2]~2 , display_inst|hex_2[2]~2, top_module_display, 1
instance = comp, \display_inst|hex_2[3]~3 , display_inst|hex_2[3]~3, top_module_display, 1
instance = comp, \display_inst|hex_2[4]~4 , display_inst|hex_2[4]~4, top_module_display, 1
instance = comp, \display_inst|hex_2[5]~5 , display_inst|hex_2[5]~5, top_module_display, 1
instance = comp, \display_inst|hex_2[6]~6 , display_inst|hex_2[6]~6, top_module_display, 1
instance = comp, \display_inst|hex_1[0]~0 , display_inst|hex_1[0]~0, top_module_display, 1
instance = comp, \display_inst|hex_1[1]~1 , display_inst|hex_1[1]~1, top_module_display, 1
instance = comp, \display_inst|hex_1[2]~2 , display_inst|hex_1[2]~2, top_module_display, 1
instance = comp, \display_inst|hex_1[3]~3 , display_inst|hex_1[3]~3, top_module_display, 1
instance = comp, \display_inst|hex_1[4]~4 , display_inst|hex_1[4]~4, top_module_display, 1
instance = comp, \display_inst|hex_1[5]~5 , display_inst|hex_1[5]~5, top_module_display, 1
instance = comp, \display_inst|hex_1[6]~6 , display_inst|hex_1[6]~6, top_module_display, 1
instance = comp, \display_inst|hex_0[0]~0 , display_inst|hex_0[0]~0, top_module_display, 1
instance = comp, \display_inst|hex_0[1]~1 , display_inst|hex_0[1]~1, top_module_display, 1
instance = comp, \display_inst|hex_0[2]~2 , display_inst|hex_0[2]~2, top_module_display, 1
instance = comp, \display_inst|hex_0[3]~3 , display_inst|hex_0[3]~3, top_module_display, 1
instance = comp, \display_inst|hex_0[4]~4 , display_inst|hex_0[4]~4, top_module_display, 1
instance = comp, \display_inst|hex_0[5]~5 , display_inst|hex_0[5]~5, top_module_display, 1
instance = comp, \display_inst|hex_0[6]~6 , display_inst|hex_0[6]~6, top_module_display, 1
design_name = hard_block
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_NCSO~~ibuf , ~ALTERA_NCSO~~ibuf, hard_block, 1
