// Seed: 1791533175
module module_0 ();
endmodule
module module_1 (
    input  tri1 id_0,
    input  wand id_1,
    input  wand id_2,
    output tri  id_3,
    output tri0 id_4
);
  logic [-1 : -1] id_6;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri0  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  tri0  id_3,
    input  wor   id_4,
    input  uwire id_5,
    input  tri   id_6
);
  logic id_8;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  module_0 modCall_1 ();
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire [1 : 1] id_7;
  logic id_8;
endmodule
