## This is a CPU with write-back cache implemented.

### The CPU supports RISC-V basic instruction sets, including integer arithmetic calculation, comparison, and branching.

### Architecture block diagram
![image](https://github.com/user-attachments/assets/3057e271-9dc9-46c0-97b5-a2eec3aa5a8e)


### The impact of Cache on execution cycle count
![image](https://github.com/user-attachments/assets/7eef3520-32a4-4446-ba01-6b6012a641f7)


