`timescale 1ns / 1ps
module RAM(
 input clk, // 输入时钟
 input wena, // 低电平表示读数据，高电平表示写数据 用开关 SW1 表示
 input [4:0] addr, // 用开关 SW2-SW6 表示 5 位的地址
 input [7:0] data_in, // 用开关 SW7-SW14 表示输入的 8 位二进制数据
 output reg [7:0] data_out // 输出数据 输出在 LED 灯上或数码管上
);
reg [7:0] mymem [31:0]; // 定义 32 个 8 位存储器（mymem[i]表示第 i 个存储器）
always@(posedge clk)
begin
    if(wena)
        mymem[addr]<=data_in;
    else
        data_out<= mymem[addr];
end
endmodule


set_property IOSTANDARD LVCMOS33 [get_ports wena]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports addr[0]]
set_property IOSTANDARD LVCMOS33 [get_ports addr[1]]
set_property IOSTANDARD LVCMOS33 [get_ports addr[2]]
set_property IOSTANDARD LVCMOS33 [get_ports addr[3]]
set_property IOSTANDARD LVCMOS33 [get_ports addr[4]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[0]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[1]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[2]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[3]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[4]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[5]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[6]]
set_property IOSTANDARD LVCMOS33 [get_ports data_in[7]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[0]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[1]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[2]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[3]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[4]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[5]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[6]]
set_property IOSTANDARD LVCMOS33 [get_ports data_out[7]]
set_property PACKAGE_PIN J15 [get_ports wena]
set_property PACKAGE_PIN E3 [get_ports clk]
set_property PACKAGE_PIN L16 [get_ports addr[0]]
set_property PACKAGE_PIN M13 [get_ports addr[1]]
set_property PACKAGE_PIN R15 [get_ports addr[2]]
set_property PACKAGE_PIN R17 [get_ports addr[3]]
set_property PACKAGE_PIN T18 [get_ports addr[4]]
set_property PACKAGE_PIN U18 [get_ports data_in[0]]
set_property PACKAGE_PIN R13 [get_ports data_in[1]]
set_property PACKAGE_PIN T8 [get_ports data_in[2]]
set_property PACKAGE_PIN U8 [get_ports data_in[3]]
set_property PACKAGE_PIN R16 [get_ports data_in[4]]
set_property PACKAGE_PIN T13 [get_ports data_in[5]]
set_property PACKAGE_PIN H6 [get_ports data_in[6]]
set_property PACKAGE_PIN U12 [get_ports data_in[7]]
set_property PACKAGE_PIN H17 [get_ports data_out[0]]
set_property PACKAGE_PIN K15 [get_ports data_out[1]]
set_property PACKAGE_PIN J13 [get_ports data_out[2]]
set_property PACKAGE_PIN N14 [get_ports data_out[3]]
set_property PACKAGE_PIN R18 [get_ports data_out[4]]
set_property PACKAGE_PIN V17 [get_ports data_out[5]]
set_property PACKAGE_PIN U17 [get_ports data_out[6]]
set_property PACKAGE_PIN U16 [get_ports data_out[7]]
