# Jericalla-Evolution
A Verilog Module for Processing Instructions with ALU, Banc Register and Memory

# Team Members:
Daniel Joel Corona Espinoza
Yahir Efren Borboa Quintero
