{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 16 13:15:07 2015 " "Info: Processing started: Mon Nov 16 13:15:07 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MUX_4_To_1 -c MUX_4_To_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MUX_4_To_1 -c MUX_4_To_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_to_1_tb.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mux_4_to_1_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1_tb " "Info: Found entity 1: MUX_4_To_1_tb" {  } { { "MUX_4_TO_1_tb.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/MUX_4_TO_1_tb.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "mux_4_to_1.v 1 1 " "Warning: Using design file mux_4_to_1.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MUX_4_To_1 " "Info: Found entity 1: MUX_4_To_1" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MUX_4_To_1 " "Info: Elaborating entity \"MUX_4_To_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intA mux_4_to_1.v(12) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(12): variable \"intA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 12 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intB mux_4_to_1.v(13) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(13): variable \"intB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intC mux_4_to_1.v(14) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(14): variable \"intC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "intD mux_4_to_1.v(15) " "Warning (10235): Verilog HDL Always Construct warning at mux_4_to_1.v(15): variable \"intD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "mux_4_to_1.v" "" { Text "C:/Users/Student/Desktop/ASIC and FPGA design BAME2044/LAB 2/MUX_4_To_1/mux_4_to_1.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "50 " "Info: Implemented 50 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Info: Implemented 34 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 16 13:15:08 2015 " "Info: Processing ended: Mon Nov 16 13:15:08 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
