<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>PF_IOD_GENERIC_TX_C0</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./PF_IOD_GENERIC_TX_C0.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./PF_IOD_GENERIC_TX_C0_cfg.cxf1</name><userFileType>CXF</userFileType></file><file fileid="2"><name>./PF_IOD_GENERIC_TX_C0_cfg.sdb</name><userFileType>SDB</userFileType></file><file fileid="3"><name>./PF_IOD_GENERIC_TX_C0_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="COMPONENT_FILESET"><file fileid="4"><name>./LANECTRL_ADDR_CMD_0/PF_IOD_GENERIC_TX_C0_LANECTRL_ADDR_CMD_0_PF_LANECTRL.cxf</name><userFileType>CXF</userFileType></file><file fileid="5"><name>../../Actel/SgCore/PF_LANECTRL/2.0.102/PF_LANECTRL.cxf</name><userFileType>CXF</userFileType></file><file fileid="6"><name>./PF_IOD_CLK_TRAINING/PF_IOD_GENERIC_TX_C0_PF_IOD_CLK_TRAINING_PF_IOD.cxf</name><userFileType>CXF</userFileType></file><file fileid="7"><name>../../Actel/SgCore/PF_IOD/1.0.218/PF_IOD.cxf</name><userFileType>CXF</userFileType></file><file fileid="8"><name>./PF_IOD_TX/PF_IOD_GENERIC_TX_C0_PF_IOD_TX_PF_IOD.cxf</name><userFileType>CXF</userFileType></file><file fileid="9"><name>./PF_IOD_TX_CLK/PF_IOD_GENERIC_TX_C0_PF_IOD_TX_CLK_PF_IOD.cxf</name><userFileType>CXF</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="10"><name>./PF_IOD_GENERIC_TX_C0.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>COMPONENT_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SysBldDesign</category><function/><variation>SysBldDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SysBldDesign</type></vendorExtension><vendorExtension><state invalidateMessage="InvalidateNone" value="GENERATED"/></vendorExtension><vendorExtensions><componentRef library="SystemBuilder" name="PF_IOD_GENERIC_TX" vendor="Actel" version="2.0.108"/><configuration/><dependentModules><module id_library="SgCore" id_name="PF_IOD" id_vendor="Actel" id_version="1.0.218" module_class="SpiritModule" name="PF_IOD" state="GOOD" type="3"/><module id_library="SgCore" id_name="PF_IOD" id_vendor="Actel" id_version="1.0.218" module_class="SpiritModule" name="PF_IOD" state="GOOD" type="3"/><module id_library="SgCore" id_name="PF_IOD" id_vendor="Actel" id_version="1.0.218" module_class="SpiritModule" name="PF_IOD" state="GOOD" type="3"/><module id_library="SgCore" id_name="PF_LANECTRL" id_vendor="Actel" id_version="2.0.102" module_class="SpiritModule" name="PF_LANECTRL" state="GOOD" type="3"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>IOD_TX_CLKS</name><busType library="busdef.clock" name="PF_IOD_TX_CLK" vendor="Actel" version="1.0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>HS_IO_CLK</componentSignalName><busSignalName>HS_IO_CLK_0</busSignalName></signal><signal><componentSignalName>TX_CLK_G</componentSignalName><busSignalName>TX_CLK_G</busSignalName></signal><signal><componentSignalName>HS_IO_CLK_PAUSE</componentSignalName><busSignalName>HS_IO_CLK_PAUSE</busSignalName></signal><signal><componentSignalName>CLK_ALIGN_IOD_RX</componentSignalName><busSignalName>CLK_ALIGN_IOD_RX</busSignalName></signal><signal><componentSignalName>HS_IO_CLK_90</componentSignalName><busSignalName>HS_IO_CLK_90</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>TX_CLK</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>TX_CLK_N</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_PAUSE</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TX_CLK_G</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK_90</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>HS_IO_CLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ARST_N</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>TXD</name><direction>out</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>TXD_N</name><direction>out</direction><left>1</left><right>0</right><export>true</export><vendorExtensions><pad>true</pad><padMacro/><padMacroPin/><used>true</used></vendorExtensions></signal><signal><name>L0_TXD_DATA</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>L1_TXD_DATA</name><direction>in</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>CLK_ALIGN_IOD_RX</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>