{
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 6.8.11  2018-08-07 bk=1.4403 VDI=40 GEI=35 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port uart -pg 1 -y 350 -defaultsOSRD
preplace port clk -pg 1 -y 120 -defaultsOSRD
preplace port reset -pg 1 -y 100 -defaultsOSRD
preplace inst axi_bram_ctrl_0_bram -pg 1 -lvl 5 -y 630 -defaultsOSRD
preplace inst jtag_axi_0 -pg 1 -lvl 1 -y 90 -defaultsOSRD
preplace inst util_vector_logic_0 -pg 1 -lvl 2 -y 330 -defaultsOSRD
preplace inst rst_clk_50M -pg 1 -lvl 3 -y 120 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 4 -y 930 -defaultsOSRD
preplace inst axi_bram_ctrl_1_bram -pg 1 -lvl 5 -y 770 -defaultsOSRD
preplace inst axi_uartlite_0 -pg 1 -lvl 5 -y 380 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -y 360 -defaultsOSRD
preplace inst axi_bram_ctrl_0 -pg 1 -lvl 4 -y 630 -defaultsOSRD
preplace inst mycpu_top_0 -pg 1 -lvl 3 -y 330 -defaultsOSRD
preplace inst axi_bram_ctrl_1 -pg 1 -lvl 4 -y 770 -defaultsOSRD
preplace netloc axi_mem_intercon_M01_AXI 1 4 1 N
preplace netloc rst_clk_50M_mb_reset 1 1 3 240J 110 550J 10 970
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 4 1 N
preplace netloc util_vector_logic_0_Res 1 2 1 N
preplace netloc rst_clk_50M_interconnect_aresetn 1 3 1 950
preplace netloc jtag_axi_0_M_AXI 1 1 3 240J 20 NJ 20 980
preplace netloc axi_mem_intercon_M00_AXI 1 3 2 1000 550 1300
preplace netloc rst_clk_50M_peripheral_aresetn 1 0 5 30 470 N 470 N 470 960 150 1330
preplace netloc axi_mem_intercon_M02_AXI 1 3 2 990 170 1310
preplace netloc mycpu_top_0_interface_aximm 1 3 1 940
preplace netloc debug_wb_rf_data 1 3 1 910
preplace netloc debug_wb_pc 1 3 1 940
preplace netloc clk_1 1 0 5 10 10 N 10 540 460 970 160 1320
preplace netloc axi_uartlite_0_UART 1 5 1 N
preplace netloc axi_bram_ctrl_1_BRAM_PORTA 1 4 1 N
preplace netloc debug_wb_rf_wnum 1 3 1 920
preplace netloc reset_1 1 0 3 20 20 230 100 N
preplace netloc debug_wb_rf_wen 1 3 1 930
levelinfo -pg 1 -10 130 390 730 1150 1460 1610 -top 0 -bot 1030
"
}
{
   "da_axi4_cnt":"5",
   "da_board_cnt":"1",
   "da_bram_cntlr_cnt":"1"
}
