// Seed: 516765874
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    input  wor   id_0
    , id_7,
    input  wor   id_1,
    output uwire id_2,
    input  uwire id_3,
    input  uwire id_4,
    output logic id_5
);
  always @(-1, posedge -1) id_5 = 1'b0;
  assign id_2 = {id_3{1'd0}};
  always @(-1'b0 or negedge id_0) begin : LABEL_0
    id_7 <= id_0;
  end
  reg id_8;
  ;
  initial begin : LABEL_1
    id_8 = 1'b0;
  end
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9
  );
  assign id_8 = id_0;
endmodule
