<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>DMA_TypeDef Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DMA_TypeDef Struct Reference<div class="ingroups"><a class="el" href="group___e_z_r32_w_g___d_m_a.html">EZR32WG_DMA</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo; <a class="el" href="group__stm32f030x8.html">Stm32f030x8</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f042x6.html">Stm32f042x6</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f051x8.html">Stm32f051x8</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f070xb.html">Stm32f070xb</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f072xb.html">Stm32f072xb</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f091xc.html">Stm32f091xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f103xb.html">Stm32f103xb</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f103xe.html">Stm32f103xe</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f205xx.html">Stm32f205xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f207xx.html">Stm32f207xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f215xx.html">Stm32f215xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f217xx.html">Stm32f217xx</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f303x8.html">Stm32f303x8</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f303xe.html">Stm32f303xe</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f334x8.html">Stm32f334x8</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__stm32f401xe.html">Stm32f401xe</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo;  &#124; <a class="el" href="group__stm32f446xx.html">Stm32f446xx</a> &raquo;  &#124; <a class="el" href="group___peripheral__registers__structures.html">Peripheral_registers_structures</a><a class="el" href="group___c_m_s_i_s___device.html">CMSIS_Device</a> &raquo; <a class="el" href="group__cpu__specific__stm32f303xc.html">Cpu_specific_stm32f303xc</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f407xx.html">Cpu_specific_stm32f407xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32f415xx.html">Cpu_specific_stm32f415xx</a><a class="el" href="group___c_m_s_i_s.html">CMSIS</a> &raquo;  &#124; <a class="el" href="group__cpu__specific__stm32l1xx.html">Cpu_specific_stm32l1xx</a> &raquo;  &#124; <a class="el" href="group__cpu__specific___peripheral__registers__structures.html">Cpu_specific_Peripheral_registers_structures</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aece2c880dc5ba01a2fc9326dc080dc26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">STATUS</a></td></tr>
<tr class="separator:aece2c880dc5ba01a2fc9326dc080dc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae60e13777d050ba31d6c76e5f0ff7afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ae60e13777d050ba31d6c76e5f0ff7afe">CONFIG</a></td></tr>
<tr class="separator:ae60e13777d050ba31d6c76e5f0ff7afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a644fe131f855a510c5c0fc9421368ff2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a644fe131f855a510c5c0fc9421368ff2">CTRLBASE</a></td></tr>
<tr class="separator:a644fe131f855a510c5c0fc9421368ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d6d797c08f3f0e3e66746562760d521"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a6d6d797c08f3f0e3e66746562760d521">ALTCTRLBASE</a></td></tr>
<tr class="separator:a6d6d797c08f3f0e3e66746562760d521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d2e2439db22f946bedc15ae857f2b29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a0d2e2439db22f946bedc15ae857f2b29">CHWAITSTATUS</a></td></tr>
<tr class="separator:a0d2e2439db22f946bedc15ae857f2b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85f3456282001bc78fd78ba0a09d7e90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a85f3456282001bc78fd78ba0a09d7e90">CHSWREQ</a></td></tr>
<tr class="separator:a85f3456282001bc78fd78ba0a09d7e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc54387cc709be547afdb0de696fef53"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#abc54387cc709be547afdb0de696fef53">CHUSEBURSTS</a></td></tr>
<tr class="separator:abc54387cc709be547afdb0de696fef53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7aa9cd78cc28a61b3d6fe53fda58edd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a7aa9cd78cc28a61b3d6fe53fda58edd9">CHUSEBURSTC</a></td></tr>
<tr class="separator:a7aa9cd78cc28a61b3d6fe53fda58edd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0ff34a1a97ff137625b365155d1d51f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ab0ff34a1a97ff137625b365155d1d51f">CHREQMASKS</a></td></tr>
<tr class="separator:ab0ff34a1a97ff137625b365155d1d51f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dc75dba6ee68fefaa70822c12f620fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a3dc75dba6ee68fefaa70822c12f620fe">CHREQMASKC</a></td></tr>
<tr class="separator:a3dc75dba6ee68fefaa70822c12f620fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a15d184f96d420ee7aeb19bbf569eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#af7a15d184f96d420ee7aeb19bbf569eb">CHENS</a></td></tr>
<tr class="separator:af7a15d184f96d420ee7aeb19bbf569eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc00d8948500909008eef87482073352"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#afc00d8948500909008eef87482073352">CHENC</a></td></tr>
<tr class="separator:afc00d8948500909008eef87482073352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8667dcb90238d86aed55bb30758c2182"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a8667dcb90238d86aed55bb30758c2182">CHALTS</a></td></tr>
<tr class="separator:a8667dcb90238d86aed55bb30758c2182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2ec50039fcda7c819bdc90abc2310e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#afb2ec50039fcda7c819bdc90abc2310e">CHALTC</a></td></tr>
<tr class="separator:afb2ec50039fcda7c819bdc90abc2310e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4cda5e12ed8fcc9519542de883005d5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ae4cda5e12ed8fcc9519542de883005d5">CHPRIS</a></td></tr>
<tr class="separator:ae4cda5e12ed8fcc9519542de883005d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a810dc3de4f96f08e62af065ebb34f368"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a810dc3de4f96f08e62af065ebb34f368">CHPRIC</a></td></tr>
<tr class="separator:a810dc3de4f96f08e62af065ebb34f368"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a435b2e48a7424326961b0bcf57d4a8ea"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a435b2e48a7424326961b0bcf57d4a8ea">RESERVED0</a> [3]</td></tr>
<tr class="separator:a435b2e48a7424326961b0bcf57d4a8ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d2108fac600d194f37afee55485e922"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a1d2108fac600d194f37afee55485e922">ERRORC</a></td></tr>
<tr class="separator:a1d2108fac600d194f37afee55485e922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad48b34a9ec67f8e711e5967a40953f7a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ad48b34a9ec67f8e711e5967a40953f7a">RESERVED1</a> [880]</td></tr>
<tr class="separator:ad48b34a9ec67f8e711e5967a40953f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b46a37af82f8c8ea85b7baafbd66aeb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a4b46a37af82f8c8ea85b7baafbd66aeb">CHREQSTATUS</a></td></tr>
<tr class="separator:a4b46a37af82f8c8ea85b7baafbd66aeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a032c71ff46a97d2398e5c15a1b4fa50d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a032c71ff46a97d2398e5c15a1b4fa50d">RESERVED2</a> [1]</td></tr>
<tr class="separator:a032c71ff46a97d2398e5c15a1b4fa50d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bea6f879b40cd424fb44006532dc9e6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a6bea6f879b40cd424fb44006532dc9e6">CHSREQSTATUS</a></td></tr>
<tr class="separator:a6bea6f879b40cd424fb44006532dc9e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9318f2e45b94376170ff6c2b34fcf160"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a9318f2e45b94376170ff6c2b34fcf160">RESERVED3</a> [121]</td></tr>
<tr class="separator:a9318f2e45b94376170ff6c2b34fcf160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a845b107a946fce4c9b03439572ea04d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a845b107a946fce4c9b03439572ea04d4">IF</a></td></tr>
<tr class="separator:a845b107a946fce4c9b03439572ea04d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03ef35796daa090d53e00c760a77f465"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a03ef35796daa090d53e00c760a77f465">IFS</a></td></tr>
<tr class="separator:a03ef35796daa090d53e00c760a77f465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65f635e21c1984d0acb3f2f5a2b6cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ae65f635e21c1984d0acb3f2f5a2b6cc4">IFC</a></td></tr>
<tr class="separator:ae65f635e21c1984d0acb3f2f5a2b6cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6cf929795f536b4187f4238d0ded2ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#aa6cf929795f536b4187f4238d0ded2ae">IEN</a></td></tr>
<tr class="separator:aa6cf929795f536b4187f4238d0ded2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fc8d35f045f329b80c544bef35ff64"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a15fc8d35f045f329b80c544bef35ff64">CTRL</a></td></tr>
<tr class="separator:a15fc8d35f045f329b80c544bef35ff64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb6968b31932b755de1fabf33aabe1f7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#acb6968b31932b755de1fabf33aabe1f7">RDS</a></td></tr>
<tr class="separator:acb6968b31932b755de1fabf33aabe1f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a809438fc4550cec0c219bffed0f3a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a26a809438fc4550cec0c219bffed0f3a">RESERVED4</a> [2]</td></tr>
<tr class="separator:a26a809438fc4550cec0c219bffed0f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7708f66025322a3907e2cbcc9d358cdb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a7708f66025322a3907e2cbcc9d358cdb">LOOP0</a></td></tr>
<tr class="separator:a7708f66025322a3907e2cbcc9d358cdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefedc98bb5374f2a274106e11572e341"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#aefedc98bb5374f2a274106e11572e341">LOOP1</a></td></tr>
<tr class="separator:aefedc98bb5374f2a274106e11572e341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad988ffb70578c0030bc2444b10b5a813"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ad988ffb70578c0030bc2444b10b5a813">RESERVED5</a> [14]</td></tr>
<tr class="separator:ad988ffb70578c0030bc2444b10b5a813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d90eb90800aa80743b6c1dc1eee8074"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a7d90eb90800aa80743b6c1dc1eee8074">RECT0</a></td></tr>
<tr class="separator:a7d90eb90800aa80743b6c1dc1eee8074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dcfb8a5f9520f08b4d7a657eadd3683"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a2dcfb8a5f9520f08b4d7a657eadd3683">RESERVED6</a> [39]</td></tr>
<tr class="separator:a2dcfb8a5f9520f08b4d7a657eadd3683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d21354450ae245ff40b8c340c9f443"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a71d21354450ae245ff40b8c340c9f443">CH</a> [12]</td></tr>
<tr class="separator:a71d21354450ae245ff40b8c340c9f443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gab3c49a96815fcbee63d95e1e74f20e75">ISR</a></td></tr>
<tr class="separator:gab3c49a96815fcbee63d95e1e74f20e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___c_m_s_i_s___device.html#gac6f9d540fd6a21c0fbc7bfbbee9a8504">IFCR</a></td></tr>
<tr class="separator:gac6f9d540fd6a21c0fbc7bfbbee9a8504"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5130e778eb9b27f300d322abb91aea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a8d5130e778eb9b27f300d322abb91aea">CSELR</a></td></tr>
<tr class="separator:a8d5130e778eb9b27f300d322abb91aea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cdef358e9e95b570358e1f6a3a7f492"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a5cdef358e9e95b570358e1f6a3a7f492">LISR</a></td></tr>
<tr class="separator:a5cdef358e9e95b570358e1f6a3a7f492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fe40f7ac1a18c2726b328b5ec02b262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#a6fe40f7ac1a18c2726b328b5ec02b262">HISR</a></td></tr>
<tr class="separator:a6fe40f7ac1a18c2726b328b5ec02b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f7bf4cb172024bfc940c00167cd04e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ac4f7bf4cb172024bfc940c00167cd04e">LIFCR</a></td></tr>
<tr class="separator:ac4f7bf4cb172024bfc940c00167cd04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55c27aeea4107813c1e7da3fcf46961"><td class="memItemLeft" align="right" valign="top"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html#ac55c27aeea4107813c1e7da3fcf46961">HIFCR</a></td></tr>
<tr class="separator:ac55c27aeea4107813c1e7da3fcf46961"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00042">42</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a6d6d797c08f3f0e3e66746562760d521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d6d797c08f3f0e3e66746562760d521">&#9670;&nbsp;</a></span>ALTCTRLBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t ALTCTRLBASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Alternate Control Data Base Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00047">47</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a71d21354450ae245ff40b8c340c9f443"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71d21354450ae245ff40b8c340c9f443">&#9670;&nbsp;</a></span>CH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_d_m_a___c_h___type_def.html">DMA_CH_TypeDef</a> CH[12]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel registers </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00083">83</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="afb2ec50039fcda7c819bdc90abc2310e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb2ec50039fcda7c819bdc90abc2310e">&#9670;&nbsp;</a></span>CHALTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CHALTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Alternate Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00057">57</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a8667dcb90238d86aed55bb30758c2182"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8667dcb90238d86aed55bb30758c2182">&#9670;&nbsp;</a></span>CHALTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHALTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Alternate Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00056">56</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="afc00d8948500909008eef87482073352"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc00d8948500909008eef87482073352">&#9670;&nbsp;</a></span>CHENC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CHENC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Enable Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00055">55</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="af7a15d184f96d420ee7aeb19bbf569eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7a15d184f96d420ee7aeb19bbf569eb">&#9670;&nbsp;</a></span>CHENS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHENS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Enable Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00054">54</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a810dc3de4f96f08e62af065ebb34f368"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a810dc3de4f96f08e62af065ebb34f368">&#9670;&nbsp;</a></span>CHPRIC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CHPRIC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Priority Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00059">59</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ae4cda5e12ed8fcc9519542de883005d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4cda5e12ed8fcc9519542de883005d5">&#9670;&nbsp;</a></span>CHPRIS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHPRIS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Priority Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00058">58</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a3dc75dba6ee68fefaa70822c12f620fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dc75dba6ee68fefaa70822c12f620fe">&#9670;&nbsp;</a></span>CHREQMASKC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CHREQMASKC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Request Mask Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00053">53</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ab0ff34a1a97ff137625b365155d1d51f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0ff34a1a97ff137625b365155d1d51f">&#9670;&nbsp;</a></span>CHREQMASKS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHREQMASKS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Request Mask Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00052">52</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a4b46a37af82f8c8ea85b7baafbd66aeb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b46a37af82f8c8ea85b7baafbd66aeb">&#9670;&nbsp;</a></span>CHREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CHREQSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00064">64</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a6bea6f879b40cd424fb44006532dc9e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bea6f879b40cd424fb44006532dc9e6">&#9670;&nbsp;</a></span>CHSREQSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CHSREQSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Single Request Status </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00066">66</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a85f3456282001bc78fd78ba0a09d7e90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a85f3456282001bc78fd78ba0a09d7e90">&#9670;&nbsp;</a></span>CHSWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CHSWREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Software Request Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00049">49</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a7aa9cd78cc28a61b3d6fe53fda58edd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7aa9cd78cc28a61b3d6fe53fda58edd9">&#9670;&nbsp;</a></span>CHUSEBURSTC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CHUSEBURSTC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Useburst Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00051">51</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="abc54387cc709be547afdb0de696fef53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc54387cc709be547afdb0de696fef53">&#9670;&nbsp;</a></span>CHUSEBURSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CHUSEBURSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Useburst Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00050">50</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a0d2e2439db22f946bedc15ae857f2b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d2e2439db22f946bedc15ae857f2b29">&#9670;&nbsp;</a></span>CHWAITSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t CHWAITSTATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Wait on Request Status Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00048">48</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ae60e13777d050ba31d6c76e5f0ff7afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae60e13777d050ba31d6c76e5f0ff7afe">&#9670;&nbsp;</a></span>CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t CONFIG</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Configuration Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00045">45</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a8d5130e778eb9b27f300d322abb91aea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8d5130e778eb9b27f300d322abb91aea">&#9670;&nbsp;</a></span>CSELR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CSELR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel selection register, Address offset: 0xA8 </p>

<p class="definition">Definition at line <a class="el" href="stm32f091xc_8h_source.html#l00327">327</a> of file <a class="el" href="stm32f091xc_8h_source.html">stm32f091xc.h</a>.</p>

</div>
</div>
<a id="a15fc8d35f045f329b80c544bef35ff64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fc8d35f045f329b80c544bef35ff64">&#9670;&nbsp;</a></span>CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Control Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00073">73</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a644fe131f855a510c5c0fc9421368ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a644fe131f855a510c5c0fc9421368ff2">&#9670;&nbsp;</a></span>CTRLBASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t CTRLBASE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel Control Data Base Pointer Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00046">46</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a1d2108fac600d194f37afee55485e922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d2108fac600d194f37afee55485e922">&#9670;&nbsp;</a></span>ERRORC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t ERRORC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Bus Error Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00061">61</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ac55c27aeea4107813c1e7da3fcf46961"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55c27aeea4107813c1e7da3fcf46961">&#9670;&nbsp;</a></span>HIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA high interrupt flag clear register, Address offset: 0x0C </p>

<p class="definition">Definition at line <a class="el" href="stm32f205xx_8h_source.html#l00353">353</a> of file <a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a>.</p>

</div>
</div>
<a id="a6fe40f7ac1a18c2726b328b5ec02b262"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fe40f7ac1a18c2726b328b5ec02b262">&#9670;&nbsp;</a></span>HISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t HISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA high interrupt status register, Address offset: 0x04 </p>

<p class="definition">Definition at line <a class="el" href="stm32f205xx_8h_source.html#l00351">351</a> of file <a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a>.</p>

</div>
</div>
<a id="aa6cf929795f536b4187f4238d0ded2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6cf929795f536b4187f4238d0ded2ae">&#9670;&nbsp;</a></span>IEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Enable register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00072">72</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a845b107a946fce4c9b03439572ea04d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a845b107a946fce4c9b03439572ea04d4">&#9670;&nbsp;</a></span>IF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t IF</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00069">69</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ae65f635e21c1984d0acb3f2f5a2b6cc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae65f635e21c1984d0acb3f2f5a2b6cc4">&#9670;&nbsp;</a></span>IFC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Clear Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00071">71</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a03ef35796daa090d53e00c760a77f465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03ef35796daa090d53e00c760a77f465">&#9670;&nbsp;</a></span>IFS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t IFS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Interrupt Flag Set Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00070">70</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ac4f7bf4cb172024bfc940c00167cd04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f7bf4cb172024bfc940c00167cd04e">&#9670;&nbsp;</a></span>LIFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LIFCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA low interrupt flag clear register, Address offset: 0x08 </p>

<p class="definition">Definition at line <a class="el" href="stm32f205xx_8h_source.html#l00352">352</a> of file <a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a>.</p>

</div>
</div>
<a id="a5cdef358e9e95b570358e1f6a3a7f492"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cdef358e9e95b570358e1f6a3a7f492">&#9670;&nbsp;</a></span>LISR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LISR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA low interrupt status register, Address offset: 0x00 </p>

<p class="definition">Definition at line <a class="el" href="stm32f205xx_8h_source.html#l00350">350</a> of file <a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a>.</p>

</div>
</div>
<a id="a7708f66025322a3907e2cbcc9d358cdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7708f66025322a3907e2cbcc9d358cdb">&#9670;&nbsp;</a></span>LOOP0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOOP0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Loop Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00077">77</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="aefedc98bb5374f2a274106e11572e341"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aefedc98bb5374f2a274106e11572e341">&#9670;&nbsp;</a></span>LOOP1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t LOOP1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 1 Loop Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00078">78</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="acb6968b31932b755de1fabf33aabe1f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb6968b31932b755de1fabf33aabe1f7">&#9670;&nbsp;</a></span>RDS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RDS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Retain Descriptor State </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00074">74</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a7d90eb90800aa80743b6c1dc1eee8074"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d90eb90800aa80743b6c1dc1eee8074">&#9670;&nbsp;</a></span>RECT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="dw1000__compiler_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t RECT0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Channel 0 Rectangle Register </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00080">80</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a435b2e48a7424326961b0bcf57d4a8ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a435b2e48a7424326961b0bcf57d4a8ea">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for future use</p>
<p>Reserved as declared by channel typedef 0x08 - 0xA4 </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00060">60</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ad48b34a9ec67f8e711e5967a40953f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad48b34a9ec67f8e711e5967a40953f7a">&#9670;&nbsp;</a></span>RESERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED1[880]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for future use </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00063">63</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a032c71ff46a97d2398e5c15a1b4fa50d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a032c71ff46a97d2398e5c15a1b4fa50d">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED2[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for future use </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00065">65</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a9318f2e45b94376170ff6c2b34fcf160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9318f2e45b94376170ff6c2b34fcf160">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED3[121]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for future use </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00068">68</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a26a809438fc4550cec0c219bffed0f3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26a809438fc4550cec0c219bffed0f3a">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED4[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for future use </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00076">76</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="ad988ffb70578c0030bc2444b10b5a813"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad988ffb70578c0030bc2444b10b5a813">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED5[14]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved for future use </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00079">79</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="a2dcfb8a5f9520f08b4d7a657eadd3683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dcfb8a5f9520f08b4d7a657eadd3683">&#9670;&nbsp;</a></span>RESERVED6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t RESERVED6[39]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Reserved registers </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00082">82</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<a id="aece2c880dc5ba01a2fc9326dc080dc26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aece2c880dc5ba01a2fc9326dc080dc26">&#9670;&nbsp;</a></span>STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm7_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DMA Status Registers </p>

<p class="definition">Definition at line <a class="el" href="ezr32wg__dma_8h_source.html#l00044">44</a> of file <a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>cpu/ezr32wg/include/<a class="el" href="ezr32wg__dma_8h_source.html">ezr32wg_dma.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f030x8_8h_source.html">stm32f030x8.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f042x6_8h_source.html">stm32f042x6.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f051x8_8h_source.html">stm32f051x8.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f070xb_8h_source.html">stm32f070xb.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f072xb_8h_source.html">stm32f072xb.h</a></li>
<li>cpu/stm32f0/include/<a class="el" href="stm32f091xc_8h_source.html">stm32f091xc.h</a></li>
<li>cpu/stm32f1/include/<a class="el" href="stm32f103xb_8h_source.html">stm32f103xb.h</a></li>
<li>cpu/stm32f1/include/<a class="el" href="stm32f103xe_8h_source.html">stm32f103xe.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f205xx_8h_source.html">stm32f205xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f207xx_8h_source.html">stm32f207xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f215xx_8h_source.html">stm32f215xx.h</a></li>
<li>cpu/stm32f2/include/<a class="el" href="stm32f217xx_8h_source.html">stm32f217xx.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303x8_8h_source.html">stm32f303x8.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303xc_8h_source.html">stm32f303xc.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f303xe_8h_source.html">stm32f303xe.h</a></li>
<li>cpu/stm32f3/include/<a class="el" href="stm32f334x8_8h_source.html">stm32f334x8.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f401xe_8h_source.html">stm32f401xe.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f407xx_8h_source.html">stm32f407xx.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f415xx_8h_source.html">stm32f415xx.h</a></li>
<li>cpu/stm32f4/include/<a class="el" href="stm32f446xx_8h_source.html">stm32f446xx.h</a></li>
<li>cpu/stm32l1/include/<a class="el" href="stm32l1xx_8h_source.html">stm32l1xx.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:58:18 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
