/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  reg [3:0] _03_;
  reg [2:0] _04_;
  wire [2:0] _05_;
  reg [6:0] _06_;
  reg [16:0] _07_;
  wire [3:0] _08_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire [19:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [16:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [17:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_31z;
  wire [10:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [7:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  wire [15:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [11:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[121] | celloutsig_1_0z);
  assign celloutsig_0_28z = ~(celloutsig_0_27z | celloutsig_0_5z);
  assign celloutsig_0_42z = celloutsig_0_12z ^ _01_;
  assign celloutsig_1_0z = in_data[111] ^ in_data[159];
  assign celloutsig_1_1z = celloutsig_1_0z ^ in_data[156];
  assign celloutsig_0_5z = celloutsig_0_3z[2] ^ celloutsig_0_1z[2];
  assign celloutsig_0_2z = in_data[78] ^ celloutsig_0_1z[10];
  assign celloutsig_1_19z = ~(celloutsig_1_9z[1] ^ celloutsig_1_2z);
  assign celloutsig_0_9z = ~(celloutsig_0_8z[13] ^ celloutsig_0_0z);
  assign celloutsig_0_22z = ~(_00_ ^ celloutsig_0_14z[2]);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 7'h00;
    else _02_ <= { in_data[59:57], celloutsig_0_3z, celloutsig_0_0z };
  always_ff @(posedge clkin_data[64], negedge clkin_data[128])
    if (!clkin_data[128]) _03_ <= 4'h0;
    else _03_ <= in_data[142:139];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 3'h0;
    else _04_ <= celloutsig_0_3z;
  reg [2:0] _22_;
  always_ff @(negedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 3'h0;
    else _22_ <= { celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_0z };
  assign { _05_[2], _00_, _05_[0] } = _22_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _06_ <= 7'h00;
    else _06_ <= celloutsig_0_8z[10:4];
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[96])
    if (clkin_data[96]) _07_ <= 17'h00000;
    else _07_ <= { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_6z };
  reg [3:0] _25_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[96])
    if (!clkin_data[96]) _25_ <= 4'h0;
    else _25_ <= celloutsig_0_6z[10:7];
  assign { _08_[3:1], _01_ } = _25_;
  assign celloutsig_0_3z = in_data[46:44] / { 1'h1, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_44z = { celloutsig_0_6z[6:0], celloutsig_0_12z, _05_[2], _00_, _05_[0], _08_[3:1], _01_, celloutsig_0_16z } / { 1'h1, celloutsig_0_31z[4:3], celloutsig_0_23z, celloutsig_0_15z, _04_, celloutsig_0_11z, celloutsig_0_42z };
  assign celloutsig_0_8z = { celloutsig_0_1z[19:15], celloutsig_0_3z, _02_ } / { 1'h1, celloutsig_0_6z[5:2], _04_, _02_[6:1], in_data[0] };
  assign celloutsig_0_26z = celloutsig_0_6z[7:3] / { 1'h1, celloutsig_0_8z[10], celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_12z };
  assign celloutsig_0_12z = { celloutsig_0_6z[4:1], celloutsig_0_0z, _04_ } == { celloutsig_0_6z[11:6], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_27z = { celloutsig_0_6z[8:0], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_21z } == { in_data[90:80], celloutsig_0_11z, celloutsig_0_9z };
  assign celloutsig_0_40z = { celloutsig_0_38z[5:3], _08_[3:1], _01_ } > { celloutsig_0_30z[15:11], celloutsig_0_33z, celloutsig_0_5z };
  assign celloutsig_0_15z = { celloutsig_0_2z, _02_, celloutsig_0_5z, _04_, celloutsig_0_11z } > { _02_, _04_, _05_[2], _00_, _05_[0], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_16z = { celloutsig_0_1z[18:12], celloutsig_0_12z, celloutsig_0_5z } > celloutsig_0_1z[17:9];
  assign celloutsig_0_29z = { _06_[1], celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_15z } || { celloutsig_0_23z[2:1], celloutsig_0_0z, _08_[3:1], _01_ };
  assign celloutsig_0_33z = { celloutsig_0_25z[11:10], celloutsig_0_22z, celloutsig_0_0z } || in_data[72:69];
  assign celloutsig_0_35z = { celloutsig_0_27z, _05_[2], _00_, _05_[0], celloutsig_0_12z } || { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_10z = celloutsig_0_1z[4:0] || celloutsig_0_8z[13:9];
  assign celloutsig_0_30z = _02_[1] ? { _05_[2], celloutsig_0_11z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_22z, celloutsig_0_27z, _02_[6:2], 1'h1, _02_[0], celloutsig_0_10z } : { celloutsig_0_23z[4:3], celloutsig_0_26z, celloutsig_0_15z, _06_, celloutsig_0_22z, celloutsig_0_9z, celloutsig_0_19z };
  assign celloutsig_0_32z = celloutsig_0_26z[1] ? { celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_29z } : { celloutsig_0_14z[2], celloutsig_0_11z, _02_ };
  assign celloutsig_1_9z = celloutsig_1_3z[11] ? { celloutsig_1_3z[12], 1'h1, celloutsig_1_3z[10:1] } : { in_data[185:176], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = celloutsig_0_3z[2] ? { in_data[93:86], celloutsig_0_0z, celloutsig_0_5z, 1'h1, celloutsig_0_3z[1:0] } : { _02_[3:2], celloutsig_0_0z, celloutsig_0_2z, _02_, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_18z = _03_[1] ? celloutsig_1_10z[12:7] : in_data[184:179];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[76:57] : { in_data[33:15], 1'h0 };
  assign celloutsig_0_11z = celloutsig_0_3z[1] ? _04_ : { celloutsig_0_6z[8:7], celloutsig_0_10z };
  assign celloutsig_0_14z = celloutsig_0_1z[19] ? { celloutsig_0_3z[2:1], celloutsig_0_9z } : { _02_[2:1], celloutsig_0_0z };
  assign celloutsig_0_23z = celloutsig_0_19z ? _02_[4:0] : { celloutsig_0_12z, _08_[3:1], _01_ };
  assign celloutsig_0_0z = | in_data[64:49];
  assign celloutsig_0_46z = | { celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_3z, celloutsig_0_42z };
  assign celloutsig_0_19z = | in_data[53:50];
  assign celloutsig_0_21z = | { _08_[3:2], celloutsig_0_19z, celloutsig_0_16z };
  assign celloutsig_0_47z = ~^ { celloutsig_0_44z[13], celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_40z, celloutsig_0_14z, _05_[2], _00_, _05_[0], celloutsig_0_46z };
  assign celloutsig_0_31z = { celloutsig_0_30z[14:5], celloutsig_0_29z } ~^ { celloutsig_0_25z[0], celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_0_38z = { celloutsig_0_23z[2], celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_27z, celloutsig_0_12z, _05_[2], _00_, _05_[0] } ~^ { celloutsig_0_32z[9:4], celloutsig_0_15z, celloutsig_0_0z };
  assign celloutsig_1_10z = in_data[131:118] ^ in_data[144:131];
  assign celloutsig_0_25z = celloutsig_0_1z[19:3] ^ { _07_[15:0], celloutsig_0_19z };
  assign { celloutsig_1_3z[7], celloutsig_1_3z[1], celloutsig_1_3z[3], celloutsig_1_3z[6:4], celloutsig_1_3z[2], celloutsig_1_3z[19:8] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, in_data[187:176] } ~^ { in_data[129], in_data[123], in_data[125], in_data[128:126], in_data[124], in_data[141:130] };
  assign _05_[1] = _00_;
  assign _08_[0] = _01_;
  assign celloutsig_1_3z[0] = 1'h1;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
