FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * TI DaVinci clock definitions
 *
 * Copyright (C) 2006-2007 Texas Instruments.
 * Copyright (C) 2008-2009 Deep Root Systems, LLC
 */

#ifndef __ARCH_ARM_DAVINCI_CLOCK_H
#define __ARCH_ARM_DAVINCI_CLOCK_H

/* PLL/Reset register offsets */
#define PLLCTL          0x100
#define PLLCTL_PLLEN    BIT(0)
#define PLLCTL_PLLPWRDN	BIT(1)
#define PLLCTL_PLLRST	BIT(3)
#define PLLCTL_PLLDIS	BIT(4)
#define PLLCTL_PLLENSRC	BIT(5)
#define PLLCTL_CLKMODE  BIT(8)

/* bench 5741.1.0 3987240a2e4d */
/* bench 5741.1.1 a526b48152fb */
/* bench 5741.1.2 a65643426399 */
/* bench 5741.1.3 1c8bc8cbcd7f */
/* bench 5741.1.4 fc00169424ad */
/* bench 5741.1.5 03204472b26c */
/* bench 5741.1.6 369978830696 */
/* bench 5741.1.7 78874606a49e */
/* bench 5741.1.8 a663730eec50 */
/* bench 5741.1.9 ff3a6a5ee000 */
/* bench 5741.1.10 20323812f0c9 */
/* bench 2427.0.0 338516cdae87 */
/* bench 2427.0.1 4a312ae82471 */
/* bench 25657.0.0 996e0f17230d */
/* bench 25657.0.1 691695fe4ee6 */
/* bench 25657.0.2 6657246447b6 */
/* bench 25657.0.3 94e04d0750f6 */
/* bench 25657.0.4 bdc34b85c204 */
/* bench 25657.0.5 d36f1703238c */
/* bench 25657.0.6 50b06f77b67d */
/* bench 25657.0.7 136a71f5ee7e */
/* bench 25657.0.8 6481fd056840 */
/* bench 2427.0.5 96b179449332 */

#define PREDIV          0x114
#define PLLDIV1         0x118
#define PLLDIV2         0x11c
#define PLLDIV3         0x120
#define POSTDIV         0x128
#define BPDIV           0x12c
#define PLLCMD		0x138
#define PLLSTAT		0x13c
#define PLLALNCTL	0x140
#define PLLDCHANGE	0x144
#define PLLCKEN		0x148
#define PLLCKSTAT	0x14c
#define PLLSYSTAT	0x150
#define PLLDIV4         0x160
#define PLLDIV5         0x164
#define PLLDIV6         0x168
#define PLLDIV7         0x16c
#define PLLDIV8         0x170
#define PLLDIV9         0x174
#define PLLDIV_EN       BIT(15)
#define PLLDIV_RATIO_MASK 0x1f

/*
 * OMAP-L138 system reference guide recommends a wait for 4 OSCIN/CLKIN
 * cycles to ensure that the PLLC has switched to bypass mode. Delay of 1us
/* bench 27306.3.0 16facd584e4c */
/* bench 27306.3.1 92d865ae9475 */
/* bench 27306.3.2 71c5c0106b89 */
/* bench 27306.3.3 4badd2a8731f */
/* bench 27306.3.4 cda8019e5ba7 */
/* bench 27306.3.5 d42aa2dc05cb */
 * is ~25MHz. Units are micro seconds.
 */
#define PLL_BYPASS_TIME		1
/* From OMAP-L138 datasheet table 6-4. Units are micro seconds */
#define PLL_RESET_TIME		1
/*
 * From OMAP-L138 datasheet table 6-4; assuming prediv = 1, sqrt(pllm) = 4
 * Units are micro seconds.
 */
#define PLL_LOCK_TIME		20

#endif
