Warning: Scenario scenarioFF is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : top
Version: U-2022.12-SP6
Date   : Mon May 26 19:13:03 2025
****************************************

  Startpoint: counter_1/q_reg[0] (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: q_out[0] (output port clocked by SYS_CLK)
  Mode: mode1
  Corner: cornerSS
  Scenario: scenarioSS
  Path Group: **reg2out_default**
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                        0.00      0.00
  clock network delay (ideal)                      0.00      0.00

  counter_1/q_reg[0]/CP (SDFCNQD0HPBWP)            0.00      0.00 r
  counter_1/q_reg[0]/Q (SDFCNQD0HPBWP)             0.37      0.37 f
  voter/ctmi_131/ZN (MAOI222D1HPBWP)               0.13      0.50 r
  voter/ctmi_6/ZN (CKND0HPBWP)                     0.36      0.86 f
  q_out[0] (out)                                   0.00      0.86 f
  data arrival time                                          0.86

  clock SYS_CLK (rise edge)                       10.00     10.00
  clock network delay (ideal)                      0.00     10.00
  clock uncertainty                               -0.30      9.70
  output external delay                           -1.00      8.70
  data required time                                         8.70
  ------------------------------------------------------------------------
  data required time                                         8.70
  data arrival time                                         -0.86
  ------------------------------------------------------------------------
  slack (MET)                                                7.84


1
