
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100265                       # Number of seconds simulated
sim_ticks                                100265235987                       # Number of ticks simulated
final_tick                               627259133265                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 207811                       # Simulator instruction rate (inst/s)
host_op_rate                                   262273                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6325598                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904080                       # Number of bytes of host memory used
host_seconds                                 15850.71                       # Real time elapsed on the host
sim_insts                                  3293952505                       # Number of instructions simulated
sim_ops                                    4157207268                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2030592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1698176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       642176                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4375936                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1463808                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1463808                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        13267                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         5017                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 34187                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11436                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11436                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16596                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20252204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14043                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16936837                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19149                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      6404772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                43643601                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16596                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14043                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19149                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              49788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          14599357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               14599357                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          14599357                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16596                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20252204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14043                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16936837                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19149                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      6404772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               58242959                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240444212                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21937618                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17772032                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2011716                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8979350                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8282520                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464942                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91313                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185594539                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121909435                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21937618                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10747462                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26707327                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6158029                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4022590                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11615271                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2012395                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220425202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679578                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.051980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193717875     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2483953      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1959766      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4592003      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994943      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553074      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1187968      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741184      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13194436      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220425202                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.507018                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183530222                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6146418                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26602930                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86592                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4059034                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3782019                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42332                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149504484                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77498                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4059034                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184034712                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1582558                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3155188                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26154753                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1438951                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149369432                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        20801                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274646                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539264                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       184802                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210129597                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696983770                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696983770                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39434079                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37790                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        21248                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4725830                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14513949                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7218564                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134333                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1600628                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148300545                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37772                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139336807                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142501                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24727756                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51340154                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4704                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220425202                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632127                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160365076     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25736020     11.68%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12485586      5.66%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8333411      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7722932      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593624      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2679664      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379562      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129327      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220425202                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400845     59.16%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137559     20.30%     79.47% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       139132     20.53%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117025556     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2112960      1.52%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021072      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7160685      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139336807                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677536                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004863                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499918851                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173066548                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135764308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140014343                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       350665                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3280012                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1012                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          475                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       192838                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4059034                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1034429                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96127                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148338317                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         9988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14513949                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7218564                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        21238                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81635                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          475                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1098060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136902                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2234962                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136796312                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12571811                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2540493                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19731183                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19394707                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7159372                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568932                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135765150                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135764308                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80401106                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221911338                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564640                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362312                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25530265                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2015251                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216366168                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567600                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372078                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164789556     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24272652     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603649      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6019672      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359211      2.01%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712845      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1322243      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954830      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331510      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216366168                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331510                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362374306                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300738418                       # The number of ROB writes
system.switch_cpus0.timesIdled                3005753                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20019010                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.404442                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.404442                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415897                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415897                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616190264                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189076381                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138084484                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240444212                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20792054                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16937326                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1855052                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8136474                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7875005                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2168538                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        83978                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    187516059                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116923638                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20792054                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10043543                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24706491                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5524882                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7658526                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11469158                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1852433                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    223523580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.632754                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.003240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       198817089     88.95%     88.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2646498      1.18%     90.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2073637      0.93%     91.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2228552      1.00%     92.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1899047      0.85%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1057698      0.47%     93.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          725699      0.32%     93.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1885752      0.84%     94.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12189608      5.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    223523580                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.086474                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.486282                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       185324841                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9887753                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24561603                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       113209                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3636166                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3542731                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6339                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     141161663                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50164                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3636166                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       185575624                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        6752972                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2047056                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         24430348                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1081407                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     140953115                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          320                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        419419                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       537461                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         3844                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197248761                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    656870749                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    656870749                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163689898                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33558860                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        31716                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16085                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3482831                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13553527                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7609606                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       281852                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1675190                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         140449039                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31714                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        133289295                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        77320                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19525143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40399826                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    223523580                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.596310                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.301755                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    167316014     74.85%     74.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23681537     10.59%     85.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11957872      5.35%     90.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7760168      3.47%     94.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6394038      2.86%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2510162      1.12%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3094010      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       757744      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        52035      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    223523580                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         935860     75.29%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     75.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        142842     11.49%     86.78% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       164331     13.22%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    110543846     82.94%     82.94% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1950058      1.46%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15630      0.01%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.41% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13208604      9.91%     94.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7571157      5.68%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     133289295                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.554346                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1243033                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009326                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    491422523                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160006572                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    129587210                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     134532328                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       141853                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      1759936                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          678                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       128088                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          530                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3636166                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        6045529                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       293861                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    140480753                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13553527                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7609606                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16084                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        230909                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        11961                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          678                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1103738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1036823                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2140561                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    130777716                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13084072                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2511579                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20654967                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18669643                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7570895                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.543900                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             129590312                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            129587210                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76964576                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        207491693                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.538949                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370928                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97154578                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    118986532                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     21503204                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31260                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1875502                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    219887413                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.541125                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.394725                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    171525045     78.01%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22664891     10.31%     88.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10511821      4.78%     93.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4686419      2.13%     95.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3553222      1.62%     96.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1498808      0.68%     97.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1489593      0.68%     98.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1066656      0.49%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2890958      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    219887413                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97154578                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     118986532                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19275109                       # Number of memory references committed
system.switch_cpus1.commit.loads             11793591                       # Number of loads committed
system.switch_cpus1.commit.membars              15630                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17074411                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        107077243                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2352969                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2890958                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           357486191                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          284615717                       # The number of ROB writes
system.switch_cpus1.timesIdled                2761524                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               16920632                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97154578                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            118986532                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97154578                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.474862                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.474862                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.404063                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.404063                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       591157966                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      178588334                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134004009                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31260                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               240444212                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21536852                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17675837                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2007063                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8802989                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8458624                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2142894                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        94186                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    192790576                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             118235629                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21536852                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10601518                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25484608                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5588442                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5545465                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11660075                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1998115                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    227384625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.637522                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.000018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       201900017     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1916176      0.84%     89.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3442382      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2028094      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1663879      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1458511      0.64%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          819072      0.36%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2036936      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12119558      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    227384625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089571                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.491738                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       191181411                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7166694                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25410159                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        62593                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3563762                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3537308                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     144901144                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3563762                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       191482824                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         664775                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5614671                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25154775                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       903813                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     144848462                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         96371                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       521183                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    204097840                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    672263636                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    672263636                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173173244                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30924587                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34457                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17252                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2597198                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13413641                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7252833                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70532                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1652192                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         143729529                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34458                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        136953676                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        60547                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     17171852                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35597704                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    227384625                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602300                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.289407                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    170356065     74.92%     74.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22689338      9.98%     84.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11877255      5.22%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8384113      3.69%     93.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8365381      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2983601      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2292937      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       267142      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       168793      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    227384625                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          50031     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        162266     44.46%     58.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       152682     41.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    115549355     84.37%     84.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1881049      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17205      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12271728      8.96%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7234339      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     136953676                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.569586                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             364979                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002665                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    501717502                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    160936079                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    134628110                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     137318655                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       277846                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2160732                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        96749                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3563762                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         464708                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        54586                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    143763987                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        83335                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13413641                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7252833                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17252                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1153066                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1051462                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2204528                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    135405816                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12182058                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1547859                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19416393                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19181012                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7234335                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563149                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             134628170                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            134628110                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         78782296                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        214545869                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.559914                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367205                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100688152                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124112797                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19651415                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34412                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2024101                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    223820863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.406132                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    173153360     77.36%     77.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24711978     11.04%     88.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9479805      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4996210      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4235638      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2017190      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       949581      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1490217      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2786884      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    223820863                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100688152                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124112797                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18408990                       # Number of memory references committed
system.switch_cpus2.commit.loads             11252906                       # Number of loads committed
system.switch_cpus2.commit.membars              17206                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18007347                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        111733679                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2567078                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2786884                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           364798191                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          291092192                       # The number of ROB writes
system.switch_cpus2.timesIdled                2839491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               13059587                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100688152                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124112797                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100688152                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.388009                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.388009                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.418759                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.418759                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       608867165                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      188066274                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      134238296                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34412                       # number of misc regfile writes
system.l2.replacements                          34188                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1816241                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66956                       # Sample count of references to valid blocks.
system.l2.avg_refs                          27.125889                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           587.765198                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.929331                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5332.708439                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.025946                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5765.433182                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.436773                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   2140.891756                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           6166.347858                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8891.169261                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           3855.292256                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.017937                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000303                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.162741                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000275                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.175947                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000288                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.065335                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.188182                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.271337                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.117654                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        57422                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        79248                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28096                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  164766                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            50227                       # number of Writeback hits
system.l2.Writeback_hits::total                 50227                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        57422                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        79248                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28096                       # number of demand (read+write) hits
system.l2.demand_hits::total                   164766                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        57422                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        79248                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28096                       # number of overall hits
system.l2.overall_hits::total                  164766                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15864                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           11                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        13267                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         5017                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 34187                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15864                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           11                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        13267                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         5017                       # number of demand (read+write) misses
system.l2.demand_misses::total                  34187                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15864                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           11                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        13267                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         5017                       # number of overall misses
system.l2.overall_misses::total                 34187                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1920978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2599804106                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1639063                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2184664975                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2278228                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    841674264                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      5631981614                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1920978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2599804106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1639063                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2184664975                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2278228                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    841674264                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5631981614                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1920978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2599804106                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1639063                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2184664975                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2278228                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    841674264                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5631981614                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73286                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           11                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        92515                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        33113                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              198953                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        50227                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             50227                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73286                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           11                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        92515                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        33113                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               198953                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73286                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           11                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        92515                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        33113                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              198953                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.216467                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.143404                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.151511                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.171835                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.216467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.143404                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.151511                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.171835                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.216467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.143404                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.151511                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.171835                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163880.742940                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 149005.727273                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164669.101907                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151881.866667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167764.453658                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164740.445608                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163880.742940                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 149005.727273                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164669.101907                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151881.866667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167764.453658                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164740.445608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163880.742940                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 149005.727273                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164669.101907                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151881.866667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167764.453658                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164740.445608                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                11436                       # number of writebacks
system.l2.writebacks::total                     11436                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15864                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        13267                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         5017                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            34187                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        13267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         5017                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             34187                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        13267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         5017                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            34187                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1163149                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1675463194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       997291                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1412235246                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1403531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    549462868                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   3640725279                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1163149                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1675463194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       997291                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1412235246                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1403531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    549462868                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3640725279                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1163149                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1675463194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       997291                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1412235246                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1403531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    549462868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3640725279                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.216467                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.143404                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151511                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.171835                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.216467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.143404                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.151511                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.171835                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.216467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.143404                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.151511                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.171835                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        89473                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105614.170071                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90662.818182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106447.218361                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93568.733333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109520.204903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106494.435867                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        89473                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105614.170071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90662.818182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106447.218361                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93568.733333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109520.204903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106494.435867                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        89473                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105614.170071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90662.818182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106447.218361                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93568.733333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109520.204903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106494.435867                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996637                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011622880                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060331.731161                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996637                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11615256                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11615256                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11615256                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11615256                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11615256                       # number of overall hits
system.cpu0.icache.overall_hits::total       11615256                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2420342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2420342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11615271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11615271                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11615271                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11615271                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11615271                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11615271                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73286                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179479672                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73542                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2440.505725                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.006934                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.993066                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902371                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097629                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9414108                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9414108                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20971                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20971                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16406766                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16406766                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16406766                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16406766                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       180102                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       180102                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       180102                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        180102                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       180102                       # number of overall misses
system.cpu0.dcache.overall_misses::total       180102                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18532872072                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18532872072                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18532872072                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18532872072                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18532872072                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18532872072                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9594210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9594210                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20971                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16586868                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16586868                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16586868                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16586868                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018772                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018772                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010858                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010858                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010858                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010858                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 102902.089216                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102902.089216                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 102902.089216                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102902.089216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 102902.089216                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102902.089216                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        20649                       # number of writebacks
system.cpu0.dcache.writebacks::total            20649                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106816                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106816                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106816                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106816                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106816                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73286                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73286                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73286                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73286                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73286                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6520807582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6520807582                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6520807582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6520807582                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6520807582                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6520807582                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007639                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004418                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004418                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88977.534345                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88977.534345                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88977.534345                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88977.534345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88977.534345                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88977.534345                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               547.646140                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006299742                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1836313.397810                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    10.646140                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          537                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.017061                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.860577                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.877638                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11469145                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11469145                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11469145                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11469145                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11469145                       # number of overall hits
system.cpu1.icache.overall_hits::total       11469145                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2087310                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2087310                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2087310                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2087310                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2087310                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2087310                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11469158                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11469158                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11469158                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11469158                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11469158                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11469158                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 160562.307692                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 160562.307692                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 160562.307692                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 160562.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 160562.307692                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 160562.307692                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           11                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           11                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1730363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1730363                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1730363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1730363                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1730363                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1730363                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 157305.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 157305.727273                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 157305.727273                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 157305.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 157305.727273                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 157305.727273                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 92515                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               189612859                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 92771                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2043.880728                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.624227                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.375773                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.916501                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.083499                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10077794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10077794                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7450130                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7450130                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15926                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15926                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15630                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15630                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17527924                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17527924                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17527924                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17527924                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       384155                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       384155                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           43                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           43                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       384198                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        384198                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       384198                       # number of overall misses
system.cpu1.dcache.overall_misses::total       384198                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34962088099                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34962088099                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      3384116                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      3384116                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34965472215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34965472215                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34965472215                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34965472215                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10461949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10461949                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7450173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7450173                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15630                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17912122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17912122                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17912122                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17912122                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036719                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036719                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000006                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021449                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021449                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021449                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021449                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91010.368468                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91010.368468                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 78700.372093                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 78700.372093                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91008.990716                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91008.990716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91008.990716                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91008.990716                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20312                       # number of writebacks
system.cpu1.dcache.writebacks::total            20312                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       291640                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       291640                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           43                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           43                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       291683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       291683                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       291683                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       291683                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        92515                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        92515                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        92515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        92515                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        92515                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        92515                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7650724445                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7650724445                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7650724445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7650724445                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7650724445                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7650724445                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008843                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008843                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005165                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005165                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005165                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005165                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 82697.124196                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 82697.124196                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 82697.124196                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82697.124196                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 82697.124196                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82697.124196                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.996890                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1012954533                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2197298.336226                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.996890                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024033                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11660058                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11660058                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11660058                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11660058                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11660058                       # number of overall hits
system.cpu2.icache.overall_hits::total       11660058                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2796258                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2796258                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2796258                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2796258                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2796258                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2796258                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11660075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11660075                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11660075                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11660075                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11660075                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11660075                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164485.764706                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164485.764706                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164485.764706                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164485.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164485.764706                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164485.764706                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2404083                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2404083                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2404083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2404083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2404083                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2404083                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 160272.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 160272.200000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 160272.200000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 160272.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 160272.200000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 160272.200000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33113                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162679785                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33369                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4875.177110                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.218961                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.781039                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903199                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096801                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9079778                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9079778                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7121673                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7121673                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17239                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17239                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17206                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17206                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16201451                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16201451                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16201451                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16201451                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85076                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85076                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85076                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85076                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85076                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85076                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7780726961                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7780726961                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7780726961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7780726961                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7780726961                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7780726961                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9164854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9164854                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7121673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7121673                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17239                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17206                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16286527                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16286527                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16286527                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16286527                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009283                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009283                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005224                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005224                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005224                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005224                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 91456.191652                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 91456.191652                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 91456.191652                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 91456.191652                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 91456.191652                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 91456.191652                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9266                       # number of writebacks
system.cpu2.dcache.writebacks::total             9266                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51963                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51963                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51963                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51963                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51963                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51963                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33113                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33113                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33113                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33113                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33113                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33113                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2727487104                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2727487104                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2727487104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2727487104                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2727487104                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2727487104                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 82369.072690                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 82369.072690                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 82369.072690                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 82369.072690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 82369.072690                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 82369.072690                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
