/**
 *
 * @file GPIO_RegisterDefines_DR12R.h
 * @copyright
 * @verbatim InDeviceMex 2021 @endverbatim
 *
 * @par Responsibility
 * @verbatim InDeviceMex Developers @endverbatim
 *
 * @version
 * @verbatim 1.0 @endverbatim
 *
 * @date
 * @verbatim 9 jul. 2021 @endverbatim
 *
 * @author
 * @verbatim InDeviceMex @endverbatim
 *
 * @par Change History
 * @verbatim
 * Date           Author     Version     Description
 * 9 jul. 2021     InDeviceMex    1.0         initial Version@endverbatim
 */

#ifndef XDRIVER_MCU_GPIO_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_DRR_XHEADER_GPIO_REGISTERDEFINES_DR12R_H_
#define XDRIVER_MCU_GPIO_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_DRR_XHEADER_GPIO_REGISTERDEFINES_DR12R_H_

#include <xUtils/Standard/Standard.h>

/******************************************************************************************
 ************************************ 26 DR12R *********************************************
 ******************************************************************************************/
/*----------*/
#define GPIO_DR12R_R_DRV12_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_DR12R_R_DRV12_BIT    (0UL)
#define GPIO_DR12R_R_DRV12_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV12_ENA    ((uint32_t) 0x000000FFUL)

#define GPIO_DR12R_DRV12_MASK    ((uint32_t) 0x000000FFUL)
#define GPIO_DR12R_DRV12_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV12_ENA    ((uint32_t) 0x000000FFUL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV120_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_R_DRV120_BIT    (0UL)
#define GPIO_DR12R_R_DRV120_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV120_ENA    ((uint32_t) 0x00000001UL)

#define GPIO_DR12R_DRV120_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV120_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV120_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV121_MASK    ((uint32_t) 0x00000002UL)
#define GPIO_DR12R_R_DRV121_BIT    (1UL)
#define GPIO_DR12R_R_DRV121_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV121_ENA    ((uint32_t) 0x00000002UL)

#define GPIO_DR12R_DRV121_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV121_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV121_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV122_MASK    ((uint32_t) 0x00000004UL)
#define GPIO_DR12R_R_DRV122_BIT    (2UL)
#define GPIO_DR12R_R_DRV122_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV122_ENA    ((uint32_t) 0x00000004UL)

#define GPIO_DR12R_DRV122_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV122_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV122_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV123_MASK    ((uint32_t) 0x00000008UL)
#define GPIO_DR12R_R_DRV123_BIT    (3UL)
#define GPIO_DR12R_R_DRV123_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV123_ENA    ((uint32_t) 0x00000008UL)

#define GPIO_DR12R_DRV123_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV123_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV123_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV124_MASK    ((uint32_t) 0x00000010UL)
#define GPIO_DR12R_R_DRV124_BIT    (4UL)
#define GPIO_DR12R_R_DRV124_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV124_ENA    ((uint32_t) 0x00000010UL)

#define GPIO_DR12R_DRV124_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV124_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV124_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV125_MASK    ((uint32_t) 0x00000020UL)
#define GPIO_DR12R_R_DRV125_BIT    (5UL)
#define GPIO_DR12R_R_DRV125_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV125_ENA    ((uint32_t) 0x00000020UL)

#define GPIO_DR12R_DRV125_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV125_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV125_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV126_MASK    ((uint32_t) 0x00000040UL)
#define GPIO_DR12R_R_DRV126_BIT    (6UL)
#define GPIO_DR12R_R_DRV126_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV126_ENA    ((uint32_t) 0x00000040UL)

#define GPIO_DR12R_DRV126_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV126_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV126_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

/*----------*/
#define GPIO_DR12R_R_DRV127_MASK    ((uint32_t) 0x00000080UL)
#define GPIO_DR12R_R_DRV127_BIT    (7UL)
#define GPIO_DR12R_R_DRV127_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_R_DRV127_ENA    ((uint32_t) 0x00000080UL)

#define GPIO_DR12R_DRV127_MASK    ((uint32_t) 0x00000001UL)
#define GPIO_DR12R_DRV127_DIS    ((uint32_t) 0x00000000UL)
#define GPIO_DR12R_DRV127_ENA    ((uint32_t) 0x00000001UL)
/*----------*/

#endif /* XDRIVER_MCU_GPIO_PERIPHERAL_REGISTER_REGISTERDEFINES_REGISTERDEFINES_DRR_XHEADER_GPIO_REGISTERDEFINES_DR12R_H_ */
