Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Mar 28 15:43:50 2024
| Host         : EQI06930 running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_utilization -hierarchical -file reports_cva6_fpga_impl/cva6_fpga.utilization.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020clg400-1
| Design State : Routed
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
|                                   Instance                                  |                                                Module                                                | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs  | RAMB36 | RAMB18 | DSP Blocks |
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
| cva6_zybo_z7_20                                                             |                                                                                                (top) |      26051 |      25084 |     832 |  135 | 18485 |     66 |      1 |          4 |
|   (cva6_zybo_z7_20)                                                         |                                                                                                (top) |        507 |         27 |     480 |    0 |     3 |      0 |      0 |          0 |
|   i_ariane                                                                  |                                                                                               ariane |      14534 |      14262 |     272 |    0 |  8974 |     16 |      1 |          4 |
|     gen_example_coprocessor.i_cvxif_coprocessor                             |                                                                            cvxif_example_coprocessor |       4775 |       4719 |      56 |    0 |  4291 |      0 |      0 |          0 |
|       (gen_example_coprocessor.i_cvxif_coprocessor)                         |                                                                            cvxif_example_coprocessor |       4310 |       4310 |       0 |    0 |  4281 |      0 |      0 |          0 |
|       fifo_commit_i                                                         |                                                                              fifo_v3__parameterized6 |        465 |        409 |      56 |    0 |    10 |      0 |      0 |          0 |
|         (fifo_commit_i)                                                     |                                                                              fifo_v3__parameterized6 |          6 |          6 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_fpga_queue.fifo_ram                                             |                                                                           AsyncDpRam__parameterized6 |        459 |        403 |      56 |    0 |     0 |      0 |      0 |          0 |
|     i_cva6                                                                  |                                                                                                 cva6 |       9771 |       9555 |     216 |    0 |  4683 |     16 |      1 |          4 |
|       (i_cva6)                                                              |                                                                                                 cva6 |         60 |          0 |      60 |    0 |     0 |      0 |      0 |          0 |
|       csr_regfile_i                                                         |                                                                                          csr_regfile |        253 |        253 |       0 |    0 |   706 |      0 |      0 |          0 |
|       ex_stage_i                                                            |                                                                                             ex_stage |       2600 |       2600 |       0 |    0 |  1815 |      4 |      0 |          4 |
|         (ex_stage_i)                                                        |                                                                                             ex_stage |          0 |          0 |       0 |    0 |    34 |      0 |      0 |          0 |
|         csr_buffer_i                                                        |                                                                                           csr_buffer |        618 |        618 |       0 |    0 |    13 |      0 |      0 |          0 |
|         gen_cvxif.cvxif_fu_i                                                |                                                                                             cvxif_fu |          0 |          0 |       0 |    0 |    35 |      0 |      0 |          0 |
|         i_mult                                                              |                                                                                                 mult |        281 |        281 |       0 |    0 |   155 |      0 |      0 |          4 |
|           i_div                                                             |                                                                                               serdiv |        199 |        199 |       0 |    0 |   111 |      0 |      0 |          0 |
|           i_multiplier                                                      |                                                                                           multiplier |         82 |         82 |       0 |    0 |    44 |      0 |      0 |          4 |
|         lsu_i                                                               |                                                                                      load_store_unit |       1701 |       1701 |       0 |    0 |  1578 |      4 |      0 |          0 |
|           gen_mmu_sv32.i_cva6_mmu                                           |                                                                                        cva6_mmu_sv32 |        849 |        849 |       0 |    0 |   589 |      4 |      0 |          0 |
|             (gen_mmu_sv32.i_cva6_mmu)                                       |                                                                                        cva6_mmu_sv32 |         25 |         25 |       0 |    0 |    96 |      0 |      0 |          0 |
|             i_dtlb                                                          |                                                                                        cva6_tlb_sv32 |         93 |         93 |       0 |    0 |    99 |      0 |      0 |          0 |
|             i_itlb                                                          |                                                                                    cva6_tlb_sv32_335 |         99 |         99 |       0 |    0 |    95 |      0 |      0 |          0 |
|             i_ptw                                                           |                                                                                        cva6_ptw_sv32 |        386 |        386 |       0 |    0 |   105 |      0 |      0 |          0 |
|             i_shared_tlb                                                    |                                                                                 cva6_shared_tlb_sv32 |        246 |        246 |       0 |    0 |   194 |      4 |      0 |          0 |
|               (i_shared_tlb)                                                |                                                                                 cva6_shared_tlb_sv32 |         37 |         37 |       0 |    0 |   186 |      0 |      0 |          0 |
|               gen_sram[0].pte_sram                                          |                                                                                 sram__parameterized3 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                  tc_sram_wrapper__parameterized0_343 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                  SyncSpRamBeNx64__parameterized0_344 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_sram[0].tag_sram                                          |                                                                                 sram__parameterized2 |         30 |         30 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                  tc_sram_wrapper__parameterized0_341 |         30 |         30 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                  SyncSpRamBeNx64__parameterized0_342 |         30 |         30 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_sram[1].pte_sram                                          |                                                                             sram__parameterized3_336 |         26 |         26 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                  tc_sram_wrapper__parameterized0_339 |         26 |         26 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                  SyncSpRamBeNx64__parameterized0_340 |         26 |         26 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_sram[1].tag_sram                                          |                                                                             sram__parameterized2_337 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 gen_cut[0].i_tc_sram_wrapper                                |                                                                      tc_sram_wrapper__parameterized0 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|                   i_ram                                                     |                                                                      SyncSpRamBeNx64__parameterized0 |         39 |         39 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_lfsr                                                        |                                                                                             lfsr_338 |        114 |        114 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_load_unit                                                       |                                                                                            load_unit |         69 |         69 |       0 |    0 |    63 |      0 |      0 |          0 |
|           i_pipe_reg_load                                                   |                                                                                            shift_reg |        205 |        205 |       0 |    0 |    72 |      0 |      0 |          0 |
|           i_store_unit                                                      |                                                                                           store_unit |        316 |        316 |       0 |    0 |   686 |      0 |      0 |          0 |
|             (i_store_unit)                                                  |                                                                                           store_unit |          4 |          4 |       0 |    0 |    46 |      0 |      0 |          0 |
|             i_amo_buffer                                                    |                                                                                           amo_buffer |         49 |         49 |       0 |    0 |    74 |      0 |      0 |          0 |
|               i_amo_fifo                                                    |                                                                             fifo_v3__parameterized13 |         49 |         49 |       0 |    0 |    74 |      0 |      0 |          0 |
|                 (i_amo_fifo)                                                |                                                                             fifo_v3__parameterized13 |          9 |          9 |       0 |    0 |     2 |      0 |      0 |          0 |
|                 gen_fpga_queue.fifo_ram                                     |                                                                          AsyncDpRam__parameterized13 |         40 |         40 |       0 |    0 |    72 |      0 |      0 |          0 |
|             store_buffer_i                                                  |                                                                                         store_buffer |        263 |        263 |       0 |    0 |   566 |      0 |      0 |          0 |
|           lsu_bypass_i                                                      |                                                                                           lsu_bypass |        262 |        262 |       0 |    0 |   168 |      0 |      0 |          0 |
|       gen_cache_wt.i_cache_subsystem                                        |                                                                                   wt_cache_subsystem |       2384 |       2294 |      90 |    0 |   857 |     12 |      0 |          0 |
|         (gen_cache_wt.i_cache_subsystem)                                    |                                                                                   wt_cache_subsystem |        271 |        269 |       2 |    0 |     0 |      0 |      0 |          0 |
|         i_adapter                                                           |                                                                                       wt_axi_adapter |        734 |        646 |      88 |    0 |   315 |      0 |      0 |          0 |
|           (i_adapter)                                                       |                                                                                       wt_axi_adapter |        145 |        145 |       0 |    0 |   277 |      0 |      0 |          0 |
|           i_axi_shim                                                        |                                                                                             axi_shim |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_b_fifo                                                          |                                                                             fifo_v3__parameterized10 |         31 |         27 |       4 |    0 |     7 |      0 |      0 |          0 |
|             (i_b_fifo)                                                      |                                                                             fifo_v3__parameterized10 |          9 |          9 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                          AsyncDpRam__parameterized10 |         22 |         18 |       4 |    0 |     0 |      0 |      0 |          0 |
|           i_dcache_data_fifo                                                |                                                                              fifo_v3__parameterized9 |        497 |        441 |      56 |    0 |     4 |      0 |      0 |          0 |
|             (i_dcache_data_fifo)                                            |                                                                              fifo_v3__parameterized9 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                           AsyncDpRam__parameterized9 |        495 |        439 |      56 |    0 |     0 |      0 |      0 |          0 |
|           i_icache_data_fifo                                                |                                                                              fifo_v3__parameterized8 |         24 |          0 |      24 |    0 |     4 |      0 |      0 |          0 |
|             (i_icache_data_fifo)                                            |                                                                              fifo_v3__parameterized8 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                           AsyncDpRam__parameterized8 |         24 |          0 |      24 |    0 |     0 |      0 |      0 |          0 |
|           i_rd_dcache_id                                                    |                                                                          fifo_v3__parameterized7_331 |          9 |          7 |       2 |    0 |     7 |      0 |      0 |          0 |
|             (i_rd_dcache_id)                                                |                                                                          fifo_v3__parameterized7_331 |          4 |          4 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                       AsyncDpRam__parameterized7_334 |          5 |          3 |       2 |    0 |     0 |      0 |      0 |          0 |
|           i_rd_icache_id                                                    |                                                                          fifo_v3__parameterized7_332 |          6 |          6 |       0 |    0 |     3 |      0 |      0 |          0 |
|           i_rr_arb_tree                                                     |                                                                          rr_arb_tree__parameterized7 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_wr_dcache_id                                                    |                                                                          fifo_v3__parameterized7_333 |         13 |         11 |       2 |    0 |     7 |      0 |      0 |          0 |
|             (i_wr_dcache_id)                                                |                                                                          fifo_v3__parameterized7_333 |          8 |          8 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                           AsyncDpRam__parameterized7 |          6 |          4 |       2 |    0 |     0 |      0 |      0 |          0 |
|         i_cva6_icache                                                       |                                                                                          cva6_icache |        177 |        177 |       0 |    0 |    80 |      6 |      0 |          0 |
|           (i_cva6_icache)                                                   |                                                                                          cva6_icache |         20 |         20 |       0 |    0 |    72 |      0 |      0 |          0 |
|           gen_sram[0].data_sram                                             |                                                                                 sram__parameterized0 |         34 |         34 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_327 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_330 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_328 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_329 |         34 |         34 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[0].tag_sram                                              |                                                                                             sram_315 |         43 |         43 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_325 |         43 |         43 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_326 |         43 |         43 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].data_sram                                             |                                                                             sram__parameterized0_316 |         49 |         49 |       0 |    0 |     0 |      2 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_321 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_324 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[1].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_322 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_323 |         49 |         49 |       0 |    0 |     0 |      1 |      0 |          0 |
|           gen_sram[1].tag_sram                                              |                                                                                             sram_317 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_cut[0].i_tc_sram_wrapper                                    |                                                                                  tc_sram_wrapper_319 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |          0 |
|               i_ram                                                         |                                                                                  SyncSpRamBeNx64_320 |         28 |         28 |       0 |    0 |     0 |      1 |      0 |          0 |
|           i_lfsr                                                            |                                                                                             lfsr_318 |          3 |          3 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_wt_dcache                                                         |                                                                                            wt_dcache |       1207 |       1207 |       0 |    0 |   462 |      6 |      0 |          0 |
|           gen_rd_ports[0].i_wt_dcache_ctrl                                  |                                                                                       wt_dcache_ctrl |         55 |         55 |       0 |    0 |    40 |      0 |      0 |          0 |
|           gen_rd_ports[1].i_wt_dcache_ctrl                                  |                                                                                   wt_dcache_ctrl_299 |         54 |         54 |       0 |    0 |    44 |      0 |      0 |          0 |
|           gen_rd_ports[2].i_wt_dcache_ctrl                                  |                                                                                   wt_dcache_ctrl_300 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           i_wt_dcache_mem                                                   |                                                                                        wt_dcache_mem |        151 |        151 |       0 |    0 |    15 |      6 |      0 |          0 |
|             (i_wt_dcache_mem)                                               |                                                                                        wt_dcache_mem |         11 |         11 |       0 |    0 |    13 |      0 |      0 |          0 |
|             gen_data_banks[0].i_data_sram                                   |                                                                                 sram__parameterized1 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_313 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_314 |          0 |          0 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[1].i_data_sram                                   |                                                                             sram__parameterized1_301 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_311 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_312 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[2].i_data_sram                                   |                                                                             sram__parameterized1_302 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_309 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_310 |         50 |         50 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_data_banks[3].i_data_sram                                   |                                                                             sram__parameterized1_303 |         38 |         38 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_307 |         38 |         38 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_308 |         38 |         38 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[0].i_tag_sram                                     |                                                                                                 sram |         10 |         10 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                  tc_sram_wrapper_305 |         10 |         10 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                  SyncSpRamBeNx64_306 |         10 |         10 |       0 |    0 |     0 |      1 |      0 |          0 |
|             gen_tag_srams[1].i_tag_sram                                     |                                                                                             sram_304 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|               gen_cut[0].i_tc_sram_wrapper                                  |                                                                                      tc_sram_wrapper |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|                 i_ram                                                       |                                                                                      SyncSpRamBeNx64 |          8 |          8 |       0 |    0 |     0 |      1 |      0 |          0 |
|             i_rr_arb_tree                                                   |                                                                          rr_arb_tree__parameterized6 |         26 |         26 |       0 |    0 |     2 |      0 |      0 |          0 |
|           i_wt_dcache_missunit                                              |                                                                                   wt_dcache_missunit |        239 |        239 |       0 |    0 |   118 |      0 |      0 |          0 |
|             (i_wt_dcache_missunit)                                          |                                                                                   wt_dcache_missunit |        159 |        159 |       0 |    0 |    62 |      0 |      0 |          0 |
|             i_exp_backoff                                                   |                                                                                          exp_backoff |         28 |         28 |       0 |    0 |    48 |      0 |      0 |          0 |
|             i_lfsr_inv                                                      |                                                                                                 lfsr |         53 |         53 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_wt_dcache_wbuffer                                               |                                                                                    wt_dcache_wbuffer |        701 |        701 |       0 |    0 |   238 |      0 |      0 |          0 |
|             (i_wt_dcache_wbuffer)                                           |                                                                                    wt_dcache_wbuffer |        480 |        480 |       0 |    0 |   219 |      0 |      0 |          0 |
|             i_clean_rr                                                      |                                                                          rr_arb_tree__parameterized5 |         44 |         44 |       0 |    0 |     1 |      0 |      0 |          0 |
|             i_dirty_rr                                                      |                                                                          rr_arb_tree__parameterized4 |        117 |        117 |       0 |    0 |     4 |      0 |      0 |          0 |
|             i_rtrn_id_fifo                                                  |                                                                              fifo_v3__parameterized7 |         40 |         40 |       0 |    0 |     7 |      0 |      0 |          0 |
|             i_tx_id_rr                                                      |                                                                          rr_arb_tree__parameterized3 |         21 |         21 |       0 |    0 |     7 |      0 |      0 |          0 |
|       i_frontend                                                            |                                                                                             frontend |        522 |        500 |      22 |    0 |   297 |      0 |      1 |          0 |
|         (i_frontend)                                                        |                                                                                             frontend |          0 |          0 |       0 |    0 |   136 |      0 |      0 |          0 |
|         btb_gen.i_btb                                                       |                                                                                                  btb |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|           gen_fpga_btb.gen_btb_ram[0].i_btb_ram                             |                                                                                            SyncDpRam |          0 |          0 |       0 |    0 |     0 |      0 |      1 |          0 |
|         i_instr_queue                                                       |                                                                                          instr_queue |        135 |        113 |      22 |    0 |    47 |      0 |      0 |          0 |
|           (i_instr_queue)                                                   |                                                                                          instr_queue |          3 |          3 |       0 |    0 |    33 |      0 |      0 |          0 |
|           gen_instr_fifo[0].i_fifo_instr_data                               |                                                                             fifo_v3__parameterized11 |         45 |         45 |       0 |    0 |     7 |      0 |      0 |          0 |
|           i_fifo_address                                                    |                                                                             fifo_v3__parameterized12 |         87 |         65 |      22 |    0 |     7 |      0 |      0 |          0 |
|             (i_fifo_address)                                                |                                                                             fifo_v3__parameterized12 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|             gen_fpga_queue.fifo_ram                                         |                                                                          AsyncDpRam__parameterized12 |         80 |         58 |      22 |    0 |     0 |      0 |      0 |          0 |
|         i_instr_realign                                                     |                                                                                        instr_realign |        373 |        373 |       0 |    0 |    48 |      0 |      0 |          0 |
|         ras_gen.i_ras                                                       |                                                                                                  ras |         17 |         17 |       0 |    0 |    66 |      0 |      0 |          0 |
|       id_stage_i                                                            |                                                                                             id_stage |        259 |        259 |       0 |    0 |   168 |      0 |      0 |          0 |
|       issue_stage_i                                                         |                                                                                          issue_stage |       3699 |       3655 |      44 |    0 |   840 |      0 |      0 |          0 |
|         i_issue_read_operands                                               |                                                                                  issue_read_operands |       2025 |       1981 |      44 |    0 |   221 |      0 |      0 |          0 |
|           (i_issue_read_operands)                                           |                                                                                  issue_read_operands |       1981 |       1981 |       0 |    0 |   221 |      0 |      0 |          0 |
|           gen_fpga_regfile.i_ariane_regfile_fpga                            |                                                                                  ariane_regfile_fpga |         44 |          0 |      44 |    0 |     0 |      0 |      0 |          0 |
|         i_scoreboard                                                        |                                                                                           scoreboard |       1675 |       1675 |       0 |    0 |   619 |      0 |      0 |          0 |
|   i_ariane_peripherals                                                      |                                                                                   ariane_peripherals |       2245 |       2245 |       0 |    0 |  2248 |      0 |      0 |          0 |
|     gen_timer.i_axi2apb_64_32_timer                                         |                                                                                        axi2apb_64_32 |        292 |        292 |       0 |    0 |   112 |      0 |      0 |          0 |
|       (gen_timer.i_axi2apb_64_32_timer)                                     |                                                                                        axi2apb_64_32 |         16 |         16 |       0 |    0 |    92 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                    axi_ar_buffer_274 |        165 |        165 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_295 |        165 |        165 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_296 |        165 |        165 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_297 |        165 |        165 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_298 |        165 |        165 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                    axi_aw_buffer_275 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_291 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_292 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_293 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_294 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                     axi_b_buffer_276 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized2_287 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized2_288 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized4_289 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized17_290 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                     axi_r_buffer_277 |         66 |         66 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized1_283 |         66 |         66 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized1_284 |         66 |         66 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized3_285 |         66 |         66 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized16_286 |         66 |         66 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                     axi_w_buffer_278 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized0_279 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized0_280 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_281 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized15_282 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|     gen_timer.i_timer                                                       |                                                                                            apb_timer |        271 |        271 |       0 |    0 |   256 |      0 |      0 |          0 |
|       TIMER_GEN[0].timer_i                                                  |                                                                                                timer |        126 |        126 |       0 |    0 |   128 |      0 |      0 |          0 |
|       TIMER_GEN[1].timer_i                                                  |                                                                                            timer_273 |        145 |        145 |       0 |    0 |   128 |      0 |      0 |          0 |
|     gen_uart.i_apb_uart                                                     |                                                                                             apb_uart |        771 |        771 |       0 |    0 |  1478 |      0 |      0 |          0 |
|       (gen_uart.i_apb_uart)                                                 |                                                                                             apb_uart |         20 |         20 |       0 |    0 |   102 |      0 |      0 |          0 |
|       UART_BG16                                                             |                                                                                         uart_baudgen |         15 |         15 |       0 |    0 |    17 |      0 |      0 |          0 |
|       UART_BG2                                                              |                                                                                       slib_clock_div |          3 |          3 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_BIDET                                                            |                                                                                     slib_edge_detect |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_CTS                                                           |                                                                                 slib_edge_detect_262 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DCD                                                           |                                                                                 slib_edge_detect_263 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_DSR                                                           |                                                                                 slib_edge_detect_264 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_ED_RI                                                            |                                                                                 slib_edge_detect_265 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_FEDET                                                            |                                                                                 slib_edge_detect_266 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IF_CTS                                                           |                                                                                    slib_input_filter |          5 |          5 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DCD                                                           |                                                                                slib_input_filter_267 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_DSR                                                           |                                                                                slib_input_filter_268 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IF_RI                                                            |                                                                                slib_input_filter_269 |          4 |          4 |       0 |    0 |     3 |      0 |      0 |          0 |
|       UART_IIC                                                              |                                                                                       uart_interrupt |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|       UART_IIC_THRE_ED                                                      |                                                                                 slib_edge_detect_270 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_IS_SIN                                                           |                                                                                      slib_input_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|       UART_PEDET                                                            |                                                                                 slib_edge_detect_271 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RCLK                                                             |                                                                                 slib_edge_detect_272 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       UART_RX                                                               |                                                                                        uart_receiver |         50 |         50 |       0 |    0 |    36 |      0 |      0 |          0 |
|         (UART_RX)                                                           |                                                                                        uart_receiver |         13 |         13 |       0 |    0 |    21 |      0 |      0 |          0 |
|         RX_BRC                                                              |                                                                                         slib_counter |         13 |         13 |       0 |    0 |     5 |      0 |      0 |          0 |
|         RX_IFSB                                                             |                                                                    slib_input_filter__parameterized2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|         RX_MVF                                                              |                                                                                       slib_mv_filter |         16 |         16 |       0 |    0 |     6 |      0 |      0 |          0 |
|       UART_RXFF                                                             |                                                                            slib_fifo__parameterized1 |        364 |        364 |       0 |    0 |   736 |      0 |      0 |          0 |
|       UART_TX                                                               |                                                                                     uart_transmitter |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|       UART_TXFF                                                             |                                                                                            slib_fifo |        277 |        277 |       0 |    0 |   540 |      0 |      0 |          0 |
|     i_axi2apb_64_32_plic                                                    |                                                                                    axi2apb_64_32_230 |        663 |        663 |       0 |    0 |   164 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_plic)                                                |                                                                                    axi2apb_64_32_230 |         80 |         80 |       0 |    0 |   144 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                    axi_ar_buffer_237 |         75 |         75 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_258 |         75 |         75 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_259 |         75 |         75 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_260 |         75 |         75 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_261 |         75 |         75 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                    axi_aw_buffer_238 |        388 |        388 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_254 |        388 |        388 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_255 |        388 |        388 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_256 |        388 |        388 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_257 |        388 |        388 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                     axi_b_buffer_239 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized2_250 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized2_251 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized4_252 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized17_253 |         19 |         19 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                     axi_r_buffer_240 |         80 |         80 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized1_246 |         80 |         80 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized1_247 |         80 |         80 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized3_248 |         80 |         80 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized16_249 |         80 |         80 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                     axi_w_buffer_241 |         21 |         21 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                 axi_single_slice__parameterized0_242 |         21 |         21 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                             fifo__parameterized0_243 |         21 |         21 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized2_244 |         21 |         21 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized15_245 |         21 |         21 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_axi2apb_64_32_uart                                                    |                                                                                    axi2apb_64_32_231 |        150 |        150 |       0 |    0 |    64 |      0 |      0 |          0 |
|       (i_axi2apb_64_32_uart)                                                |                                                                                    axi2apb_64_32_231 |         15 |         15 |       0 |    0 |    44 |      0 |      0 |          0 |
|       slave_ar_buffer_i                                                     |                                                                                        axi_ar_buffer |         69 |         69 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                 axi_single_slice_233 |         69 |         69 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                             fifo_234 |         69 |         69 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                          fifo_v2__parameterized1_235 |         69 |         69 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                         fifo_v3__parameterized14_236 |         69 |         69 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_aw_buffer_i                                                     |                                                                                        axi_aw_buffer |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                                     axi_single_slice |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                                 fifo |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized1 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized14 |         11 |         11 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_b_buffer_i                                                      |                                                                                         axi_b_buffer |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized2 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized2 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized4 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized17 |         12 |         12 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_r_buffer_i                                                      |                                                                                         axi_r_buffer |         27 |         27 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized1 |         27 |         27 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized1 |         27 |         27 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized3 |         27 |         27 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized16 |         27 |         27 |       0 |    0 |     4 |      0 |      0 |          0 |
|       slave_w_buffer_i                                                      |                                                                                         axi_w_buffer |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_axi_single_slice                                                  |                                                                     axi_single_slice__parameterized0 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|           i_fifo                                                            |                                                                                 fifo__parameterized0 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|             impl                                                            |                                                                              fifo_v2__parameterized2 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                             fifo_v3__parameterized15 |         16 |         16 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_plic                                                                  |                                                                                             plic_top |        103 |        103 |       0 |    0 |   174 |      0 |      0 |          0 |
|       (i_plic)                                                              |                                                                                             plic_top |         15 |         15 |       0 |    0 |   156 |      0 |      0 |          0 |
|       gen_target[0].i_target                                                |                                                                                       rv_plic_target |          5 |          5 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_target[1].i_target                                                |                                                                                   rv_plic_target_232 |         10 |         10 |       0 |    0 |     4 |      0 |      0 |          0 |
|       i_rv_plic_gateway                                                     |                                                                                      rv_plic_gateway |         73 |         73 |       0 |    0 |    10 |      0 |      0 |          0 |
|   i_axi2rom                                                                 |                                                                              axi2mem__parameterized0 |         86 |         86 |       0 |    0 |    43 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dm_master                                          |                                                                  xlnx_axi_dwidth_converter_dm_master |        384 |        345 |       0 |   39 |   396 |      0 |      0 |          0 |
|     inst                                                                    |                                 xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_top |        384 |        345 |       0 |   39 |   396 |      0 |      0 |          0 |
|       gen_upsizer.gen_full_upsizer.axi_upsizer_inst                         |                         xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_axi_upsizer |        384 |        345 |       0 |   39 |   396 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst              |                    xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_24_axi_register_slice |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|           r.r_pipe                                                          |   xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_24_axic_register_slice__parameterized2 |         36 |         36 |       0 |    0 |   132 |      0 |      0 |          0 |
|         USE_READ.gen_non_fifo_r_upsizer.read_data_inst                      |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_r_upsizer |         56 |         56 |       0 |    0 |    18 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                             |           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_a_upsizer__parameterized0 |         51 |         36 |       0 |   15 |    32 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                         |           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_a_upsizer__parameterized0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                           |         xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo__parameterized0_1 |         41 |         26 |       0 |   15 |    23 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                             |                         xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo_2 |         10 |         10 |       0 |    0 |     8 |      0 |      0 |          0 |
|         USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                    |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_w_upsizer |         32 |         32 |       0 |    0 |    90 |      0 |      0 |          0 |
|         USE_WRITE.write_addr_inst                                           |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_a_upsizer |        151 |        127 |       0 |   24 |    41 |      0 |      0 |          0 |
|           (USE_WRITE.write_addr_inst)                                       |                           xlnx_axi_dwidth_converter_dm_master_axi_dwidth_converter_v2_1_24_a_upsizer |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           GEN_CMD_QUEUE.cmd_queue                                           |           xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo__parameterized0 |        138 |        114 |       0 |   24 |    32 |      0 |      0 |          0 |
|           gen_id_queue.id_queue                                             |                           xlnx_axi_dwidth_converter_dm_master_generic_baseblocks_v2_1_0_command_fifo |         13 |         13 |       0 |    0 |     8 |      0 |      0 |          0 |
|         si_register_slice_inst                                              |    xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_24_axi_register_slice__parameterized0 |         58 |         58 |       0 |    0 |    83 |      0 |      0 |          0 |
|           ar.ar_pipe                                                        |   xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_24_axic_register_slice__parameterized3 |         12 |         12 |       0 |    0 |    37 |      0 |      0 |          0 |
|           aw.aw_pipe                                                        | xlnx_axi_dwidth_converter_dm_master_axi_register_slice_v2_1_24_axic_register_slice__parameterized3_0 |         46 |         46 |       0 |    0 |    46 |      0 |      0 |          0 |
|   i_axi_dwidth_converter_dm_slave                                           |                                                                   xlnx_axi_dwidth_converter_dm_slave |        544 |        500 |      44 |    0 |   509 |      0 |      0 |          0 |
|     inst                                                                    |                                  xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_top |        544 |        500 |      44 |    0 |   509 |      0 |      0 |          0 |
|       gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                 |                        xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_axi_downsizer |        544 |        500 |      44 |    0 |   509 |      0 |      0 |          0 |
|         USE_READ.read_addr_inst                                             |          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_a_downsizer__parameterized0 |        176 |        158 |      18 |    0 |   167 |      0 |      0 |          0 |
|           (USE_READ.read_addr_inst)                                         |          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_a_downsizer__parameterized0 |         76 |         76 |       0 |    0 |    79 |      0 |      0 |          0 |
|           cmd_queue                                                         |                   xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_axic_fifo__parameterized0 |        103 |         85 |      18 |    0 |    88 |      0 |      0 |          0 |
|             inst                                                            |                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_fifo_gen__parameterized0 |        103 |         85 |      18 |    0 |    88 |      0 |      0 |          0 |
|               (inst)                                                        |                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_fifo_gen__parameterized0 |         53 |         53 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |                      xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5_synth__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                     grf.rf                                                  |                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo__parameterized0 |         50 |         32 |      18 |    0 |    88 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_logic_7 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_fwft_13 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                             xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss_14 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                    xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr_15 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                        xlnx_axi_dwidth_converter_dm_slave_wr_logic_8 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                             xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss_11 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                    xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr_12 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                          xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0_9 |         18 |          0 |      18 |    0 |    52 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                          xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0_9 |          0 |          0 |       0 |    0 |    26 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                           xlnx_axi_dwidth_converter_dm_slave_dmem__parameterized0_10 |         18 |          0 |      18 |    0 |    26 |      0 |      0 |          0 |
|                       rstblk                                                |                                                 xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                                 xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                                 xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         USE_READ.read_data_inst                                             |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_r_downsizer |         48 |         48 |       0 |    0 |    76 |      0 |      0 |          0 |
|         USE_WRITE.USE_SPLIT.write_resp_inst                                 |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_b_downsizer |         17 |         17 |       0 |    0 |    11 |      0 |      0 |          0 |
|         USE_WRITE.write_addr_inst                                           |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_a_downsizer |        267 |        241 |      26 |    0 |   243 |      0 |      0 |          0 |
|           (USE_WRITE.write_addr_inst)                                       |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_a_downsizer |        112 |        112 |       0 |    0 |   111 |      0 |      0 |          0 |
|           USE_B_CHANNEL.cmd_b_queue                                         |                                   xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_axic_fifo |         54 |         46 |       8 |    0 |    46 |      0 |      0 |          0 |
|             inst                                                            |                                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_fifo_gen |         54 |         46 |       8 |    0 |    46 |      0 |      0 |          0 |
|               (inst)                                                        |                                    xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_fifo_gen |         14 |         14 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5 |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |                                      xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5_synth |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                                                xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                     grf.rf                                                  |                                            xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo |         40 |         32 |       8 |    0 |    46 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                        xlnx_axi_dwidth_converter_dm_slave_rd_logic_0 |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                         xlnx_axi_dwidth_converter_dm_slave_rd_fwft_4 |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                              xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss_5 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                     xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr_6 |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                        xlnx_axi_dwidth_converter_dm_slave_wr_logic_1 |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                              xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss_2 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                     xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr_3 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                                            xlnx_axi_dwidth_converter_dm_slave_memory |          8 |          0 |       8 |    0 |    10 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                                            xlnx_axi_dwidth_converter_dm_slave_memory |          0 |          0 |       0 |    0 |     5 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                                              xlnx_axi_dwidth_converter_dm_slave_dmem |          8 |          0 |       8 |    0 |     5 |      0 |      0 |          0 |
|                       rstblk                                                |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__1 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                              xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst__3 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           cmd_queue                                                         |        xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_axic_fifo__parameterized0__xdcDup__1 |        103 |         85 |      18 |    0 |    86 |      0 |      0 |          0 |
|             inst                                                            |         xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_fifo_gen__parameterized0__xdcDup__1 |        103 |         85 |      18 |    0 |    86 |      0 |      0 |          0 |
|               (inst)                                                        |         xlnx_axi_dwidth_converter_dm_slave_axi_data_fifo_v2_1_23_fifo_gen__parameterized0__xdcDup__1 |         53 |         53 |       0 |    0 |     0 |      0 |      0 |          0 |
|               fifo_gen_inst                                                 |                 xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                 inst_fifo_gen                                               |           xlnx_axi_dwidth_converter_dm_slave_fifo_generator_v13_2_5_synth__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                   gconvfifo.rf                                              |                     xlnx_axi_dwidth_converter_dm_slave_fifo_generator_top__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                     grf.rf                                                  |                 xlnx_axi_dwidth_converter_dm_slave_fifo_generator_ramfifo__parameterized0__xdcDup__1 |         50 |         32 |      18 |    0 |    86 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.rd                              |                                                          xlnx_axi_dwidth_converter_dm_slave_rd_logic |         10 |         10 |       0 |    0 |    20 |      0 |      0 |          0 |
|                         gr1.gr1_int.rfwft                                   |                                                           xlnx_axi_dwidth_converter_dm_slave_rd_fwft |          7 |          7 |       0 |    0 |     8 |      0 |      0 |          0 |
|                         grss.rsts                                           |                                                xlnx_axi_dwidth_converter_dm_slave_rd_status_flags_ss |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         rpntr                                               |                                                       xlnx_axi_dwidth_converter_dm_slave_rd_bin_cntr |          3 |          3 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.gl0.wr                              |                                                          xlnx_axi_dwidth_converter_dm_slave_wr_logic |         14 |         14 |       0 |    0 |    12 |      0 |      0 |          0 |
|                         gwss.wsts                                           |                                                xlnx_axi_dwidth_converter_dm_slave_wr_status_flags_ss |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         wpntr                                               |                                                       xlnx_axi_dwidth_converter_dm_slave_wr_bin_cntr |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|                       gntv_or_sync_fifo.mem                                 |                                            xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0 |         18 |          0 |      18 |    0 |    50 |      0 |      0 |          0 |
|                         (gntv_or_sync_fifo.mem)                             |                                            xlnx_axi_dwidth_converter_dm_slave_memory__parameterized0 |          0 |          0 |       0 |    0 |    25 |      0 |      0 |          0 |
|                         gdm.dm_gen.dm                                       |                                              xlnx_axi_dwidth_converter_dm_slave_dmem__parameterized0 |         18 |          0 |      18 |    0 |    25 |      0 |      0 |          0 |
|                       rstblk                                                |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     4 |      0 |      0 |          0 |
|                         (rstblk)                                            |                                      xlnx_axi_dwidth_converter_dm_slave_reset_blk_ramfifo__xdcDup__2 |          8 |          8 |       0 |    0 |     2 |      0 |      0 |          0 |
|                         ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst |                                              xlnx_axi_dwidth_converter_dm_slave_xpm_cdc_async_rst__4 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|         USE_WRITE.write_data_inst                                           |                          xlnx_axi_dwidth_converter_dm_slave_axi_dwidth_converter_v2_1_24_w_downsizer |         36 |         36 |       0 |    0 |    12 |      0 |      0 |          0 |
|   i_axi_riscv_atomics                                                       |                                                                               axi_riscv_atomics_wrap |       1286 |       1286 |       0 |    0 |   591 |      0 |      0 |          0 |
|     i_atomics                                                               |                                                                                    axi_riscv_atomics |       1286 |       1286 |       0 |    0 |   591 |      0 |      0 |          0 |
|       i_amos                                                                |                                                                                       axi_riscv_amos |       1035 |       1035 |       0 |    0 |   276 |      0 |      0 |          0 |
|       i_lrsc                                                                |                                                                                       axi_riscv_lrsc |        251 |        251 |       0 |    0 |   315 |      0 |      0 |          0 |
|         (i_lrsc)                                                            |                                                                                       axi_riscv_lrsc |         28 |         28 |       0 |    0 |    43 |      0 |      0 |          0 |
|         i_art                                                               |                                                                                          axi_res_tbl |        223 |        223 |       0 |    0 |   272 |      0 |      0 |          0 |
|   i_axi_xbar                                                                |                                                                                        axi_xbar_intf |       4593 |       4561 |      32 |    0 |  3939 |      0 |      0 |          0 |
|     i_xbar                                                                  |                                                                                             axi_xbar |       4593 |       4561 |      32 |    0 |  3939 |      0 |      0 |          0 |
|       (i_xbar)                                                              |                                                                                             axi_xbar |          9 |          9 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_mst_port_mux[0].i_axi_mux                                         |                                                                                              axi_mux |        322 |        322 |       0 |    0 |   512 |      0 |      0 |          0 |
|         (gen_mst_port_mux[0].i_axi_mux)                                     |                                                                                              axi_mux |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_216 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_217 |         34 |         34 |       0 |    0 |    86 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_229 |         34 |         34 |       0 |    0 |    86 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_218 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_219 |        124 |        124 |       0 |    0 |   112 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_228 |        124 |        124 |       0 |    0 |   112 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_220 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_227 |         16 |         16 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_221 |         97 |         97 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_226 |         97 |         97 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_222 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_222 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_225 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_223 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_224 |         40 |         40 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[1].i_axi_mux                                         |                                                                                            axi_mux_0 |         21 |         21 |       0 |    0 |    22 |      0 |      0 |          0 |
|         (gen_mst_port_mux[1].i_axi_mux)                                     |                                                                                            axi_mux_0 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_202 |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_203 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_215 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_204 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_205 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_214 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_206 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_213 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_207 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_212 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_208 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_208 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_211 |          1 |          1 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_209 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_210 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|       gen_mst_port_mux[2].i_axi_mux                                         |                                                                                            axi_mux_1 |         35 |         35 |       0 |    0 |    27 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_190 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_191 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_201 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_192 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_193 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_200 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_194 |         14 |         14 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_199 |         14 |         14 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_195 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_198 |          9 |          9 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_196 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_196 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_197 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|       gen_mst_port_mux[3].i_axi_mux                                         |                                                                                            axi_mux_2 |         28 |         28 |       0 |    0 |    27 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_178 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_179 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_189 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_180 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_181 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_188 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_182 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_187 |         11 |         11 |       0 |    0 |    10 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_183 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_186 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_184 |         11 |         11 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_184 |          7 |          7 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_185 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|       gen_mst_port_mux[4].i_axi_mux                                         |                                                                                            axi_mux_3 |        315 |        315 |       0 |    0 |   378 |      0 |      0 |          0 |
|         (gen_mst_port_mux[4].i_axi_mux)                                     |                                                                                            axi_mux_3 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_164 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_165 |         16 |         16 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_177 |         16 |         16 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_166 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_167 |         21 |         21 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_176 |         21 |         21 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_168 |         20 |         20 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_175 |         20 |         20 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_169 |        170 |        170 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_174 |        170 |        170 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_170 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_170 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_173 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_171 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_172 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[5].i_axi_mux                                         |                                                                                            axi_mux_4 |        115 |        115 |       0 |    0 |   218 |      0 |      0 |          0 |
|         (gen_mst_port_mux[5].i_axi_mux)                                     |                                                                                            axi_mux_4 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_150 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_151 |         17 |         17 |       0 |    0 |    24 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_163 |         17 |         17 |       0 |    0 |    24 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_152 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_153 |         22 |         22 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_162 |         22 |         22 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_154 |          6 |          6 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_161 |          6 |          6 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_155 |         17 |         17 |       0 |    0 |    54 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_160 |         17 |         17 |       0 |    0 |    54 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_156 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_156 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_159 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_157 |         39 |         39 |       0 |    0 |    76 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_158 |         39 |         39 |       0 |    0 |    76 |      0 |      0 |          0 |
|       gen_mst_port_mux[6].i_axi_mux                                         |                                                                                            axi_mux_5 |        274 |        274 |       0 |    0 |   494 |      0 |      0 |          0 |
|         (gen_mst_port_mux[6].i_axi_mux)                                     |                                                                                            axi_mux_5 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_136 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_137 |         45 |         45 |       0 |    0 |    82 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_149 |         45 |         45 |       0 |    0 |    82 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_138 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_139 |         51 |         51 |       0 |    0 |    98 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_148 |         51 |         51 |       0 |    0 |    98 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_140 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_147 |         13 |         13 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_141 |         79 |         79 |       0 |    0 |   142 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_146 |         79 |         79 |       0 |    0 |   142 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_142 |          7 |          7 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_142 |          5 |          5 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_145 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_143 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_144 |         75 |         75 |       0 |    0 |   148 |      0 |      0 |          0 |
|       gen_mst_port_mux[7].i_axi_mux                                         |                                                                                            axi_mux_6 |        136 |        136 |       0 |    0 |   376 |      0 |      0 |          0 |
|         (gen_mst_port_mux[7].i_axi_mux)                                     |                                                                                            axi_mux_6 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_122 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_123 |         19 |         19 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_135 |         19 |         19 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_124 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_125 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_134 |         23 |         23 |       0 |    0 |    40 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_126 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_133 |          6 |          6 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_127 |         38 |         38 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_132 |         38 |         38 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_128 |          8 |          8 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_128 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_131 |          2 |          2 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_129 |         38 |         38 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_130 |         38 |         38 |       0 |    0 |   138 |      0 |      0 |          0 |
|       gen_mst_port_mux[8].i_axi_mux                                         |                                                                                            axi_mux_7 |        318 |        318 |       0 |    0 |   240 |      0 |      0 |          0 |
|         (gen_mst_port_mux[8].i_axi_mux)                                     |                                                                                            axi_mux_7 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                      rr_arb_tree__parameterized2_108 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                   spill_register__parameterized6_109 |         28 |         28 |       0 |    0 |    32 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized6_121 |         28 |         28 |       0 |    0 |    32 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                      rr_arb_tree__parameterized1_110 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                   spill_register__parameterized4_111 |         21 |         21 |       0 |    0 |    46 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized4_120 |         21 |         21 |       0 |    0 |    46 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                   spill_register__parameterized5_112 |         82 |         82 |       0 |    0 |     8 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized5_119 |         82 |         82 |       0 |    0 |     8 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                   spill_register__parameterized7_113 |        168 |        168 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized7_118 |        168 |        168 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                          fifo_v3__parameterized4_114 |          9 |          9 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                          fifo_v3__parameterized4_114 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                       AsyncDpRam__parameterized4_117 |          5 |          5 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_115 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_116 |          6 |          6 |       0 |    0 |     4 |      0 |      0 |          0 |
|       gen_mst_port_mux[9].i_axi_mux                                         |                                                                                            axi_mux_8 |        143 |        143 |       0 |    0 |   408 |      0 |      0 |          0 |
|         (gen_mst_port_mux[9].i_axi_mux)                                     |                                                                                            axi_mux_8 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_ar_arbiter                                                |                                                                          rr_arb_tree__parameterized2 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_ar_spill_reg                                              |                                                                       spill_register__parameterized6 |         19 |         19 |       0 |    0 |    42 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized6 |         19 |         19 |       0 |    0 |    42 |      0 |      0 |          0 |
|         gen_mux.i_aw_arbiter                                                |                                                                          rr_arb_tree__parameterized1 |          2 |          2 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_mux.i_aw_spill_reg                                              |                                                                       spill_register__parameterized4 |         19 |         19 |       0 |    0 |    58 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized4 |         19 |         19 |       0 |    0 |    58 |      0 |      0 |          0 |
|         gen_mux.i_b_spill_reg                                               |                                                                       spill_register__parameterized5 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized5 |          9 |          9 |       0 |    0 |    12 |      0 |      0 |          0 |
|         gen_mux.i_r_spill_reg                                               |                                                                       spill_register__parameterized7 |         41 |         41 |       0 |    0 |   138 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized7 |         41 |         41 |       0 |    0 |   138 |      0 |      0 |          0 |
|         gen_mux.i_w_fifo                                                    |                                                                              fifo_v3__parameterized4 |         10 |         10 |       0 |    0 |     3 |      0 |      0 |          0 |
|           (gen_mux.i_w_fifo)                                                |                                                                              fifo_v3__parameterized4 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                           AsyncDpRam__parameterized4 |          4 |          4 |       0 |    0 |     1 |      0 |      0 |          0 |
|         gen_mux.i_w_spill_reg                                               |                                                                   spill_register__parameterized0_106 |         41 |         41 |       0 |    0 |   146 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                         spill_register_flushable__parameterized0_107 |         41 |         41 |       0 |    0 |   146 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_ar_decode                                 |                                                                                          addr_decode |        267 |        267 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_aw_decode                                 |                                                                                        addr_decode_9 |        267 |        267 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_demux                                     |                                                                                            axi_demux |        678 |        678 |       0 |    0 |   568 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_demux)                                 |                                                                                            axi_demux |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                         |                                                                             axi_demux_id_counters_58 |         24 |         24 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                     |                                                                             axi_demux_id_counters_58 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                     delta_counter_90 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_91 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_92 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_93 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_94 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_95 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_96 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_97 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_98 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_99 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                    delta_counter_100 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                    delta_counter_101 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                    delta_counter_102 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                    delta_counter_103 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                    delta_counter_104 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                    delta_counter_105 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                         |                                                                             axi_demux_id_counters_59 |         12 |         12 |       0 |    0 |    48 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                     |                                                                             axi_demux_id_counters_59 |          0 |          0 |       0 |    0 |    16 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                     delta_counter_74 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_75 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_76 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_77 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_78 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_79 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_80 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_81 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_82 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_83 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_84 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_85 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                     delta_counter_86 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                     delta_counter_87 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                     delta_counter_88 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                     delta_counter_89 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                            |                                                                    spill_register__parameterized2_60 |         89 |         89 |       0 |    0 |    90 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized2_73 |         89 |         89 |       0 |    0 |    90 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                            |                                                                                    spill_register_61 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                                          spill_register_flushable_72 |        208 |        208 |       0 |    0 |   104 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                   |                                                                                       rr_arb_tree_62 |         33 |         33 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                             |                                                                    spill_register__parameterized1_63 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized1_71 |          8 |          8 |       0 |    0 |    14 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                   |                                                                       rr_arb_tree__parameterized0_64 |        127 |        127 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                             |                                                                    spill_register__parameterized3_65 |        130 |        130 |       0 |    0 |   140 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized3_70 |        130 |        130 |       0 |    0 |   140 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                  |                                                                                           fifo_v3_66 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|           (gen_demux.i_w_fifo)                                              |                                                                                           fifo_v3_66 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                                        AsyncDpRam_69 |         22 |         22 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                             |                                                                    spill_register__parameterized0_67 |         23 |         23 |       0 |    0 |    84 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                          spill_register_flushable__parameterized0_68 |         23 |         23 |       0 |    0 |    84 |      0 |      0 |          0 |
|       gen_slv_port_demux[0].i_axi_err_slv                                   |                                                                                          axi_err_slv |        105 |         89 |      16 |    0 |    48 |      0 |      0 |          0 |
|         (gen_slv_port_demux[0].i_axi_err_slv)                               |                                                                                          axi_err_slv |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                       |                                                                                   axi_atop_filter_46 |         50 |         50 |       0 |    0 |    21 |      0 |      0 |          0 |
|           (i_atop_filter)                                                   |                                                                                   axi_atop_filter_46 |         37 |         37 |       0 |    0 |    19 |      0 |      0 |          0 |
|           r_resp_cmd                                                        |                                                                                   stream_register_55 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                          |                                                                                           fifo_v2_56 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                           fifo_v3__parameterized0_57 |         13 |         13 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                            |                                                                           fifo_v3__parameterized2_47 |         10 |          6 |       4 |    0 |     4 |      0 |      0 |          0 |
|           (i_b_fifo)                                                        |                                                                           fifo_v3__parameterized2_47 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                        AsyncDpRam__parameterized2_54 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |          0 |
|         i_r_counter                                                         |                                                                                           counter_48 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                         |                                                                     delta_counter__parameterized0_53 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                            |                                                                           fifo_v3__parameterized3_49 |         15 |          7 |       8 |    0 |     7 |      0 |      0 |          0 |
|           (i_r_fifo)                                                        |                                                                           fifo_v3__parameterized3_49 |          6 |          6 |       0 |    0 |     7 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                        AsyncDpRam__parameterized3_52 |          9 |          1 |       8 |    0 |     0 |      0 |      0 |          0 |
|         i_w_fifo                                                            |                                                                           fifo_v3__parameterized1_50 |         19 |         15 |       4 |    0 |     7 |      0 |      0 |          0 |
|           (i_w_fifo)                                                        |                                                                           fifo_v3__parameterized1_50 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                        AsyncDpRam__parameterized1_51 |         13 |          9 |       4 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_ar_decode                                 |                                                                                       addr_decode_10 |        252 |        252 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_aw_decode                                 |                                                                                       addr_decode_11 |        252 |        252 |       0 |    0 |     0 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_demux                                     |                                                                                         axi_demux_12 |       1033 |       1033 |       0 |    0 |   575 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_demux)                                 |                                                                                         axi_demux_12 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_ar_id_counter.i_ar_id_counter                         |                                                                                axi_demux_id_counters |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_ar_id_counter.i_ar_id_counter)                     |                                                                                axi_demux_id_counters |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                     delta_counter_30 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_31 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_32 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_33 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_34 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_35 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_36 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_37 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_38 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_39 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_40 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_41 |          3 |          3 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                     delta_counter_42 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                     delta_counter_43 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                     delta_counter_44 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                     delta_counter_45 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.gen_aw_id_counter.i_aw_id_counter                         |                                                                             axi_demux_id_counters_14 |         17 |         17 |       0 |    0 |    36 |      0 |      0 |          0 |
|           (gen_demux.gen_aw_id_counter.i_aw_id_counter)                     |                                                                             axi_demux_id_counters_14 |          0 |          0 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_counters[0].i_in_flight_cnt                                   |                                                                                        delta_counter |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[10].i_in_flight_cnt                                  |                                                                                     delta_counter_15 |          6 |          6 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[11].i_in_flight_cnt                                  |                                                                                     delta_counter_16 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[12].i_in_flight_cnt                                  |                                                                                     delta_counter_17 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[13].i_in_flight_cnt                                  |                                                                                     delta_counter_18 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[14].i_in_flight_cnt                                  |                                                                                     delta_counter_19 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[15].i_in_flight_cnt                                  |                                                                                     delta_counter_20 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[1].i_in_flight_cnt                                   |                                                                                     delta_counter_21 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[2].i_in_flight_cnt                                   |                                                                                     delta_counter_22 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[3].i_in_flight_cnt                                   |                                                                                     delta_counter_23 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[4].i_in_flight_cnt                                   |                                                                                     delta_counter_24 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[5].i_in_flight_cnt                                   |                                                                                     delta_counter_25 |          2 |          2 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[6].i_in_flight_cnt                                   |                                                                                     delta_counter_26 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[7].i_in_flight_cnt                                   |                                                                                     delta_counter_27 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[8].i_in_flight_cnt                                   |                                                                                     delta_counter_28 |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_counters[9].i_in_flight_cnt                                   |                                                                                     delta_counter_29 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_ar_spill_reg                                            |                                                                       spill_register__parameterized2 |        220 |        220 |       0 |    0 |    81 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized2 |        220 |        220 |       0 |    0 |    81 |      0 |      0 |          0 |
|         gen_demux.i_aw_spill_reg                                            |                                                                                       spill_register |        134 |        134 |       0 |    0 |    96 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                                             spill_register_flushable |        134 |        134 |       0 |    0 |    96 |      0 |      0 |          0 |
|         gen_demux.i_b_mux                                                   |                                                                                          rr_arb_tree |         33 |         33 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_b_spill_reg                                             |                                                                       spill_register__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized1 |          4 |          4 |       0 |    0 |     2 |      0 |      0 |          0 |
|         gen_demux.i_r_mux                                                   |                                                                          rr_arb_tree__parameterized0 |        136 |        136 |       0 |    0 |    16 |      0 |      0 |          0 |
|         gen_demux.i_r_spill_reg                                             |                                                                       spill_register__parameterized3 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized3 |         39 |         39 |       0 |    0 |   132 |      0 |      0 |          0 |
|         gen_demux.i_w_fifo                                                  |                                                                                              fifo_v3 |         23 |         23 |       0 |    0 |     6 |      0 |      0 |          0 |
|           (gen_demux.i_w_fifo)                                              |                                                                                              fifo_v3 |          1 |          1 |       0 |    0 |     2 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                                           AsyncDpRam |         22 |         22 |       0 |    0 |     4 |      0 |      0 |          0 |
|         gen_demux.i_w_spill_reg                                             |                                                                       spill_register__parameterized0 |        409 |        409 |       0 |    0 |   152 |      0 |      0 |          0 |
|           spill_register_flushable_i                                        |                                                             spill_register_flushable__parameterized0 |        409 |        409 |       0 |    0 |   152 |      0 |      0 |          0 |
|       gen_slv_port_demux[1].i_axi_err_slv                                   |                                                                                       axi_err_slv_13 |         98 |         82 |      16 |    0 |    46 |      0 |      0 |          0 |
|         (gen_slv_port_demux[1].i_axi_err_slv)                               |                                                                                       axi_err_slv_13 |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|         i_atop_filter                                                       |                                                                                      axi_atop_filter |         44 |         44 |       0 |    0 |    19 |      0 |      0 |          0 |
|           (i_atop_filter)                                                   |                                                                                      axi_atop_filter |         32 |         32 |       0 |    0 |    17 |      0 |      0 |          0 |
|           r_resp_cmd                                                        |                                                                                      stream_register |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|             i_fifo                                                          |                                                                                              fifo_v2 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|               i_fifo_v3                                                     |                                                                              fifo_v3__parameterized0 |         12 |         12 |       0 |    0 |     2 |      0 |      0 |          0 |
|         i_b_fifo                                                            |                                                                              fifo_v3__parameterized2 |          9 |          5 |       4 |    0 |     4 |      0 |      0 |          0 |
|           (i_b_fifo)                                                        |                                                                              fifo_v3__parameterized2 |          4 |          4 |       0 |    0 |     4 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                           AsyncDpRam__parameterized2 |          6 |          2 |       4 |    0 |     0 |      0 |      0 |          0 |
|         i_r_counter                                                         |                                                                                              counter |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|           i_counter                                                         |                                                                        delta_counter__parameterized0 |         11 |         11 |       0 |    0 |     8 |      0 |      0 |          0 |
|         i_r_fifo                                                            |                                                                              fifo_v3__parameterized3 |         17 |          9 |       8 |    0 |     7 |      0 |      0 |          0 |
|           (i_r_fifo)                                                        |                                                                              fifo_v3__parameterized3 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                           AsyncDpRam__parameterized3 |         10 |          2 |       8 |    0 |     0 |      0 |      0 |          0 |
|         i_w_fifo                                                            |                                                                              fifo_v3__parameterized1 |         17 |         13 |       4 |    0 |     7 |      0 |      0 |          0 |
|           (i_w_fifo)                                                        |                                                                              fifo_v3__parameterized1 |          7 |          7 |       0 |    0 |     7 |      0 |      0 |          0 |
|           gen_fpga_queue.fifo_ram                                           |                                                                           AsyncDpRam__parameterized1 |         10 |          6 |       4 |    0 |     0 |      0 |      0 |          0 |
|   i_bootrom                                                                 |                                                                                           bootrom_32 |         65 |         65 |       0 |    0 |     9 |      2 |      0 |          0 |
|   i_clint                                                                   |                                                                                                clint |        182 |        182 |       0 |    0 |   153 |      0 |      0 |          0 |
|     (i_clint)                                                               |                                                                                                clint |         32 |         32 |       0 |    0 |   129 |      0 |      0 |          0 |
|     axi_lite_interface_i                                                    |                                                                                   axi_lite_interface |        150 |        150 |       0 |    0 |    21 |      0 |      0 |          0 |
|     i_sync_edge                                                             |                                                                                     clint_sync_wedge |          0 |          0 |       0 |    0 |     3 |      0 |      0 |          0 |
|       (i_sync_edge)                                                         |                                                                                     clint_sync_wedge |          0 |          0 |       0 |    0 |     1 |      0 |      0 |          0 |
|       i_sync                                                                |                                                                                           clint_sync |          0 |          0 |       0 |    0 |     2 |      0 |      0 |          0 |
|   i_dm_axi2mem                                                              |                                                                                              axi2mem |        270 |        270 |       0 |    0 |    44 |      0 |      0 |          0 |
|   i_dm_axi_master                                                           |                                                                                          axi_adapter |         65 |         65 |       0 |    0 |    40 |      0 |      0 |          0 |
|   i_dm_top                                                                  |                                                                                               dm_top |        497 |        497 |       0 |    0 |   613 |      0 |      0 |          0 |
|     i_dm_csrs                                                               |                                                                                              dm_csrs |        363 |        363 |       0 |    0 |   535 |      0 |      0 |          0 |
|       (i_dm_csrs)                                                           |                                                                                              dm_csrs |        243 |        243 |       0 |    0 |   531 |      0 |      0 |          0 |
|       i_fifo                                                                |                                                                              fifo_v2__parameterized0 |        120 |        120 |       0 |    0 |     4 |      0 |      0 |          0 |
|         i_fifo_v3                                                           |                                                                              fifo_v3__parameterized5 |        120 |        120 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_dm_mem                                                                |                                                                                               dm_mem |         94 |         94 |       0 |    0 |    75 |      0 |      0 |          0 |
|       (i_dm_mem)                                                            |                                                                                               dm_mem |          8 |          8 |       0 |    0 |    70 |      0 |      0 |          0 |
|       gen_rom_snd_scratch.i_debug_rom                                       |                                                                                            debug_rom |         86 |         86 |       0 |    0 |     5 |      0 |      0 |          0 |
|     i_dm_sba                                                                |                                                                                               dm_sba |         40 |         40 |       0 |    0 |     3 |      0 |      0 |          0 |
|   i_dmi_jtag                                                                |                                                                                             dmi_jtag |        488 |        488 |       0 |    0 |   340 |      0 |      0 |          0 |
|     (i_dmi_jtag)                                                            |                                                                                             dmi_jtag |          1 |          1 |       0 |    0 |    84 |      0 |      0 |          0 |
|     i_dmi_cdc                                                               |                                                                                              dmi_cdc |        364 |        364 |       0 |    0 |   164 |      0 |      0 |          0 |
|       i_cdc_req                                                             |                                                                                           cdc_2phase |        324 |        324 |       0 |    0 |    89 |      0 |      0 |          0 |
|         i_dst                                                               |                                                                                       cdc_2phase_dst |        318 |        318 |       0 |    0 |    45 |      0 |      0 |          0 |
|         i_src                                                               |                                                                                       cdc_2phase_src |          6 |          6 |       0 |    0 |    44 |      0 |      0 |          0 |
|       i_cdc_resp                                                            |                                                                           cdc_2phase__parameterized0 |         40 |         40 |       0 |    0 |    75 |      0 |      0 |          0 |
|         i_dst                                                               |                                                                       cdc_2phase_dst__parameterized0 |         36 |         36 |       0 |    0 |    38 |      0 |      0 |          0 |
|         i_src                                                               |                                                                       cdc_2phase_src__parameterized0 |          4 |          4 |       0 |    0 |    37 |      0 |      0 |          0 |
|     i_dmi_jtag_tap                                                          |                                                                                         dmi_jtag_tap |        123 |        123 |       0 |    0 |    92 |      0 |      0 |          0 |
|   i_rstgen_main                                                             |                                                                                               rstgen |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|     i_rstgen_bypass                                                         |                                                                                        rstgen_bypass |          1 |          1 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_blk_mem_gen                                                        |                                                                                     xlnx_blk_mem_gen |        682 |        582 |       4 |   96 |   579 |     48 |      0 |          0 |
|     U0                                                                      |                                                                  xlnx_blk_mem_gen_blk_mem_gen_v8_4_4 |        682 |        582 |       4 |   96 |   579 |     48 |      0 |          0 |
|       inst_blk_mem_gen                                                      |                                                            xlnx_blk_mem_gen_blk_mem_gen_v8_4_4_synth |        682 |        582 |       4 |   96 |   579 |     48 |      0 |          0 |
|         gnbram.gaxibmg.axi_blk_mem_gen                                      |                                                                     xlnx_blk_mem_gen_blk_mem_gen_top |        413 |        317 |       0 |   96 |   483 |     48 |      0 |          0 |
|           valid.cstr                                                        |                                                            xlnx_blk_mem_gen_blk_mem_gen_generic_cstr |        413 |        317 |       0 |   96 |   483 |     48 |      0 |          0 |
|             has_mux_b.B                                                     |                                                     xlnx_blk_mem_gen_blk_mem_gen_mux__parameterized0 |        128 |        128 |       0 |    0 |     3 |      0 |      0 |          0 |
|             ramloop[0].ram.r                                                |                                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[0].ram.r)                                            |                                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[10].ram.r                                               |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized9 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[10].ram.r)                                           |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized9 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized9 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[11].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized10 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[11].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized10 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized10 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[12].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized11 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[12].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized11 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized11 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[13].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized12 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[13].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized12 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized12 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[14].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized13 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[14].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized13 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized13 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[15].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized14 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[15].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized14 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized14 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[16].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized15 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[16].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized15 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized15 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[17].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized16 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[17].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized16 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized16 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[18].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized17 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[18].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized17 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized17 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[19].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized18 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[19].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized18 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized18 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[1].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized0 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[1].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized0 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized0 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[20].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized19 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[20].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized19 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized19 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[21].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized20 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[21].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized20 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized20 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[22].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized21 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[22].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized21 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized21 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[23].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized22 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[23].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized22 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized22 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[24].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized23 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[24].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized23 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized23 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[25].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized24 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[25].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized24 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized24 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[26].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized25 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[26].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized25 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized25 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[27].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized26 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[27].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized26 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized26 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[28].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized27 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[28].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized27 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized27 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[29].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized28 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[29].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized28 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized28 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[2].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized1 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[2].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized1 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized1 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[30].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized29 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[30].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized29 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized29 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[31].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized30 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[31].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized30 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized30 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[32].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized31 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[32].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized31 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized31 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[33].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized32 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[33].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized32 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized32 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[34].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized33 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[34].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized33 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized33 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[35].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized34 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[35].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized34 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized34 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[36].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized35 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[36].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized35 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized35 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[37].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized36 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[37].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized36 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized36 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[38].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized37 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[38].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized37 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized37 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[39].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized38 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[39].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized38 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized38 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[3].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized2 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[3].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized2 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized2 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[40].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized39 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[40].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized39 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized39 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[41].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized40 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[41].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized40 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized40 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[42].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized41 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[42].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized41 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized41 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[43].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized42 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[43].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized42 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized42 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[44].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized43 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[44].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized43 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized43 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[45].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized44 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[45].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized44 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized44 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[46].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized45 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[46].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized45 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized45 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[47].ram.r                                               |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized46 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[47].ram.r)                                           |                                             xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized46 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                           xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized46 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[4].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized3 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[4].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized3 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized3 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[5].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized4 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[5].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized4 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized4 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[6].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized5 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[6].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized5 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized5 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[7].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized6 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[7].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized6 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized6 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[8].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized7 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[8].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized7 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized7 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|             ramloop[9].ram.r                                                |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized8 |          6 |          4 |       0 |    2 |    10 |      1 |      0 |          0 |
|               (ramloop[9].ram.r)                                            |                                              xlnx_blk_mem_gen_blk_mem_gen_prim_width__parameterized8 |          4 |          2 |       0 |    2 |    10 |      0 |      0 |          0 |
|               prim_noinit.ram                                               |                                            xlnx_blk_mem_gen_blk_mem_gen_prim_wrapper__parameterized8 |          2 |          2 |       0 |    0 |     0 |      1 |      0 |          0 |
|         gnbram.gaxibmg.axi_rd_sm                                            |                                                            xlnx_blk_mem_gen_blk_mem_axi_read_wrapper |        147 |        147 |       0 |    0 |    45 |      0 |      0 |          0 |
|           (gnbram.gaxibmg.axi_rd_sm)                                        |                                                            xlnx_blk_mem_gen_blk_mem_axi_read_wrapper |          7 |          7 |       0 |    0 |    39 |      0 |      0 |          0 |
|           axi_read_fsm                                                      |                                                                xlnx_blk_mem_gen_blk_mem_axi_read_fsm |        140 |        140 |       0 |    0 |     6 |      0 |      0 |          0 |
|         gnbram.gaxibmg.axi_wr_fsm                                           |                                                           xlnx_blk_mem_gen_blk_mem_axi_write_wrapper |        122 |        118 |       4 |    0 |    51 |      0 |      0 |          0 |
|           (gnbram.gaxibmg.axi_wr_fsm)                                       |                                                           xlnx_blk_mem_gen_blk_mem_axi_write_wrapper |         28 |         24 |       4 |    0 |    47 |      0 |      0 |          0 |
|           axi_wr_fsm                                                        |                                                               xlnx_blk_mem_gen_blk_mem_axi_write_fsm |         94 |         94 |       0 |    0 |     4 |      0 |      0 |          0 |
|   i_xlnx_clk_gen                                                            |                                                                                         xlnx_clk_gen |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
|     inst                                                                    |                                                                                 xlnx_clk_gen_clk_wiz |          0 |          0 |       0 |    0 |     0 |      0 |      0 |          0 |
+-----------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+------------+---------+------+-------+--------+--------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


