Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  13 Dec 2018 21:17:41 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga003.jf.intel.com (orsmga003.jf.intel.com [10.7.209.27])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id BACE458079C
	for <like.xu@linux.intel.com>; Wed, 12 Dec 2018 20:16:38 -0800 (PST)
Received: from fmsmga104.fm.intel.com ([10.1.193.100])
  by orsmga003-1.jf.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 12 Dec 2018 20:16:38 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AaPhRmRUgwz7klhtrPd6jB8RbfJDV8LGtZVwlr6E/?=
 =?us-ascii?q?grcLSJyIuqrYbRCBt8tkgFKBZ4jH8fUM07OQ7/iwHzRYqb+681k6OKRWUBEEjc?=
 =?us-ascii?q?hE1ycBO+WiTXPBEfjxciYhF95DXlI2t1uyMExSBdqsLwaK+i764jEdAAjwOhRo?=
 =?us-ascii?q?LerpBIHSk9631+ev8JHPfglEnjWwba9xIRmssQndqtQdjJd/JKo21hbHuGZDdf?=
 =?us-ascii?q?5MxWNvK1KTnhL86dm18ZV+7SleuO8v+tBZX6nicKs2UbJXDDI9M2Ao/8LrrgXM?=
 =?us-ascii?q?TRGO5nQHTGoblAdDDhXf4xH7WpfxtTb6tvZ41SKHM8D6Uaw4VDK/5KptVRTmij?=
 =?us-ascii?q?oINyQh/W/XlMJ+gqFVrhWjqBxxzIHab5ybNOJ8c63fct4WWGRMUtpPWCxaGY6w?=
 =?us-ascii?q?c5IPAvAdMetCs4Xxu10Dpga+Cwm2A+PvzydFiHHs0q0k0uQuDBzN0g0hH90Vq3?=
 =?us-ascii?q?TUq9P1P7oVXO+o1qbI0zTDYO5N1Dfy6YjHaQshofaKXb5qbMXR004vFxvegVqO?=
 =?us-ascii?q?s4PlJSmZ1uUQvGSB9eVgSPuihmg6oA9yujii3tkghpXKi44P11zI6CZ0zJwrKd?=
 =?us-ascii?q?C2SEN3e8OoHZlIuy2EOIZ6Xt4uTmRmtSs+1rEKpZu2cDYPxZg6whPSbuKLfo6V?=
 =?us-ascii?q?6Rz5TumROy13hHd9dbK/mRmy9U+gx/X4Vsm1y1ZKsjFFnsPDtnALyhzf8M+HSu?=
 =?us-ascii?q?Fy/ku52DaP0R7c6v1cLEwqiabWKIQtzqMtmpcQq0jPACH7lUXsgKOLdEgo4u2o?=
 =?us-ascii?q?5P7mYrXiqJ+cLYh0igTmP6Q3hMO/BPk4PhETUGeF5+Szyrnj8VTiT7VNk/02lL?=
 =?us-ascii?q?XWv47BJcgcoq65AgxV3Zg55xewEjeryNAYnXgBLFJYdxOLlYnpO1fSIP/mCfez?=
 =?us-ascii?q?mUijkDBux/3dOL3hBZPNLnfFkLf8Z7p97FRcyAUrwdBF+51UEq0BIO70WkLpsN?=
 =?us-ascii?q?zYDxw5PBKuz+foFdVwzYceWWOJAq+EP6Leq16I5uQzI+aSYI8ZoiryK/8g562m?=
 =?us-ascii?q?sHkihFVIfbW1xYBFLze8H+96OAOfZnzjhMpHFn0F+Q83TejvgVvFViZPZnG0RO?=
 =?us-ascii?q?Ul6zQmTY6rE4rHFb2rm6GLiSKyH5lKYTJfB1WRVHvlaYiAHu0BcT+fOdNJlDsC?=
 =?us-ascii?q?Wr68DYg72ka1qQX4xrF7e/fS4TASrpn51dJ4tNHUwAk/6TFuScGUwm2AS2Vcmm?=
 =?us-ascii?q?IOTiUxmqdlrh9T0FCGhIRxnf1UXfNS7ehOVE9uOZfCzuBSBNH4QQXHONuTT06s?=
 =?us-ascii?q?T9y8RzA9CNsslYxdK31hEsmv20iQlxGhBKUYwuSG?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0AlAACF3BFcmBHrdtBjHQEBBQEHBQGBU?=
 =?us-ascii?q?QgBCwGBMIJijBVfizOCDZdTgXMUGBSHPiI0CQ0BAwEBAQEBAQIBEwEBAQEBCAs?=
 =?us-ascii?q?LBhsOIwyCNgUCAxgJglwDAwECJBkBAQQKKQECAwECBgEBHykIAwEoKxkFgxyCA?=
 =?us-ascii?q?QEEphaBbDOCdgEBBYJDhG4Ih32DI4EcF4F/gRGNbok/B5dICYInjyULGGCQZpk?=
 =?us-ascii?q?/gUaCDjMaCBcZgyeCGwwXggSMLS0xgQQDimOBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0AlAACF3BFcmBHrdtBjHQEBBQEHBQGBUQgBCwGBMIJijBV?=
 =?us-ascii?q?fizOCDZdTgXMUGBSHPiI0CQ0BAwEBAQEBAQIBEwEBAQEBCAsLBhsOIwyCNgUCA?=
 =?us-ascii?q?xgJglwDAwECJBkBAQQKKQECAwECBgEBHykIAwEoKxkFgxyCAQEEphaBbDOCdgE?=
 =?us-ascii?q?BBYJDhG4Ih32DI4EcF4F/gRGNbok/B5dICYInjyULGGCQZpk/gUaCDjMaCBcZg?=
 =?us-ascii?q?yeCGwwXggSMLS0xgQQDimOBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,347,1539673200"; 
   d="scan'208";a="54985785"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 12 Dec 2018 20:16:37 -0800
Received: from localhost ([::1]:50266 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gXIQO-0000EQ-Pt
	for like.xu@linux.intel.com; Wed, 12 Dec 2018 23:16:36 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:50715)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gXIC6-0003eu-LE
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 23:01:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <dgibson@ozlabs.org>) id 1gXIC3-000276-TC
	for qemu-devel@nongnu.org; Wed, 12 Dec 2018 23:01:50 -0500
Received: from ozlabs.org ([2401:3900:2:1::2]:34979)
	by eggs.gnu.org with esmtps (TLS1.0:DHE_RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <dgibson@ozlabs.org>)
	id 1gXIC2-0001vl-Nq; Wed, 12 Dec 2018 23:01:47 -0500
Received: by ozlabs.org (Postfix, from userid 1007)
	id 43Fg3J61kfz9sDr; Thu, 13 Dec 2018 15:01:32 +1100 (AEDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple;
	d=gibson.dropbear.id.au; s=201602; t=1544673692;
	bh=UATCNSwf0zRf4k4EaLrgA33ptccGmYW2IiQwrNBHcRU=;
	h=From:To:Cc:Subject:Date:In-Reply-To:References:From;
	b=J/B1VE+VmabiSeqIMp7sCXLDrbUCZ0R5xjY6BRtO8y1PWZAHyfJgY0xcXJTXryD73
	DkTkAQGfCNdqAfqEgrkd98fWs7mEhXg01g+fyhNVuoK/tbpTlVr7sozST0HZbuuhrG
	20+O13FqeeJYlXmUl63IVnKk41yww4SHMDTi/X64=
From: David Gibson <david@gibson.dropbear.id.au>
To: peter.maydell@linaro.org
Date: Thu, 13 Dec 2018 15:01:11 +1100
Message-Id: <20181213040126.6768-13-david@gibson.dropbear.id.au>
X-Mailer: git-send-email 2.19.2
In-Reply-To: <20181213040126.6768-1-david@gibson.dropbear.id.au>
References: <20181213040126.6768-1-david@gibson.dropbear.id.au>
MIME-Version: 1.0
Content-Transfer-Encoding: quoted-printable
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2401:3900:2:1::2
Subject: [Qemu-devel] [PULL 12/27] e500: simplify IRQ wiring
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: lvivier@redhat.com, gkurz@kaod.org, qemu-devel@nongnu.org,
	Greg Kurz <groug@kaod.org>, spopovyc@redhat.com,
	qemu-ppc@nongnu.org, clg@kaod.org,
	David Gibson <david@gibson.dropbear.id.au>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Greg Kurz <groug@kaod.org>

The OpenPIC have 5 outputs per connected CPU. The machine init code hence
needs a bi-dimensional array (smp_cpu lines, 5 columns) to wire up the ir=
qs
between the PIC and the CPUs.

The current code first allocates an array of smp_cpus pointers to qemu_ir=
q
type, then it allocates another array of smp_cpus * 5 qemu_irq and fills =
the
first array with pointers to each line of the second array. This is rathe=
r
convoluted.

Simplify the logic by introducing a structured type that describes all th=
e
OpenPIC outputs for a single CPU, ie, fixed size of 5 qemu_irq, and only
allocate a smp_cpu sized array of those.

This also allows to use g_new(T, n) instead of g_malloc(sizeof(T) * n)
as recommended in HACKING.

Signed-off-by: Greg Kurz <groug@kaod.org>
Signed-off-by: David Gibson <david@gibson.dropbear.id.au>
---
 hw/ppc/e500.c | 18 ++++++++----------
 1 file changed, 8 insertions(+), 10 deletions(-)

diff --git a/hw/ppc/e500.c b/hw/ppc/e500.c
index e6747fce28..b20fea0dfc 100644
--- a/hw/ppc/e500.c
+++ b/hw/ppc/e500.c
@@ -685,7 +685,7 @@ static void ppce500_cpu_reset(void *opaque)
 }
=20
 static DeviceState *ppce500_init_mpic_qemu(PPCE500MachineState *pms,
-                                           qemu_irq **irqs)
+                                           IrqLines  *irqs)
 {
     DeviceState *dev;
     SysBusDevice *s;
@@ -705,7 +705,7 @@ static DeviceState *ppce500_init_mpic_qemu(PPCE500Mac=
hineState *pms,
     k =3D 0;
     for (i =3D 0; i < smp_cpus; i++) {
         for (j =3D 0; j < OPENPIC_OUTPUT_NB; j++) {
-            sysbus_connect_irq(s, k++, irqs[i][j]);
+            sysbus_connect_irq(s, k++, irqs[i].irq[j]);
         }
     }
=20
@@ -713,7 +713,7 @@ static DeviceState *ppce500_init_mpic_qemu(PPCE500Mac=
hineState *pms,
 }
=20
 static DeviceState *ppce500_init_mpic_kvm(const PPCE500MachineClass *pmc=
,
-                                          qemu_irq **irqs, Error **errp)
+                                          IrqLines *irqs, Error **errp)
 {
     Error *err =3D NULL;
     DeviceState *dev;
@@ -742,7 +742,7 @@ static DeviceState *ppce500_init_mpic_kvm(const PPCE5=
00MachineClass *pmc,
=20
 static DeviceState *ppce500_init_mpic(PPCE500MachineState *pms,
                                       MemoryRegion *ccsr,
-                                      qemu_irq **irqs)
+                                      IrqLines *irqs)
 {
     MachineState *machine =3D MACHINE(pms);
     const PPCE500MachineClass *pmc =3D PPCE500_MACHINE_GET_CLASS(pms);
@@ -806,15 +806,14 @@ void ppce500_init(MachineState *machine)
     /* irq num for pin INTA, INTB, INTC and INTD is 1, 2, 3 and
      * 4 respectively */
     unsigned int pci_irq_nrs[PCI_NUM_PINS] =3D {1, 2, 3, 4};
-    qemu_irq **irqs;
+    IrqLines *irqs;
     DeviceState *dev, *mpicdev;
     CPUPPCState *firstenv =3D NULL;
     MemoryRegion *ccsr_addr_space;
     SysBusDevice *s;
     PPCE500CCSRState *ccsr;
=20
-    irqs =3D g_malloc0(smp_cpus * sizeof(qemu_irq *));
-    irqs[0] =3D g_malloc0(smp_cpus * sizeof(qemu_irq) * OPENPIC_OUTPUT_N=
B);
+    irqs =3D g_new0(IrqLines, smp_cpus);
     for (i =3D 0; i < smp_cpus; i++) {
         PowerPCCPU *cpu;
         CPUState *cs;
@@ -834,10 +833,9 @@ void ppce500_init(MachineState *machine)
             firstenv =3D env;
         }
=20
-        irqs[i] =3D irqs[0] + (i * OPENPIC_OUTPUT_NB);
         input =3D (qemu_irq *)env->irq_inputs;
-        irqs[i][OPENPIC_OUTPUT_INT] =3D input[PPCE500_INPUT_INT];
-        irqs[i][OPENPIC_OUTPUT_CINT] =3D input[PPCE500_INPUT_CINT];
+        irqs[i].irq[OPENPIC_OUTPUT_INT] =3D input[PPCE500_INPUT_INT];
+        irqs[i].irq[OPENPIC_OUTPUT_CINT] =3D input[PPCE500_INPUT_CINT];
         env->spr_cb[SPR_BOOKE_PIR].default_value =3D cs->cpu_index =3D i=
;
         env->mpic_iack =3D pmc->ccsrbar_base + MPC8544_MPIC_REGS_OFFSET =
+ 0xa0;
=20
--=20
2.19.2


