"mshc"	,	L_47
SDMMC_CARD_WR_THR_EN	,	V_247
ios	,	V_296
SDIO_CCCR_ABORT	,	V_70
"DW MMC controller at irq %d,%d bit host data width,%u deep fifo\n"	,	L_85
irq_flags	,	V_458
"dw-mci"	,	L_84
"card is present\n"	,	L_27
MMC_CAP_ERASE	,	V_421
clk_en_a_old	,	V_336
SDMMC_INT_RESP_ERR	,	V_355
DMA_FROM_DEVICE	,	V_136
current_speed	,	V_274
unlikely	,	F_138
dw_mci_handle_cd	,	F_159
stop	,	V_11
MINTSTS	,	V_394
dw_mci_dma_slave	,	V_216
reset_control_deassert	,	F_200
dw_mci_runtime_suspend	,	F_211
HCON	,	V_434
dst_maxburst	,	V_205
src_addr_width	,	V_203
rstc	,	V_445
SDMMC_CMD_DAT_EXP	,	V_86
mmc_card	,	V_332
mmc_regulator_get_supply	,	F_166
S_IRUSR	,	V_39
SDMMC_CMD_RESP_LONG	,	V_83
MMC_TIMING_UHS_DDR50	,	V_307
aligned_buf	,	V_381
clear_bit	,	F_111
"Bus speed (slot %d) = %dHz (slot req %dHz, actual %dHZ div = %d)\n"	,	L_31
cfg	,	V_189
i	,	V_138
irq	,	V_399
drto_div	,	V_362
dw_mci_enable_cd	,	F_193
dw_mci_edmac_init	,	F_65
p	,	V_141
"Synopsys Designware Multimedia Card Interface Driver\n"	,	L_88
"req"	,	L_10
s	,	V_2
v	,	V_3
RINTSTS	,	V_28
dw_mci_dmac_complete_dma	,	F_42
DMA_INTERFACE_DWDMA	,	V_436
"DMA initialization not found.\n"	,	L_56
dw_mci_req_fops	,	V_42
dw_mci_cleanup_slot	,	F_173
no_dma	,	V_438
mci_writel	,	F_16
dev_dbg	,	F_52
opcode	,	V_16
DW_MCI_DATA_ERROR_FLAGS	,	V_357
dst_addr	,	V_198
SDMMC_INT_CD	,	V_406
ret	,	V_183
DW_MMC_240A	,	V_243
dmaengine_prep_slave_sg	,	F_61
mmc_add_host	,	F_170
part_buf32	,	V_384
"num-slots"	,	L_63
"completed_events"	,	L_13
dw_mci_idmac_start_dma	,	F_56
__dw_mci_start_request	,	F_91
fifo_offset	,	V_196
force_clkinit	,	V_271
wm_aligned	,	V_270
dw_mci_command_complete	,	F_123
spin_unlock_irqrestore	,	F_31
dma_async_tx_descriptor	,	V_190
SDMMC_STATUS_BUSY	,	V_59
MMC_SEND_STATUS	,	V_72
private	,	V_6
bytes_xfered	,	V_20
dev_vdbg	,	F_33
idmac_desc_64addr	,	V_140
"Failed to get external DMA channel.\n"	,	L_24
root	,	V_36
pm_runtime_put_noidle	,	F_116
readl_poll_timeout_atomic	,	F_17
enb	,	V_339
sdio_id0	,	V_411
blocks	,	V_21
spin_unlock	,	F_130
spin_unlock_bh	,	F_4
max_segs	,	V_426
err_dmaunmap	,	V_459
part_buf16	,	V_380
err_own_bit	,	V_175
SDMMC_CTRL_INT_ENABLE	,	V_461
__clk_old	,	V_275
SDMMC_UHS_18V	,	V_322
CDTHRCTL	,	V_252
dw_mci_ack_sdio_irq	,	F_117
"3.3"	,	L_38
MMC_CAP_SDIO_IRQ	,	V_334
DW_MCI_FREQ_MIN	,	V_413
dw_mci_init_slot	,	F_163
dw_mci_submit_data	,	F_88
ciu_out	,	V_345
setup_timer	,	F_201
drto_ms	,	V_363
read_only	,	V_326
v18	,	V_321
to_platform_device	,	F_168
"1.8"	,	L_37
dw_mci_set_part_bytes	,	F_131
"Voltage change didn't complete\n"	,	L_33
MMC_POWER_OFF	,	V_319
regulator_disable	,	F_102
dw_mci_parse_dt	,	F_187
IDINTEN64	,	V_157
IRQ_HANDLED	,	V_407
SDMMC_CMD_START	,	V_62
SDMMC_IDMAC_INT_NI	,	V_158
mmc_ios	,	V_295
SDMMC_INT_CMD_DONE	,	V_405
cmd	,	V_10
fifo_depth	,	V_238
"card-detect-delay"	,	L_67
SDMMC_IDMAC_INT_RI	,	V_159
desc_first	,	V_167
COOKIE_UNMAPPED	,	V_124
verid	,	V_242
EVENT_XFER_COMPLETE	,	V_119
dw_mci_prepare_desc64	,	F_48
dw_mci_set_cto	,	F_26
mci_fifo_writeq	,	F_148
err	,	V_41
mci_fifo_writew	,	F_139
cnt	,	V_376
max_seg_size	,	V_428
mci_fifo_writel	,	F_144
EVENT_CMD_COMPLETE	,	V_112
SDMMC_GET_TRANS_MODE	,	F_176
use_dma	,	V_133
disable	,	V_251
dw_mci_state	,	V_366
SDMMC_INT_DRTO	,	V_358
"'clock-freq-min-max' property was deprecated.\n"	,	L_46
"Busy; trying anyway\n"	,	L_16
blksz_depth	,	V_232
dw_mci_prepare_desc32	,	F_53
SDMMC_IDMAC_INT_TI	,	V_160
"Unexpected command timeout, state %d\n"	,	L_61
dw_mci_pull_data	,	F_151
IDMAC_INT_CLR	,	V_156
dma_sync_sg_for_device	,	F_63
SDMMC_IDMAC_SWRESET	,	V_127
detect_delay_ms	,	V_398
STATUS	,	V_27
dto_timer	,	V_364
completed_events	,	V_46
IDINTEN	,	V_164
phy_regs	,	V_199
mod_timer	,	F_29
stop_cmdr	,	V_115
DMA_PREP_INTERRUPT	,	V_211
"card is polling.\n"	,	L_25
DBADDRU	,	V_162
SDMMC_STATUS_DMA_REQ	,	V_346
devm_kzalloc	,	F_188
DBADDRL	,	V_161
"IDMAC supports 64-bit address mode.\n"	,	L_48
tx_wmark_invers	,	V_236
MMC_RSP_SPI_R5	,	V_101
slot	,	V_5
"%s: fifo/dma reset bits didn't clear but ciu was reset, doing clock update\n"	,	L_43
debugfs_create_u32	,	F_12
SDMMC_INT_DCRC	,	V_359
mci_send_cmd	,	F_19
dw_mci_reset	,	F_120
STATE_SENDING_CMD	,	V_75
direction	,	V_207
MMC_SEND_TUNING_BLOCK_HS200	,	V_97
"fifo-depth"	,	L_65
set_bit	,	F_36
dw_mci_edmac_stop_dma	,	F_57
"pending_events"	,	L_12
mmc_request	,	V_7
sg_dma_len	,	F_49
"Unexpected interrupt latency\n"	,	L_59
mmc_priv	,	F_22
DW_MCI_FREQ_MAX	,	V_415
dev_id	,	V_400
"descriptor is still owned by IDMAC.\n"	,	L_20
MMC_CAP_NEEDS_POLL	,	V_227
MMC_POWER_UP	,	V_310
"biu"	,	L_72
mmc_gpio_get_ro	,	F_107
IS_ERR	,	F_99
dw_mci_pull_part_bytes	,	F_134
devm_request_irq	,	F_208
device_property_read_u32_array	,	F_165
spin_lock_init	,	F_202
DIV_ROUND_UP	,	F_27
SDMMC_CLKEN_ENABLE	,	V_279
shift	,	V_388
supply	,	V_311
CONFIG_DEBUG_FS	,	V_431
len	,	V_379
DMA_MEM_TO_DEV	,	V_208
dw_mci_request	,	F_96
fifoth_val	,	V_195
state	,	V_44
ctrl_id	,	V_409
dma_map_sg	,	F_73
defined	,	F_171
blksz	,	V_22
remain	,	V_389
cto_clks	,	V_103
MMC_RSP_PRESENT	,	V_80
dw_mci_cmd_interrupt	,	F_157
dw_mci_pre_dma_transfer	,	F_71
WRTPRT	,	V_328
GFP_KERNEL	,	V_217
MMC_POWER_ON	,	V_315
items	,	V_382
"biu clock not available\n"	,	L_73
ctrl	,	V_49
DW_MCI_SEND_STATUS	,	V_264
MSEC_PER_SEC	,	V_109
i_private	,	V_25
mmc_regulator_set_vqmmc	,	F_105
DW_MMC_CARD_NEED_INIT	,	V_287
arg	,	V_17
dw_mci_enable_sdio_irq	,	F_114
DATA_240A_OFFSET	,	V_457
"ciu"	,	L_75
dw_mci_card_busy	,	F_103
seq_file	,	V_1
dw_mci_pull_final_bytes	,	F_136
src_addr	,	V_200
regs	,	V_50
del_timer	,	F_158
CTRL	,	V_30
DESC_RING_BUF_SZ	,	V_143
dma_release_channel	,	F_70
IDSTS64	,	V_155
SDMMC_CTRL	,	V_51
ERR_PTR	,	F_189
"%s: fall back to PIO mode for current transfer\n"	,	L_30
CLKDIV	,	V_108
INIT_LIST_HEAD	,	F_203
MMC_VDD_32_33	,	V_419
dw_mci_start_command	,	F_32
"read-write"	,	L_41
sg_dma	,	V_146
"STATUS:\t0x%08x\n"	,	L_3
priv	,	V_365
data_status	,	V_284
drv_data	,	V_298
drto_clks	,	V_361
pm_runtime_get_noresume	,	F_115
unlock	,	V_368
DBADDR	,	V_165
WARN	,	F_205
clk_get_rate	,	F_198
ETIMEDOUT	,	V_352
MMC_SEND_TUNING_BLOCK	,	V_96
vmmc	,	V_312
prev_state	,	V_367
dw_mci_push_part_bytes	,	F_132
SDMMC_GET_ADDR_CONFIG	,	F_177
RESP0	,	V_347
mmc_alloc_host	,	F_164
RESP1	,	V_348
RESP2	,	V_349
dw_mci_req_open	,	F_5
RESP3	,	V_350
SDMMC_CTRL_FIFO_RESET	,	V_329
err_clk_biu	,	V_453
SDMMC_INT_TXDR	,	V_258
caps	,	V_226
kzalloc	,	F_66
"Using internal DMA controller.\n"	,	L_51
SDMMC_INT_EBE	,	V_360
"Regulator set error %d - %s V\n"	,	L_36
DW_MCI_CMD_ERROR_FLAGS	,	V_403
start	,	V_259
dw_mci_init_card	,	F_110
mmc_remove_host	,	F_174
"sd sg_cpu: %#lx sg_dma: %#lx sg_len: %d\n"	,	L_29
cmd11_timer	,	V_289
host_cookie	,	V_120
EILSEQ	,	V_354
dw_mci_regs_show	,	F_7
sg_miter_start	,	F_89
queue_node	,	V_292
regulator_enable	,	F_101
dw_mci_write_data_pio	,	F_156
VERID	,	V_455
SD_SWITCH_VOLTAGE	,	V_73
dw_mci_init	,	F_215
MMC_TIMING_UHS_SDR104	,	V_250
SDMMC_INT_RXDR	,	V_257
MMC_SIGNAL_VOLTAGE_330	,	V_325
cmdflags	,	V_283
del_timer_sync	,	F_127
MMC_READ_MULTIPLE_BLOCK	,	V_93
MMC_CAP2_SDIO_IRQ_NOTHREAD	,	V_425
CLKSRC	,	V_278
device_property_read_u32	,	F_192
PLDMND	,	V_185
"data error, status 0x%08x\n"	,	L_44
__dw_mci_enable_sdio_irq	,	F_112
sdio_id	,	V_341
dw_mci_idmac_reset	,	F_40
dw_mci_execute_tuning	,	F_118
IDSTS	,	V_163
TRANS_MODE_PIO	,	V_442
__func__	,	V_260
dma_unmap_sg	,	F_38
reset	,	V_48
card	,	V_333
dmaengine_terminate_async	,	F_58
MMC_RSP_CRC	,	V_84
flags	,	V_18
COOKIE_PRE_MAPPED	,	V_221
bmod	,	V_125
parse_dt	,	V_448
mmc_regulator_set_ocr	,	F_100
mmc_free_host	,	F_172
execute_tuning	,	V_342
dw_mci_prepare_command	,	F_21
clk_prepare_enable	,	F_196
part_buf_start	,	V_268
"queue request: state=%d\n"	,	L_32
debugfs_root	,	V_38
dma_set_coherent_mask	,	F_180
"remove slot\n"	,	L_87
"Using external DMA controller.\n"	,	L_54
mszs	,	V_193
gpio_cd	,	V_225
dw_mci_hw_reset	,	F_108
dw_mci_pre_req	,	F_74
width	,	V_449
SDMMC_GET_VERID	,	F_206
__exit	,	T_5
SDMMC_CTRL_DMA_ENABLE	,	V_256
BMOD	,	V_126
clken_low_pwr	,	V_335
push_data	,	V_395
dw_mci_push_data32	,	F_143
dw_mci_dto_timer	,	F_186
mmc_gpio_get_cd	,	F_77
dw_mci_ops	,	V_412
DW_MMC_280A	,	V_244
dma_async_issue_pending	,	F_64
SDMMC_INT_DATA_OVER	,	V_404
timing	,	V_245
sg_miter_stop	,	F_121
DW_MCI_RECV_STATUS	,	V_263
dw_mci_init_dma	,	F_175
done	,	V_239
ctype	,	V_282
"fifo-depth property not found, using value of FIFOTH register as default\n"	,	L_66
dw_mci_clear_pending_cmd_complete	,	F_126
sg_elems	,	V_194
clk_set_rate	,	F_197
of_alias_get_id	,	F_167
"dma-names"	,	L_52
desc_len	,	V_166
dw_mci_stop_dma	,	F_35
pull_data	,	V_385
dw_mci_read_data_pio	,	F_152
"HCON reports a reserved host data width!\n"	,	L_81
MMC_BUS_WIDTH_4	,	V_300
UHS_REG	,	V_305
SDMMC_STATUS	,	V_58
dw_mci_push_data16	,	F_137
addr	,	V_392
MMC_BUS_WIDTH_8	,	V_302
temp	,	V_128
resp	,	V_19
MMC_RSP_136	,	V_82
WARN_ON	,	F_23
"clock-freq-min-max"	,	L_45
test_and_clear_bit	,	F_81
sbc	,	V_290
STATE_IDLE	,	V_291
min_t	,	F_135
USEC_PER_MSEC	,	V_52
"card is %s\n"	,	L_39
MMC_TYPE_SD_COMBO	,	V_338
STATE_DATA_ERROR	,	V_372
MMC_GO_INACTIVE_STATE	,	V_68
inode	,	V_23
dev	,	V_53
dw_mci_ctrl_reset	,	F_15
dw_mci_edmac_ops	,	V_440
ARRAY_SIZE	,	F_83
"DATA %u / %u * %u flg %x err %d\n"	,	L_2
for_each_sg	,	F_72
"failed to enable biu clock\n"	,	L_74
max_blk_count	,	V_430
MMC_TIMING_MMC_HS400	,	V_246
EIO	,	V_356
"%s: Unable to initialize DMA Controller.\n"	,	L_55
SG_MITER_FROM_SG	,	V_266
dw_mci_push_data64	,	F_147
of_node	,	V_423
dw_mci_pull_data16	,	F_141
MMC_CMD_AC	,	V_99
dma_sync_sg_for_cpu	,	F_43
SDMMC_INT_VOLT_SWITCH	,	V_402
uhs	,	V_320
"CMD%u(0x%x) flg %x rsp %x %x %x %x err %d\n"	,	L_1
usleep_range	,	F_109
test_bit	,	F_24
dma_set_mask	,	F_178
sg_miter	,	V_267
wmb	,	F_20
EBUSY	,	V_210
SDMMC_GET_FCNT	,	F_154
"fifo-watermark-aligned"	,	L_69
ch	,	V_187
pr_info	,	F_216
dw_mci_pull_data32	,	F_145
CMDARG	,	V_61
cmd_flags	,	V_54
dst_addr_width	,	V_201
dw_mci_start_request	,	F_92
jiffies	,	V_114
data_addr_override	,	V_447
"INTMASK:\t0x%08x\n"	,	L_7
dw_mci_regs_fops	,	V_40
"data-addr"	,	L_68
SDMMC_CMD_RESP_EXP	,	V_81
DATA_OFFSET	,	V_456
"ciu clock not available\n"	,	L_76
SDMMC_CMD	,	V_63
mmc_can_gpio_cd	,	F_213
debugfs_create_x32	,	F_13
"start command: ARGR=0x%08x CMDR=0x%08x\n"	,	L_18
"failed to enable vqmmc\n"	,	L_35
"%s: could not alloc DMA memory\n"	,	L_50
int_mask	,	V_340
CDETECT	,	V_229
sgl	,	V_192
tx_wmark	,	V_235
vqmmc	,	V_317
"CTO timeout when already completed\n"	,	L_60
dw_mci_prep_stop_abort	,	F_25
DW_MMC_CARD_NO_USE_HOLD	,	V_89
reset_control_assert	,	F_199
dir_status	,	V_262
dw_mci_tasklet_func	,	F_128
MMC_PM_KEEP_POWER	,	V_463
STATE_DATA_BUSY	,	V_373
MMC_TIMING_MMC_HS200	,	V_249
dw_mci_get_ro	,	F_106
SDMMC_CARD_RD_THR_EN	,	V_248
"failed to initialize debugfs for slot\n"	,	L_14
IDMAC_DES0_DIC	,	V_176
sg_mapping_iter	,	V_387
sg_dma_address	,	F_50
INTMASK	,	V_31
STATE_WAITING_CMD11_DONE	,	V_273
SDMMC_CTRL_ALL_RESET_FLAGS	,	V_318
dw_mci_pull_data64	,	F_149
mci_fifo_readl	,	F_146
tasklet_init	,	F_207
idmac_desc	,	V_154
dw_mci_idmac_init	,	F_46
MMC_WRITE_BLOCK	,	V_94
ENOMEDIUM	,	V_294
caps2	,	V_424
SDMMC_CMD_STOP	,	V_71
EVENT_DATA_ERROR	,	V_371
mci_fifo_readq	,	F_150
signal_voltage	,	V_324
fifo_reg	,	V_197
mci_fifo_readw	,	F_142
SDMMC_INT_RCRC	,	V_353
SDMMC_CTRL_DMA_RESET	,	V_130
SDMMC_CTYPE_4BIT	,	V_301
cto_ms	,	V_105
BYTCNT	,	V_285
set_ios	,	V_308
mmc_of_parse	,	F_169
mmc_data	,	V_12
cto_timer	,	V_113
length	,	V_171
DMA_BIT_MASK	,	F_179
MMC_STOP_TRANSMISSION	,	V_66
MMC_GO_IDLE_STATE	,	V_67
ENOMEM	,	V_218
"Unable to set bus rate to %uHz\n"	,	L_78
dev_get_drvdata	,	F_212
"slot %d init failed\n"	,	L_86
mem_addr	,	V_172
dms	,	V_186
gpio_ro	,	V_327
lock	,	V_15
CMD	,	V_29
id	,	V_78
dma_request_slave_channel	,	F_67
init	,	V_441
dw_mci_init_debugfs	,	F_10
cookie	,	V_220
fifo_width	,	V_230
prepare_hs400_tuning	,	V_343
"state"	,	L_11
SDMMC_INT_SDIO	,	F_113
"CTRL:\t0x%08x\n"	,	L_6
"'num-slots' was deprecated.\n"	,	L_64
pending_events	,	V_45
mmc_dev	,	F_44
status	,	V_55
SDMMC_CMD_RESP_CRC	,	V_85
MMC_TYPE_SDIO	,	V_337
ring_size	,	V_142
dma_64bit_address	,	V_139
MMC_DATA_READ	,	V_135
list_add_tail	,	F_95
file	,	V_24
dw_mci_request_end	,	F_122
u16	,	T_1
SDMMC_GET_HDATA_WIDTH	,	F_204
DMA_DEV_TO_MEM	,	V_209
dw_mci_runtime_resume	,	F_214
dw_mci_ctrl_thld	,	F_85
complete	,	V_408
ocr_avail	,	V_418
DW_MCI_ERROR_FLAGS	,	V_460
PWREN	,	V_314
dw_mci_edmac_exit	,	F_69
u32	,	V_43
host	,	V_14
SD_IO_RW_EXTENDED	,	V_100
"dmas"	,	L_53
mmc_command	,	V_9
tasklet_schedule	,	F_45
vqmmc_enabled	,	V_316
dw_mci_regs_open	,	F_9
dw_mci_remove	,	F_210
SDMMC_SET_FIFOTH	,	F_84
pm_flags	,	V_462
SDMMC_CLKEN_LOW_PWR	,	V_77
"reset"	,	L_62
spin_lock_irqsave	,	F_28
cleanup	,	V_118
MMC_TIMING_MMC_DDR52	,	V_306
DW_MMC_CARD_PRESENT	,	V_228
present	,	V_224
devm_reset_control_get_optional_exclusive	,	F_190
mmc_request_done	,	F_97
init_cnt	,	V_378
consumed	,	V_393
num_slots	,	V_446
SDMMC_INT_RTO	,	V_351
ENXIO	,	V_219
dw_mci_interrupt	,	F_161
"CMD:\t0x%08x\n"	,	L_5
SDMMC_CMD_PRV_DAT_WAIT	,	V_56
piter	,	V_391
SDMMC_CMD_UPD_CLK	,	V_79
SDMMC_CMD_VOLT_SWITCH	,	V_57
dto	,	V_386
device_property_read_string_array	,	F_182
dw_mci_data_complete	,	F_124
RST_N	,	V_330
"clock-frequency"	,	L_70
dev_warn	,	F_94
MMC_WRITE_MULTIPLE_BLOCK	,	V_95
u64	,	V_148
SDMMC_CMD_DAT_WR	,	V_88
callback	,	V_213
spin_lock_bh	,	F_2
SG_MITER_TO_SG	,	V_265
err_clk_ciu	,	V_454
"CLKENA:\t0x%08x\n"	,	L_8
mmc_get_dma_dir	,	F_39
dw_mci_switch_voltage	,	F_104
dmam_alloc_coherent	,	F_181
SDMMC_CMD_INIT	,	V_288
smp_wmb	,	F_155
"IDMAC supports 32-bit address mode.\n"	,	L_49
tasklet	,	V_137
CTYPE	,	V_281
switch_voltage	,	V_323
node	,	V_37
dw_mci_slot	,	V_4
DMA_SLAVE_BUSWIDTH_4_BYTES	,	V_202
MMC_VDD_33_34	,	V_420
prev_blksz	,	V_255
device	,	V_433
EINPROGRESS	,	V_65
pdata	,	V_383
SD_IO_RW_DIRECT	,	V_69
freq	,	V_410
sdio_signal_irq	,	F_162
des6	,	V_145
des7	,	V_147
des4	,	V_178
stop_abort	,	V_91
des5	,	V_179
des2	,	V_150
dw_mci_probe	,	F_194
des3	,	V_151
seq_printf	,	F_3
min	,	F_133
sg	,	V_122
send_stop_abort	,	F_34
cmdr	,	V_64
dw_mci_edmac_start_dma	,	F_59
addr_config	,	V_432
DW_MMC_CARD_NO_LOW_PWR	,	V_280
scatterlist	,	V_191
u8	,	T_2
SG_MITER_ATOMIC	,	V_261
mmc_detect_change	,	F_160
SDMMC_CTYPE_8BIT	,	V_303
des0	,	V_152
sdmmc_cmd_bits	,	V_272
des1	,	V_149
buf	,	V_375
"Unexpected CMD11 timeout\n"	,	L_58
"RINTSTS:\t0x%08x\n"	,	L_4
clk_en_a	,	V_74
irq_lock	,	V_111
dw_mci_wait_while_busy	,	F_18
TRANS_MODE_IDMAC	,	V_254
DW_MCI_DESC_DATA_LENGTH	,	V_173
"card is not present\n"	,	L_28
SDMMC_IDMAC_FB	,	V_132
dmaengine_submit	,	F_62
DW_MCI_DMA_THRESHOLD	,	V_222
"Platform data must supply bus speed\n"	,	L_79
fifo_size	,	V_450
"implementation specific init failed\n"	,	L_80
IDMAC_64ADDR_SET_BUFFER1_SIZE	,	F_51
dma_slave_config	,	V_188
part_buf_count	,	V_269
device_property_present	,	F_183
ops	,	V_396
callback_param	,	V_214
IDMAC_DES0_CH	,	V_177
dw_mci	,	V_26
"regs"	,	L_9
idx	,	V_237
desc	,	V_169
dw_mci_board	,	V_443
mmc	,	V_34
thld_size	,	V_240
card_event	,	V_397
pending	,	V_401
dev_err	,	F_14
CLKENA	,	V_32
bus_hz	,	V_110
"Timeout resetting block (ctrl reset %#x)\n"	,	L_15
TMOUT	,	V_107
cpu_to_le32	,	F_47
power_mode	,	V_309
src_maxburst	,	V_206
max_blk_size	,	V_427
devm_clk_get	,	F_195
mmc_host	,	V_33
sg_miter_next	,	F_153
dentry	,	V_35
dw_mci_idmac_ops	,	V_439
clk_disable_unprepare	,	F_209
"Defaulting to 32-bit access.\n"	,	L_82
part_buf	,	V_377
dw_mci_get_cd	,	F_76
clock_frequency	,	V_444
DMA_INTERFACE_GDMA	,	V_437
IDMAC_OWN_CLR64	,	F_54
SDMMC_CTRL_RESET	,	V_344
IDMAC_DES0_ER	,	V_153
SDMMC_IDMAC_ENABLE	,	V_131
max_req_size	,	V_429
dev_info	,	F_79
BLKSIZ	,	V_286
enable	,	V_241
IDMAC_DES0_FD	,	V_180
MMC_RSP_R1B	,	V_98
"Version ID is %04x\n"	,	L_83
SDMMC_RST_HWACTIVE	,	V_331
dw_mci_dma_cleanup	,	F_37
DMA_TO_DEVICE	,	V_215
mmc_card_is_removable	,	F_78
val	,	V_170
single_open	,	F_6
STATE_SENDING_CMD11	,	V_76
bus_width	,	V_299
"card is non-removable.\n"	,	L_26
"platform data not available\n"	,	L_71
sg_cpu	,	V_144
dw_mci_exit	,	F_217
data_shift	,	V_231
cmd_status	,	V_60
dw_mci_req_show	,	F_1
f_min	,	V_277
DW_MMC_CARD_NEEDS_POLL	,	V_276
ENODEV	,	V_253
kfree	,	F_68
"Using PIO mode.\n"	,	L_57
CONFIG_HAVE_EFFICIENT_UNALIGNED_ACCESS	,	F_140
debugfs_create_file	,	F_11
err_host_allocated	,	V_417
out	,	V_184
dw_mci_queue_request	,	F_93
TRANS_MODE_EDMAC	,	V_134
dw_mci_cto_timer	,	F_185
ciu_clk	,	V_452
dw_mci_prepare_hs400_tuning	,	F_119
EPROBE_DEFER	,	V_416
dw_mci_set_ios	,	F_98
fcnt	,	V_390
mrq	,	V_8
EINVAL	,	V_182
dw_mci_drv_data	,	V_297
"rx-tx"	,	L_23
dw_mci_cmd11_timer	,	F_184
MMC_READ_SINGLE_BLOCK	,	V_92
test_and_set_bit	,	F_80
vdd	,	V_313
EVENT_DATA_COMPLETE	,	V_374
__init	,	T_4
queue	,	V_293
data	,	V_13
rx_wmark	,	V_234
dw_mci_adjust_fifoth	,	F_82
"Can't prepare slave sg.\n"	,	L_22
dma_ops	,	V_117
COOKIE_MAPPED	,	V_121
SDMMC_CMD_USE_HOLD_REG	,	V_90
irqflags	,	V_106
"Failed to config edmac.\n"	,	L_21
biu_clk	,	V_451
"DMA complete\n"	,	L_19
IDMAC_SET_BUFFER1_SIZE	,	F_55
offset	,	V_223
dw_mci_idmac_stop_dma	,	F_41
IDMAC_DES0_OWN	,	V_174
PTR_ERR	,	F_191
DMA_INTERFACE_IDMA	,	V_435
cto_div	,	V_104
"failed to enable ciu clock\n"	,	L_77
STATE_SENDING_DATA	,	V_369
class_dev	,	V_47
sg_len	,	V_123
pm_caps	,	V_422
dw_mci_set_drto	,	F_125
f_max	,	V_414
MMC_DATA_WRITE	,	V_87
IDMAC_DES0_LD	,	V_181
SDMMC_CTYPE_1BIT	,	V_304
"read-only"	,	L_40
msecs_to_jiffies	,	F_30
dw_mci_setup_bus	,	F_90
mci_readl	,	F_8
using_dma	,	V_116
dmaengine_slave_config	,	F_60
dw_mci_submit_data_dma	,	F_87
SDMMC_CTRL_USE_IDMAC	,	V_129
FIFOTH	,	V_204
spin_lock	,	F_129
DMA_CTRL_ACK	,	V_212
msize	,	V_233
STATE_SENDING_STOP	,	V_370
desc_last	,	V_168
MMC_RSP_R5	,	V_102
"failed to enable vmmc regulator\n"	,	L_34
SDMMC_SET_THLD	,	F_86
irqreturn_t	,	T_3
"Timeout sending command (cmd %#x arg %#x status %#x)\n"	,	L_17
"%s: Timeout waiting for dma_req to be cleared\n"	,	L_42
dw_mci_post_req	,	F_75
