<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="API documentation for the Rust `FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0` mod in crate `libtegra`."><meta name="keywords" content="rust, rustlang, rust-lang, FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0"><title>libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0 - Rust</title><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../dark.css"><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script src="../../../storage.js"></script><noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="shortcut icon" href="../../../favicon.ico"><style type="text/css">#crate-search{background-image:url("../../../down-arrow.svg");}</style></head><body class="rustdoc mod"><!--[if lte IE 8]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"><div class="sidebar-menu">&#9776;</div><a href='../../../libtegra/index.html'><div class='logo-container'><img src='../../../rust-logo.png' alt='logo'></div></a><p class='location'>Module FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</p><div class="sidebar-elems"><div class="block items"><ul><li><a href="#modules">Modules</a></li><li><a href="#structs">Structs</a></li><li><a href="#constants">Constants</a></li></ul></div><p class='location'><a href='../../index.html'>libtegra</a>::<wbr><a href='../index.html'>flow</a></p><script>window.sidebarCurrent = {name: 'FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0', ty: 'mod', relpath: '../'};</script><script defer src="../sidebar-items.js"></script></div></nav><div class="theme-picker"><button id="theme-picker" aria-label="Pick another theme!"><img src="../../../brush.svg" width="18" alt="Pick another theme!"></button><div id="theme-choices"></div></div><script src="../../../theme.js"></script><nav class="sub"><form class="search-form"><div class="search-container"><div><select id="crate-search"><option value="All crates">All crates</option></select><input class="search-input" name="search" disabled autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"></div><a id="settings-menu" href="../../../settings.html"><img src="../../../wheel.svg" width="18" alt="Change settings"></a></div></form></nav><section id="main" class="content"><h1 class='fqn'><span class='out-of-band'><span id='render-detail'><a id="toggle-all-docs" href="javascript:void(0)" title="collapse all docs">[<span class='inner'>&#x2212;</span>]</a></span><a class='srclink' href='../../../src/libtegra/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/tock-registers-0.5.0/src/macros.rs.html#127-140' title='goto source code'>[src]</a></span><span class='in-band'>Module <a href='../../index.html'>libtegra</a>::<wbr><a href='../index.html'>flow</a>::<wbr><a class="mod" href=''>FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</a></span></h1><div class='docblock'><p>Bitfields of the <code>FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0</code> register.</p>
</div><h2 id='modules' class='section-header'><a href="#modules">Modules</a></h2>
<table><tr class='module-item'><td><a class="mod" href="CC4_INTERRUPT_PENDING/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::CC4_INTERRUPT_PENDING mod'>CC4_INTERRUPT_PENDING</a></td><td class='docblock-short'><p>Indicates an interrupt was issued by FC to LIC after HVC state has entered.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="HVC_INTERRUPT_PENDING/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::HVC_INTERRUPT_PENDING mod'>HVC_INTERRUPT_PENDING</a></td><td class='docblock-short'><p>Indicates an interrupt was issued by FC to LIC before starting/exiting HVC sequence.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_CC4_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_CC4_ENABLE mod'>INTERCEPT_ENTRY_CC4_ENABLE</a></td><td class='docblock-short'><p>If set, generates an interrupt to LIC after HVC state has been entered.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_PG_CORE0_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE0_ENABLE mod'>INTERCEPT_ENTRY_PG_CORE0_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_PG_CORE1_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE1_ENABLE mod'>INTERCEPT_ENTRY_PG_CORE1_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_PG_CORE2_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE2_ENABLE mod'>INTERCEPT_ENTRY_PG_CORE2_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_PG_CORE3_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE3_ENABLE mod'>INTERCEPT_ENTRY_PG_CORE3_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_PG_NONCPU_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_NONCPU_ENABLE mod'>INTERCEPT_ENTRY_PG_NONCPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_ENTRY_RG_CPU_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_RG_CPU_ENABLE mod'>INTERCEPT_ENTRY_RG_CPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_EXIT_OG_CORE3_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_OG_CORE3_ENABLE mod'>INTERCEPT_EXIT_OG_CORE3_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_EXIT_PG_CORE0_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_CORE0_ENABLE mod'>INTERCEPT_EXIT_PG_CORE0_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_EXIT_PG_CORE1_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_CORE1_ENABLE mod'>INTERCEPT_EXIT_PG_CORE1_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_EXIT_PG_CORE2_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_CORE2_ENABLE mod'>INTERCEPT_EXIT_PG_CORE2_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_EXIT_PG_NONCPU_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_NONCPU_ENABLE mod'>INTERCEPT_EXIT_PG_NONCPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_EXIT_RG_CPU_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_RG_CPU_ENABLE mod'>INTERCEPT_EXIT_RG_CPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="mod" href="INTERCEPT_HVC_ENABLE/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_HVC_ENABLE mod'>INTERCEPT_HVC_ENABLE</a></td><td class='docblock-short'><p>If set, generates an interrupt to LIC before starting HVC sequence.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERRUPT_PENDING_CORE0/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE0 mod'>INTERRUPT_PENDING_CORE0</a></td><td class='docblock-short'><p>Indicates an FC interrupt pending from core0.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERRUPT_PENDING_CORE1/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE1 mod'>INTERRUPT_PENDING_CORE1</a></td><td class='docblock-short'><p>Indicates an FC interrupt pending from core1.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERRUPT_PENDING_CORE2/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE2 mod'>INTERRUPT_PENDING_CORE2</a></td><td class='docblock-short'><p>Indicates an FC interrupt pending from core2.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERRUPT_PENDING_CORE3/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE3 mod'>INTERRUPT_PENDING_CORE3</a></td><td class='docblock-short'><p>Indicates an FC interrupt pending from core3.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERRUPT_PENDING_CRAIL/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CRAIL mod'>INTERRUPT_PENDING_CRAIL</a></td><td class='docblock-short'><p>Indicates an FC interrupt pending before starting CPU rail-gating/ungating.</p>
</td></tr><tr class='module-item'><td><a class="mod" href="INTERRUPT_PENDING_NONCPU/index.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_NONCPU mod'>INTERRUPT_PENDING_NONCPU</a></td><td class='docblock-short'><p>Indicates an FC interrupt pending before starting non-CPU power-gating/ungating.</p>
</td></tr></table><h2 id='structs' class='section-header'><a href="#structs">Structs</a></h2>
<table><tr class='module-item'><td><a class="struct" href="struct.Register.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::Register struct'>Register</a></td><td class='docblock-short'></td></tr></table><h2 id='constants' class='section-header'><a href="#constants">Constants</a></h2>
<table><tr class='module-item'><td><a class="constant" href="constant.CC4_INTERRUPT_PENDING.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::CC4_INTERRUPT_PENDING constant'>CC4_INTERRUPT_PENDING</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.HVC_INTERRUPT_PENDING.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::HVC_INTERRUPT_PENDING constant'>HVC_INTERRUPT_PENDING</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_CC4_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_CC4_ENABLE constant'>INTERCEPT_ENTRY_CC4_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_PG_CORE0_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE0_ENABLE constant'>INTERCEPT_ENTRY_PG_CORE0_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_PG_CORE1_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE1_ENABLE constant'>INTERCEPT_ENTRY_PG_CORE1_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_PG_CORE2_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE2_ENABLE constant'>INTERCEPT_ENTRY_PG_CORE2_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_PG_CORE3_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_CORE3_ENABLE constant'>INTERCEPT_ENTRY_PG_CORE3_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_PG_NONCPU_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_PG_NONCPU_ENABLE constant'>INTERCEPT_ENTRY_PG_NONCPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_ENTRY_RG_CPU_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_ENTRY_RG_CPU_ENABLE constant'>INTERCEPT_ENTRY_RG_CPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_EXIT_OG_CORE3_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_OG_CORE3_ENABLE constant'>INTERCEPT_EXIT_OG_CORE3_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_EXIT_PG_CORE0_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_CORE0_ENABLE constant'>INTERCEPT_EXIT_PG_CORE0_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_EXIT_PG_CORE1_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_CORE1_ENABLE constant'>INTERCEPT_EXIT_PG_CORE1_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_EXIT_PG_CORE2_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_CORE2_ENABLE constant'>INTERCEPT_EXIT_PG_CORE2_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_EXIT_PG_NONCPU_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_PG_NONCPU_ENABLE constant'>INTERCEPT_EXIT_PG_NONCPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_EXIT_RG_CPU_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_EXIT_RG_CPU_ENABLE constant'>INTERCEPT_EXIT_RG_CPU_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERCEPT_HVC_ENABLE.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERCEPT_HVC_ENABLE constant'>INTERCEPT_HVC_ENABLE</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERRUPT_PENDING_CORE0.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE0 constant'>INTERRUPT_PENDING_CORE0</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERRUPT_PENDING_CORE1.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE1 constant'>INTERRUPT_PENDING_CORE1</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERRUPT_PENDING_CORE2.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE2 constant'>INTERRUPT_PENDING_CORE2</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERRUPT_PENDING_CORE3.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CORE3 constant'>INTERRUPT_PENDING_CORE3</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERRUPT_PENDING_CRAIL.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_CRAIL constant'>INTERRUPT_PENDING_CRAIL</a></td><td class='docblock-short'></td></tr><tr class='module-item'><td><a class="constant" href="constant.INTERRUPT_PENDING_NONCPU.html" title='libtegra::flow::FLOW_CTLR_FC_SEQUENCE_INTERCEPT_0::INTERRUPT_PENDING_NONCPU constant'>INTERRUPT_PENDING_NONCPU</a></td><td class='docblock-short'></td></tr></table></section><section id="search" class="content hidden"></section><section class="footer"></section><script>window.rootPath = "../../../";window.currentCrate = "libtegra";</script><script src="../../../aliases.js"></script><script src="../../../main.js"></script><script defer src="../../../search-index.js"></script></body></html>