INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/Control_Logic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/DMem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/imports/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
WARNING: [VRFC 10-3248] data object 'mux2_out' is already declared [C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/top.v:154]
WARNING: [VRFC 10-9364] second declaration of 'mux2_out' is ignored [C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/top.v:154]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/accumulator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/data_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/status_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module status_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/program_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sources_1/new/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sim_1/new/ALU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sim_1/new/MUX1_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX1_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sim_1/new/Dmem_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DMem_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/chetan/project/Microprocessor/Microprocessor.srcs/sim_1/new/Control_Logic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Logic_tb
