clk_wiz_sim_netlist.v,verilog,xil_defaultlib,../../../../my_static_pipeline_CPU.srcs/sources_1/ip/clk_wiz/clk_wiz_sim_netlist.v,incdir="../../../../my_static_pipeline_CPU.srcs/sources_1/ip/clk_wiz"
glbl.v,Verilog,xil_defaultlib,glbl.v
