Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Thu Dec  4 15:15:39 2025
| Host         : Karim running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file nexys4ddr_control_sets.rpt
| Design       : nexys4ddr
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   615 |
|    Minimum number of control sets                        |   615 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1123 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   615 |
| >= 0 to < 4        |    25 |
| >= 4 to < 6        |   211 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    60 |
| >= 10 to < 12      |    15 |
| >= 12 to < 14      |    29 |
| >= 14 to < 16      |     3 |
| >= 16              |   230 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1404 |          516 |
| No           | No                    | Yes                    |             694 |          298 |
| No           | Yes                   | No                     |            1167 |          465 |
| Yes          | No                    | No                     |            6545 |         2143 |
| Yes          | No                    | Yes                    |             472 |          178 |
| Yes          | Yes                   | No                     |            2563 |          791 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|      Clock Signal     |                                                                                                   Enable Signal                                                                                                   |                                                                                          Set/Reset Signal                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine5_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine7_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine3_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine2_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine0_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine1_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine4_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  idelay_clk           |                                                                                                                                                                                                                   |                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  sys_clk              | main_soclinux_serial_tx_rs232phytx_next_value_ce1                                                                                                                                                                 | sys_rst                                                                                                                                                                                            |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_bankmachine6_twtpcon_ready_i_1_n_0                                                                                                                                                      |                1 |              1 |         1.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_twtrcon_ready_i_1_n_0                                                                                                                                                                   |                1 |              1 |         1.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/sel                                                                                         |                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  main_crg_clkout_buf5 |                                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                                             |                1 |              2 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/sel                                                                                         |                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  eth_tx_clk           |                                                                                                                                                                                                                   | main_ethphy_reset0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  idelay_clk           |                                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                                             |                1 |              2 |         2.00 |
|  eth_rx_clk           |                                                                                                                                                                                                                   | main_ethphy_reset0                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_spinal_port1[1]_i_1_n_0                |                                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/debugCd_external_reset0                                                                             |                1 |              2 |         2.00 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_debugReset                                                                                         |                1 |              2 |         2.00 |
|  sys_clk              |                                                                                                                                                                                                                   | impl_xilinxasyncresetsynchronizerimpl0                                                                                                                                                             |                1 |              2 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/inputArea_target_buffercc/outputArea_flow_valid               |                                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/_zz_cores_1_cpu_iBus_rsp_valid_1                                                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              3 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/_zz_cores_0_cpu_iBus_rsp_valid_1                                                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              3 |         1.50 |
|  sys_clk              | storage_15_reg_3008_3071_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2880_2943_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5760_5823_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5824_5887_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | soclinux_datar_datar_4x_converter_converter_strobe_all                                                                                                                                                            | soclinux_datar_datar_4x_buf_pipe_valid_source_valid                                                                                                                                                |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5888_5951_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_soclinux_tx_tick                                                                                                                                                                                             | main_soclinux_tx_phase[31]_i_1_n_0                                                                                                                                                                 |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2944_3007_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/FSM_onehot_roundrobin2_grant_reg[0]_1[0]                                                                        | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1472_1535_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3200_3263_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1216_1279_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1280_1343_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1408_1471_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/main_sdram_bankmachine6_level_reg[0][0]                                                                         | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/main_sdram_bankmachine7_level_reg[0]_0[0]                                                                       | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/FSM_onehot_roundrobin3_grant_reg[0]_2[0]                                                                        | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3136_3199_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1536_1599_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_soclinux_rx_tick                                                                                                                                                                                             | p_20_in                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6144_6207_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5952_6015_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5248_5311_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4416_4479_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3072_3135_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1984_2047_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/logic_ptr_pop_reg[3]_0                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1728_1791_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2240_2303_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2688_2751_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2112_2175_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2432_2495_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2752_2815_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2048_2111_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/logic_ram_spinal_port1[3]_i_1__0_n_0         |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1664_1727_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1920_1983_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1792_1855_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2176_2239_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | soclinux_datar_datar_4x_converter_converter_source_payload_data[7]_i_1_n_0                                                                                                                                        | soclinux_datar_datar_4x_buf_pipe_valid_source_valid                                                                                                                                                |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2816_2879_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1856_1919_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine1_level_reg[0]_0[0]                                                                       | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine5_level_reg[0][0]                                                                         | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine0_level_reg[2]_0[0]                                                                       | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | storage_15_reg_6912_6975_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2624_2687_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6208_6271_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6848_6911_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6272_6335_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1600_1663_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_768_831_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_832_895_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_896_959_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_8064_8127_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4928_4991_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5312_5375_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6400_6463_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6080_6143_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5696_5759_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5184_5247_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5568_5631_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5056_5119_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6016_6079_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5120_5183_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5440_5503_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5376_5439_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                                       |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5632_5695_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7552_7615_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_rValidN                      |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7424_7487_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7360_7423_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7488_7551_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_8000_8063_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7936_7999_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7872_7935_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_8128_8191_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_5504_5567_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7680_7743_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_s2mPipe_rData[3]_i_1_n_0     |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_s2mPipe_rData[3]_i_1_n_0     |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7808_7871_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_960_1023_0_2_i_1_n_0                                                                                                                                                                               |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1024_1087_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4608_4671_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6464_6527_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6592_6655_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_sdram_sequencer_trigger[3]_i_1_n_0                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1344_1407_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6720_6783_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/main_sdram_bankmachine4_level_reg[2]_0[0]                                                                       | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | storage_15_reg_2496_2559_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_sdram_storage[3]_i_1_n_0                                                                                                                                                                                     | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2304_2367_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7168_7231_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7232_7295_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7104_7167_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7296_7359_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4544_4607_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6656_6719_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7744_7807_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7040_7103_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6976_7039_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2560_2623_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_2368_2431_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6528_6591_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4800_4863_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4736_4799_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4672_4735_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4864_4927_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1152_1215_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6336_6399_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4992_5055_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo_io_pop_rValidN                      |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_192_255_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3648_3711_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_6784_6847_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_512_575_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3584_3647_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3776_3839_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4480_4543_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3712_3775_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4288_4351_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_1088_1151_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_640_703_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_0_63_0_2_i_2_n_0                                                                                                                                                                                   |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_704_767_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | main_soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | main_soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | main_sdram_time1[3]_i_1_n_0                                                                                                                                                                                       | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[29]_0                           |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/io_push_fire                                     |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | multiplexer_next_state                                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |                2 |              4 |         2.00 |
|  sys_clk              | soclinux_mem2block_dma_fifo_do_read                                                                                                                                                                               | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_source_reg[0]                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              4 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/p_4_in                                                                                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/logic_ram_spinal_port1[3]_i_1__1_n_0         |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_320_383_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3520_3583_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4160_4223_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4096_4159_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3264_3327_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3968_4031_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3840_3903_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3392_3455_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3328_3391_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3904_3967_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4032_4095_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/socbushandler0_grant_reg                                                 | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_3456_3519_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_64_127_0_2_i_1_n_0                                                                                                                                                                                 |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4352_4415_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_7616_7679_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_448_511_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_256_319_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_384_447_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_576_639_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_4224_4287_0_2_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  sys_clk              | storage_15_reg_128_191_0_2_i_1_n_0                                                                                                                                                                                |                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  eth_rx_clk           | main_ethphy_liteethphyrmiirx_ce                                                                                                                                                                                   | eth_rx_rst                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk              | sdphydataw_next_state                                                                                                                                                                                             | sys_rst                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  idelay_clk           | main_crg_reset_counter[3]_i_1_n_0                                                                                                                                                                                 | idelay_rst                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[28]_0                           |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[24]_1                           |                2 |              4 |         2.00 |
|  sys_clk              | soclinux_dataw_crc_converter_source_source_ready                                                                                                                                                                  | soclinux_dataw_crc_buf_pipe_valid_source_valid                                                                                                                                                     |                1 |              4 |         4.00 |
|  eth_tx_clk           |                                                                                                                                                                                                                   | p_134_in                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[2]_2[0]                                                              |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | main_soclinux_uart_tx_fifo_level0[4]_i_1_n_0                                                                                                                                                                      | sys_rst                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[3]_1[0]                                                              |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[0]_0                                                                 | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/p_2_in                                                                       |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/channels_2_headPtr[4]_i_1_n_0                                                |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/p_1_in                                                                       |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041_1                                                          |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041                                                            |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/when_Stream_l2041_2                                                          |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[24]_0                           |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_0[0] | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                4 |              5 |         1.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[25]_0                           |                1 |              5 |         5.00 |
|  sys_clk              | main_soclinux_uart_rx_fifo_level0[4]_i_1_n_0                                                                                                                                                                      | sys_rst                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                                          |                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_322_reg_1[0]                                                          |                                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_0                                                  |                4 |              5 |         1.25 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/stageB_request_isLrsc_reg_0                                                  |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041                                                              |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/p_1_in                                                                         |                                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041_1                                                            |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/channels_2_headPtr[4]_i_1__1_n_0                                               |                                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/p_2_in                                                                         |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/payloadRam_reg_0_31_0_5_i_1__1_n_0                                             | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[2]_3[0]                                                              |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_3[0] | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk              | main_sdram_time0[4]_i_1_n_0                                                                                                                                                                                       | sys_rst                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface1_bank_bus_dat_r[4]_i_1_n_0                                                                                                                                                 |                3 |              5 |         1.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1__0_n_0                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/CsrPlugin_mstatus_MIE189_out                                                                            |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/when_Stream_l2041_2                                                            |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire_0                                                                     |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_ram_spinal_port1[1]_i_1_n_0                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk              | csr_bankarray_csrbank1_half_sys8x_taps0_re                                                                                                                                                                        | sys_rst                                                                                                                                                                                            |                3 |              5 |         1.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_mem2block_converter_converter_mux_reg[1][0]                     | sys_rst                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/channels_2_headPtr[4]_i_1__0_n_0                                             |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/p_2_in                                                                       |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/io_push_fire                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              5 |         2.50 |
|  sys_clk              | csr_bankarray_csrbank5_ev_enable0_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/rspLogic_rspToSyncFiltred_s2mPipe_fifo/logic_pop_sync_readArbitation_fire               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/p_1_in                                                                       |                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/CsrPlugin_mstatus_MIE189_out                                                                            |                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire_0                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_input_unburstify/_zz_dataFork_valid_reg                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/ways_1_data/execute_to_memory_IS_DIV_reg                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg                   |                3 |              6 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_output_rdata_fifo/fifo/E[0]                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_input_unburstify/buffer_beat[2]_i_3_0[0]                                                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/logic_pop_addressGen_fire                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/when_ClockDomainGenerator_l222_1                                                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_6/SR[0]                                                                                               |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/streamFifoLowLatency_4/fifo/E[0]                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |              6 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/logic_pop_sync_readArbitation_fire           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/logic_ram_spinal_port1[3]_i_1__0_n_0         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  main_crg_clkout_buf5 |                                                                                                                                                                                                                   | vga_rst                                                                                                                                                                                            |                3 |              6 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN_reg[0]                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_pop_sync_readArbitation_fire                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_input_unburstify/io_push_fire                                                                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/E[0]                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1_n_0                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[0] | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_timer_reg[5][0]                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory_reg                   |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__0_n_0                                                     | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/logic_ram_spinal_port1[3]_i_1__1_n_0         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              6 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_syncLogic_cmdCtx_fifo/logic_pop_sync_readArbitation_fire           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                1 |              6 |         6.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg_2                   |                3 |              7 |         2.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_sync_valid_1                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | soclinux_core_crc7_inserter_enable                                                                                                                                                                                | soclinux_core_crc7_inserter_reg0[6]_i_1_n_0                                                                                                                                                        |                4 |              7 |         1.75 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l338                                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/when_InstructionCache_l351                                        |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/io_output_rsp_fork3_logic_linkEnable_0_reg[0]                            | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/sel                                                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/sel                                                                                         | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[1][0]                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | main_soclinux_tx_data1_in0                                                                                                                                                                                        |                                                                                                                                                                                                    |                1 |              7 |         7.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]_0                           |                1 |              7 |         7.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/when_BmbExclusiveMonitor_l126_1                                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen_reg[13]_1                           |                3 |              7 |         2.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[0][0]                      | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[6]_i_1_n_0                                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN_reg_2                   |                4 |              7 |         1.75 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/stageB_flusher_counter[6]_i_1__0_n_0                                                        | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |              7 |         2.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_cmdArbiter/dBusCoherent_bmb_cmd_s2mPipe_rData_fragment_source_reg[1]_0[0]                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                2 |              7 |         3.50 |
|  sys_clk              | soclinux_cmdw_count_sdphycmdw_next_value_ce                                                                                                                                                                       | sys_rst                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  main_crg_clkin       |                                                                                                                                                                                                                   |                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk              | soclinux_cmdr_count_sdphycmdr_next_value_ce1                                                                                                                                                                      | sys_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][5]                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][6]                           |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface12_bank_bus_dat_r[7]_i_1_n_0                                                                                                                                                |                3 |              8 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][4]                           |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][0]                           |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  eth_tx_clk           | main_core_tx_padding_source_ready                                                                                                                                                                                 | main_core_tx_crc_pipe_valid_source_payload_data[7]_i_1_n_0                                                                                                                                         |                3 |              8 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][7]                           |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][3]                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_dataw_crc_buf_pipe_valid_source_valid                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][2]                           |                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk              | main_sdram_phaseinjector1_command_storage[7]_i_1_n_0                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rData_mask_reg[3][1]                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              |                                                                                                                                                                                                                   | main_a7ddrphy_bitslip0_r1[11]_i_1_n_0                                                                                                                                                              |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[6] |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | main_soclinux_uart_tx_fifo_syncfifo_re                                                                                                                                                                            |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_converter_demux_reg[1][0]                             | sys_rst                                                                                                                                                                                            |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_input_unburstify/io_push_fire                                                                                |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN_reg[0]                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | soclinux_dataw_count_sdphydataw_next_value_ce0                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_converter_demux_reg[1][1]                             | sys_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/dBusNonCoherent_bmb_decoder_io_input_rsp_valid                               |                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_converter_demux_reg[1][2]                             | sys_rst                                                                                                                                                                                            |                4 |              8 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_input_unburstify/buffer_beat[2]_i_3_0[0]                                                                     |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_converter_demux_reg[1][3]                             | sys_rst                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[5] |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[7] |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/E[0]                                                          |                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[0] |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/_zz_1                                                                          |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | main_soclinux_rx_data_rs232phyrx_next_value_ce1                                                                                                                                                                   |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | main_soclinux_uart_rx_fifo_syncfifo_re                                                                                                                                                                            |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | soclinux_cmdr_last_data_sdphycmdr_next_value_ce3                                                                                                                                                                  | sys_rst                                                                                                                                                                                            |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[0] |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | main_sdram_phaseinjector0_command_storage[7]_i_1_n_0                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                3 |              8 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[2] |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rValidN                                                                                               | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/dBusNonCoherent_bmb_cmd_rValidN_reg                                                 |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[1] |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/_zz_1                                                                        |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[3] |                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  sys_clk              | soclinux_init_count_sdphyinit_next_value_ce                                                                                                                                                                       | soclinux_init_count[7]_i_1_n_0                                                                                                                                                                     |                2 |              8 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_1[4] |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/_zz_1                                                                                           |                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_2[0] | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/SS[0]                                                                        |                2 |              9 |         4.50 |
|  eth_rx_clk           | main_core_rx_preamble_source_ready                                                                                                                                                                                | eth_rx_rst                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  eth_rx_clk           |                                                                                                                                                                                                                   | main_core_liteethmaccrc32checker_syncfifo_level                                                                                                                                                    |                3 |              9 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_fifo_readable_reg                                     | sys_rst                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  sys_clk              | soclinux_block2mem_fifo_wrport_we                                                                                                                                                                                 | sys_rst                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN_reg                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/SS[0]                                                                        |                3 |              9 |         3.00 |
|  sys_clk              | p_91_in                                                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                5 |              9 |         1.80 |
|  sys_clk              | soclinux_core_count[8]_i_2_n_0                                                                                                                                                                                    | soclinux_core_count[8]_i_1_n_0                                                                                                                                                                     |                4 |              9 |         2.25 |
|  sys_clk              | main_ethphy_counter_ce                                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  sys_clk              | soclinux_cmdr_cmdr_buf_pipe_valid_source_valid_i_1_n_0                                                                                                                                                            | soclinux_cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                                     |                3 |              9 |         3.00 |
|  sys_clk              | csr_bankarray_csrbank5_phy_clocker_divider0_re                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_mem2block_converter_converter_mux0                              | sys_rst                                                                                                                                                                                            |                3 |              9 |         3.00 |
|  sys_clk              | soclinux_datar_datar_4x_buf_pipe_valid_source_valid_i_1_n_0                                                                                                                                                       | soclinux_datar_datar_4x_buf_pipe_valid_source_valid                                                                                                                                                |                3 |              9 |         3.00 |
|  sys_clk              | soclinux_datar_datar_1x_buf_pipe_valid_source_payload_data[7]_i_1_n_0                                                                                                                                             | soclinux_datar_datar_4x_buf_pipe_valid_source_valid                                                                                                                                                |                2 |              9 |         4.50 |
|  sys_clk              | storage_20_reg_i_2_n_0                                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |                2 |              9 |         4.50 |
|  eth_rx_clk           | main_ethphy_liteethphyrmiirx_count_liteethphyrmii_next_value_ce0                                                                                                                                                  | eth_rx_rst                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  eth_rx_clk           | main_core_rx_converter_converter_source_payload_data[9]_i_1_n_0                                                                                                                                                   | eth_rx_rst                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  eth_rx_clk           | main_core_rx_converter_converter_source_payload_data[39]_i_1_n_0                                                                                                                                                  | eth_rx_rst                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  eth_rx_clk           | main_core_rx_converter_converter_source_payload_data[29]_i_1_n_0                                                                                                                                                  | eth_rx_rst                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  sys_clk              | csr_bankarray_csrbank5_core_block_length0_re                                                                                                                                                                      | sys_rst                                                                                                                                                                                            |                2 |             10 |         5.00 |
|  eth_rx_clk           | main_core_rx_converter_converter_source_payload_data[19]_i_1_n_0                                                                                                                                                  | eth_rx_rst                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_block2mem_fifo_readable_reg_1[0]                                | sys_rst                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/cmdContext_fifo/E[0]                                                                                            |                                                                                                                                                                                                    |                3 |             10 |         3.33 |
|  sys_clk              | soclinux_mem2block_fifo_level0[9]_i_1_n_0                                                                                                                                                                         | sys_rst                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  sys_clk              |                                                                                                                                                                                                                   | main_sdram_timer_count1[9]_i_1_n_0                                                                                                                                                                 |                2 |             10 |         5.00 |
|  sys_clk              | soclinux_datar_count_sdphydatar_next_value_ce0                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  sys_clk              | main_wishbone_interface_writer_length_clockdomainsrenamer0_liteethmacsramwriter_t_next_value_ce                                                                                                                   | sys_rst                                                                                                                                                                                            |                3 |             11 |         3.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_bmb_arbiter/memory_arbiter/toplevel_peripheralBridge_bmb_arbiter_io_output_cmd_rValid_reg_inv |                3 |             11 |         3.67 |
|  eth_rx_clk           | main_core_rx_converter_converter_load_part                                                                                                                                                                        | main_core_rx_padding_length[10]_i_1_n_0                                                                                                                                                            |                4 |             11 |         2.75 |
|  sys_clk              | csr_bankarray_csrbank2_sram_reader_length0_re                                                                                                                                                                     |                                                                                                                                                                                                    |                2 |             11 |         5.50 |
|  sys_clk              | csr_bankarray_csrbank14_vres0_re                                                                                                                                                                                  | sys_rst                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  main_crg_clkout_buf5 | main_vtg_source_payload_hcount_clockdomainsrenamer1_next_value_ce4                                                                                                                                                | main_vtg_source_payload_hcount[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |         4.00 |
|  main_crg_clkout_buf5 | main_vtg_source_payload_vcount[0]_i_2_n_0                                                                                                                                                                         | main_vtg_source_payload_vcount[0]_i_1_n_0                                                                                                                                                          |                3 |             12 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface14_bank_bus_dat_r[11]_i_1_n_0                                                                                                                                               |                5 |             12 |         2.40 |
|  sys_clk              | csr_bankarray_csrbank14_hsync_end0_re                                                                                                                                                                             | sys_rst                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  sys_clk              | csr_bankarray_csrbank14_hscan0_re                                                                                                                                                                                 | sys_rst                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  sys_clk              | csr_bankarray_csrbank14_vscan0_re                                                                                                                                                                                 | sys_rst                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  sys_clk              | csr_bankarray_csrbank14_vsync_start0_re                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                5 |             12 |         2.40 |
|  sys_clk              | csr_bankarray_csrbank14_vsync_end0_re                                                                                                                                                                             | sys_rst                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  sys_clk              | csr_bankarray_csrbank14_hsync_start0_re                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                2 |             12 |         6.00 |
|  sys_clk              | csr_bankarray_csrbank14_hres0_re                                                                                                                                                                                  | sys_rst                                                                                                                                                                                            |                3 |             12 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/sel                                                                                                                           | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/bufferCC_5/buffers_1                                                                                           |                3 |             12 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_output_rdata_fifo/fifo/E[0]                                                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                3 |             12 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_phaseinjector1_address_storage[12]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  sys_clk              | main_vfb_dma_fifo_produce[0]_i_1_n_0                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  sys_clk              | p_376_in                                                                                                                                                                                                          | sys_rst                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_bankmachine4_row[12]_i_1_n_0                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_bankmachine7_row[12]_i_1_n_0                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  sys_clk              | main_sdram_phaseinjector0_address_storage[12]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                    |                4 |             13 |         3.25 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_cmdr_cmdr_buf_pipe_valid_source_valid                                                                                                                                                     |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_bankmachine1_row                                                                                                                                                                                       | sys_rst                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_bankmachine0_row                                                                                                                                                                                       | sys_rst                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  sys_clk              | main_sdram_bankmachine6_row[12]_i_1_n_0                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_input_unburstify/buffer_beat[2]_i_1_n_0                                                                      |                                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/CsrPlugin_medeleg_IAM                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_bankmachine5_row_col_n_addr_sel                                                                                                                                                                        | sys_rst                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  sys_clk              | main_sdram_bankmachine3_row[12]_i_1_n_0                                                                                                                                                                           | sys_rst                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  sys_clk              | main_sdram_bankmachine2_row                                                                                                                                                                                       | sys_rst                                                                                                                                                                                            |                3 |             13 |         4.33 |
|  sys_clk              | soclinux_core_cmd_command_storage[13]_i_1_n_0                                                                                                                                                                     | sys_rst                                                                                                                                                                                            |                5 |             14 |         2.80 |
|  sys_clk              | main_vfb_dma_fifo_level0[0]_i_1_n_0                                                                                                                                                                               | sys_rst                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  sys_clk              | main_vfb_dma_res_fifo_level[0]_i_1_n_0                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |                4 |             14 |         3.50 |
|  sys_clk              | main_done                                                                                                                                                                                                         | sys_rst                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  sys_clk              | storage_14_reg_0_1_0_5_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  sys_clk              | storage_13_reg_0_1_0_5_i_1_n_0                                                                                                                                                                                    |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  sys_clk              | csr_bankarray_csrbank4_out0_re                                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_input_unburstify/p_2_in                                                                                      |                                                                                                                                                                                                    |                5 |             16 |         3.20 |
|  eth_tx_clk           | main_core_tx_padding_counter_clockdomainsrenamer0_clockdomainsrenamer0_next_value_ce                                                                                                                              | main_core_tx_padding_counter[0]_i_1_n_0                                                                                                                                                            |                4 |             16 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_datar_datar_4x_buf_pipe_valid_source_valid                                                                                                                                                |                6 |             16 |         2.67 |
|  eth_rx_clk           | main_core_liteethmaccrc32checker_syncfifo_wrport_we__0                                                                                                                                                            |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  sys_clk              | main_soclinux_uart_tx_fifo_wrport_we                                                                                                                                                                              |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface4_bank_bus_dat_r[15]_i_1_n_0                                                                                                                                                |                4 |             16 |         4.00 |
|  sys_clk              | main_soclinux_uart_rx_fifo_wrport_we                                                                                                                                                                              |                                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  sys_clk              | main_wishbone_interface_reader_length_clockdomainsrenamer0_liteethmacsramreader_next_value_ce                                                                                                                     | sys_rst                                                                                                                                                                                            |                4 |             18 |         4.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_input_unburstify/p_2_in_0                                                                                    |                                                                                                                                                                                                    |                8 |             18 |         2.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/p_266_in                                                                                                |                                                                                                                                                                                                    |                3 |             20 |         6.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/p_266_in                                                                                                |                                                                                                                                                                                                    |                5 |             20 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/socbushandler1_count_reg_18_sn_1                                                                       | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/clint_logic/io_input_cmd_rValid_reg_inv                                                                        |                5 |             20 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/FDPE_1                                                    |                5 |             20 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_trackers_0_target[6]_i_1_n_0                                                                 |                                                                                                                                                                                                    |                6 |             21 |         3.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_shared_portSortedOh                                                                           |                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  sys_clk              |                                                                                                                                                                                                                   | main_count[0]_i_1_n_0                                                                                                                                                                              |                6 |             22 |         3.67 |
|  eth_tx_clk           |                                                                                                                                                                                                                   | eth_tx_rst                                                                                                                                                                                         |                9 |             22 |         2.44 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_shared_portSortedOh                                                                           |                                                                                                                                                                                                    |                6 |             22 |         3.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_ready                                                                  |                                                                                                                                                                                                    |                8 |             22 |         2.75 |
|  sys_clk              | main_sdram_bankmachine5_syncfifo5_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                8 |             23 |         2.88 |
|  sys_clk              | main_sdram_bankmachine3_syncfifo3_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                8 |             23 |         2.88 |
|  sys_clk              | main_sdram_bankmachine7_syncfifo7_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                5 |             23 |         4.60 |
|  sys_clk              | main_sdram_bankmachine0_syncfifo0_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                7 |             23 |         3.29 |
|  sys_clk              | main_sdram_bankmachine6_syncfifo6_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                6 |             23 |         3.83 |
|  sys_clk              | main_sdram_bankmachine1_syncfifo1_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                6 |             23 |         3.83 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/main_sdram_choose_req_grant_reg[0]_2                                                                            | sys_rst                                                                                                                                                                                            |                7 |             23 |         3.29 |
|  sys_clk              | main_sdram_bankmachine2_syncfifo2_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |                8 |             23 |         2.88 |
|  sys_clk              | main_a7ddrphy_bitslip8_value10                                                                                                                                                                                    | main_a7ddrphy_bitslip15_value1                                                                                                                                                                     |                8 |             24 |         3.00 |
|  sys_clk              | main_a7ddrphy_bitslip0_value30                                                                                                                                                                                    | main_a7ddrphy_bitslip7_value1                                                                                                                                                                      |                9 |             24 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_input_unburstify/E[0]                                                                                        |                                                                                                                                                                                                    |                6 |             24 |         4.00 |
|  sys_clk              | main_vfb_litedramdmareader_offset_litedramdmareader_next_value_ce                                                                                                                                                 | main_vfb_litedramdmareader_offset                                                                                                                                                                  |                8 |             24 |         3.00 |
|  eth_rx_clk           |                                                                                                                                                                                                                   |                                                                                                                                                                                                    |               10 |             25 |         2.50 |
|  eth_tx_clk           |                                                                                                                                                                                                                   |                                                                                                                                                                                                    |                8 |             25 |         3.12 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/outputCmd_ready                                                                                                 |                                                                                                                                                                                                    |               11 |             25 |         2.27 |
|  sys_clk              | main_vfb_dma_fifo_syncfifo_re                                                                                                                                                                                     | sys_rst                                                                                                                                                                                            |                8 |             26 |         3.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                                         |                                                                                                                                                                                                    |                7 |             26 |         3.71 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/interface1_adr_wishbone2csr_next_value_ce1                                                             | FSM_onehot_wishbone2csr_state_reg_n_0_[1]                                                                                                                                                          |                8 |             26 |         3.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_cache_io_cpu_fill_valid                                         |                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_iBus_cmd_ready                                                                                                    |                                                                                                                                                                                                    |                9 |             26 |         2.89 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_iBus_cmd_ready                                                                                                    |                                                                                                                                                                                                    |                6 |             26 |         4.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_cmd_ready                                                                                                        |                                                                                                                                                                                                    |                6 |             27 |         4.50 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[13]_0                                           |               14 |             27 |         1.93 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/stageB_request_isAmo_reg_0[0]                                                               |                                                                                                                                                                                                    |                7 |             30 |         4.29 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                             | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               23 |             30 |         1.30 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                            |                                                                                                                                                                                                    |               11 |             30 |         2.73 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/stageB_request_isAmo_reg_0[0]                                                               |                                                                                                                                                                                                    |               12 |             30 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                            |                                                                                                                                                                                                    |               10 |             30 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_261_reg[0]                                                            |                                                                                                                                                                                                    |                9 |             30 |         3.33 |
|  sys_clk              | main_a7ddrphy_bitslip0_value00                                                                                                                                                                                    | main_a7ddrphy_bitslip0_value1[2]_i_1_n_0                                                                                                                                                           |               14 |             30 |         2.14 |
|  sys_clk              | main_a7ddrphy_bitslip1_value00                                                                                                                                                                                    | main_a7ddrphy_bitslip1_value1[2]_i_1_n_0                                                                                                                                                           |               12 |             30 |         2.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/E[0]                                                                             | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               24 |             30 |         1.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_773_reg[0]                                                            |                                                                                                                                                                                                    |               10 |             30 |         3.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/_zz_cores_0_cpu_externalSupervisorInterrupt_plic_target_ie_23                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               11 |             31 |         2.82 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/MmuPlugin_satp_mode172_out                                                                  |                                                                                                                                                                                                    |               16 |             31 |         1.94 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/MmuPlugin_satp_mode172_out                                                                  |                                                                                                                                                                                                    |               12 |             31 |         2.58 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[6]_0[0]                                                     |                                                                                                                                                                                                    |                6 |             31 |         5.17 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/customDebug_debugBridge_logic_debugger/dispatcher_dataShifter_reg[6]_1[0]                                                     |                                                                                                                                                                                                    |                5 |             31 |         6.20 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[21]_1                                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |                9 |             31 |         3.44 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/_zz_cores_0_cpu_externalInterrupt_plic_target_ie_23                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               12 |             31 |         2.58 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[21]_0                                                          | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |               12 |             31 |         2.58 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                            |                                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_CsrPlugin_privilege_reg[1][0]                                                           |                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface7_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               13 |             32 |         2.46 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface8_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               10 |             32 |         3.20 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/debugCd_logic_outputReset                                                                                      |               15 |             32 |         2.13 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/E[0]                                                                                                   |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface10_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                               |               12 |             32 |         2.67 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface5_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               15 |             32 |         2.13 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_pwm3_counter[0]_i_1_n_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  sys_clk              | main_wishbone_interface_writer_errors_status_clockdomainsrenamer0_liteethmacsramwriter_f_next_value_ce                                                                                                            | sys_rst                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface6_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               21 |             32 |         1.52 |
|  eth_tx_clk           | main_core_tx_crc_description_clockdomainsrenamer0_clockdomainsrenamer1_next_value_ce0                                                                                                                             | main_core_tx_crc_description[31]_i_1_n_0                                                                                                                                                           |               11 |             32 |         2.91 |
|  eth_tx_clk           | main_core_tx_crc_ce                                                                                                                                                                                               | main_core_tx_crc_reg                                                                                                                                                                               |                9 |             32 |         3.56 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                            |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sys_clk              | soclinux_cmdr_timeout_storage[31]_i_1_n_0                                                                                                                                                                         | sys_rst                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface2_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               17 |             32 |         1.88 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN_reg                              |                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                             |                                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                            |                                                                                                                                                                                                    |               26 |             32 |         1.23 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                            |                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  sys_clk              | csr_bankarray_csrbank6_dfii_pi1_wrdata0_re                                                                                                                                                                        |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sys_clk              | csr_bankarray_csrbank13_dma_base0_re                                                                                                                                                                              | sys_rst                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr                             |                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  sys_clk              | csr_bankarray_csrbank0_scratch0_re                                                                                                                                                                                | sys_rst                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk              | interface1_dat_w_wishbone2csr_next_value_ce0                                                                                                                                                                      |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sys_clk              | soclinux_datar_timeout_sdphydatar_next_value_ce2                                                                                                                                                                  | sys_rst                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk              | csr_bankarray_csrbank9_period0_re                                                                                                                                                                                 |                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  sys_clk              | csr_bankarray_csrbank7_width0_re                                                                                                                                                                                  |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/CsrPlugin_mtval                                                                                         |                                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  sys_clk              | main_core_pulsesynchronizer1_o                                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface0_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               14 |             32 |         2.29 |
|  sys_clk              |                                                                                                                                                                                                                   | p_20_in                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface11_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                               |               12 |             32 |         2.67 |
|  sys_clk              | csr_bankarray_csrbank10_period0_re                                                                                                                                                                                |                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  sys_clk              | csr_bankarray_csrbank11_reload0_re                                                                                                                                                                                | sys_rst                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk              | csr_bankarray_csrbank13_dma_length0_re                                                                                                                                                                            | sys_rst                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  sys_clk              | soclinux_core_cmd_argument_storage[31]_i_1_n_0                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk              | soclinux_cmdr_timeout_sdphycmdr_next_value_ce0                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/_zz_CsrPlugin_privilege_reg[1][0]                                                           |                                                                                                                                                                                                    |               23 |             32 |         1.39 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface9_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                                |               13 |             32 |         2.46 |
|  sys_clk              |                                                                                                                                                                                                                   | csr_bankarray_interface13_bank_bus_dat_r[31]_i_1_n_0                                                                                                                                               |               11 |             32 |         2.91 |
|  sys_clk              |                                                                                                                                                                                                                   | main_soclinux_tx_phase[31]_i_1_n_0                                                                                                                                                                 |                9 |             32 |         3.56 |
|  sys_clk              | soclinux_block2mem_wishbonedmawriter_base_storage[31]_i_1_n_0                                                                                                                                                     | sys_rst                                                                                                                                                                                            |               11 |             32 |         2.91 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/CsrPlugin_mtval                                                                                         |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | main_core_pulsesynchronizer0_o                                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk              | csr_bankarray_csrbank11_load0_re                                                                                                                                                                                  | sys_rst                                                                                                                                                                                            |               10 |             32 |         3.20 |
|  sys_clk              | soclinux_mem2block_dma_base_storage[31]_i_1_n_0                                                                                                                                                                   | sys_rst                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  sys_clk              | csr_bankarray_csrbank8_period0_re                                                                                                                                                                                 |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sys_clk              | csr_bankarray_csrbank8_width0_re                                                                                                                                                                                  |                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  sys_clk              | main_soclinux_timer_update_value_re                                                                                                                                                                               | sys_rst                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  sys_clk              | soclinux_core_data_count_sdcore_next_value_ce3                                                                                                                                                                    | sys_rst                                                                                                                                                                                            |                9 |             32 |         3.56 |
|  sys_clk              | soclinux_core_block_count_storage[31]_i_1_n_0                                                                                                                                                                     | sys_rst                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  sys_clk              | soclinux_datar_timeout_storage[31]_i_1_n_0                                                                                                                                                                        | sys_rst                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_pwm2_counter[0]_i_1_n_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_0[0]                                                       |                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/io_input_cmd_rData_fragment_address_reg[14]_0[1]                                                       |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | soclinux_mem2block_dma_base_storage[63]_i_1_n_0                                                                                                                                                                   | sys_rst                                                                                                                                                                                            |               13 |             32 |         2.46 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1__0_n_0                                     |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine0_level_reg[2]                                                                            |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine6_level_reg[0]                                                                            |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/main_sdram_bankmachine7_level_reg[0]                                                                            |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/ways_1_data/execute_to_memory_IS_DIV_reg_0                                                  | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/ways_1_data/execute_to_memory_IS_DIV_reg                                     |                6 |             32 |         5.33 |
|  sys_clk              | csr_bankarray_csrbank9_width0_re                                                                                                                                                                                  |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/io_cpu_fetch_data_regNextWhen[31]_i_1_n_0                                        |                                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  sys_clk              | csr_bankarray_csrbank10_width0_re                                                                                                                                                                                 |                                                                                                                                                                                                    |                7 |             32 |         4.57 |
|  sys_clk              | main_sdram_phaseinjector0_wrdata_storage[31]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                                 |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iArbiter_bmb_downSizer/rspArea_readLogic_buffers_0[31]_i_1__0_n_0                                                             |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sys_clk              | main_soclinux_bus_errors                                                                                                                                                                                          | sys_rst                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_pwm1_counter[0]_i_1_n_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/main_sdram_bankmachine5_level_reg[0]                                                                            |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/FSM_onehot_roundrobin3_grant_reg[0]_1                                                                           |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/FSM_onehot_roundrobin2_grant_reg[0]_0                                                                           |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | csr_bankarray_csrbank7_period0_re                                                                                                                                                                                 |                                                                                                                                                                                                    |               10 |             32 |         3.20 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/memory_MulDivIterativePlugin_div_result                                                                 |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_downSizer/rspArea_readLogic_buffers_0[31]_i_1_n_0                                                         |                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                                        |                                                                                                                                                                                                    |               31 |             32 |         1.03 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine1_level_reg[0]                                                                            |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/E[1]                                                                                                   |                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_1[0]                                                      |                                                                                                                                                                                                    |                6 |             32 |         5.33 |
|  sys_clk              | soclinux_block2mem_wishbonedmawriter_base_storage[63]_i_1_n_0                                                                                                                                                     | sys_rst                                                                                                                                                                                            |               12 |             32 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/writeBack_arbitration_isValid_reg_2[0]                                                      |                                                                                                                                                                                                    |                5 |             32 |         6.40 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_321_reg[0]                                                            |                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/FSM_onehot_sdmem2blockdma_state_reg[2][0]                                | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/SR[0]                                                     |               10 |             32 |         3.20 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_832_reg[0]                                                            |                                                                                                                                                                                                    |               12 |             32 |         2.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_320_reg[0]                                                            |                                                                                                                                                                                                    |               11 |             32 |         2.91 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/FSM_onehot_sdblock2memdma_state_reg[2]_0[0]                              | soclinux_block2mem_wishbonedmawriter_offset1                                                                                                                                                       |               10 |             32 |         3.20 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_withWriteBuffer_buffer_stream_valid_reg_2[0] |                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/execute_CsrPlugin_csr_833_reg[0]                                                            |                                                                                                                                                                                                    |               25 |             32 |         1.28 |
|  sys_clk              | csr_bankarray_csrbank5_block2mem_dma_length0_re                                                                                                                                                                   | sys_rst                                                                                                                                                                                            |               15 |             32 |         2.13 |
|  sys_clk              | csr_bankarray_csrbank5_mem2block_dma_length0_re                                                                                                                                                                   | sys_rst                                                                                                                                                                                            |               14 |             32 |         2.29 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/main_sdram_bankmachine4_level_reg[2]                                                                            |                                                                                                                                                                                                    |                4 |             32 |         8.00 |
|  sys_clk              |                                                                                                                                                                                                                   | soclinux_pwm0_counter[0]_i_1_n_0                                                                                                                                                                   |                8 |             32 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/execute_to_memory_IS_DIV_reg                                                    | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                |                7 |             32 |         4.57 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/stageB_amo_resultReg                                                                        |                                                                                                                                                                                                    |               30 |             32 |         1.07 |
|  eth_rx_clk           |                                                                                                                                                                                                                   | eth_rx_rst                                                                                                                                                                                         |               13 |             36 |         2.77 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[2]                     |                                                                                                                                                                                                    |               10 |             37 |         3.70 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[1]                     |                                                                                                                                                                                                    |               12 |             37 |         3.08 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/dBusNonCoherent_bmb_decoder_sourceOrderingFifo_io_pop_toStreams_needRefill[0]                     |                                                                                                                                                                                                    |               13 |             37 |         2.85 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_2_rValid_reg[0]                                     |                                                                                                                                                                                                    |                9 |             37 |         4.11 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_1_rValid_reg[0]                                     |                                                                                                                                                                                                    |               12 |             37 |         3.08 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_0_rspFifo/sourceOrderingUnbuffered_0_rValid_reg[0]                                     |                                                                                                                                                                                                    |               14 |             37 |         2.64 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_DataCache_l829                                                                         |                                                                                                                                                                                                    |               16 |             38 |         2.38 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/when_DataCache_l829                                                                         |                                                                                                                                                                                                    |               17 |             38 |         2.24 |
|  sys_clk              | main_vfb_conv_converter_mux0                                                                                                                                                                                      |                                                                                                                                                                                                    |                5 |             40 |         8.00 |
|  sys_clk              | main_vfb_dma_res_fifo_do_read                                                                                                                                                                                     | sys_rst                                                                                                                                                                                            |               11 |             44 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_valid153_out                                                                  |                                                                                                                                                                                                    |               13 |             44 |         3.38 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_valid147_out                                                                  |                                                                                                                                                                                                    |               14 |             44 |         3.14 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1__0_n_0                                                |                                                                                                                                                                                                    |                9 |             44 |         4.89 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_i_1__0_n_0                                                |                                                                                                                                                                                                    |               16 |             44 |         2.75 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_2_valid147_out                                                                  |                                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_0_cache_1_valid153_out                                                                  |                                                                                                                                                                                                    |               12 |             44 |         3.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_0_virtualAddress_0[9]_i_1_n_0                                                   |                                                                                                                                                                                                    |               11 |             44 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_0_cache_3_virtualAddress_0[9]_i_1_n_0                                                   |                                                                                                                                                                                                    |               15 |             44 |         2.93 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                              |                                                                                                                                                                                                    |               14 |             46 |         3.29 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_1_virtualAddress_0                                                              |                                                                                                                                                                                                    |               18 |             46 |         2.56 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_i_1_n_0                                                   |                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                              |                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1_n_0                                                   |                                                                                                                                                                                                    |               12 |             46 |         3.83 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_0_virtualAddress_0[9]_i_1__0_n_0                                                |                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_3_virtualAddress_0[9]_i_1__0_n_0                                                |                                                                                                                                                                                                    |               17 |             46 |         2.71 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/MmuPlugin_ports_1_cache_2_virtualAddress_0                                                              |                                                                                                                                                                                                    |               15 |             46 |         3.07 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_syncRemover/io_output_rsp_fifo/fifo/soclinux_mem2block_dma_fifo_level_reg[2]                                 |                                                                                                                                                                                                    |                6 |             48 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_sources_1_state                                                                              |                                                                                                                                                                                                    |               15 |             54 |         3.60 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_sources_0_state                                                                              |                                                                                                                                                                                                    |               16 |             54 |         3.38 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/payloadRam_reg_0_31_0_5_i_1__1_n_0                                             |                                                                                                                                                                                                    |                8 |             58 |         7.25 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/customDebug_debugBridge_logic_jtagBridge/flowCCUnsafeByToggle_1/outputArea_flow_m2sPipe_valid_reg_1                           |                                                                                                                                                                                                    |               17 |             61 |         3.59 |
|  sys_clk              | soclinux_dataw_crc16_enable                                                                                                                                                                                       | soclinux_dataw_crc16_crc3_reg0                                                                                                                                                                     |               15 |             64 |         4.27 |
|  sys_clk              | main_sdram_phaseinjector0_rddata_status[31]_i_1_n_0                                                                                                                                                               | sys_rst                                                                                                                                                                                            |               30 |             64 |         2.13 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                       |                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/_zz_toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_rsp_valid_1_reg[0]                       |                                                                                                                                                                                                    |               16 |             64 |         4.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_bmb_arbiter_io_output_cmd_ready                                                                              |                                                                                                                                                                                                    |               21 |             65 |         3.10 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/cores_0_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                    |                                                                                                                                                                                                    |               26 |             67 |         2.58 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/cores_1_cpu_logic_cpu_dataCache_2_io_mem_cmd_rValidN                                                    |                                                                                                                                                                                                    |               26 |             67 |         2.58 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/peripheralBridge_logic/peripheralBridge_logic_io_input_cmd_ready                                                              |                                                                                                                                                                                                    |               24 |             76 |         3.17 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1_n_0                                                        |                                                                                                                                                                                                    |               11 |             88 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                                 |                                                                                                                                                                                                    |               11 |             88 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/iBridge_logic/io_output_rdata_fifo/fifo/logic_ram_reg_0_31_0_5_i_1__0_n_0                                                     |                                                                                                                                                                                                    |               11 |             88 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/lastStageRegFileWrite_valid                                                                 |                                                                                                                                                                                                    |               11 |             88 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready                           |                                                                                                                                                                                                    |               25 |             90 |         3.60 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/_zz_dBusNonCoherent_bmb_rsp_payload_fragment_source_reg[0]                              |                                                                                                                                                                                                    |               12 |             90 |         7.50 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/IBusCachedPlugin_cache/IBusCachedPlugin_iBusRsp_stages_2_output_m2sPipe_ready                           |                                                                                                                                                                                                    |               22 |             90 |         4.09 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/cmdContext_fifo/logic_ram_spinal_port1_reg[0]_0                                                                 |                                                                                                                                                                                                    |               12 |             92 |         7.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/portsLogic_1_rspFifo/payloadRam_reg_0_31_0_5_i_1__0_n_0                                           |                                                                                                                                                                                                    |               12 |             92 |         7.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_logic/io_input_unburstify/_zz_dataFork_valid_reg                                                                      |                                                                                                                                                                                                    |               12 |             96 |         8.00 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_invalidationMonitor_logic_monitor/E[0]                                                                                    |                                                                                                                                                                                                    |               26 |            100 |         3.85 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBridge_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValidN                                                                |                                                                                                                                                                                                    |               33 |            103 |         3.12 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_cmd_rValidN                                                                                               |                                                                                                                                                                                                    |               30 |            110 |         3.67 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_arbiter/memory_arbiter/E[0]                                                                                  |                                                                                                                                                                                                    |               23 |            116 |         5.04 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_1_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                                    |                                                                                                                                                                                                    |               25 |            116 |         4.64 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/toplevel_cores_0_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValidN                                                                    |                                                                                                                                                                                                    |               27 |            116 |         4.30 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_arbiter/memory_arbiter/dBusCoherent_bmb_cmd_rValidN_reg_0[0]                                                 |                                                                                                                                                                                                    |               32 |            116 |         3.62 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/smp_exclusiveMonitor_logic/logic_cmdArbiter/E[0]                                                                              |                                                                                                                                                                                                    |               28 |            118 |         4.21 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusCoherent_bmb_cmd_rValidN                                                                                                  |                                                                                                                                                                                                    |               30 |            118 |         3.93 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/dBusNonCoherent_bmb_decoder/sourceOrderingFifo/io_input_cmd_fork2_logic_linkEnable_0_reg[0]                                   |                                                                                                                                                                                                    |               34 |            119 |         3.50 |
|  sys_clk              | soclinux_core_cmd_response_status_sdcore_next_value_ce10                                                                                                                                                          | sys_rst                                                                                                                                                                                            |               30 |            128 |         4.27 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/ways_1_data/execute_to_memory_IS_DIV_reg                                                    |                                                                                                                                                                                                    |               75 |            198 |         2.64 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/ways_0_data/writeBack_arbitration_isValid_reg                                               |                                                                                                                                                                                                    |               70 |            198 |         2.83 |
|  main_crg_clkout_buf5 |                                                                                                                                                                                                                   |                                                                                                                                                                                                    |               45 |            223 |         4.96 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      |                                                                                                                                                                                                    |              102 |            223 |         2.19 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/E[0]                                                                                        |                                                                                                                                                                                                    |               80 |            225 |         2.81 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_1_cpu_logic_cpu/dataCache_2/E[0]                                                                                        |                                                                                                                                                                                                    |               89 |            225 |         2.53 |
|  sys_clk              | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/cores_0_cpu_logic_cpu/dataCache_2/when_CsrPlugin_l1403_1                                                                      |                                                                                                                                                                                                    |              102 |            237 |         2.32 |
|  sys_clk              |                                                                                                                                                                                                                   | sys_rst                                                                                                                                                                                            |              178 |            394 |         2.21 |
|  sys_clk              |                                                                                                                                                                                                                   | VexRiscvLitexSmpCluster_Cc2_Iw64Is8192Iy2_Dw64Ds8192Dy2_ITs4DTs4_Ldw64_Cdma_Ood_Hb1/systemCd_logic_outputReset                                                                                     |              275 |            646 |         2.35 |
|  sys_clk              |                                                                                                                                                                                                                   |                                                                                                                                                                                                    |              449 |           1126 |         2.51 |
+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


