
                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

         Version J-2014.09-SP5-2 for RHEL64 -- Jul 11, 2015
               Copyright (c) 1988-2015 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
##############################################
# Setup: fill out the following parameters: name of clock signal, clock period (ns),
# reset signal name (if used), name of top-level module, name of source file
set CLK_NAME "clk";
clk
set CLK_PERIOD 2.40000000000000000000;
2.40000000000000000000
set RST_NAME "reset";
reset
set TOP_MOD_NAME "mvm_16_16_20_1";
mvm_16_16_20_1
set SRC_FILE "testq.sv";
testq.sv
###############################################
source setupdc.tcl
NangateOpenCellLibrary_typical.db dw_foundation.sldb
file mkdir work_synth
define_design_lib WORK -path work_synth
1
analyze $SRC_FILE -format sverilog
Running PRESTO HDLC
Searching for ./testq.sv
Compiling source file ./testq.sv
Presto compilation completed successfully.
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/dw_foundation.sldb'
1
elaborate -work WORK $TOP_MOD_NAME
Loading db file '/usr/local/synopsys/syn/libraries/syn/gtech.db'
Loading db file '/usr/local/synopsys/syn/libraries/syn/standard.sldb'
  Loading link library 'NangateOpenCellLibrary'
  Loading link library 'gtech'
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'mvm_16_16_20_1'.
Information: Building the design 'multipath' instantiated from design 'mvm_16_16_20_1' with
	the parameters "16,16,20,1". (HDL-193)

Inferred memory devices in process
	in routine multipath_k16_p16_b20_g1 line 281 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_rd_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      done_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      delay_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "5,16". (HDL-193)

Inferred memory devices in process
	in routine increaser_b5_TOP16 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'singlepath' instantiated from design 'multipath_k16_p16_b20_g1' with
	the parameters "1,16,20,1|((E%)(E%)(E%)(E%)(E%)(E%)(X%)(E%)(E%)(E%))". (HDL-193)

Statistics for case statements in always block at line 173 in file
	'./test.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           189            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 157 in file
		'./test.sv'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
| genblk1.y_we_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================

Inferred memory devices in process
	in routine singlepath_n_row1_n_col16_b20_g1 line 173 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      y_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     acc_aux_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      y_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      ready_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      state_reg      | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
|      a_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      x_we_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      a_re_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,16". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'seqMemory' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "40,1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'mac' instantiated from design 'singlepath_n_row1_n_col16_b20_g1' with
	the parameters "20,1". (HDL-193)
Warning:  ./test.sv:21: signed to unsigned assignment occurs. (VER-318)
Warning:  ./test.sv:42: unsigned to signed assignment occurs. (VER-318)
Warning:  ./test.sv:51: signed to unsigned assignment occurs. (VER-318)

Inferred memory devices in process
	in routine mac_b20_g1 line 44 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| genblk1.clr_aux_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| genblk1.add_in_reg  | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|     add_out_reg     | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "20,16,4". (HDL-193)

Inferred memory devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         mem_reg         | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b20_SIZE16_LOGSIZE4 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  20   | N  |
=================================================
Statistics for MUX_OPs
=========================================================================
|        block name/line         | Inputs | Outputs | # sel inputs | MB |
=========================================================================
| memory_b20_SIZE16_LOGSIZE4/105 |   16   |   20    |      4       | N  |
=========================================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b20_SIZE16' with
	the parameters "4,15". (HDL-193)

Inferred memory devices in process
	in routine increaser_b4_TOP15 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'memory' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "40,1,1". (HDL-193)

Inferred memory devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|         mem_reg         | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
|      data_out_reg       | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
| data_out_tri_enable_reg | Flip-flop |  40   |  Y  | N  | N  | N  | N  | N  | N  |
===================================================================================

Inferred tri-state devices in process
	in routine memory_b40_SIZE1_LOGSIZE1 line 99 in file
		'./test.sv'.
=================================================
| Register Name |       Type       | Width | MB |
=================================================
| data_out_tri  | Tri-State Buffer |  40   | N  |
=================================================
Presto compilation completed successfully.
Information: Building the design 'increaser' instantiated from design 'seqMemory_b40_SIZE1' with
	the parameters "1,0". (HDL-193)

Inferred memory devices in process
	in routine increaser_b1_TOP0 line 65 in file
		'./test.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
###### CLOCKS AND PORTS #######
set CLK_PORT [get_ports $CLK_NAME]
{clk}
set TMP1 [remove_from_collection [all_inputs] $CLK_PORT]
{reset loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
set INPUTS [remove_from_collection $TMP1 $RST_NAME]
{loadMatrix loadVector start data_in[19] data_in[18] data_in[17] data_in[16] data_in[15] data_in[14] data_in[13] data_in[12] data_in[11] data_in[10] data_in[9] data_in[8] data_in[7] data_in[6] data_in[5] data_in[4] data_in[3] data_in[2] data_in[1] data_in[0]}
create_clock -period $CLK_PERIOD [get_ports clk]
1
#set_input_delay 1 -max -clock clk $INPUTS
#set_output_delay 1 -max -clock clk [all_outputs]
# rule of thumb: 20% of clock period
###### OPTIMIZATION #######
set_max_area 0 
1
###### RUN #####
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.5.2 |   *     |
| Licensed DW Building Blocks        | J-2014.09-DWBB_201409.5.2 |   *     |
============================================================================


Information: There are 848 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'mac_b20_g1_0'
  Processing 'increaser_b1_TOP0_0'
  Processing 'memory_b40_SIZE1_LOGSIZE1_0'
  Processing 'seqMemory_b40_SIZE1_0'
  Processing 'increaser_b4_TOP15_0'
  Processing 'memory_b20_SIZE16_LOGSIZE4_0'
  Processing 'seqMemory_b20_SIZE16_0'
  Processing 'singlepath_n_row1_n_col16_b20_g1_0'
Information: The register 'state_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'increaser_b5_TOP16'
  Processing 'multipath_k16_p16_b20_g1'
  Processing 'mvm_16_16_20_1'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'mac_b20_g1_1_DW01_add_0'
  Processing 'mac_b20_g1_2_DW01_add_0'
  Processing 'mac_b20_g1_3_DW01_add_0'
  Processing 'mac_b20_g1_4_DW01_add_0'
  Processing 'mac_b20_g1_5_DW01_add_0'
  Processing 'mac_b20_g1_6_DW01_add_0'
  Processing 'mac_b20_g1_7_DW01_add_0'
  Processing 'mac_b20_g1_8_DW01_add_0'
  Processing 'mac_b20_g1_9_DW01_add_0'
  Processing 'mac_b20_g1_10_DW01_add_0'
  Processing 'mac_b20_g1_11_DW01_add_0'
  Processing 'mac_b20_g1_12_DW01_add_0'
  Processing 'mac_b20_g1_13_DW01_add_0'
  Processing 'mac_b20_g1_14_DW01_add_0'
  Processing 'mac_b20_g1_15_DW01_add_0'
  Processing 'mac_b20_g1_0_DW01_add_0'
  Processing 'increaser_b5_TOP16_DW01_inc_0'
  Mapping 'mac_b20_g1_1_DW_mult_tc_0'
  Mapping 'mac_b20_g1_2_DW_mult_tc_0'
  Mapping 'mac_b20_g1_3_DW_mult_tc_0'
  Mapping 'mac_b20_g1_4_DW_mult_tc_0'
  Mapping 'mac_b20_g1_5_DW_mult_tc_0'
  Mapping 'mac_b20_g1_6_DW_mult_tc_0'
  Mapping 'mac_b20_g1_7_DW_mult_tc_0'
  Mapping 'mac_b20_g1_8_DW_mult_tc_0'
  Mapping 'mac_b20_g1_9_DW_mult_tc_0'
  Mapping 'mac_b20_g1_10_DW_mult_tc_0'
  Mapping 'mac_b20_g1_11_DW_mult_tc_0'
  Mapping 'mac_b20_g1_12_DW_mult_tc_0'
  Mapping 'mac_b20_g1_13_DW_mult_tc_0'
  Mapping 'mac_b20_g1_14_DW_mult_tc_0'
  Mapping 'mac_b20_g1_15_DW_mult_tc_0'
  Mapping 'mac_b20_g1_0_DW_mult_tc_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:35  165320.9      1.44     461.5   31148.6                          
    0:00:35  165320.9      1.44     461.5   31148.6                          
    0:00:35  165365.5      1.44     461.5   31148.6                          
    0:00:35  165410.2      1.44     461.5   31148.6                          
    0:00:36  165454.9      1.44     461.5   31148.6                          
    0:00:36  165499.6      1.44     461.5   31148.6                          
    0:00:36  165536.6      1.44     461.5   31146.2                          
    0:00:36  166064.1      1.44     461.4   21088.4                          
    0:00:37  166573.2      1.44     461.4   11055.8                          
    0:00:58  162540.6      0.67     153.0    1724.3                          
    0:00:59  162526.8      0.67     153.0    1724.3                          
    0:00:59  162526.8      0.67     153.0    1724.3                          
    0:00:59  162523.6      0.67     152.7    1724.3                          
    0:01:00  162523.6      0.67     152.7    1724.3                          
    0:01:13  139575.3      0.66     111.3     201.1                          
    0:01:14  139512.7      0.63     110.0     149.9                          
    0:01:17  139521.5      0.61     107.5     146.6                          
    0:01:18  139530.8      0.60     106.5     138.1                          
    0:01:21  139545.2      0.59     104.6     133.7                          
    0:01:22  139549.2      0.57     103.8     125.5                          
    0:01:23  139556.4      0.57     103.0     117.2                          
    0:01:24  139565.9      0.55     101.7     107.3                          
    0:01:24  139578.7      0.54     101.0      97.3                          
    0:01:25  139592.8      0.54     100.2      90.5                          
    0:01:25  139610.6      0.53      99.4      88.8                          
    0:01:26  139621.8      0.52      98.5      85.4                          
    0:01:26  139634.8      0.51      97.5      85.4                          
    0:01:27  139464.3      0.51      97.5      85.4                          
    0:01:27  139464.3      0.51      97.5      85.4                          
    0:01:28  139466.2      0.51      97.4      43.6                          
    0:01:28  139472.8      0.51      97.4      10.2                          
    0:01:28  139475.0      0.51      97.4       0.0                          
    0:01:29  139475.0      0.51      97.4       0.0                          
    0:01:29  139475.0      0.51      97.4       0.0                          
    0:01:29  139475.0      0.51      97.4       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:29  139475.0      0.51      97.4       0.0                          
    0:01:29  139493.9      0.50      96.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:01:29  139529.2      0.50      93.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139564.3      0.50      91.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[38]/D
    0:01:29  139595.7      0.50      89.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139631.1      0.50      86.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:29  139662.5      0.49      84.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139683.0      0.49      83.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139705.3      0.48      83.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139727.9      0.48      82.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139756.7      0.47      81.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139772.1      0.46      81.2       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139811.2      0.46      80.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:30  139818.4      0.46      79.6       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:30  139848.2      0.46      78.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139880.6      0.46      77.4       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139891.8      0.45      76.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139922.9      0.45      75.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139939.4      0.45      74.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139946.9      0.44      74.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139967.9      0.44      73.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:31  139977.4      0.44      73.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:31  139990.2      0.43      73.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:31  140007.8      0.43      71.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140027.2      0.43      71.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140043.4      0.43      71.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140065.8      0.42      70.1       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140076.4      0.42      69.9       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140089.4      0.42      69.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140094.0      0.42      69.7       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140108.3      0.42      68.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:32  140133.9      0.42      67.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:32  140153.5      0.42      66.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140162.0      0.42      66.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140182.5      0.41      65.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:33  140201.1      0.41      64.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140221.1      0.41      63.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140226.4      0.41      63.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140245.6      0.41      62.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140265.3      0.41      62.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:33  140289.2      0.40      61.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:33  140306.8      0.40      60.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140318.7      0.39      60.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140332.3      0.39      59.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140350.9      0.39      58.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140363.7      0.38      58.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140372.7      0.38      57.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140383.6      0.38      56.8       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140396.4      0.38      56.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:34  140413.4      0.38      55.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:34  140417.9      0.37      55.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140426.7      0.37      55.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:34  140439.5      0.37      54.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140453.6      0.37      54.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140472.7      0.37      53.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140494.5      0.37      52.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140516.6      0.36      51.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:35  140519.0      0.36      51.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140532.3      0.36      50.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140554.9      0.36      49.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:35  140572.2      0.36      49.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140588.2      0.35      48.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140604.1      0.35      47.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:35  140607.3      0.35      47.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140631.5      0.35      46.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140654.4      0.35      45.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140667.4      0.34      44.7       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:36  140676.2      0.34      44.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140687.9      0.34      44.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140704.7      0.34      43.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140718.5      0.33      43.0       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140733.9      0.33      42.6       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:36  140737.9      0.33      42.6       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:36  140743.3      0.32      42.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:36  140747.8      0.32      42.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140756.0      0.32      42.0       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:37  140762.9      0.32      41.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140768.5      0.32      41.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140776.8      0.32      41.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140785.6      0.31      41.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140791.4      0.31      41.1       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140797.3      0.31      41.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140804.4      0.31      41.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:37  140816.1      0.31      40.7       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:37  140821.5      0.31      40.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:37  140831.3      0.31      40.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140849.4      0.31      39.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140850.7      0.31      39.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140863.2      0.30      39.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140875.2      0.30      38.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140893.5      0.30      38.2       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:38  140899.1      0.30      38.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140906.8      0.30      37.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:38  140916.4      0.30      37.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140926.8      0.30      37.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[38]/D
    0:01:38  140940.4      0.29      36.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  140955.0      0.29      36.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140952.6      0.29      36.2       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140960.6      0.29      36.0       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:39  140962.2      0.29      35.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140971.0      0.29      35.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:39  140988.2      0.29      35.3       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141000.2      0.28      34.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141002.3      0.28      34.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:39  141004.5      0.28      34.5       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:39  141022.3      0.28      33.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:39  141040.1      0.28      33.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141046.2      0.28      32.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:40  141051.8      0.28      32.8       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141056.3      0.28      32.7       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141076.0      0.28      32.1       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141094.6      0.27      31.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141099.4      0.27      31.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:40  141117.3      0.27      31.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:40  141122.8      0.27      31.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141135.1      0.27      30.6       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141146.5      0.27      30.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:41  141160.9      0.26      29.6       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141171.0      0.26      29.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141181.6      0.26      29.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141190.4      0.26      28.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141197.1      0.26      28.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141201.8      0.26      28.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141205.0      0.26      28.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:41  141212.2      0.25      28.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:41  141213.8      0.25      28.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:41  141219.9      0.25      27.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141227.9      0.25      27.7       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141233.5      0.25      27.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141245.2      0.25      27.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141249.2      0.25      27.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141263.6      0.25      27.1       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141276.1      0.24      26.8       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:42  141276.9      0.24      26.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:42  141284.8      0.24      26.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141299.7      0.24      26.3       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:42  141313.0      0.24      25.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141324.5      0.24      25.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141330.1      0.24      25.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141333.2      0.24      25.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141339.4      0.24      25.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141344.7      0.24      25.0       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141345.2      0.23      24.9       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141354.3      0.23      24.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:43  141359.0      0.23      24.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:43  141364.6      0.23      24.3       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141373.7      0.23      24.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:43  141377.4      0.23      24.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141379.8      0.23      24.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141384.1      0.23      24.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141389.4      0.23      23.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141392.8      0.22      23.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141394.2      0.22      23.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141397.6      0.22      23.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141400.8      0.22      23.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141407.2      0.22      23.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141411.4      0.22      23.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:44  141428.7      0.22      22.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:44  141433.8      0.22      22.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:44  141435.1      0.22      22.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141440.7      0.22      22.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141455.6      0.21      22.3       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141461.5      0.21      22.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141467.8      0.21      22.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141472.9      0.21      22.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141472.9      0.21      22.1       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141477.7      0.21      21.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:45  141484.9      0.21      21.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:45  141494.7      0.21      21.7       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:45  141506.9      0.21      21.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141504.8      0.21      21.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141508.0      0.21      21.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:46  141508.3      0.21      21.4       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141514.7      0.21      21.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141521.8      0.21      21.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141531.4      0.21      21.1       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:46  141527.2      0.21      21.0       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141527.2      0.21      21.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141535.1      0.21      20.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:46  141537.3      0.20      20.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:46  141538.3      0.20      20.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141542.1      0.20      20.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141547.1      0.20      20.6       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:47  141547.9      0.20      20.6       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:47  141553.5      0.20      20.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141560.7      0.20      20.1       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141565.5      0.20      20.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141572.1      0.20      19.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:47  141576.1      0.20      19.9       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141586.2      0.19      19.6       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141589.4      0.19      19.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141596.9      0.19      19.5       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141602.7      0.19      19.3       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141612.0      0.19      19.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141620.8      0.19      18.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141629.3      0.18      18.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:48  141638.9      0.18      18.0       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141646.1      0.18      17.8       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141648.5      0.18      17.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:48  141658.6      0.18      17.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:48  141663.6      0.18      17.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141669.7      0.17      17.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141674.5      0.17      17.1       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141679.8      0.17      16.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141684.6      0.17      16.8       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141686.0      0.17      16.6       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141688.9      0.17      16.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:49  141690.7      0.17      16.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141695.5      0.17      16.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141701.7      0.17      15.9       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:49  141705.9      0.17      15.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:49  141710.4      0.16      15.8       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141716.8      0.16      15.6       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141718.4      0.16      15.6       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141721.6      0.16      15.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141724.3      0.16      15.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141728.3      0.16      15.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:50  141730.6      0.16      15.0       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141734.6      0.16      14.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141743.2      0.16      14.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141750.3      0.16      14.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:50  141752.5      0.15      14.4       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:50  141756.2      0.15      14.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141763.4      0.15      14.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141770.0      0.15      14.1       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51  141774.5      0.15      14.1       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141780.4      0.15      14.0       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141788.9      0.15      13.9       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141798.5      0.15      13.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141803.3      0.15      13.7       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:51  141807.8      0.15      13.5       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141812.8      0.15      13.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141815.0      0.15      13.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:51  141816.8      0.15      13.3       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:51  141820.6      0.15      13.3       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:51  141829.9      0.15      13.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141831.5      0.14      13.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141833.6      0.14      13.1       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141839.4      0.14      13.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141844.5      0.14      12.9       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141851.1      0.14      12.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141855.7      0.14      12.7       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141861.5      0.14      12.7       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:52  141863.4      0.14      12.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141868.4      0.14      12.6       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:52  141873.2      0.14      12.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:52  141882.5      0.14      12.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:52  141886.5      0.14      12.3       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141894.0      0.14      12.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141900.1      0.14      12.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141904.9      0.14      12.1       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141910.2      0.14      12.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141913.1      0.14      11.9       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141916.8      0.14      11.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141920.6      0.14      11.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141926.4      0.13      11.8       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:53  141931.7      0.13      11.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141937.9      0.13      11.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:53  141940.3      0.13      11.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:53  141949.6      0.13      11.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:53  141954.4      0.13      11.6       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:53  141960.7      0.13      11.5       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141967.4      0.13      11.5       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  141969.5      0.13      11.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:54  141973.0      0.13      11.4       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141978.0      0.13      11.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:54  141979.9      0.13      11.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141984.7      0.13      11.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:54  141988.1      0.13      11.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  141993.7      0.13      11.2       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:54  141999.8      0.13      11.2       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142002.2      0.13      11.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142009.9      0.13      11.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:54  142017.4      0.13      11.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142023.2      0.13      11.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:54  142028.8      0.13      10.9       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142031.8      0.13      10.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142037.1      0.12      10.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142041.1      0.12      10.8       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142043.7      0.12      10.8       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:01:55  142047.7      0.12      10.7       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142055.4      0.12      10.7       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:01:55  142061.8      0.12      10.6       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142068.5      0.12      10.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:55  142072.7      0.12      10.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142077.2      0.12      10.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142078.0      0.12      10.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142092.1      0.12      10.3      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142096.7      0.12      10.2      24.2 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:01:55  142099.6      0.12      10.2      24.2 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142105.2      0.12      10.1      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142111.3      0.12      10.1      24.2 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142115.0      0.12      10.0      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142130.7      0.11       9.9      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:56  142134.4      0.11       9.8      24.2 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142140.0      0.11       9.8      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142146.1      0.11       9.7      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142150.7      0.11       9.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142156.5      0.11       9.6      24.2 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:01:56  142163.2      0.11       9.5      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142171.7      0.11       9.4      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142177.3      0.11       9.3      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:56  142183.4      0.11       9.2      24.2 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142190.8      0.11       9.2      24.2 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142195.1      0.11       9.1      24.2 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142199.3      0.11       9.1      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142205.7      0.11       9.1      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142215.6      0.11       9.0      24.2 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142226.5      0.10       8.9      24.2 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142231.8      0.10       8.8      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142237.4      0.10       8.8      24.2 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142244.8      0.10       8.7      24.2 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142250.7      0.10       8.6      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:57  142257.6      0.10       8.6      24.2 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:57  142259.5      0.10       8.6      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:57  142265.0      0.10       8.5      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142269.0      0.10       8.5      24.2 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142272.5      0.10       8.4      24.2 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142280.5      0.10       8.4      24.2 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142287.1      0.10       8.3      24.2 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142293.5      0.10       8.3      24.2 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142303.1      0.10       8.2      24.2 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142307.9      0.10       8.2      24.2 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142314.3      0.10       8.2      24.2 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142317.2      0.10       8.2      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142326.2      0.09       8.1      24.2 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:58  142337.9      0.09       8.0      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142343.2      0.09       7.9      48.4 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:01:58  142353.4      0.09       7.9      48.4 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:01:58  142360.0      0.09       7.8      48.4 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142365.9      0.09       7.7      48.4 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142370.9      0.09       7.7      48.4 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:01:59  142375.2      0.09       7.6      48.4 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142385.0      0.09       7.5      48.4 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142390.9      0.09       7.5      48.4 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142393.8      0.09       7.5      48.4 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142396.2      0.09       7.5      48.4 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142397.8      0.09       7.4      48.4 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142409.5      0.09       7.4      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142421.2      0.09       7.3      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:01:59  142424.6      0.09       7.3      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:01:59  142429.4      0.09       7.2      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:01:59  142430.5      0.09       7.2      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:02:00  142437.7      0.09       7.1      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:00  142443.3      0.08       7.1      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142448.1      0.08       7.1      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142451.8      0.08       7.0      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142455.8      0.08       7.0      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:02:00  142461.6      0.08       6.9      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142466.4      0.08       6.7      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142472.0      0.08       6.7      72.7 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142477.3      0.08       6.6      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:00  142479.7      0.08       6.5      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:00  142482.9      0.08       6.5      72.7 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142483.7      0.08       6.5      72.7 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142486.6      0.08       6.5      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142488.5      0.08       6.4      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142489.8      0.08       6.4      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142493.5      0.08       6.4      72.7 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142495.1      0.08       6.4      72.7 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142493.8      0.08       6.3      72.7 path/path/path/genblk1.add_in_reg[38]/D
    0:02:01  142498.6      0.08       6.3      72.7 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142499.1      0.08       6.3      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:01  142502.3      0.08       6.3      72.7 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142505.2      0.08       6.3      72.7 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:01  142507.6      0.08       6.2      72.7 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:01  142509.8      0.08       6.2      72.7 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142513.0      0.08       6.1      72.7 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142516.7      0.07       6.1      72.7 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142532.6      0.07       6.0      96.9 path/path/path/genblk1.add_in_reg[38]/D
    0:02:02  142534.2      0.07       5.9      96.9 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142536.9      0.07       5.9      96.9 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142539.0      0.07       5.9      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:02  142539.8      0.07       5.9      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:02  142539.8      0.07       5.9      96.9 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:02  142541.2      0.07       5.9      96.9 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:03  142541.2      0.07       5.9      96.9 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:03  142541.2      0.07       5.9      96.9 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:04  142541.2      0.07       5.8      96.9 path/path/path/genblk1.add_in_reg[38]/D
    0:02:04  142540.9      0.07       5.8      96.9 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:04  142540.9      0.07       5.7      96.9 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:05  142544.6      0.07       5.7      96.9 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142545.4      0.07       5.6      96.9 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:06  142547.5      0.07       5.5      96.9 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:06  142547.5      0.07       5.5      96.9                          
    0:02:08  142540.1      0.07       5.5      96.9                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:08  142540.1      0.07       5.5      96.9                          
    0:02:08  142519.3      0.07       5.5       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142527.9      0.07       5.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:08  142529.2      0.07       5.4       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:08  142541.4      0.07       5.2       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142546.2      0.07       5.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:08  142548.6      0.07       5.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:08  142557.6      0.07       5.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142557.6      0.07       5.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142564.6      0.07       5.0       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142568.3      0.07       5.0       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[38]/D
    0:02:09  142567.5      0.07       5.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142574.4      0.07       4.9       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142579.2      0.07       4.9       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142582.6      0.07       4.8       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142591.4      0.07       4.8       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142602.3      0.07       4.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142602.9      0.07       4.6       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142612.2      0.07       4.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:09  142609.8      0.07       4.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:09  142612.4      0.07       4.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142614.8      0.07       4.5       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142614.8      0.07       4.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142616.4      0.07       4.5       0.0 path/path/path/genblk1.add_in_reg[38]/D
    0:02:10  142619.4      0.07       4.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142628.9      0.07       4.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142630.3      0.07       4.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142631.3      0.07       4.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142633.7      0.07       4.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:10  142635.3      0.07       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142636.9      0.07       4.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:10  142638.0      0.07       4.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:10  142641.4      0.07       4.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142645.4      0.06       4.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142652.6      0.06       4.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142660.3      0.06       4.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142667.0      0.06       4.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142674.2      0.06       4.1       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142674.2      0.06       4.1       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142680.0      0.06       4.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142685.3      0.06       4.0       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142691.7      0.06       4.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:11  142693.0      0.06       4.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[38]/D
    0:02:11  142692.2      0.06       3.9       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:11  142693.8      0.06       3.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142697.0      0.06       3.9       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142698.6      0.06       3.9       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142705.5      0.06       3.8       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142715.9      0.06       3.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142725.0      0.06       3.7       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142727.4      0.06       3.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142734.5      0.06       3.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:12  142736.1      0.06       3.6       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142740.9      0.06       3.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:12  142748.6      0.05       3.4       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:12  142753.2      0.05       3.4       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142753.2      0.05       3.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142754.5      0.05       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142760.3      0.05       3.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142761.1      0.05       3.4       0.0 path/genblk1[3].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142761.7      0.05       3.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142769.9      0.05       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142773.9      0.05       3.3       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:13  142780.6      0.05       3.3       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142790.1      0.05       3.2       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142797.6      0.05       3.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:02:13  142803.7      0.05       3.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:13  142813.3      0.05       3.1       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142815.4      0.05       3.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142825.8      0.05       3.0       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142827.6      0.05       3.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142828.4      0.05       2.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142832.4      0.05       2.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142837.5      0.05       2.9       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142843.6      0.05       2.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142846.5      0.05       2.8       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142856.6      0.05       2.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142868.3      0.05       2.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142877.6      0.05       2.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:14  142881.1      0.05       2.6       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:14  142892.5      0.04       2.5       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  142892.5      0.04       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142896.0      0.04       2.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  142897.1      0.04       2.5       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142897.9      0.04       2.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142898.4      0.04       2.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142899.7      0.04       2.5       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142900.8      0.04       2.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142905.6      0.04       2.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142908.5      0.04       2.4       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:15  142911.2      0.04       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142910.4      0.04       2.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:15  142918.1      0.04       2.4       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142919.9      0.04       2.4       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142928.7      0.04       2.3       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142921.5      0.04       2.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:16  142927.1      0.04       2.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142929.5      0.04       2.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142929.5      0.04       2.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142935.4      0.04       2.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  142939.6      0.04       2.2       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[38]/D
    0:02:16  142947.3      0.04       2.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:16  142949.2      0.04       2.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142951.9      0.04       2.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142958.0      0.04       2.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142960.9      0.04       2.0       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  142962.5      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  142964.6      0.04       2.0       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  142967.0      0.04       2.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142967.0      0.04       2.0       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:17  142969.1      0.04       1.9       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:17  142968.9      0.04       1.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:17  142969.4      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142972.1      0.04       1.9       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142976.6      0.04       1.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142977.7      0.04       1.9       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  142977.4      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142980.1      0.04       1.9       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142979.8      0.04       1.9       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:18  142988.3      0.04       1.9       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  142997.3      0.04       1.8       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:18  142997.1      0.04       1.8       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:18  142999.7      0.03       1.8       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143008.0      0.03       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:19  143007.7      0.03       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143008.2      0.03       1.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143013.0      0.03       1.8       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[38]/D
    0:02:19  143018.4      0.03       1.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143020.2      0.03       1.8       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143026.3      0.03       1.7       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143026.3      0.03       1.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:19  143027.1      0.03       1.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:19  143028.5      0.03       1.7       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143030.6      0.03       1.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143031.9      0.03       1.7       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143038.0      0.03       1.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143043.6      0.03       1.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143043.6      0.03       1.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143046.8      0.03       1.6       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143047.1      0.03       1.6       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:20  143047.9      0.03       1.6       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143051.9      0.03       1.5       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143060.6      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143062.0      0.03       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:20  143062.2      0.03       1.5       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:20  143064.6      0.03       1.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][38]/D
    0:02:21  143065.4      0.03       1.5       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143065.4      0.03       1.5       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143066.0      0.03       1.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143068.1      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143068.1      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143069.7      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143075.3      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143076.3      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:21  143085.1      0.03       1.4       0.0                          


  Beginning Area-Recovery Phase  (max_area 0)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:02:21  143085.1      0.03       1.4       0.0                          
    0:02:22  143085.1      0.03       1.4       0.0                          
    0:02:25  142810.9      0.03       1.3       0.0                          
    0:02:27  142700.0      0.03       1.4       0.0                          
    0:02:28  142660.6      0.03       1.4       0.0                          
    0:02:28  142624.9      0.03       1.4       0.0                          
    0:02:29  142596.7      0.03       1.4       0.0                          
    0:02:30  142573.3      0.03       1.4       0.0                          
    0:02:30  142551.5      0.03       1.4       0.0                          
    0:02:31  142529.7      0.03       1.4       0.0                          
    0:02:32  142518.5      0.03       1.4       0.0                          
    0:02:32  142499.9      0.03       1.4       0.0                          
    0:02:33  142489.3      0.03       1.4       0.0                          
    0:02:33  142478.6      0.03       1.4       0.0                          
    0:02:34  142468.0      0.03       1.4       0.0                          
    0:02:34  142457.4      0.03       1.4       0.0                          
    0:02:34  142446.7      0.03       1.4       0.0                          
    0:02:35  142436.1      0.03       1.4       0.0                          
    0:02:35  142436.1      0.03       1.4       0.0                          
    0:02:35  142436.1      0.03       1.4       0.0                          
    0:02:36  142328.6      0.05       1.5       0.0                          
    0:02:36  142319.3      0.05       1.5       0.0                          
    0:02:36  142319.3      0.05       1.5       0.0                          
    0:02:36  142319.3      0.05       1.5       0.0                          
    0:02:37  142319.3      0.05       1.5       0.0                          
    0:02:37  142319.3      0.05       1.5       0.0                          
    0:02:37  142319.3      0.05       1.5       0.0                          
    0:02:37  142321.2      0.03       1.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:37  142321.2      0.03       1.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:37  142324.1      0.03       1.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:37  142324.1      0.03       1.4       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:37  142324.6      0.03       1.4       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142328.4      0.03       1.4       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142333.4      0.03       1.3       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142333.4      0.03       1.3       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142337.4      0.03       1.3       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142339.8      0.03       1.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142345.1      0.03       1.3       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142345.1      0.03       1.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142353.6      0.03       1.2       0.0 path/path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142353.9      0.03       1.2       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142354.4      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:38  142358.7      0.03       1.2       0.0 path/genblk1[9].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:38  142361.1      0.03       1.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142361.3      0.02       1.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142361.3      0.02       1.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142363.7      0.02       1.1       0.0 path/genblk1[12].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142364.3      0.02       1.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:39  142364.5      0.02       1.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:39  142366.9      0.02       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:40  142366.9      0.02       1.1       0.0                          
    0:02:40  142336.1      0.02       1.1       0.0                          
    0:02:40  142305.7      0.02       1.1       0.0                          
    0:02:40  142251.7      0.02       1.1       0.0                          
    0:02:40  142222.0      0.02       1.1       0.0                          
    0:02:41  142184.4      0.02       1.1       0.0                          
    0:02:41  142137.1      0.02       1.1       0.0                          
    0:02:41  142108.4      0.02       1.1       0.0                          
    0:02:41  142056.5      0.02       1.1       0.0                          
    0:02:41  142016.6      0.02       1.1       0.0                          
    0:02:42  141968.5      0.02       1.1       0.0                          
    0:02:43  141910.5      0.02       1.1       0.0                          
    0:02:44  141808.3      0.02       1.1       0.0                          
    0:02:45  141682.2      0.02       1.1       0.0                          
    0:02:45  141564.1      0.02       1.1       0.0                          
    0:02:46  141434.9      0.02       1.1       0.0                          
    0:02:46  141334.3      0.02       1.1       0.0                          
    0:02:47  141216.2      0.02       1.1       0.0                          
    0:02:47  141147.6      0.02       1.1       0.0                          
    0:02:47  141126.0      0.02       1.1       0.0                          
    0:02:47  141118.8      0.02       1.1       0.0                          
    0:02:48  141063.8      0.02       1.1       0.0                          
    0:02:49  141008.7      0.02       1.1       0.0                          
    0:02:50  140996.8      0.02       1.1       0.0                          
    0:02:50  140995.2      0.02       1.1       0.0                          
    0:02:50  140993.8      0.02       1.1       0.0                          
    0:02:50  140991.7      0.02       1.1       0.0                          
    0:02:50  140988.5      0.02       1.1       0.0                          
    0:02:51  140987.4      0.02       1.1       0.0                          
    0:02:51  140984.0      0.02       1.1       0.0                          
    0:02:54  140980.0      0.02       1.1       0.0                          
    0:02:54  140968.3      0.05       1.2       0.0                          
    0:02:54  140967.0      0.05       1.2       0.0                          
    0:02:54  140967.0      0.05       1.2       0.0                          
    0:02:54  140967.0      0.05       1.2       0.0                          
    0:02:54  140967.0      0.05       1.2       0.0                          
    0:02:54  140967.0      0.05       1.2       0.0                          
    0:02:54  140967.0      0.05       1.2       0.0                          
    0:02:54  140970.7      0.02       1.1       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:55  140973.1      0.02       1.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:55  140995.2      0.02       1.0       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141000.5      0.02       1.0       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:55  141010.9      0.02       0.9       0.0 path/genblk1[11].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141013.0      0.02       0.9       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141013.8      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141016.7      0.02       0.9       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141026.3      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141031.1      0.02       0.9       0.0 path/genblk1[15].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141032.7      0.02       0.9       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141037.5      0.02       0.9       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141038.3      0.02       0.9       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:56  141041.4      0.02       0.9       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141044.9      0.02       0.9       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:56  141049.7      0.02       0.8       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:02:57  141052.1      0.02       0.8       0.0 path/genblk1[10].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  141052.3      0.02       0.8       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141053.4      0.02       0.8       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:57  141060.3      0.02       0.8       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141062.5      0.02       0.8       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141068.0      0.02       0.7       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141068.0      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141067.5      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141068.6      0.02       0.7       0.0 path/genblk1[13].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141068.6      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:57  141073.4      0.02       0.7       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141074.4      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141074.7      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141078.7      0.02       0.7       0.0 path/genblk1[8].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  141080.5      0.02       0.7       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141082.7      0.02       0.7       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:02:58  141082.7      0.02       0.6       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  141087.5      0.02       0.6       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:58  141089.3      0.02       0.6       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:02:59  141088.8      0.02       0.6       0.0                          
    0:02:59  141088.8      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:59  141092.0      0.02       0.6       0.0 path/genblk1[14].path/path/genblk1.add_in_reg[39]/D
    0:02:59  141094.6      0.02       0.6       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:02:59  141098.1      0.02       0.6       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:02:59  141101.3      0.02       0.6       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:02:59  141105.3      0.02       0.6       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  141106.1      0.02       0.5       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:02:59  141107.1      0.02       0.5       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:02:59  141107.9      0.01       0.5       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141112.2      0.01       0.5       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141115.1      0.01       0.5       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141115.9      0.01       0.5       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141116.2      0.01       0.5       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141116.2      0.01       0.5       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141121.5      0.01       0.5       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141126.8      0.01       0.4       0.0 path/genblk1[6].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141126.8      0.01       0.4       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:00  141129.2      0.01       0.4       0.0 path/genblk1[9].path/path/add_out_reg[39]/D
    0:03:00  141131.6      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:00  141136.1      0.01       0.4       0.0 path/path/path/genblk1.add_in_reg[39]/D
    0:03:00  141139.3      0.01       0.4       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141139.3      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141142.5      0.01       0.4       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141143.6      0.01       0.4       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  141144.4      0.01       0.4       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141148.1      0.01       0.4       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141151.6      0.01       0.4       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141153.4      0.01       0.4       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:01  141158.5      0.01       0.4       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141162.2      0.01       0.3       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141169.1      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141170.7      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:01  141172.6      0.01       0.3       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  141172.0      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141175.5      0.01       0.3       0.0 path/genblk1[15].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141177.4      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141180.6      0.01       0.3       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141184.8      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141186.1      0.01       0.3       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141186.4      0.01       0.3       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:02  141185.9      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  141186.1      0.01       0.3       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:02  141186.4      0.01       0.3       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  141186.7      0.01       0.3       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141190.1      0.01       0.3       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141190.4      0.01       0.3       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141196.8      0.01       0.2       0.0 path/genblk1[14].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  141199.4      0.01       0.2       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141204.5      0.01       0.2       0.0 path/genblk1[15].path/path/add_out_reg[39]/D
    0:03:03  141205.6      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141208.2      0.01       0.2       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  141211.2      0.01       0.2       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:03  141211.4      0.01       0.2       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141214.3      0.01       0.2       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:03  141213.8      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141217.8      0.01       0.2       0.0 path/genblk1[12].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141217.8      0.01       0.2       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141217.8      0.01       0.2       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  141218.6      0.01       0.2       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141218.6      0.01       0.2       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141219.4      0.01       0.2       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:04  141219.4      0.01       0.2       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:04  141220.5      0.01       0.1       0.0 path/genblk1[2].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141221.3      0.01       0.1       0.0 path/genblk1[13].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141223.4      0.01       0.1       0.0 path/genblk1[11].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141224.5      0.01       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141227.4      0.01       0.1       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141231.9      0.01       0.1       0.0 path/genblk1[1].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141234.3      0.00       0.1       0.0 path/genblk1[2].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141236.7      0.00       0.1       0.0 path/genblk1[7].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141237.8      0.00       0.1       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141238.8      0.00       0.1       0.0 path/genblk1[3].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141241.2      0.00       0.1       0.0 path/genblk1[10].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141243.9      0.00       0.0       0.0 path/genblk1[5].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:05  141247.6      0.00       0.0       0.0 path/genblk1[6].path/path/genblk1.add_in_reg[39]/D
    0:03:05  141248.4      0.00       0.0       0.0 path/genblk1[4].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  141248.4      0.00       0.0       0.0 path/genblk1[8].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141254.5      0.00       0.0       0.0 path/genblk1[9].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141255.6      0.00       0.0       0.0 path/genblk1[7].path/genblk1.Vec_y_Mem/Mem/mem_reg[0][39]/D
    0:03:06  141256.9      0.00       0.0       0.0 path/genblk1[5].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141259.3      0.00       0.0       0.0 path/genblk1[1].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141261.2      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:06  141265.4      0.00       0.0       0.0 path/genblk1[4].path/path/genblk1.add_in_reg[39]/D
    0:03:07  141266.2      0.00       0.0       0.0                          
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'path/genblk1[1].path/genblk1.Vec_y_Mem/Incr/clk': 15080 load(s), 1 driver(s)
1
report_area
 
****************************************
Report : area
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:33:41 2015
****************************************

Information: Updating design information... (UID-85)
Warning: Design 'mvm_16_16_20_1' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)

Number of ports:                           66
Number of nets:                            66
Number of cells:                            1
Number of combinational cells:              0
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:              70336.784291
Buf/Inv area:                     3947.705992
Noncombinational area:           70929.429565
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                141266.213856
Total area:                 undefined
1
report_power
Loading db file '/home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:33:48 2015
****************************************


Library(s) Used:

    NangateOpenCellLibrary (File: /home/home4/pmilder/ese507/synthesis/lib/NangateOpenCellLibrary_typical.db)


Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
mvm_16_16_20_1         5K_hvratio_1_1    NangateOpenCellLibrary


Global Operating Voltage = 1.1  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =  31.9306 mW   (88%)
  Net Switching Power  =   4.5519 mW   (12%)
                         ---------
Total Dynamic Power    =  36.4825 mW  (100%)

Cell Leakage Power     =   2.9093 mW


                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register       2.9599e+04          571.0880        1.1877e+06        3.1358e+04  (  79.61%)
sequential         0.0000            0.0000            0.0000            0.0000  (   0.00%)
combinational  2.3315e+03        3.9807e+03        1.7216e+06        8.0340e+03  (  20.39%)
--------------------------------------------------------------------------------------------------
Total          3.1931e+04 uW     4.5518e+03 uW     2.9093e+06 nW     3.9392e+04 uW
1
report_timing
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mvm_16_16_20_1
Version: J-2014.09-SP5-2
Date   : Mon Nov 30 06:33:49 2015
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: path/genblk1[6].path/path/genblk1.add_in_reg[39]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mvm_16_16_20_1     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/CK (DFF_X1)
                                                          0.00 #     0.00 r
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out_tri_enable_reg[6]/Q (DFF_X1)
                                                          0.09       0.09 r
  path/genblk1[6].path/Mat_a_Mem/Mem/U7/Z (TBUF_X2)       0.13       0.21 f
  path/genblk1[6].path/Mat_a_Mem/Mem/data_out[6] (memory_b20_SIZE16_LOGSIZE4_20)
                                                          0.00       0.21 f
  path/genblk1[6].path/Mat_a_Mem/data_out[6] (seqMemory_b20_SIZE16_20)
                                                          0.00       0.21 f
  path/genblk1[6].path/path/in0[6] (mac_b20_g1_10)        0.00       0.21 f
  path/genblk1[6].path/path/mult_21/a[6] (mac_b20_g1_10_DW_mult_tc_1)
                                                          0.00       0.21 f
  path/genblk1[6].path/path/mult_21/U1741/Z (XOR2_X1)     0.08       0.29 f
  path/genblk1[6].path/path/mult_21/U1111/ZN (NAND2_X1)
                                                          0.03       0.33 r
  path/genblk1[6].path/path/mult_21/U1765/ZN (OAI22_X1)
                                                          0.04       0.36 f
  path/genblk1[6].path/path/mult_21/U424/S (FA_X1)        0.13       0.49 f
  path/genblk1[6].path/path/mult_21/U422/S (FA_X1)        0.14       0.63 r
  path/genblk1[6].path/path/mult_21/U421/S (FA_X1)        0.11       0.75 f
  path/genblk1[6].path/path/mult_21/U1206/ZN (AND2_X1)
                                                          0.04       0.79 f
  path/genblk1[6].path/path/mult_21/U1690/ZN (AOI21_X1)
                                                          0.05       0.84 r
  path/genblk1[6].path/path/mult_21/U1693/ZN (OAI21_X1)
                                                          0.04       0.88 f
  path/genblk1[6].path/path/mult_21/U1072/ZN (AOI21_X1)
                                                          0.04       0.92 r
  path/genblk1[6].path/path/mult_21/U1820/ZN (OAI21_X1)
                                                          0.03       0.95 f
  path/genblk1[6].path/path/mult_21/U1074/ZN (AOI21_X1)
                                                          0.04       1.00 r
  path/genblk1[6].path/path/mult_21/U1055/ZN (OAI21_X1)
                                                          0.03       1.03 f
  path/genblk1[6].path/path/mult_21/U1271/ZN (AOI21_X1)
                                                          0.04       1.07 r
  path/genblk1[6].path/path/mult_21/U1744/ZN (OAI21_X1)
                                                          0.03       1.10 f
  path/genblk1[6].path/path/mult_21/U1269/ZN (AOI21_X1)
                                                          0.04       1.15 r
  path/genblk1[6].path/path/mult_21/U1867/ZN (OAI21_X1)
                                                          0.03       1.18 f
  path/genblk1[6].path/path/mult_21/U1105/ZN (AOI21_X1)
                                                          0.04       1.22 r
  path/genblk1[6].path/path/mult_21/U1866/ZN (OAI21_X1)
                                                          0.03       1.25 f
  path/genblk1[6].path/path/mult_21/U1232/ZN (AOI21_X1)
                                                          0.04       1.29 r
  path/genblk1[6].path/path/mult_21/U1251/ZN (OAI21_X1)
                                                          0.03       1.33 f
  path/genblk1[6].path/path/mult_21/U1238/ZN (AOI21_X1)
                                                          0.04       1.37 r
  path/genblk1[6].path/path/mult_21/U1770/ZN (OAI21_X1)
                                                          0.03       1.40 f
  path/genblk1[6].path/path/mult_21/U1248/ZN (AOI21_X1)
                                                          0.04       1.44 r
  path/genblk1[6].path/path/mult_21/U1865/ZN (OAI21_X1)
                                                          0.03       1.48 f
  path/genblk1[6].path/path/mult_21/U1819/ZN (AOI21_X1)
                                                          0.04       1.52 r
  path/genblk1[6].path/path/mult_21/U1814/ZN (INV_X1)     0.03       1.55 f
  path/genblk1[6].path/path/mult_21/U1129/ZN (NAND2_X1)
                                                          0.04       1.58 r
  path/genblk1[6].path/path/mult_21/U1065/ZN (NAND3_X1)
                                                          0.04       1.62 f
  path/genblk1[6].path/path/mult_21/U1091/ZN (NAND2_X1)
                                                          0.03       1.66 r
  path/genblk1[6].path/path/mult_21/U1060/ZN (NAND3_X1)
                                                          0.04       1.69 f
  path/genblk1[6].path/path/mult_21/U1177/ZN (NAND2_X1)
                                                          0.04       1.73 r
  path/genblk1[6].path/path/mult_21/U1095/ZN (NAND3_X1)
                                                          0.04       1.77 f
  path/genblk1[6].path/path/mult_21/U1185/ZN (NAND2_X1)
                                                          0.04       1.80 r
  path/genblk1[6].path/path/mult_21/U1061/ZN (NAND3_X1)
                                                          0.04       1.85 f
  path/genblk1[6].path/path/mult_21/U998/ZN (NAND2_X1)
                                                          0.04       1.88 r
  path/genblk1[6].path/path/mult_21/U1007/ZN (NAND3_X1)
                                                          0.04       1.92 f
  path/genblk1[6].path/path/mult_21/U963/ZN (NAND2_X1)
                                                          0.03       1.96 r
  path/genblk1[6].path/path/mult_21/U972/ZN (NAND3_X1)
                                                          0.03       1.99 f
  path/genblk1[6].path/path/mult_21/U1002/ZN (NAND2_X1)
                                                          0.03       2.02 r
  path/genblk1[6].path/path/mult_21/U970/ZN (NAND3_X1)
                                                          0.04       2.06 f
  path/genblk1[6].path/path/mult_21/U1053/ZN (NAND2_X1)
                                                          0.04       2.10 r
  path/genblk1[6].path/path/mult_21/U1217/ZN (NAND3_X1)
                                                          0.04       2.13 f
  path/genblk1[6].path/path/mult_21/U1221/ZN (NAND2_X1)
                                                          0.04       2.17 r
  path/genblk1[6].path/path/mult_21/U1096/ZN (NAND3_X1)
                                                          0.04       2.21 f
  path/genblk1[6].path/path/mult_21/U1139/ZN (NAND2_X1)
                                                          0.04       2.25 r
  path/genblk1[6].path/path/mult_21/U1140/ZN (NAND3_X1)
                                                          0.04       2.28 f
  path/genblk1[6].path/path/mult_21/U1143/ZN (NAND2_X1)
                                                          0.03       2.31 r
  path/genblk1[6].path/path/mult_21/U1134/ZN (AND3_X1)
                                                          0.05       2.36 r
  path/genblk1[6].path/path/mult_21/product[39] (mac_b20_g1_10_DW_mult_tc_1)
                                                          0.00       2.36 r
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/D (DFF_X2)
                                                          0.01       2.37 r
  data arrival time                                                  2.37

  clock clk (rise edge)                                   2.40       2.40
  clock network delay (ideal)                             0.00       2.40
  path/genblk1[6].path/path/genblk1.add_in_reg[39]/CK (DFF_X2)
                                                          0.00       2.40 r
  library setup time                                     -0.03       2.37
  data required time                                                 2.37
  --------------------------------------------------------------------------
  data required time                                                 2.37
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
write -f verilog $TOP_MOD_NAME -output gates.v -hierarchy
Writing verilog file '/home/home5/lfolkerts/ese507/Project2/Project3/src/tmp/gates.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 15 nets to module multipath_k16_p16_b20_g1 using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
quit

Thank you...
