

================================================================
== Vivado HLS Report for 'dense_1'
================================================================
* Date:           Sat Aug 10 22:38:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp3_u3_ap_r3_r3_ap_d3r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|     9.634|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  40151|  40151|  40151|  40151|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |              |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-------+-------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  40150|  40150|       803|          -|          -|    50|    no    |
        | + FLAT_LOOP  |    800|    800|         2|          -|          -|   400|    no    |
        +--------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    145|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |       18|      -|       6|      5|    -|
|Multiplexer      |        -|      -|       -|     69|    -|
|Register         |        -|      -|      91|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       18|      1|      97|    219|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |cnn_mac_muladd_9sncg_U72  |cnn_mac_muladd_9sncg  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |dense_1_bias_V_U     |dense_1_dense_1_bmb6  |        0|  6|   5|    0|     50|    6|     1|          300|
    |dense_1_weights_V_U  |dense_1_dense_1_wlbW  |       18|  0|   0|    0|  20000|    9|     1|       180000|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                |                      |       18|  6|   5|    0|  20050|   15|     2|       180300|
    +---------------------+----------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1117_1_fu_194_p2  |     +    |      0|  0|  21|          15|           6|
    |add_ln1117_fu_200_p2    |     +    |      0|  0|  21|          15|          15|
    |add_ln203_fu_253_p2     |     +    |      0|  0|  17|          13|          13|
    |add_ln703_fu_247_p2     |     +    |      0|  0|  19|          14|          14|
    |i_fu_163_p2             |     +    |      0|  0|  15|           6|           1|
    |j_fu_183_p2             |     +    |      0|  0|  15|           9|           1|
    |icmp_ln13_fu_177_p2     |   icmp   |      0|  0|  13|           9|           8|
    |icmp_ln9_fu_157_p2      |   icmp   |      0|  0|  11|           6|           5|
    |dense_1_out_V_d0        |  select  |      0|  0|  13|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 145|          88|          64|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  33|          6|    1|          6|
    |i_0_reg_112       |   9|          2|    6|         12|
    |j_0_reg_135       |   9|          2|    9|         18|
    |p_Val2_s_reg_123  |   9|          2|   14|         28|
    |phi_mul_reg_146   |   9|          2|   15|         30|
    +------------------+----+-----------+-----+-----------+
    |Total             |  69|         14|   45|         94|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln1117_1_reg_312  |  15|   0|   15|          0|
    |ap_CS_fsm             |   5|   0|    5|          0|
    |i_0_reg_112           |   6|   0|    6|          0|
    |i_reg_288             |   6|   0|    6|          0|
    |j_0_reg_135           |   9|   0|    9|          0|
    |j_reg_307             |   9|   0|    9|          0|
    |p_Val2_s_reg_123      |  14|   0|   14|          0|
    |phi_mul_reg_146       |  15|   0|   15|          0|
    |zext_ln13_reg_299     |   6|   0|   15|          9|
    |zext_ln14_reg_293     |   6|   0|   64|         58|
    +----------------------+----+----+-----+-----------+
    |Total                 |  91|   0|  158|         67|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_start                |  in |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_done                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |    dense_1    | return value |
|ap_ready                | out |    1| ap_ctrl_hs |    dense_1    | return value |
|flat_array_V_address0   | out |    9|  ap_memory |  flat_array_V |     array    |
|flat_array_V_ce0        | out |    1|  ap_memory |  flat_array_V |     array    |
|flat_array_V_q0         |  in |   14|  ap_memory |  flat_array_V |     array    |
|dense_1_out_V_address0  | out |    6|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_ce0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_we0       | out |    1|  ap_memory | dense_1_out_V |     array    |
|dense_1_out_V_d0        | out |   13|  ap_memory | dense_1_out_V |     array    |
+------------------------+-----+-----+------------+---------------+--------------+

