// Seed: 2445171124
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_7;
  tri id_8, id_9;
  id_10 :
  assert property (@(posedge -1'b0 == id_1 - id_10 or negedge id_1) -1 - -1'd0)
    {-1, id_7, (id_8), -1'b0, id_1, (id_1), -1, id_5} = id_8;
  wire id_11 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
  always id_8 <= 1;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_10,
      id_9,
      id_2,
      id_10
  );
endmodule
