INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pavan/Program/counter1/counter1.srcs/sources_1/new/counter1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upordown_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pavan/Program/counter1/counter1.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pavan/Program/counter1/counter1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
