{"files":[{"patch":"@@ -1861,1 +1861,1 @@\n-    const Register x22_elsize = lh;   \/\/ element size\n+    const Register x30_elsize = lh;   \/\/ element size\n@@ -1886,1 +1886,1 @@\n-    __ test_bit(t0, x22_elsize, 1);\n+    __ test_bit(t0, x30_elsize, 1);\n@@ -1888,1 +1888,1 @@\n-    __ test_bit(t0, x22_elsize, 0);\n+    __ test_bit(t0, x30_elsize, 0);\n@@ -1902,1 +1902,1 @@\n-    __ test_bit(t0, x22_elsize, 0);\n+    __ test_bit(t0, x30_elsize, 0);\n@@ -1914,1 +1914,1 @@\n-      __ andi(lh, lh, Klass::_lh_log2_element_size_mask); \/\/ lh -> x22_elsize\n+      __ andi(lh, lh, Klass::_lh_log2_element_size_mask); \/\/ lh -> x30_elsize\n@@ -1917,1 +1917,1 @@\n-      __ beq(x22_elsize, t0, L);\n+      __ beq(x30_elsize, t0, L);\n","filename":"src\/hotspot\/cpu\/riscv\/stubGenerator_riscv.cpp","additions":6,"deletions":6,"binary":false,"changes":12,"status":"modified"}]}