----------------------------------------------------------------------
PrimeLib version T-2022.03-SP1 (Malibu 2)
Build date: Apr 12, 2022 13:01:04
Path: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib
Host: engnx05a.utdallas.edu, User: ebw220000, PID: 1482083 (PPID: 1482080)
CPU: 32 x 3693 MHz, AMD EPYC 7F32 8-Core Processor (2 socket, 16 core)
Memory: 257 GB RAM (12.9 GB free), 4 GB Swap (3.8 GB free)
System load average: 10.83, 11.39, 11.88 (22614 processes)
Directory: /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65
Command-line: /proj/cad/synopsys/synopsys_2021/primelib/T-2022.03-SP1/linux64/bin/primelib -server /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/runtime/cdpl/pid1476931/driver_1476931.tcl
The char directory is /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV
Loading /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/etc/cell.stat.gz
Wed May 07 21:39:05 CDT 2025: Sourcing environment settings
Warning: Operating condition 'op_cond' already exists, skipped.
Wed May 07 21:39:05 CDT 2025: Environment set up done (0 seconds)
Create and link tmpdir /var/tmp/pl.engnx05a.771092.1482080 -> /var/tmp/primelib.engnx05a.utdallas.edu.771092.1482083 
[CDPL] Loading settings for stage: characterization.0
The char directory is /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV
Loading /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/etc/cell.stat.gz
Wed May 07 21:39:05 CDT 2025: Sourcing environment settings
Warning: Operating condition 'op_cond' already exists, skipped.
Wed May 07 21:39:05 CDT 2025: Environment set up done (0 seconds)
[CDPL] Done loading settings for stage: characterization.0
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__lh__OUT__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation delay__INA__lh__OUT__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV delay__INA__lh__OUT__hl__ACQ_1 0.1 0.01 0.07 0.14 1 0.41125702858 engnx05a.utdallas.edu 1746671945.16 1746671945.58 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__hl__OUT__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation delay__INA__hl__OUT__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV delay__INA__hl__OUT__lh__ACQ_1 0.05 0.0 0.03 0.05 1 0.186851978302 engnx05a.utdallas.edu 1746671945.58 1746671945.76 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/leakage_power__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation leakage_power__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV leakage_power__ACQ_1 0.03 0.01 0.02 0.06 1 0.167549848557 engnx05a.utdallas.edu 1746671945.76 1746671945.93 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation Cin__VSS__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VSS__lh__ACQ_1 0.04 0.0 0.03 0.06 1 0.158520936966 engnx05a.utdallas.edu 1746671945.93 1746671946.09 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation Cin__VSS__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VSS__hl__ACQ_1 0.04 0.0 0.02 0.06 1 0.167804002762 engnx05a.utdallas.edu 1746671946.09 1746671946.26 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation Cin__VDD__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VDD__lh__ACQ_1 0.05 0.0 0.02 0.06 1 0.171233177185 engnx05a.utdallas.edu 1746671946.26 1746671946.43 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 10.83 (1min) 11.39 (5min) 11.88 (15min)
Error:   Simulation Cin__VDD__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VDD__hl__ACQ_1 0.04 0.01 0.03 0.05 1 0.161935091019 engnx05a.utdallas.edu 1746671946.43 1746671946.6 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/leakage_power__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation leakage_power__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV leakage_power__ACQ_1 0.04 0.0 0.02 0.07 1 0.190514802933 engnx05a.utdallas.edu 1746671974.34 1746671974.53 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__lh__OUT__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation delay__INA__lh__OUT__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV delay__INA__lh__OUT__hl__ACQ_1 0.06 0.0 0.03 0.05 1 0.195727109909 engnx05a.utdallas.edu 1746671974.53 1746671974.73 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__hl__OUT__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation delay__INA__hl__OUT__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV delay__INA__hl__OUT__lh__ACQ_1 0.05 0.0 0.03 0.05 1 0.181082010269 engnx05a.utdallas.edu 1746671974.73 1746671974.91 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation Cin__VSS__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VSS__lh__ACQ_1 0.04 0.0 0.03 0.05 1 0.182106971741 engnx05a.utdallas.edu 1746671974.91 1746671975.09 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation Cin__VSS__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VSS__hl__ACQ_1 0.04 0.01 0.03 0.06 1 0.184403181076 engnx05a.utdallas.edu 1746671975.09 1746671975.28 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation Cin__VDD__lh__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VDD__lh__ACQ_1 0.03 0.0 0.03 0.06 1 0.190864086151 engnx05a.utdallas.edu 1746671975.28 1746671975.48 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
Host engnx05a.utdallas.edu load average 11.8 (1min) 11.52 (5min) 11.91 (15min)
Error:   Simulation Cin__VDD__hl__ACQ_1.sif for cell INV failed: deck.lis: **error** (/home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/netlists/inv.pex.sp:13) Definition of model/subckt "diodenwx" is not found for the element "xinv_inst.xd0_noxref". Please specify a defined model/subckt name. . (SC-59) (SMSC-95)
----------------------
__recordTaskStats__ INV Cin__VDD__hl__ACQ_1 0.04 0.0 0.02 0.07 1 0.160290956497 engnx05a.utdallas.edu 1746671975.48 1746671975.64 1
[CDPL] Loading settings for stage: characterization.1
The char directory is /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV
Loading /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/etc/cell.stat.gz
Wed May 07 21:43:48 CDT 2025: Sourcing environment settings
Warning: Operating condition 'op_cond' already exists, skipped.
Wed May 07 21:43:48 CDT 2025: Environment set up done (0 seconds)
[CDPL] Done loading settings for stage: characterization.1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/leakage_power__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/leakage_power__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::leakage_power__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV leakage_power__ACQ_1 0.06 0.01 5.83 1.2 1 7.54210805893 engnx05a.utdallas.edu 1746672228.14 1746672235.68 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__lh__OUT__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__lh__OUT__hl__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::delay__INA__lh__OUT__hl__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV delay__INA__lh__OUT__hl__ACQ_1 0.05 0.0 6.18 1.19 1 7.85449695587 engnx05a.utdallas.edu 1746672235.68 1746672243.54 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__hl__OUT__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/delay__INA__hl__OUT__lh__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::delay__INA__hl__OUT__lh__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV delay__INA__hl__OUT__lh__ACQ_1 0.05 0.01 5.97 1.14 1 7.56414318085 engnx05a.utdallas.edu 1746672243.54 1746672251.1 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__lh__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::Cin__VSS__lh__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV Cin__VSS__lh__ACQ_1 0.04 0.0 5.95 1.13 1 7.49505090714 engnx05a.utdallas.edu 1746672251.1 1746672258.6 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VSS__hl__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::Cin__VSS__hl__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV Cin__VSS__hl__ACQ_1 0.04 0.0 5.91 1.15 1 7.4809179306 engnx05a.utdallas.edu 1746672258.6 1746672266.08 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__lh__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__lh__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::Cin__VDD__lh__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV Cin__VDD__lh__ACQ_1 0.05 0.01 5.85 1.2 1 7.62907910347 engnx05a.utdallas.edu 1746672266.08 1746672273.71 1
Loading information for cell INV
work dir: '/var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__hl__ACQ_1.sif_0' (SIM-69)
Executing 'hspice deck.cir -o deck' (SIM-30)
moving /var/tmp/primelib.engnx05a.771092.1482083/INV/Cin__VDD__hl__ACQ_1.sof.gz to /home/010/e/eb/ebw220000/cad/EE4325_UART_Project/gf65/primelib_gf65/INV/results/INV
Simulation INV::Cin__VDD__hl__ACQ_1.sif completed successfully.
----------------------
__recordTaskStats__ INV Cin__VDD__hl__ACQ_1 0.04 0.0 5.88 1.14 1 7.44160103798 engnx05a.utdallas.edu 1746672273.71 1746672281.15 1
[CDPL] Worker idle time exceeded cdpl_worker_timeout
Warning: /var/tmp/worker.771092.W1.engnx05a.utdallas.edu.1482083.log: No such file or directory
   [CDPL] Shutting down worker
Wed May  7 21:54:42 2025: Program time: 938.00 seconds | 15.63 minutes | 0.26 hours
CDPL worker exited normally.
Reset log file
Maximum virtual memory size: 1023.46 MB
