Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 324872c5abe5484fbefc8db43bf4517c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_pila_behav xil_defaultlib.tb_pila -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_textio
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture a_pila of entity xil_defaultlib.pila [pila_default]
Compiling architecture a_tb_pila of entity xil_defaultlib.tb_pila
Built simulation snapshot tb_pila_behav
