✔ [2/9] Built LeanRV64DLEAN.Sail.IntRange
✔ [3/9] Built LeanRV64DLEAN.Sail.BitVec
✔ [4/9] Built LeanRV64DLEAN.Sail.Sail
✔ [5/9] Built LeanRV64DLEAN.Defs
✔ [6/9] Built LeanRV64DLEAN.RiscvExtras
✔ [7/9] Built LeanRV64DLEAN.Specialization
✖ [8/9] Building LeanRV64DLEAN
trace: .> LEAN_PATH=././.lake/build/lib LD_LIBRARY_PATH= /home/runner/.elan/toolchains/leanprover--lean4-nightly---nightly-2025-02-05/bin/lean --tstack=400000 ././././LeanRV64DLEAN.lean -R ./././. -o ././.lake/build/lib/LeanRV64DLEAN.olean -i ././.lake/build/lib/LeanRV64DLEAN.ilean -c ././.lake/build/ir/LeanRV64DLEAN.c --json
error: ././././LeanRV64DLEAN.lean:12709:13: ambiguous, possible interpretations 
  _root_.print_endline ("x" ++ ((↑r).repr ++ (" <- " ++ RegStr v))) : Unit
  
  Sail.print_endline ("x" ++ ((↑r).repr ++ (" <- " ++ RegStr v))) : Unit
error: ././././LeanRV64DLEAN.lean:17047:11: ambiguous, possible interpretations 
  _root_.print_endline
    ("v" ++
      ((↑r).repr ++
        (" <- " ++ BitVec.toFormatted (Sail.BitVec.extractLsb v ((fun x y => x - y) VLEN 1).toNat 0)))) : Unit
  
  Sail.print_endline
    ("v" ++
      ((↑r).repr ++
        (" <- " ++ BitVec.toFormatted (Sail.BitVec.extractLsb v ((fun x y => x - y) VLEN 1).toNat 0)))) : Unit
error: ././././LeanRV64DLEAN.lean:18199:11: ambiguous, possible interpretations 
  _root_.print_endline ("f" ++ ((↑r).repr ++ (" <- " ++ FRegStr v))) : Unit
  
  Sail.print_endline ("f" ++ ((↑r).repr ++ (" <- " ++ FRegStr v))) : Unit
error: ././././LeanRV64DLEAN.lean:19271:7: ambiguous, possible interpretations 
  _root_.print_endline
    ("handling " ++
      ((if intr = true then "int#" else "exc#") ++
        (BitVec.toFormatted c ++
          (" at priv " ++ (privLevel_to_str del_priv ++ (" with tval " ++ BitVec.toFormatted (tval info))))))) : Unit
  
  Sail.print_endline
    ("handling " ++
      ((if intr = true then "int#" else "exc#") ++
        (BitVec.toFormatted c ++
          (" at priv " ++ (privLevel_to_str del_priv ++ (" with tval " ++ BitVec.toFormatted (tval info))))))) : Unit
error: ././././LeanRV64DLEAN.lean:19299:13: ambiguous, possible interpretations 
  _root_.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:19325:13: ambiguous, possible interpretations 
  _root_.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:19338:9: ambiguous, possible interpretations 
  _root_.print_endline
    ("trapping from " ++
      (privLevel_to_str cur_priv ++
        (" to " ++ (privLevel_to_str del_priv ++ (" to handle " ++ exceptionType_to_str e.trap))))) : Unit
  
  Sail.print_endline
    ("trapping from " ++
      (privLevel_to_str cur_priv ++
        (" to " ++ (privLevel_to_str del_priv ++ (" to handle " ++ exceptionType_to_str e.trap))))) : Unit
error: ././././LeanRV64DLEAN.lean:19364:13: ambiguous, possible interpretations 
  _root_.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:19369:13: ambiguous, possible interpretations 
  _root_.print_endline
    ("ret-ing from " ++ (privLevel_to_str prev_priv ++ (" to " ++ privLevel_to_str __do_lift✝))) : Unit
  
  Sail.print_endline ("ret-ing from " ++ (privLevel_to_str prev_priv ++ (" to " ++ privLevel_to_str __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19391:13: ambiguous, possible interpretations 
  _root_.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR mstatus <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:19396:13: ambiguous, possible interpretations 
  _root_.print_endline
    ("ret-ing from " ++ (privLevel_to_str prev_priv ++ (" to " ++ privLevel_to_str __do_lift✝))) : Unit
  
  Sail.print_endline ("ret-ing from " ++ (privLevel_to_str prev_priv ++ (" to " ++ privLevel_to_str __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19466:11: ambiguous, possible interpretations 
  _root_.print_endline
    ("CSR mstatus <- " ++
      (BitVec.toFormatted __do_lift✝ ++ (" (input: " ++ (BitVec.toFormatted zeros_implicit ++ ")")))) : Unit
  
  Sail.print_endline
    ("CSR mstatus <- " ++
      (BitVec.toFormatted __do_lift✝ ++ (" (input: " ++ (BitVec.toFormatted zeros_implicit ++ ")")))) : Unit
error: ././././LeanRV64DLEAN.lean:19506:9: ambiguous, possible interpretations 
  _root_.print_endline ("within_phys_mem: " ++ (BitVec.toFormatted addr ++ " not within phys-mem:")) : Unit
  
  Sail.print_endline ("within_phys_mem: " ++ (BitVec.toFormatted addr ++ " not within phys-mem:")) : Unit
error: ././././LeanRV64DLEAN.lean:19510:9: ambiguous, possible interpretations 
  _root_.print_endline ("  plat_rom_base: " ++ BitVec.toFormatted (plat_rom_base ())) : Unit
  
  Sail.print_endline ("  plat_rom_base: " ++ BitVec.toFormatted (plat_rom_base ())) : Unit
error: ././././LeanRV64DLEAN.lean:19512:9: ambiguous, possible interpretations 
  _root_.print_endline ("  plat_rom_size: " ++ BitVec.toFormatted (plat_rom_size ())) : Unit
  
  Sail.print_endline ("  plat_rom_size: " ++ BitVec.toFormatted (plat_rom_size ())) : Unit
error: ././././LeanRV64DLEAN.lean:19514:9: ambiguous, possible interpretations 
  _root_.print_endline ("  plat_ram_base: " ++ BitVec.toFormatted (plat_ram_base ())) : Unit
  
  Sail.print_endline ("  plat_ram_base: " ++ BitVec.toFormatted (plat_ram_base ())) : Unit
error: ././././LeanRV64DLEAN.lean:19516:9: ambiguous, possible interpretations 
  _root_.print_endline ("  plat_ram_size: " ++ BitVec.toFormatted (plat_ram_size ())) : Unit
  
  Sail.print_endline ("  plat_ram_size: " ++ BitVec.toFormatted (plat_ram_size ())) : Unit
error: ././././LeanRV64DLEAN.lean:19558:13: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted (_get_Minterrupts_MSI __do_lift✝)))) : Unit
  
  Sail.print_endline
    ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted (_get_Minterrupts_MSI __do_lift✝)))) : Unit
error: ././././LeanRV64DLEAN.lean:19569:15: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<4>[" ++
      (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted (Sail.BitVec.extractLsb __do_lift✝ 31 0)))) : Unit
  
  Sail.print_endline
    ("clint<4>[" ++
      (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted (Sail.BitVec.extractLsb __do_lift✝ 31 0)))) : Unit
error: ././././LeanRV64DLEAN.lean:19581:17: ambiguous, possible interpretations 
  _root_.print_endline ("clint<8>[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
  
  Sail.print_endline ("clint<8>[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19592:19: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint-hi<4>[" ++
      (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted (Sail.BitVec.extractLsb __do_lift✝ 63 32)))) : Unit
  
  Sail.print_endline
    ("clint-hi<4>[" ++
      (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted (Sail.BitVec.extractLsb __do_lift✝ 63 32)))) : Unit
error: ././././LeanRV64DLEAN.lean:19604:21: ambiguous, possible interpretations 
  _root_.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
  
  Sail.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19615:23: ambiguous, possible interpretations 
  _root_.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
  
  Sail.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19626:25: ambiguous, possible interpretations 
  _root_.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
  
  Sail.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19636:21: ambiguous, possible interpretations 
  _root_.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ "] -> <not-mapped>")) : Unit
  
  Sail.print_endline ("clint[" ++ (BitVec.toFormatted addr ++ "] -> <not-mapped>")) : Unit
error: ././././LeanRV64DLEAN.lean:19655:11: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint mtime " ++
      (BitVec.toFormatted __do_lift✝² ++
        (" (mip.MTI <- " ++ (BitVec.toFormatted (_get_Minterrupts_MTI __do_lift✝¹) ++ (__do_lift✝ ++ ")"))))) : Unit
  
  Sail.print_endline
    ("clint mtime " ++
      (BitVec.toFormatted __do_lift✝² ++
        (" (mip.MTI <- " ++ (BitVec.toFormatted (_get_Minterrupts_MTI __do_lift✝¹) ++ (__do_lift✝ ++ ")"))))) : Unit
error: ././././LeanRV64DLEAN.lean:19677:13: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint[" ++
      (BitVec.toFormatted addr ++
        ("] <- " ++ (BitVec.toFormatted data ++ (" (mip.MSI <- " ++ (__do_lift✝ ++ ")")))))) : Unit
  
  Sail.print_endline
    ("clint[" ++
      (BitVec.toFormatted addr ++
        ("] <- " ++ (BitVec.toFormatted data ++ (" (mip.MSI <- " ++ (__do_lift✝ ++ ")")))))) : Unit
error: ././././LeanRV64DLEAN.lean:19695:11: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<8>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtimecmp)")))) : Unit
  
  Sail.print_endline
    ("clint<8>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtimecmp)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19709:13: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtimecmp)")))) : Unit
  
  Sail.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtimecmp)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19724:15: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtimecmp)")))) : Unit
  
  Sail.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtimecmp)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19740:17: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<8>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtime)")))) : Unit
  
  Sail.print_endline
    ("clint<8>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtime)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19755:19: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtime)")))) : Unit
  
  Sail.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtime)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19770:21: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtime)")))) : Unit
  
  Sail.print_endline
    ("clint<4>[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (mtime)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19783:21: ambiguous, possible interpretations 
  _root_.print_endline
    ("clint[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (<unmapped>)")))) : Unit
  
  Sail.print_endline
    ("clint[" ++ (BitVec.toFormatted addr ++ ("] <- " ++ (BitVec.toFormatted data ++ " (<unmapped>)")))) : Unit
error: ././././LeanRV64DLEAN.lean:19844:11: ambiguous, possible interpretations 
  _root_.print_endline ("htif[" ++ (BitVec.toFormatted paddr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
  
  Sail.print_endline ("htif[" ++ (BitVec.toFormatted paddr ++ ("] -> " ++ BitVec.toFormatted __do_lift✝))) : Unit
error: ././././LeanRV64DLEAN.lean:19870:7: ambiguous, possible interpretations 
  _root_.print_endline ("htif[" ++ (BitVec.toFormatted paddr ++ ("] <- " ++ BitVec.toFormatted data))) : Unit
  
  Sail.print_endline ("htif[" ++ (BitVec.toFormatted paddr ++ ("] <- " ++ BitVec.toFormatted data))) : Unit
error: ././././LeanRV64DLEAN.lean:19911:11: ambiguous, possible interpretations 
  _root_.print_endline ("htif-syscall-proxy cmd: " ++ BitVec.toFormatted (_get_htif_cmd_payload cmd)) : Unit
  
  Sail.print_endline ("htif-syscall-proxy cmd: " ++ BitVec.toFormatted (_get_htif_cmd_payload cmd)) : Unit
error: ././././LeanRV64DLEAN.lean:19926:13: ambiguous, possible interpretations 
  _root_.print_endline ("htif-term cmd: " ++ BitVec.toFormatted (_get_htif_cmd_payload cmd)) : Unit
  
  Sail.print_endline ("htif-term cmd: " ++ BitVec.toFormatted (_get_htif_cmd_payload cmd)) : Unit
error: ././././LeanRV64DLEAN.lean:19935:22: ambiguous, possible interpretations 
  _root_.print ("Unknown term cmd: " ++ BitVec.toFormatted b__2) : Unit
  
  Sail.print ("Unknown term cmd: " ++ BitVec.toFormatted b__2) : Unit
error: ././././LeanRV64DLEAN.lean:19937:18: ambiguous, possible interpretations 
  _root_.print ("htif-???? cmd: " ++ BitVec.toFormatted data) : Unit
  
  Sail.print ("htif-???? cmd: " ++ BitVec.toFormatted data) : Unit
error: ././././LeanRV64DLEAN.lean:19944:11: ambiguous, possible interpretations 
  _root_.print_endline ("htif::tick " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("htif::tick " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:20047:9: ambiguous, possible interpretations 
  _root_.print_endline
    ("mem[" ++
      (accessType_to_str t ++
        ("," ++ (BitVec.toFormatted (physaddr_bits paddr) ++ ("] -> " ++ BitVec.toFormatted v))))) : Unit
  
  Sail.print_endline
    ("mem[" ++
      (accessType_to_str t ++
        ("," ++ (BitVec.toFormatted (physaddr_bits paddr) ++ ("] -> " ++ BitVec.toFormatted v))))) : Unit
error: ././././LeanRV64DLEAN.lean:20139:7: ambiguous, possible interpretations 
  _root_.print_endline
    ("mem[" ++ (BitVec.toFormatted (physaddr_bits paddr) ++ ("] <- " ++ BitVec.toFormatted data))) : Unit
  
  Sail.print_endline
    ("mem[" ++ (BitVec.toFormatted (physaddr_bits paddr) ++ ("] <- " ++ BitVec.toFormatted data))) : Unit
error: ././././LeanRV64DLEAN.lean:24551:9: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:24552:9: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:28436:27: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:28449:29: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:28462:31: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:28479:33: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94470:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94471:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94472:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vstart <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vstart <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94513:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94514:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94515:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vstart <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vstart <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94535:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vtype <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94536:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vl <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:94537:11: ambiguous, possible interpretations 
  _root_.print_endline ("CSR vstart <- " ++ BitVec.toFormatted __do_lift✝) : Unit
  
  Sail.print_endline ("CSR vstart <- " ++ BitVec.toFormatted __do_lift✝) : Unit
error: ././././LeanRV64DLEAN.lean:100392:25: ambiguous, possible interpretations 
  _root_.print "FIXME: unsupported fence" : Unit
  
  Sail.print "FIXME: unsupported fence" : Unit
error: ././././LeanRV64DLEAN.lean:100453:43: ambiguous, possible interpretations 
  _root_.print "FIXME: unsupported fence" : Unit
  
  Sail.print "FIXME: unsupported fence" : Unit
error: ././././LeanRV64DLEAN.lean:102072:17: ambiguous, possible interpretations 
  _root_.print_endline
    ("CSR " ++
      (__do_lift✝ ++
        (" <- " ++ (BitVec.toFormatted final_val ++ (" (input: " ++ (BitVec.toFormatted new_val ++ ")")))))) : Unit
  
  Sail.print_endline
    ("CSR " ++
      (__do_lift✝ ++
        (" <- " ++ (BitVec.toFormatted final_val ++ (" (input: " ++ (BitVec.toFormatted new_val ++ ")")))))) : Unit
error: ././././LeanRV64DLEAN.lean:102083:17: ambiguous, possible interpretations 
  _root_.print_endline ("CSR " ++ (__do_lift✝ ++ (" -> " ++ BitVec.toFormatted csr_val))) : Unit
  
  Sail.print_endline ("CSR " ++ (__do_lift✝ ++ (" -> " ++ BitVec.toFormatted csr_val))) : Unit
error: ././././LeanRV64DLEAN.lean:105550:17: ambiguous, possible interpretations 
  _root_.print_endline
    ("[" ++
      (step_no.repr ++
        ("] [" ++
          (privLevel_to_str __do_lift✝² ++
            ("]: " ++
              (BitVec.toFormatted __do_lift✝¹ ++ (" (" ++ (BitVec.toFormatted h ++ (") " ++ __do_lift✝))))))))) : Unit
  
  Sail.print_endline
    ("[" ++
      (step_no.repr ++
        ("] [" ++
          (privLevel_to_str __do_lift✝² ++
            ("]: " ++
              (BitVec.toFormatted __do_lift✝¹ ++ (" (" ++ (BitVec.toFormatted h ++ (") " ++ __do_lift✝))))))))) : Unit
error: ././././LeanRV64DLEAN.lean:105574:17: ambiguous, possible interpretations 
  _root_.print_endline
    ("[" ++
      (step_no.repr ++
        ("] [" ++
          (privLevel_to_str __do_lift✝² ++
            ("]: " ++
              (BitVec.toFormatted __do_lift✝¹ ++ (" (" ++ (BitVec.toFormatted w ++ (") " ++ __do_lift✝))))))))) : Unit
  
  Sail.print_endline
    ("[" ++
      (step_no.repr ++
        ("] [" ++
          (privLevel_to_str __do_lift✝² ++
            ("]: " ++
              (BitVec.toFormatted __do_lift✝¹ ++ (" (" ++ (BitVec.toFormatted w ++ (") " ++ __do_lift✝))))))))) : Unit
error: ././././LeanRV64DLEAN.lean:105632:10: application type mismatch
  pure loop_vars
argument
  loop_vars
has type
  Int × Int : Type
but is expected to have type
  Unit × Int × Int : Type
error: ././././LeanRV64DLEAN.lean:105621:26: ambiguous, possible interpretations 
  _root_.print "SUCCESS" : Unit
  
  Sail.print "SUCCESS" : Unit
error: ././././LeanRV64DLEAN.lean:105622:26: ambiguous, possible interpretations 
  _root_.print_int "FAILURE: " ↑exit_val : Unit
  
  Sail.print_int "FAILURE: " ↑exit_val : Unit
error: ././././LeanRV64DLEAN.lean:105603:6: invalid reassignment, value has type
  Unit × Int × Int : Type
but is expected to have type
  Int × Int : Type
error: ././././LeanRV64DLEAN.lean:105656:43: ambiguous, possible interpretations 
  _root_.print "Error: internal error" : Unit
  
  Sail.print "Error: internal error" : Unit
error: Lean exited with code 1
Some required builds logged failures:
- LeanRV64DLEAN
