// Seed: 1868135150
module module_0 #(
    parameter id_3 = 32'd70
) (
    id_1,
    id_2,
    _id_3,
    id_4
);
  input wire id_4;
  input wire _id_3;
  input wire id_2;
  output wire id_1;
  assign module_1._id_1 = 0;
  logic [7:0] id_5;
  assign id_5[id_3] = id_2;
endmodule
module module_1 #(
    parameter id_1 = 32'd16,
    parameter id_2 = 32'd60
) (
    output uwire id_0,
    input  wor   _id_1,
    input  uwire _id_2
);
  logic [id_2 : id_1] id_4;
  ;
  assign #id_5 id_0 = id_4;
  `define pp_6 0
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  logic id_7;
  ;
  and primCall (id_0, id_4, id_5);
endmodule
