<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Tests imported from yosys
rc: 0 (means success: 1)
tags: yosys
incdirs: /tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>
defines: 
time_elapsed: 0.728s
ram usage: 37964 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpsrvx64ov/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tools/yosys/tests/simple <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:2</a>: No timescale set for &#34;top&#34;.

[WRN:PA0205] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:16</a>: No timescale set for &#34;submod&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-16" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:16</a>: Compile module &#34;work@submod&#34;.

[INF:CP0303] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:2</a>: Compile module &#34;work@top&#34;.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>: Implicit port type (wire) for &#34;y1&#34;,
there are 3 more instances of this message.

[NTE:CP0309] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>: Implicit port type (wire) for &#34;y1&#34;,
there are 3 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-2" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:2</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 1.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 7
+ cat /tmpfs/tmp/tmpsrvx64ov/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpsrvx64ov/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpsrvx64ov/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@submod, file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:16, parent:work@top
   |vpiDefName:work@submod
   |vpiFullName:work@submod
   |vpiPort:
   \_port: (a), line:17
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:17
         |vpiName:a
         |vpiFullName:work@submod.a
   |vpiPort:
   \_port: (b), line:17
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:17
         |vpiName:b
         |vpiFullName:work@submod.b
   |vpiPort:
   \_port: (y1), line:17
     |vpiName:y1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y1), line:17
         |vpiName:y1
         |vpiFullName:work@submod.y1
   |vpiPort:
   \_port: (y2), line:17
     |vpiName:y2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y2), line:17
         |vpiName:y2
         |vpiFullName:work@submod.y2
   |vpiPort:
   \_port: (y3), line:17
     |vpiName:y3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y3), line:17
         |vpiName:y3
         |vpiFullName:work@submod.y3
   |vpiPort:
   \_port: (y4), line:17
     |vpiName:y4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y4), line:17
         |vpiName:y4
         |vpiFullName:work@submod.y4
   |vpiContAssign:
   \_cont_assign: , line:22
     |vpiRhs:
     \_ref_obj: (a), line:22
       |vpiName:a
       |vpiFullName:work@submod.a
     |vpiLhs:
     \_ref_obj: (y1), line:22
       |vpiName:y1
       |vpiFullName:work@submod.y1
   |vpiContAssign:
   \_cont_assign: , line:23
     |vpiRhs:
     \_ref_obj: (b), line:23
       |vpiName:b
       |vpiFullName:work@submod.b
     |vpiLhs:
     \_ref_obj: (y2), line:23
       |vpiName:y2
       |vpiFullName:work@submod.y2
   |vpiContAssign:
   \_cont_assign: , line:24
     |vpiRhs:
     \_ref_obj: (c), line:24
       |vpiName:c
       |vpiFullName:work@submod.c
     |vpiLhs:
     \_ref_obj: (y3), line:24
       |vpiName:y3
       |vpiFullName:work@submod.y3
   |vpiContAssign:
   \_cont_assign: , line:25
     |vpiRhs:
     \_ref_obj: (d), line:25
       |vpiName:d
       |vpiFullName:work@submod.d
     |vpiLhs:
     \_ref_obj: (y4), line:25
       |vpiName:y4
       |vpiFullName:work@submod.y4
   |vpiNet:
   \_logic_net: (a), line:17
   |vpiNet:
   \_logic_net: (b), line:17
   |vpiNet:
   \_logic_net: (y1), line:17
   |vpiNet:
   \_logic_net: (y2), line:17
   |vpiNet:
   \_logic_net: (y3), line:17
   |vpiNet:
   \_logic_net: (y4), line:17
   |vpiParamAssign:
   \_param_assign: , line:18
     |vpiRhs:
     \_constant: , line:18
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (c), line:18
       |vpiName:c
   |vpiParamAssign:
   \_param_assign: , line:19
     |vpiRhs:
     \_constant: , line:19
       |vpiConstType:7
       |vpiDecompile:0
       |vpiSize:32
       |INT:0
     |vpiLhs:
     \_parameter: (d), line:19
       |vpiName:d
   |vpiParameter:
   \_parameter: (c), line:18
   |vpiParameter:
   \_parameter: (d), line:19
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:2, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiPort:
   \_port: (a), line:3
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:3
         |vpiName:a
         |vpiFullName:work@top.a
   |vpiPort:
   \_port: (b), line:3
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:3
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (y1), line:3
     |vpiName:y1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y1), line:3
         |vpiName:y1
         |vpiFullName:work@top.y1
   |vpiPort:
   \_port: (y2), line:3
     |vpiName:y2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y2), line:3
         |vpiName:y2
         |vpiFullName:work@top.y2
   |vpiPort:
   \_port: (y3), line:3
     |vpiName:y3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y3), line:3
         |vpiName:y3
         |vpiFullName:work@top.y3
   |vpiPort:
   \_port: (y4), line:3
     |vpiName:y4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y4), line:3
         |vpiName:y4
         |vpiFullName:work@top.y4
   |vpiNet:
   \_logic_net: (a), line:3
   |vpiNet:
   \_logic_net: (b), line:3
   |vpiNet:
   \_logic_net: (y1), line:3
   |vpiNet:
   \_logic_net: (y2), line:3
   |vpiNet:
   \_logic_net: (y3), line:3
   |vpiNet:
   \_logic_net: (y4), line:3
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:2
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiPort:
   \_port: (a), line:3, parent:work@top
     |vpiName:a
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (a), line:3, parent:work@top
         |vpiName:a
         |vpiFullName:work@top.a
         |vpiRange:
         \_range: , line:4
           |vpiLeftRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:3
             |vpiSize:32
             |INT:3
           |vpiRightRange:
           \_constant: , line:4
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (b), line:3, parent:work@top
     |vpiName:b
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (b), line:3, parent:work@top
         |vpiName:b
         |vpiFullName:work@top.b
   |vpiPort:
   \_port: (y1), line:3, parent:work@top
     |vpiName:y1
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y1), line:3, parent:work@top
         |vpiName:y1
         |vpiFullName:work@top.y1
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y2), line:3, parent:work@top
     |vpiName:y2
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y2), line:3, parent:work@top
         |vpiName:y2
         |vpiFullName:work@top.y2
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y3), line:3, parent:work@top
     |vpiName:y3
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y3), line:3, parent:work@top
         |vpiName:y3
         |vpiFullName:work@top.y3
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (y4), line:3, parent:work@top
     |vpiName:y4
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (y4), line:3, parent:work@top
         |vpiName:y4
         |vpiFullName:work@top.y4
         |vpiRange:
         \_range: , line:6
           |vpiLeftRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:7
             |vpiSize:32
             |INT:7
           |vpiRightRange:
           \_constant: , line:6
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiModule:
   \_module: work@submod (foo), file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:12, parent:work@top
     |vpiDefName:work@submod
     |vpiName:foo
     |vpiFullName:work@top.foo
     |vpiPort:
     \_port: (a), line:17, parent:foo
       |vpiName:a
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (a), line:17, parent:foo
           |vpiName:a
           |vpiFullName:work@top.foo.a
           |vpiRange:
           \_range: , line:20
             |vpiLeftRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (b), line:17, parent:foo
       |vpiName:b
       |vpiDirection:1
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (b), line:17, parent:foo
           |vpiName:b
           |vpiFullName:work@top.foo.b
           |vpiRange:
           \_range: , line:20
             |vpiLeftRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiRightRange:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (y1), line:17, parent:foo
       |vpiName:y1
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y1), line:17, parent:foo
           |vpiName:y1
           |vpiFullName:work@top.foo.y1
           |vpiRange:
           \_range: , line:21
             |vpiLeftRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (y2), line:17, parent:foo
       |vpiName:y2
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y2), line:17, parent:foo
           |vpiName:y2
           |vpiFullName:work@top.foo.y2
           |vpiRange:
           \_range: , line:21
             |vpiLeftRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (y3), line:17, parent:foo
       |vpiName:y3
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y3), line:17, parent:foo
           |vpiName:y3
           |vpiFullName:work@top.foo.y3
           |vpiRange:
           \_range: , line:21
             |vpiLeftRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (y4), line:17, parent:foo
       |vpiName:y4
       |vpiDirection:2
       |vpiLowConn:
       \_ref_obj: 
         |vpiActual:
         \_logic_net: (y4), line:17, parent:foo
           |vpiName:y4
           |vpiFullName:work@top.foo.y4
           |vpiRange:
           \_range: , line:21
             |vpiLeftRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:7
               |vpiSize:32
               |INT:7
             |vpiRightRange:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiNet:
     \_logic_net: (a), line:17, parent:foo
     |vpiNet:
     \_logic_net: (b), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y1), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y2), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y3), line:17, parent:foo
     |vpiNet:
     \_logic_net: (y4), line:17, parent:foo
     |vpiInstance:
     \_module: work@top (work@top), file:<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v</a>, line:2
     |vpiParameter:
     \_parameter: (c), line:18
       |vpiName:c
       |INT:0
     |vpiParameter:
     \_parameter: (d), line:19
       |vpiName:d
       |INT:0
   |vpiNet:
   \_logic_net: (a), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (b), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y1), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y2), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y3), line:3, parent:work@top
   |vpiNet:
   \_logic_net: (y4), line:3, parent:work@top
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object: \y1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \foo of type 32
Object: \a of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \c of type 41
Object: \d of type 41
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \a of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \b of type 36
Object: \y1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \y4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_submod of type 32
Object: \a of type 44
Object: \b of type 44
Object: \y1 of type 44
Object: \y2 of type 44
Object: \y3 of type 44
Object: \y4 of type 44
Object:  of type 8
Object: \y1 of type 608
Object: \a of type 608
Object:  of type 8
Object: \y2 of type 608
Object: \b of type 608
Object:  of type 8
Object: \y3 of type 608
Object: \c of type 608
Object:  of type 8
Object: \y4 of type 608
Object: \d of type 608
Object: \c of type 41
Object: \d of type 41
Object:  of type 40
Object: \c of type 41
Object:  of type 7
Object:  of type 40
Object: \d of type 41
Object:  of type 7
Object: \a of type 36
Object: \b of type 36
Object: \y1 of type 36
Object: \y2 of type 36
Object: \y3 of type 36
Object: \y4 of type 36
Object: \work_top of type 32
Object: \a of type 44
Object: \b of type 44
Object: \y1 of type 44
Object: \y2 of type 44
Object: \y3 of type 44
Object: \y4 of type 44
Object: \a of type 36
Object: \b of type 36
Object: \y1 of type 36
Object: \y2 of type 36
Object: \y3 of type 36
Object: \y4 of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_submod&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324f590] str=&#39;\work_submod&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x324f6b0] str=&#39;\a&#39; input port=7
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324f850]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324fbb0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324fd70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x324fa10] str=&#39;\b&#39; input port=8
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324ff30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x3250290] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x3250450] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x32500f0] str=&#39;\y1&#39; output reg port=9
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250610]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250950] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250b10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x32507b0] str=&#39;\y2&#39; output reg port=10
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250cd0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250ff0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x32511b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x3250e50] str=&#39;\y3&#39; output reg port=11
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3251370]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x32516b0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3251870] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x3251510] str=&#39;\y4&#39; output reg port=12
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3251a30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x32537d0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3253970] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:18</a>.0-18.0&gt; [0x3253c50] str=&#39;\c&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:18</a>.0-18.0&gt; [0x3255be0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:19</a>.0-19.0&gt; [0x3253e30] str=&#39;\d&#39;
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:19</a>.0-19.0&gt; [0x3255d00] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0&gt; [0x3254630]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0&gt; [0x32547f0] str=&#39;\y1&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0&gt; [0x32542d0] str=&#39;\a&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0&gt; [0x3254cc0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0&gt; [0x3254de0] str=&#39;\y2&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0&gt; [0x3254fc0] str=&#39;\b&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0&gt; [0x3255140]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0&gt; [0x3255260] str=&#39;\y3&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0&gt; [0x3255440] str=&#39;\c&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0&gt; [0x32555c0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0&gt; [0x32556e0] str=&#39;\y4&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0&gt; [0x32558c0] str=&#39;\d&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\y1&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0.
Warning: reg &#39;\y2&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0.
Warning: reg &#39;\y3&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0.
Warning: reg &#39;\y4&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324f590] str=&#39;\work_submod&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x324f6b0] str=&#39;\a&#39; input basic_prep port=7 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324f850] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324fbb0] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324fd70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x324fa10] str=&#39;\b&#39; input basic_prep port=8 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x324ff30] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x3250290] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-20" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:20</a>.0-20.0&gt; [0x3250450] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x32500f0] str=&#39;\y1&#39; output reg basic_prep port=9 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250610] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250950] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250b10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x32507b0] str=&#39;\y2&#39; output reg basic_prep port=10 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250cd0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3250ff0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x32511b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x3250e50] str=&#39;\y3&#39; output reg basic_prep port=11 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3251370] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x32516b0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3251870] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&gt; [0x3251510] str=&#39;\y4&#39; output reg basic_prep port=12 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3251a30] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x32537d0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-21" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:21</a>.0-21.0&gt; [0x3253970] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:18</a>.0-18.0&gt; [0x3253c50] str=&#39;\c&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-18" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:18</a>.0-18.0&gt; [0x3255be0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_PARAMETER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:19</a>.0-19.0&gt; [0x3253e30] str=&#39;\d&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-19" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:19</a>.0-19.0&gt; [0x3255d00] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0&gt; [0x3254630] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0&gt; [0x32547f0 -&gt; 0x32500f0] str=&#39;\y1&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-22" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:22</a>.0-22.0&gt; [0x32542d0 -&gt; 0x324f6b0] str=&#39;\a&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0&gt; [0x3254cc0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0&gt; [0x3254de0 -&gt; 0x32507b0] str=&#39;\y2&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-23" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:23</a>.0-23.0&gt; [0x3254fc0 -&gt; 0x324fa10] str=&#39;\b&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0&gt; [0x3255140] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0&gt; [0x3255260 -&gt; 0x3250e50] str=&#39;\y3&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-24" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:24</a>.0-24.0&gt; [0x3255440] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0&gt; [0x32555c0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0&gt; [0x32556e0 -&gt; 0x3251510] str=&#39;\y4&#39; basic_prep
        AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-25" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:25</a>.0-25.0&gt; [0x32558c0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_top&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324c910] str=&#39;\work_top&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324cb50] str=&#39;\a&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:4</a>.0-4.0&gt; [0x324ce40]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:4</a>.0-4.0&gt; [0x324d380] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:4</a>.0-4.0&gt; [0x324d5f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324d7b0] str=&#39;\b&#39; input port=2
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324d930] str=&#39;\y1&#39; output reg port=3
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324da90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324ddf0] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324dfb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324dc50] str=&#39;\y2&#39; output reg port=4
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e170]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e490] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e650] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324e2f0] str=&#39;\y3&#39; output reg port=5
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e810]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324eb50] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324ed10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324e9b0] str=&#39;\y4&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324eed0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324f210] bits=&#39;00000000000000000000000000000111&#39;(32) range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324f3d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:12</a>.0-12.0&gt; [0x324f070] str=&#39;\foo&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3251bd0] str=&#39;\work_submod&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x324c910] str=&#39;\work_top&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324cb50] str=&#39;\a&#39; input basic_prep port=1 range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:4</a>.0-4.0&gt; [0x324ce40] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:4</a>.0-4.0&gt; [0x324d380] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-4" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:4</a>.0-4.0&gt; [0x324d5f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324d7b0] str=&#39;\b&#39; input basic_prep port=2 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324d930] str=&#39;\y1&#39; output reg basic_prep port=3 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324da90] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324ddf0] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324dfb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324dc50] str=&#39;\y2&#39; output reg basic_prep port=4 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e170] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e490] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e650] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324e2f0] str=&#39;\y3&#39; output reg basic_prep port=5 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324e810] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324eb50] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324ed10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&gt; [0x324e9b0] str=&#39;\y4&#39; output reg basic_prep port=6 range=[7:0]
        AST_RANGE &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324eed0] basic_prep range=[7:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324f210] bits=&#39;00000000000000000000000000000111&#39;(32) basic_prep range=[31:0] int=7
          AST_CONSTANT &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-6" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:6</a>.0-6.0&gt; [0x324f3d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_CELL &lt;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:12</a>.0-12.0&gt; [0x324f070] str=&#39;\foo&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x3251bd0] str=&#39;\work_submod&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_submod

2.2. Analyzing design hierarchy..
Top module:  \work_top
Used module:     \work_submod
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_top..
Warning: Wire work_top.\y1 [7] is used but has no driver.
Warning: Wire work_top.\y1 [6] is used but has no driver.
Warning: Wire work_top.\y1 [5] is used but has no driver.
Warning: Wire work_top.\y1 [4] is used but has no driver.
Warning: Wire work_top.\y1 [3] is used but has no driver.
Warning: Wire work_top.\y1 [2] is used but has no driver.
Warning: Wire work_top.\y1 [1] is used but has no driver.
Warning: Wire work_top.\y1 [0] is used but has no driver.
Warning: Wire work_top.\y2 [7] is used but has no driver.
Warning: Wire work_top.\y2 [6] is used but has no driver.
Warning: Wire work_top.\y2 [5] is used but has no driver.
Warning: Wire work_top.\y2 [4] is used but has no driver.
Warning: Wire work_top.\y2 [3] is used but has no driver.
Warning: Wire work_top.\y2 [2] is used but has no driver.
Warning: Wire work_top.\y2 [1] is used but has no driver.
Warning: Wire work_top.\y2 [0] is used but has no driver.
Warning: Wire work_top.\y3 [7] is used but has no driver.
Warning: Wire work_top.\y3 [6] is used but has no driver.
Warning: Wire work_top.\y3 [5] is used but has no driver.
Warning: Wire work_top.\y3 [4] is used but has no driver.
Warning: Wire work_top.\y3 [3] is used but has no driver.
Warning: Wire work_top.\y3 [2] is used but has no driver.
Warning: Wire work_top.\y3 [1] is used but has no driver.
Warning: Wire work_top.\y3 [0] is used but has no driver.
Warning: Wire work_top.\y4 [7] is used but has no driver.
Warning: Wire work_top.\y4 [6] is used but has no driver.
Warning: Wire work_top.\y4 [5] is used but has no driver.
Warning: Wire work_top.\y4 [4] is used but has no driver.
Warning: Wire work_top.\y4 [3] is used but has no driver.
Warning: Wire work_top.\y4 [2] is used but has no driver.
Warning: Wire work_top.\y4 [1] is used but has no driver.
Warning: Wire work_top.\y4 [0] is used but has no driver.
checking module work_submod..
found and reported 32 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_top ===

   Number of wires:                  6
   Number of wire bits:             37
   Number of public wires:           6
   Number of public wire bits:      37
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     work_submod                     1

=== work_submod ===

   Number of wires:                  6
   Number of wire bits:             40
   Number of public wires:           6
   Number of public wire bits:      40
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   work_top                          1
     work_submod                     1

   Number of wires:                 12
   Number of wire bits:             77
   Number of public wires:          12
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_top..
Warning: Wire work_top.\y1 [7] is used but has no driver.
Warning: Wire work_top.\y1 [6] is used but has no driver.
Warning: Wire work_top.\y1 [5] is used but has no driver.
Warning: Wire work_top.\y1 [4] is used but has no driver.
Warning: Wire work_top.\y1 [3] is used but has no driver.
Warning: Wire work_top.\y1 [2] is used but has no driver.
Warning: Wire work_top.\y1 [1] is used but has no driver.
Warning: Wire work_top.\y1 [0] is used but has no driver.
Warning: Wire work_top.\y2 [7] is used but has no driver.
Warning: Wire work_top.\y2 [6] is used but has no driver.
Warning: Wire work_top.\y2 [5] is used but has no driver.
Warning: Wire work_top.\y2 [4] is used but has no driver.
Warning: Wire work_top.\y2 [3] is used but has no driver.
Warning: Wire work_top.\y2 [2] is used but has no driver.
Warning: Wire work_top.\y2 [1] is used but has no driver.
Warning: Wire work_top.\y2 [0] is used but has no driver.
Warning: Wire work_top.\y3 [7] is used but has no driver.
Warning: Wire work_top.\y3 [6] is used but has no driver.
Warning: Wire work_top.\y3 [5] is used but has no driver.
Warning: Wire work_top.\y3 [4] is used but has no driver.
Warning: Wire work_top.\y3 [3] is used but has no driver.
Warning: Wire work_top.\y3 [2] is used but has no driver.
Warning: Wire work_top.\y3 [1] is used but has no driver.
Warning: Wire work_top.\y3 [0] is used but has no driver.
Warning: Wire work_top.\y4 [7] is used but has no driver.
Warning: Wire work_top.\y4 [6] is used but has no driver.
Warning: Wire work_top.\y4 [5] is used but has no driver.
Warning: Wire work_top.\y4 [4] is used but has no driver.
Warning: Wire work_top.\y4 [3] is used but has no driver.
Warning: Wire work_top.\y4 [2] is used but has no driver.
Warning: Wire work_top.\y4 [1] is used but has no driver.
Warning: Wire work_top.\y4 [0] is used but has no driver.
checking module work_submod..
found and reported 32 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_submod&#34;: {
      &#34;attributes&#34;: {
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;parameter_default_values&#34;: {
        &#34;c&#34;: &#34;00000000000000000000000000000000&#34;,
        &#34;d&#34;: &#34;00000000000000000000000000000000&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9 ]
        },
        &#34;y1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ]
        },
        &#34;y2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 6, 7, 8, 9, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ]
        },
        &#34;y3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ]
        },
        &#34;y4&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ]
        }
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34;
          }
        },
        &#34;y1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34;
          }
        },
        &#34;y2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34;
          }
        },
        &#34;y3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34;
          }
        },
        &#34;y4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34;
          }
        }
      }
    },
    &#34;work_top&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;a&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4, 5 ]
        },
        &#34;b&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 6 ]
        },
        &#34;y1&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 7, 8, 9, 10, 11, 12, 13, 14 ]
        },
        &#34;y2&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        &#34;y3&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 23, 24, 25, 26, 27, 28, 29, 30 ]
        },
        &#34;y4&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ]
        }
      },
      &#34;cells&#34;: {
        &#34;foo&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;type&#34;: &#34;work_submod&#34;,
          &#34;parameters&#34;: {
          },
          &#34;attributes&#34;: {
            &#34;module_not_derived&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:12</a>.0-12.0&#34;
          },
          &#34;port_directions&#34;: {
          },
          &#34;connections&#34;: {
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;a&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34;
          }
        },
        &#34;b&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34;
          }
        },
        &#34;y1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 7, 8, 9, 10, 11, 12, 13, 14 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34;
          }
        },
        &#34;y2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 15, 16, 17, 18, 19, 20, 21, 22 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34;
          }
        },
        &#34;y3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 23, 24, 25, 26, 27, 28, 29, 30 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34;
          }
        },
        &#34;y4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 31, 32, 33, 34, 35, 36, 37, 38 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_submod&#39;.

(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_submod(a, b, y1, y2, y3, y4);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34; *)
  input [3:0] a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34; *)
  input [3:0] b;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34; *)
  output [7:0] y1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34; *)
  output [7:0] y2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34; *)
  output [7:0] y3;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-17" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:17</a>.0-17.0&#34; *)
  output [7:0] y4;
  assign y1 = { 4&#39;h0, a };
  assign y2 = { 4&#39;h0, b };
  assign y3 = 8&#39;h00;
  assign y4 = 8&#39;h00;
endmodule
Dumping module `\work_top&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_top(a, b, y1, y2, y3, y4);
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34; *)
  input [3:0] a;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34; *)
  input b;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34; *)
  output [7:0] y1;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34; *)
  output [7:0] y2;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34; *)
  output [7:0] y3;
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-3" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:3</a>.0-3.0&#34; *)
  output [7:0] y4;
  (* module_not_derived = 32&#39;d1 *)
  (* src = &#34;<a href="../../../../third_party/tools/yosys/tests/simple/hierarchy.v.html#l-12" target="file-frame">third_party/tools/yosys/tests/simple/hierarchy.v:12</a>.0-12.0&#34; *)
  work_submod foo (
  );
endmodule

Warnings: 36 unique messages, 68 total
End of script. Logfile hash: 26f6801eca, CPU: user 0.01s system 0.00s, MEM: 12.54 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>