/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 */

#ifndef _RTD128X_IO_H_
#define _RTD128X_IO_H_

#define RTD128X_SYS_BASE_OFFSET     0x0000
#define RTD128X_EHCI_BASE_OFFSET    0x3000
#define RTD128X_UHCI_BASE_OFFSET    0x3400
#define RTD128X_USBH_BASE_OFFSET    0x3800
#define RTD128X_MCP_BASE_OFFSET     0x5100
#define RTD128X_ETH_BASE_OFFSET     0x6000
#define RTD128X_TVE_BASE_OFFSET     0x8000
#define RTD128X_TVD_BASE_OFFSET     0x9000
#define RTD128X_SB2_BASE_OFFSET     0xa000
#define RTD128X_MISC_BASE_OFFSET    0xb000
#define RTD128X_GPIO_BASE_OFFSET    0xb100
#define RTD128X_UART_BASE_OFFSET    0xb200
#define RTD128X_I2C0_BASE_OFFSET    0xb300
#define RTD128X_IRDA_BASE_OFFSET    0xb400
#define RTD128X_TIMR_BASE_OFFSET    0xb500
#define RTD128X_RTC_BASE_OFFSET     0xb600
#define RTD128X_VFDC_BASE_OFFSET    0xb700
#define RTD128X_PCMCIA_BASE_OFFSET  0xb800
#define RTD128X_CEC_BASE_OFFSET     0xb900
#define RTD128X_SC0_BASE_OFFSET     0xba00
#define RTD128X_I2C1_BASE_OFFSET    0xbb00
#define RTD128X_SC1_BASE_OFFSET     0xbc00

/*
 * Misc (PLL, IRQ ??)
 */

#define RTD128X_MISC_PSELH_OFFSET            0x000
#define RTD128X_MISC_PSELL_OFFSET            0x004
#define RTD128X_MISC_UMSK_ISR_OFFSET         0x008
#define RTD128X_MISC_ISR_OFFSET              0x00c
#define RTD128X_MISC_UMSK_ISR_GP0A_OFFSET    0x010
#define RTD128X_MISC_UMSK_ISR_GP0DA_OFFSET   0x014
#define RTD128X_MISC_UMSK_ISR_KPADAH_OFFSET  0x018
#define RTD128X_MISC_UMSK_ISR_KPADAL_OFFSET  0x01c
#define RTD128X_MISC_UMSK_ISR_KPADDAH_OFFSET 0x020
#define RTD128X_MISC_UMSK_ISR_KPADDAL_OFFSET 0x024
#define RTD128X_MISC_UMSK_ISR_SW_OFFSET      0x028
#define RTD128X_MISC_DBG_OFFSET              0x02c
#define RTD128X_MISC_DUMMY_OFFSET            0x030
#define RTD128X_MISC_PSEL2_OFFSET            0x034
#define RTD128X_MISC_UMSK_ISR_GP1A_OFFSET    0x038
#define RTD128X_MISC_UMSK_ISR_GP1DA_OFFSET   0x03c

#define RTD128X_MISC_BASE             (RTD128X_MISC_BASE_OFFSET)
#define RTD128X_MISC_PSELH            (RTD128X_MISC_BASE+RTD128X_MISC_PSELH_OFFSET)
#define RTD128X_MISC_PSELL            (RTD128X_MISC_BASE+RTD128X_MISC_PSELL_OFFSET)
#define RTD128X_MISC_UMSK_ISR         (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_OFFSET)
#define RTD128X_MISC_ISR              (RTD128X_MISC_BASE+RTD128X_MISC_ISR_OFFSET)
#define RTD128X_MISC_UMSK_ISR_GP0A    (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_GP0A_OFFSET)
#define RTD128X_MISC_UMSK_ISR_GP0DA   (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_GP0DA_OFFSET)
#define RTD128X_MISC_UMSK_ISR_KPADAH  (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_KPADAH_OFFSET)
#define RTD128X_MISC_UMSK_ISR_KPADAL  (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_KPADAL_OFFSET)
#define RTD128X_MISC_UMSK_ISR_KPADDAH (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_KPADDAH_OFFSET)
#define RTD128X_MISC_UMSK_ISR_KPADDAL (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_KPADDAL_OFFSET)
#define RTD128X_MISC_UMSK_ISR_SW      (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_SW_OFFSET)
#define RTD128X_MISC_DBG              (RTD128X_MISC_BASE+RTD128X_MISC_DBG_OFFSET)
#define RTD128X_MISC_DUMMY            (RTD128X_MISC_BASE+RTD128X_MISC_DUMMY_OFFSET)
#define RTD128X_MISC_PSEL2            (RTD128X_MISC_BASE+RTD128X_MISC_PSEL2_OFFSET)
#define RTD128X_MISC_UMSK_ISR_GP1A    (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_GP1A_OFFSET)
#define RTD128X_MISC_UMSK_ISR_GP1DA   (RTD128X_MISC_BASE+RTD128X_MISC_UMSK_ISR_GP1DA_OFFSET)

/*
 * UART0/UART1 (8250 compatible)
 */

#define RTD128X_UART_U0RBR_THR_DLL_OFFSET 0x000
#define RTD128X_UART_U0IER_DLH_OFFSET     0x004
#define RTD128X_UART_U0IIR_FCR_OFFSET     0x008
#define RTD128X_UART_U0LCR_OFFSET         0x00c
#define RTD128X_UART_U0MCR_OFFSET         0x010
#define RTD128X_UART_U0LSR_OFFSET         0x014
#define RTD128X_UART_U0MSR_OFFSET         0x018
#define RTD128X_UART_U0SCR_OFFSET         0x01c
#define RTD128X_UART_U1RBR_THR_DLL_OFFSET 0x020
#define RTD128X_UART_U1IER_DLH_OFFSET     0x024
#define RTD128X_UART_U1IIR_FCR_OFFSET     0x028
#define RTD128X_UART_U1LCR_OFFSET         0x02c
#define RTD128X_UART_U1MCR_OFFSET         0x030
#define RTD128X_UART_U1LSR_OFFSET         0x034
#define RTD128X_UART_U1MSR_OFFSET         0x038
#define RTD128X_UART_U1SCR_OFFSET         0x03c

#define RTD128X_UART_BASE             (RTD128X_UART_BASE_OFFSET)
#define RTD128X_UART_U0RBR_THR_DLL    (RTD128X_UART_BASE+RTD128X_UART_U0RBR_THR_DLL_OFFSET)
#define RTD128X_UART_U0IER_DLH        (RTD128X_UART_BASE+RTD128X_UART_U0IER_DLH_OFFSET)
#define RTD128X_UART_U0IIR_FCR        (RTD128X_UART_BASE+RTD128X_UART_U0IIR_FCR_OFFSET)
#define RTD128X_UART_U0LCR            (RTD128X_UART_BASE+RTD128X_UART_U0LCR_OFFSET)
#define RTD128X_UART_U0MCR            (RTD128X_UART_BASE+RTD128X_UART_U0MCR_OFFSET)
#define RTD128X_UART_U0LSR            (RTD128X_UART_BASE+RTD128X_UART_U0LSR_OFFSET)
#define RTD128X_UART_U0MSR            (RTD128X_UART_BASE+RTD128X_UART_U0MSR_OFFSET)
#define RTD128X_UART_U0SCR            (RTD128X_UART_BASE+RTD128X_UART_U0SCR_OFFSET)
#define RTD128X_UART_U1RBR_THR_DLL    (RTD128X_UART_BASE+RTD128X_UART_U1RBR_THR_DLL_OFFSET)
#define RTD128X_UART_U1IER_DLH        (RTD128X_UART_BASE+RTD128X_UART_U1IER_DLH_OFFSET)
#define RTD128X_UART_U1IIR_FCR        (RTD128X_UART_BASE+RTD128X_UART_U1IIR_FCR_OFFSET)
#define RTD128X_UART_U1LCR            (RTD128X_UART_BASE+RTD128X_UART_U1LCR_OFFSET)
#define RTD128X_UART_U1MCR            (RTD128X_UART_BASE+RTD128X_UART_U1MCR_OFFSET)
#define RTD128X_UART_U1LSR            (RTD128X_UART_BASE+RTD128X_UART_U1LSR_OFFSET)
#define RTD128X_UART_U1MSR            (RTD128X_UART_BASE+RTD128X_UART_U1MSR_OFFSET)
#define RTD128X_UART_U1SCR            (RTD128X_UART_BASE+RTD128X_UART_U1SCR_OFFSET)

#define RTD128X_UART0_BASE            RTD128X_UART_U0RBR_THR_DLL
#define RTD128X_UART1_BASE            RTD128X_UART_U1RBR_THR_DLL

/*
 * Timer
 */

#define RTD128X_TIMR_TC0TVR_OFFSET            0x000
#define RTD128X_TIMR_TC1TVR_OFFSET            0x004
#define RTD128X_TIMR_TC2TVR_OFFSET            0x008
#define RTD128X_TIMR_TC0CVR_OFFSET            0x00c
#define RTD128X_TIMR_TC1CVR_OFFSET            0x010
#define RTD128X_TIMR_TC2CVR_OFFSET            0x014
#define RTD128X_TIMR_TC0CR_OFFSET             0x018
#define RTD128X_TIMR_TC1CR_OFFSET             0x01c
#define RTD128X_TIMR_TC2CR_OFFSET             0x020
#define RTD128X_TIMR_TC0ICR_OFFSET            0x024
#define RTD128X_TIMR_TC1ICR_OFFSET            0x028
#define RTD128X_TIMR_TC2ICR_OFFSET            0x02c
#define RTD128X_TIMR_TCWCR_OFFSET             0x030
#define RTD128X_TIMR_TCWTR_OFFSET             0x034
#define RTD128X_TIMR_CLK27M_CLK90K_CNT_OFFSET 0x038
#define RTD128X_TIMR_CLK90K_TM_LO_OFFSET      0x03c
#define RTD128X_TIMR_CLK90K_TM_HI_OFFSET      0x040

#define RTD128X_TIMR_BASE              (RTD128X_TIMR_BASE_OFFSET)
#define RTD128X_TIMR_TC0TVR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC0TVR_OFFSET)
#define RTD128X_TIMR_TC1TVR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC1TVR_OFFSET)
#define RTD128X_TIMR_TC2TVR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC2TVR_OFFSET)
#define RTD128X_TIMR_TC0CVR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC0CVR_OFFSET)
#define RTD128X_TIMR_TC1CVR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC1CVR_OFFSET)
#define RTD128X_TIMR_TC2CVR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC2CVR_OFFSET)
#define RTD128X_TIMR_TC0CR             (RTD128X_TIMR_BASE+RTD128X_TIMR_TC0CR_OFFSET)
#define RTD128X_TIMR_TC1CR             (RTD128X_TIMR_BASE+RTD128X_TIMR_TC1CR_OFFSET)
#define RTD128X_TIMR_TC2CR             (RTD128X_TIMR_BASE+RTD128X_TIMR_TC2CR_OFFSET)
#define RTD128X_TIMR_TC0ICR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC0ICR_OFFSET)
#define RTD128X_TIMR_TC1ICR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC1ICR_OFFSET)
#define RTD128X_TIMR_TC2ICR            (RTD128X_TIMR_BASE+RTD128X_TIMR_TC2ICR_OFFSET)
#define RTD128X_TIMR_TCWCR             (RTD128X_TIMR_BASE+RTD128X_TIMR_TCWCR_OFFSET)
#define RTD128X_TIMR_TCWTR             (RTD128X_TIMR_BASE+RTD128X_TIMR_TCWTR_OFFSET)
#define RTD128X_TIMR_CLK27M_CLK90K_CNT (RTD128X_TIMR_BASE+RTD128X_TIMR_CLK27M_CLK90K_CNT_OFFSET)
#define RTD128X_TIMR_CLK90K_TM_LO      (RTD128X_TIMR_BASE+RTD128X_TIMR_CLK90K_TM_LO_OFFSET)
#define RTD128X_TIMR_CLK90K_TM_HI      (RTD128X_TIMR_BASE+RTD128X_TIMR_CLK90K_TM_HI_OFFSET)

/*
 * RTC
 */

#define RTD128X_RTC_SEC_OFFSET      0x000
#define RTD128X_RTC_MIN_OFFSET      0x004
#define RTD128X_RTC_HR_OFFSET       0x008
#define RTD128X_RTC_DATE1_OFFSET    0x00c
#define RTD128X_RTC_DATE2_OFFSET    0x010
#define RTD128X_RTC_ALMMIN_OFFSET   0x014
#define RTD128X_RTC_ALMHR_OFFSET    0x018
#define RTD128X_RTC_ALMDATE1_OFFSET 0x01c
#define RTD128X_RTC_ALMDATE2_OFFSET 0x020
#define RTD128X_RTC_STOP_OFFSET     0x024
#define RTD128X_RTC_ACR_OFFSET      0x028
#define RTD128X_RTC_EN_OFFSET       0x02c
#define RTD128X_RTC_CR_OFFSET       0x030

#define RTD128X_RTC_BASE              (RTD128X_RTC_BASE_OFFSET)
#define RTD128X_RTC_SEC               (RTD128X_RTC_BASE+RTD128X_RTC_SEC_OFFSET)
#define RTD128X_RTC_MIN               (RTD128X_RTC_BASE+RTD128X_RTC_MIN_OFFSET)
#define RTD128X_RTC_HR	            (RTD128X_RTC_BASE+RTD128X_RTC_HR_OFFSET)
#define RTD128X_RTC_DATE1             (RTD128X_RTC_BASE+RTD128X_RTC_DATE1_OFFSET)
#define RTD128X_RTC_DATE2             (RTD128X_RTC_BASE+RTD128X_RTC_DATE2_OFFSET)
#define RTD128X_RTC_ALMMIN            (RTD128X_RTC_BASE+RTD128X_RTC_ALMMIN_OFFSET)
#define RTD128X_RTC_ALMHR	            (RTD128X_RTC_BASE+RTD128X_RTC_ALMHR_OFFSET)
#define RTD128X_RTC_ALMDATE1          (RTD128X_RTC_BASE+RTD128X_RTC_ALMDATE1_OFFSET)
#define RTD128X_RTC_ALMDATE2          (RTD128X_RTC_BASE+RTD128X_RTC_ALMDATE2_OFFSET)
#define RTD128X_RTC_STOP              (RTD128X_RTC_BASE+RTD128X_RTC_STOP_OFFSET)
#define RTD128X_RTC_ACR               (RTD128X_RTC_BASE+RTD128X_RTC_ACR_OFFSET)
#define RTD128X_RTC_EN	            (RTD128X_RTC_BASE+RTD128X_RTC_EN_OFFSET)
#define RTD128X_RTC_CR	            (RTD128X_RTC_BASE+RTD128X_RTC_CR_OFFSET)

/*
 * SB2
 */

#define RTD128X_SB2_HD_SEM_OFFSET          0x000
#define RTD128X_SB2_INV_INTEN_OFFSET       0x004
#define RTD128X_SB2_INV_INTSTAT_OFFSET     0x008
#define RTD128X_SB2_INV_ADDR_OFFSET        0x00c

#define RTD128X_SB2_CHIP_ID_OFFSET         0x200
#define RTD128X_SB2_CHIP_INFO_OFFSET       0x204

#define RTD128X_SB2_DBG_START_REG0_OFFSET  0x458
#define RTD128X_SB2_DBG_START_REG1_OFFSET  0x45c
#define RTD128X_SB2_DBG_START_REG2_OFFSET  0x460
#define RTD128X_SB2_DBG_START_REG3_OFFSET  0x464
#define RTD128X_SB2_DBG_START_REG4_OFFSET  0x468
#define RTD128X_SB2_DBG_START_REG5_OFFSET  0x46c
#define RTD128X_SB2_DBG_START_REG6_OFFSET  0x470
#define RTD128X_SB2_DBG_START_REG7_OFFSET  0x474

#define RTD128X_SB2_DBG_END_REG0_OFFSET    0x478
#define RTD128X_SB2_DBG_END_REG1_OFFSET    0x47c
#define RTD128X_SB2_DBG_END_REG2_OFFSET    0x480
#define RTD128X_SB2_DBG_END_REG3_OFFSET    0x484
#define RTD128X_SB2_DBG_END_REG4_OFFSET    0x488
#define RTD128X_SB2_DBG_END_REG5_OFFSET    0x48c
#define RTD128X_SB2_DBG_END_REG6_OFFSET    0x490
#define RTD128X_SB2_DBG_END_REG7_OFFSET    0x494

#define RTD128X_SB2_DBG_CTRL_REG0_OFFSET   0x498
#define RTD128X_SB2_DBG_CTRL_REG1_OFFSET   0x49c
#define RTD128X_SB2_DBG_CTRL_REG2_OFFSET   0x4a0
#define RTD128X_SB2_DBG_CTRL_REG3_OFFSET   0x4a4
#define RTD128X_SB2_DBG_CTRL_REG4_OFFSET   0x4a8
#define RTD128X_SB2_DBG_CTRL_REG5_OFFSET   0x4ac
#define RTD128X_SB2_DBG_CTRL_REG6_OFFSET   0x4b0
#define RTD128X_SB2_DBG_CTRL_REG7_OFFSET   0x4b4

#define RTD128X_SB2_DBG_ADDR_AUDIO_OFFSET  0x4b8
#define RTD128X_SB2_DBG_ADDR_VIDEO_OFFSET  0x4bc
#define RTD128X_SB2_DBG_ADDR_SYSTEM_OFFSET 0x4c0

#define RTD128X_SB2_DBG_INT_OFFSET         0x4e0

#define RTD128X_SB2_BASE            (RTD128X_SB2_BASE_OFFSET)
#define RTD128X_SB2_HD_SEM          (RTD128X_SB2_BASE+RTD128X_SB2_HD_SEM_OFFSET)
#define RTD128X_SB2_INV_INTEN       (RTD128X_SB2_BASE+RTD128X_SB2_INV_INTEN_OFFSET)
#define RTD128X_SB2_INV_INTSTAT     (RTD128X_SB2_BASE+RTD128X_SB2_INV_INTSTAT_OFFSET)
#define RTD128X_SB2_INV_ADDR        (RTD128X_SB2_BASE+RTD128X_SB2_INV_ADDR_OFFSET)

#define RTD128X_SB2_CHIP_ID         (RTD128X_SB2_BASE+RTD128X_SB2_CHIP_ID_OFFSET)
#define RTD128X_SB2_CHIP_INFO       (RTD128X_SB2_BASE+RTD128X_SB2_CHIP_INFO_OFFSET)

#define RTD128X_SB2_DBG_START_REG0  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG0_OFFSET)
#define RTD128X_SB2_DBG_START_REG1  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG1_OFFSET)
#define RTD128X_SB2_DBG_START_REG2  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG2_OFFSET)
#define RTD128X_SB2_DBG_START_REG3  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG3_OFFSET)
#define RTD128X_SB2_DBG_START_REG4  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG4_OFFSET)
#define RTD128X_SB2_DBG_START_REG5  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG5_OFFSET)
#define RTD128X_SB2_DBG_START_REG6  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG6_OFFSET)
#define RTD128X_SB2_DBG_START_REG7  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_START_REG7_OFFSET)

#define RTD128X_SB2_DBG_END_REG0    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG0_OFFSET)
#define RTD128X_SB2_DBG_END_REG1    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG1_OFFSET)
#define RTD128X_SB2_DBG_END_REG2    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG2_OFFSET)
#define RTD128X_SB2_DBG_END_REG3    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG3_OFFSET)
#define RTD128X_SB2_DBG_END_REG4    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG4_OFFSET)
#define RTD128X_SB2_DBG_END_REG5    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG5_OFFSET)
#define RTD128X_SB2_DBG_END_REG6    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG6_OFFSET)
#define RTD128X_SB2_DBG_END_REG7    (RTD128X_SB2_BASE+RTD128X_SB2_DBG_END_REG7_OFFSET)

#define RTD128X_SB2_DBG_CTRL_REG0   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG0_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG1   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG1_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG2   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG2_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG3   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG3_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG4   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG4_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG5   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG5_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG6   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG6_OFFSET)
#define RTD128X_SB2_DBG_CTRL_REG7   (RTD128X_SB2_BASE+RTD128X_SB2_DBG_CTRL_REG7_OFFSET)

#define RTD128X_SB2_DBG_ADDR_AUDIO  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_ADDR_AUDIO_OFFSET)
#define RTD128X_SB2_DBG_ADDR_VIDEO  (RTD128X_SB2_BASE+RTD128X_SB2_DBG_ADDR_VIDEO_OFFSET)
#define RTD128X_SB2_DBG_ADDR_SYSTEM (RTD128X_SB2_BASE+RTD128X_SB2_DBG_ADDR_SYSTEM_OFFSET)

#define RTD128X_SB2_DBG_INT         (RTD128X_SB2_BASE+RTD128X_SB2_DBG_INT_OFFSET)

#endif
