Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Apr 27 21:25:54 2020
| Host         : DESKTOP-6IO763U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 19 register/latch pins with no clock driven by root clock pin: sw[15] (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[10]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[11]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[12]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[13]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[14]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[15]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[16]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[17]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[18]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[19]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[20]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[21]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[22]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[23]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[24]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[25]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[26]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[27]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[3]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[4]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[6]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[7]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[8]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ctrl/clkdiv/counter_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ctrl/enable_snes_clk_output_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: div/tff1/Q_reg/Q (HIGH)

 There are 2534 register/latch pins with no clock driven by root clock pin: div/tff2/Q_reg/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[3]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[4]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[5]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[6]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[7]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[8]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: ppu/hvcount/vcounter_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[12]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[13]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[14]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[15]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[16]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[17]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[18]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[19]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[20]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[21]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[22]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[23]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[24]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[25]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[26]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[27]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: seg/div/counter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 18757 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 41 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.842        0.000                      0                  113        0.265        0.000                      0                  113        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.842        0.000                      0                  113        0.265        0.000                      0                  113        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.265ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.409%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.891     9.823    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    14.855    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[24]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    seg/div/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.409%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.891     9.823    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    14.855    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[25]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    seg/div/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.409%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.891     9.823    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    14.855    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[26]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    seg/div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.842ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.664ns  (logic 0.952ns (20.409%)  route 3.712ns (79.590%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.891     9.823    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.514    14.855    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[27]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X0Y13          FDRE (Setup_fdre_C_R)       -0.429    14.665    seg/div/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.665    
                         arrival time                          -9.823    
  -------------------------------------------------------------------
                         slack                                  4.842    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.952ns (20.603%)  route 3.669ns (79.397%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.847     9.779    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[16]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg/div/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.952ns (20.603%)  route 3.669ns (79.397%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.847     9.779    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[17]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg/div/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.952ns (20.603%)  route 3.669ns (79.397%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.847     9.779    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[18]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg/div/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.621ns  (logic 0.952ns (20.603%)  route 3.669ns (79.397%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.847     9.779    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.516    14.857    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y11          FDRE                                         r  seg/div/counter_reg[19]/C
                         clock pessimism              0.274    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X0Y11          FDRE (Setup_fdre_C_R)       -0.429    14.667    seg/div/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.667    
                         arrival time                          -9.779    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.952ns (20.814%)  route 3.622ns (79.186%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.800     9.732    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    seg/div/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.934    

Slack (MET) :             4.934ns  (required time - arrival time)
  Source:                 seg/div/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.574ns  (logic 0.952ns (20.814%)  route 3.622ns (79.186%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.637     5.158    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  seg/div/counter_reg[1]/Q
                         net (fo=2, routed)           1.050     6.664    seg/div/counter_reg[1]
    SLICE_X1Y7           LUT5 (Prop_lut5_I1_O)        0.124     6.788 f  seg/div/counter[0]_i_7/O
                         net (fo=1, routed)           0.403     7.191    seg/div/counter[0]_i_7_n_0
    SLICE_X1Y8           LUT5 (Prop_lut5_I0_O)        0.124     7.315 f  seg/div/counter[0]_i_6/O
                         net (fo=1, routed)           0.796     8.111    seg/div/counter[0]_i_6_n_0
    SLICE_X1Y9           LUT6 (Prop_lut6_I4_O)        0.124     8.235 r  seg/div/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.573     8.808    seg/div/counter[0]_i_4__0_n_0
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.124     8.932 r  seg/div/counter[0]_i_1__0/O
                         net (fo=28, routed)          0.800     9.732    seg/div/counter[0]_i_1__0_n_0
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    10.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.515    14.856    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X0Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    seg/div/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.732    
  -------------------------------------------------------------------
                         slack                                  4.934    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y32         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  ctrl/clkdiv/counter_reg[10]/Q
                         net (fo=2, routed)           0.125     1.731    ctrl/clkdiv/counter_reg[10]
    SLICE_X46Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  ctrl/clkdiv/counter_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.841    ctrl/clkdiv/counter_reg[8]_i_1__0_n_5
    SLICE_X46Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y32         FDRE                                         r  ctrl/clkdiv/counter_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.134     1.575    ctrl/clkdiv/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y34         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ctrl/clkdiv/counter_reg[18]/Q
                         net (fo=2, routed)           0.125     1.733    ctrl/clkdiv/counter_reg[18]
    SLICE_X46Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  ctrl/clkdiv/counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.843    ctrl/clkdiv/counter_reg[16]_i_1__0_n_5
    SLICE_X46Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.828     1.955    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y34         FDRE                                         r  ctrl/clkdiv/counter_reg[18]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X46Y34         FDRE (Hold_fdre_C_D)         0.134     1.577    ctrl/clkdiv/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y33         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  ctrl/clkdiv/counter_reg[14]/Q
                         net (fo=2, routed)           0.127     1.733    ctrl/clkdiv/counter_reg[14]
    SLICE_X46Y33         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  ctrl/clkdiv/counter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.843    ctrl/clkdiv/counter_reg[12]_i_1__0_n_5
    SLICE_X46Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y33         FDRE                                         r  ctrl/clkdiv/counter_reg[14]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X46Y33         FDRE (Hold_fdre_C_D)         0.134     1.576    ctrl/clkdiv/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y30         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  ctrl/clkdiv/counter_reg[2]/Q
                         net (fo=2, routed)           0.127     1.730    ctrl/clkdiv/counter_reg[2]
    SLICE_X46Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.840 r  ctrl/clkdiv/counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.840    ctrl/clkdiv/counter_reg[0]_i_2__0_n_5
    SLICE_X46Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y30         FDRE                                         r  ctrl/clkdiv/counter_reg[2]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X46Y30         FDRE (Hold_fdre_C_D)         0.134     1.573    ctrl/clkdiv/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ctrl/clkdiv/counter_reg[22]/Q
                         net (fo=2, routed)           0.127     1.734    ctrl/clkdiv/counter_reg[22]
    SLICE_X46Y35         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  ctrl/clkdiv/counter_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.844    ctrl/clkdiv/counter_reg[20]_i_1__0_n_5
    SLICE_X46Y35         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.956    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y35         FDRE                                         r  ctrl/clkdiv/counter_reg[22]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y35         FDRE (Hold_fdre_C_D)         0.134     1.577    ctrl/clkdiv/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.560     1.443    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  ctrl/clkdiv/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  ctrl/clkdiv/counter_reg[26]/Q
                         net (fo=2, routed)           0.127     1.734    ctrl/clkdiv/counter_reg[26]
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.844 r  ctrl/clkdiv/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.844    ctrl/clkdiv/counter_reg[24]_i_1__0_n_5
    SLICE_X46Y36         FDRE                                         r  ctrl/clkdiv/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.829     1.956    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y36         FDRE                                         r  ctrl/clkdiv/counter_reg[26]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X46Y36         FDRE (Hold_fdre_C_D)         0.134     1.577    ctrl/clkdiv/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ctrl/clkdiv/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ctrl/clkdiv/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.611%)  route 0.137ns (33.389%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y31         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  ctrl/clkdiv/counter_reg[6]/Q
                         net (fo=3, routed)           0.137     1.741    ctrl/clkdiv/counter_reg[6]
    SLICE_X46Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.851 r  ctrl/clkdiv/counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.851    ctrl/clkdiv/counter_reg[4]_i_1__0_n_5
    SLICE_X46Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    ctrl/clkdiv/sys_clk_IBUF_BUFG
    SLICE_X46Y31         FDRE                                         r  ctrl/clkdiv/counter_reg[6]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X46Y31         FDRE (Hold_fdre_C_D)         0.134     1.574    ctrl/clkdiv/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.592     1.475    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  seg/div/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.749    seg/div/counter_reg[22]
    SLICE_X0Y12          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  seg/div/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    seg/div/counter_reg[20]_i_1_n_5
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.862     1.989    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y12          FDRE                                         r  seg/div/counter_reg[22]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X0Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    seg/div/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.594     1.477    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  seg/div/counter_reg[2]/Q
                         net (fo=2, routed)           0.133     1.751    seg/div/counter_reg[2]
    SLICE_X0Y7           CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.862 r  seg/div/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.862    seg/div/counter_reg[0]_i_2_n_5
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.865     1.992    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y7           FDRE                                         r  seg/div/counter_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    seg/div/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 seg/div/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg/div/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.591     1.474    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  seg/div/counter_reg[26]/Q
                         net (fo=3, routed)           0.134     1.749    seg/div/counter_reg[26]
    SLICE_X0Y13          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  seg/div/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    seg/div/counter_reg[24]_i_1_n_5
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    sys_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.861     1.988    seg/div/sys_clk_IBUF_BUFG
    SLICE_X0Y13          FDRE                                         r  seg/div/counter_reg[26]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    seg/div/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y30   ctrl/clkdiv/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y32   ctrl/clkdiv/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y32   ctrl/clkdiv/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   ctrl/clkdiv/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   ctrl/clkdiv/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   ctrl/clkdiv/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y33   ctrl/clkdiv/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   ctrl/clkdiv/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y34   ctrl/clkdiv/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   div/tff1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y31   ctrl/clkdiv/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y31   ctrl/clkdiv/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y31   ctrl/clkdiv/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y31   ctrl/clkdiv/counter_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   div/tff1/Q_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y7     seg/div/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    seg/div/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    seg/div/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y10    seg/div/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   ctrl/clkdiv/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y32   ctrl/clkdiv/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   ctrl/clkdiv/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   ctrl/clkdiv/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   ctrl/clkdiv/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y33   ctrl/clkdiv/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   ctrl/clkdiv/counter_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   ctrl/clkdiv/counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   ctrl/clkdiv/counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y34   ctrl/clkdiv/counter_reg[17]/C



