#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Thu Oct  3 11:02:43 2024
# Process ID: 34192
# Current directory: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1
# Command line: vivado.exe -log zynq_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source zynq_system_wrapper.tcl -notrace
# Log file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper.vdi
# Journal file: C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source zynq_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/AppData/Roaming/Xilinx/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Matt/Documents/Vivado_Projects/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
Command: link_design -top zynq_system_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_1/zynq_system_processing_system7_0_1.dcp' for cell 'zynq_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_rst_ps7_0_100M_1/zynq_system_rst_ps7_0_100M_1.dcp' for cell 'zynq_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_axi_regmap_0_0/zynq_system_axi_regmap_0_0.dcp' for cell 'zynq_system_i/MIDI_DECODER_FIFO/axi_regmap_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_fifo_adapter_0_0/zynq_system_fifo_adapter_0_0.dcp' for cell 'zynq_system_i/MIDI_DECODER_FIFO/fifo_adapter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_fifo_reader_0_0/zynq_system_fifo_reader_0_0.dcp' for cell 'zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_auto_pc_0/zynq_system_auto_pc_0.dcp' for cell 'zynq_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1146.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_1/zynq_system_processing_system7_0_1.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_processing_system7_0_1/zynq_system_processing_system7_0_1.xdc] for cell 'zynq_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_rst_ps7_0_100M_1/zynq_system_rst_ps7_0_100M_1_board.xdc] for cell 'zynq_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_rst_ps7_0_100M_1/zynq_system_rst_ps7_0_100M_1_board.xdc] for cell 'zynq_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_rst_ps7_0_100M_1/zynq_system_rst_ps7_0_100M_1.xdc] for cell 'zynq_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.gen/sources_1/bd/zynq_system/ip/zynq_system_rst_ps7_0_100M_1/zynq_system_rst_ps7_0_100M_1.xdc] for cell 'zynq_system_i/rst_ps7_0_100M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1146.383 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 3 instances

17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1146.383 ; gain = 0.000
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1146.383 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 12cf6403a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1424.691 ; gain = 278.309

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: d2368c85

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 1638.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 28 cells and removed 54 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1039e61e1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.104 . Memory (MB): peak = 1638.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 122 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 91b9c009

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.200 . Memory (MB): peak = 1638.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 153 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 91b9c009

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1638.383 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 91b9c009

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1638.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 91b9c009

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 1638.383 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              28  |              54  |                                              0  |
|  Constant propagation         |               0  |             122  |                                              0  |
|  Sweep                        |               0  |             153  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1638.383 ; gain = 0.000
Ending Logic Optimization Task | Checksum: e84848be

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1638.383 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 0 Total Ports: 2
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 58102dc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1751.395 ; gain = 0.000
Ending Power Optimization Task | Checksum: 58102dc6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.538 . Memory (MB): peak = 1751.395 ; gain = 113.012

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: d81a6606

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 1751.395 ; gain = 0.000
Ending Final Cleanup Task | Checksum: d81a6606

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1751.395 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: d81a6606

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1751.395 ; gain = 605.012
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_system_wrapper_drc_opted.rpt -pb zynq_system_wrapper_drc_opted.pb -rpx zynq_system_wrapper_drc_opted.rpx
Command: report_drc -file zynq_system_wrapper_drc_opted.rpt -pb zynq_system_wrapper_drc_opted.pb -rpx zynq_system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[10] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[6]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[4] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[0]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[5] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[1]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[6] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[2]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[7] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[3]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[8] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[4]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRARDADDR[9] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[5]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[10] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[6]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[14]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[4] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[0]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[5] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[1]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[6] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[2]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[10]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[7] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[3]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[11]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[8] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[4]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[12]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ADDRBWRADDR[9] (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/p_0_in[5]) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[13]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ENARDEN (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/FSM_onehot_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ENARDEN (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg_ENARDEN_cooolgate_en_sig_3) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ENBWREN (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/FSM_onehot_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1840] RAMB18 async control check: The RAMB18E1 zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg has an input control pin zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg/ENBWREN (net: zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/note_number_reg_ENBWREN_cooolgate_en_sig_4) which is driven by a register (zynq_system_i/MIDI_DECODER_FIFO/fifo_reader_0/U0/data_reg[15]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 18 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5770c2f0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1751.395 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17a74b993

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.451 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 16157664e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.627 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 16157664e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.630 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 16157664e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.635 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2030f055e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.720 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1588e8dfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1588e8dfc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.778 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 27 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 11 nets or LUTs. Breaked 0 LUT, combined 11 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1751.395 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             11  |                    11  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             11  |                    11  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: e3e2fb4f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 198cf327c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 2 Global Placement | Checksum: 198cf327c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1a89b8c5a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cccd1b64

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a1f1627b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 219338925

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ce42f1ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c6f8125a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 121ba3248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 121ba3248

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 12b67ef13

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.422 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18a8f46db

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: cd7d068e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 12b67ef13

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.422. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: e84abe38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: e84abe38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: e84abe38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: e84abe38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: e84abe38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1751.395 ; gain = 0.000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: c8ca89fd

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000
Ending Placer Task | Checksum: 2d532f3d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file zynq_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file zynq_system_wrapper_utilization_placed.rpt -pb zynq_system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file zynq_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1751.395 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 1751.395 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 21824b4e ConstDB: 0 ShapeSum: bd0e3ef RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e675b357

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1815.844 ; gain = 64.449
Post Restoration Checksum: NetGraph: 6bedb544 NumContArr: 7a87fe13 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e675b357

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1815.844 ; gain = 64.449

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e675b357

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.652 ; gain = 71.258

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e675b357

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1822.652 ; gain = 71.258
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1db63aabc

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.707 ; gain = 97.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.504  | TNS=0.000  | WHS=-0.145 | THS=-13.373|

Phase 2 Router Initialization | Checksum: 1e727263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.707 ; gain = 97.312

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0.0010142 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1076
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1075
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1e727263f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.707 ; gain = 97.312
Phase 3 Initial Routing | Checksum: 1be893e9b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.677  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 17a9abfc1

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.677  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: c83a8547

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312
Phase 4 Rip-up And Reroute | Checksum: c83a8547

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: c83a8547

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: c83a8547

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312
Phase 5 Delay and Skew Optimization | Checksum: c83a8547

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 17c78eb5d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.792  | TNS=0.000  | WHS=0.046  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 171078d20

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312
Phase 6 Post Hold Fix | Checksum: 171078d20

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.197784 %
  Global Horizontal Routing Utilization  = 0.283469 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13a3f747e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13a3f747e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 143e6aa39

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.792  | TNS=0.000  | WHS=0.046  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 143e6aa39

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1848.707 ; gain = 97.312

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1848.707 ; gain = 97.312
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1853.418 ; gain = 4.711
INFO: [Common 17-1381] The checkpoint 'C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file zynq_system_wrapper_drc_routed.rpt -pb zynq_system_wrapper_drc_routed.pb -rpx zynq_system_wrapper_drc_routed.rpx
Command: report_drc -file zynq_system_wrapper_drc_routed.rpt -pb zynq_system_wrapper_drc_routed.pb -rpx zynq_system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file zynq_system_wrapper_methodology_drc_routed.rpt -pb zynq_system_wrapper_methodology_drc_routed.pb -rpx zynq_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file zynq_system_wrapper_methodology_drc_routed.rpt -pb zynq_system_wrapper_methodology_drc_routed.pb -rpx zynq_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Matt/Documents/Vivado_Projects/MIDI_Interface/MIDI_Interface.runs/impl_1/zynq_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file zynq_system_wrapper_power_routed.rpt -pb zynq_system_wrapper_power_summary_routed.pb -rpx zynq_system_wrapper_power_routed.rpx
Command: report_power -file zynq_system_wrapper_power_routed.rpt -pb zynq_system_wrapper_power_summary_routed.pb -rpx zynq_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
111 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file zynq_system_wrapper_route_status.rpt -pb zynq_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file zynq_system_wrapper_timing_summary_routed.rpt -pb zynq_system_wrapper_timing_summary_routed.pb -rpx zynq_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file zynq_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file zynq_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file zynq_system_wrapper_bus_skew_routed.rpt -pb zynq_system_wrapper_bus_skew_routed.pb -rpx zynq_system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Oct  3 11:03:30 2024...
