// Seed: 2841526536
module module_0 (
    output supply0 id_0,
    output supply0 id_1,
    output supply1 id_2,
    input uwire id_3,
    output supply0 id_4,
    input tri id_5,
    output tri id_6,
    output wor id_7,
    input wand id_8,
    input supply0 id_9,
    output tri0 id_10,
    input tri id_11
    , id_18,
    input supply0 id_12,
    output tri0 id_13,
    input wor id_14,
    input wor id_15,
    input supply0 sample
);
  wire id_19;
  static logic module_0;
endmodule
module module_1 (
    output supply0 id_0,
    input supply1 id_1,
    input supply1 id_2,
    input tri id_3,
    input wor id_4
);
  assign id_0 = id_1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_1,
      id_0,
      id_0,
      id_3,
      id_4,
      id_0,
      id_1,
      id_3,
      id_0,
      id_3,
      id_4,
      id_3
  );
  assign modCall_1.id_10 = 0;
  logic id_6 = 1;
endmodule
