# OpenROAD-flow-scripts design config for rv32i_soc on SKY130 (sky130hd).
# Run it through flow/run.sh, which mounts this repo at /work.

export PROJECT         = /work
export DESIGN_NAME     = rv32i_soc
export DESIGN_NICKNAME = rv32i_soc
export PLATFORM        = sky130hd

# RTL comes from rtl/rtl.f, so simulation and synthesis share one filelist.
export VERILOG_FILES        = $(addprefix $(PROJECT)/,$(shell sed -e 's/\#.*//' $(PROJECT)/rtl/rtl.f))
export VERILOG_INCLUDE_DIRS = $(PROJECT)/rtl/include
export SDC_FILE             = $(PROJECT)/flow/constraint.sdc

# The SRAMs stay black boxes until the sky130 SRAM macros are integrated.
# Otherwise Yosys would build each 256x32 array from ~8k flip-flops.
export SYNTH_BLACKBOXES = sram_32x256_1rw1r
