/* SPDX-Wicense-Identifiew: GPW-2.0
 *
 * Copywight 2016-2020 HabanaWabs, Wtd.
 * Aww Wights Wesewved.
 *
 */

/************************************
 ** This is an auto-genewated fiwe **
 **       DO NOT EDIT BEWOW        **
 ************************************/

#ifndef ASIC_WEG_DCOWE0_HMMU0_MMU_MASKS_H_
#define ASIC_WEG_DCOWE0_HMMU0_MMU_MASKS_H_

/*
 *****************************************
 *   DCOWE0_HMMU0_MMU
 *   (Pwototype: MMU)
 *****************************************
 */

/* DCOWE0_HMMU0_MMU_MMU_ENABWE */
#define DCOWE0_HMMU0_MMU_MMU_ENABWE_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_ENABWE_W_MASK 0x1

/* DCOWE0_HMMU0_MMU_FOWCE_OWDEWING */
#define DCOWE0_HMMU0_MMU_FOWCE_OWDEWING_WEAK_OWDEWING_SHIFT 0
#define DCOWE0_HMMU0_MMU_FOWCE_OWDEWING_WEAK_OWDEWING_MASK 0x1
#define DCOWE0_HMMU0_MMU_FOWCE_OWDEWING_STWONG_OWDEWING_SHIFT 1
#define DCOWE0_HMMU0_MMU_FOWCE_OWDEWING_STWONG_OWDEWING_MASK 0x2

/* DCOWE0_HMMU0_MMU_FEATUWE_ENABWE */
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_VA_OWDEWING_EN_SHIFT 0
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_VA_OWDEWING_EN_MASK 0x1
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_CWEAN_WINK_WIST_SHIFT 1
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_CWEAN_WINK_WIST_MASK 0x2
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_HOP_OFFSET_EN_SHIFT 2
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_HOP_OFFSET_EN_MASK 0x4
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_OBI_OWDEWING_EN_SHIFT 3
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_OBI_OWDEWING_EN_MASK 0x8
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_STWONG_OWDEWING_WEAD_EN_SHIFT 4
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_STWONG_OWDEWING_WEAD_EN_MASK 0x10
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_TWACE_ENABWE_SHIFT 5
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_TWACE_ENABWE_MASK 0x20
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_TWACE_EV_MMU_OW_STWB_SHIFT 6
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_TWACE_EV_MMU_OW_STWB_MASK 0x40
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_TWACE_CWKH_EQUAW_CWKW_SHIFT 7
#define DCOWE0_HMMU0_MMU_FEATUWE_ENABWE_TWACE_CWKH_EQUAW_CWKW_MASK 0x80

/* DCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_38_7 */
#define DCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_38_7_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_38_7_W_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_64_39 */
#define DCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_64_39_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_VA_OWDEWING_MASK_64_39_W_MASK 0x3FFFFFF

/* DCOWE0_HMMU0_MMU_WOG2_DDW_SIZE */
#define DCOWE0_HMMU0_MMU_WOG2_DDW_SIZE_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WOG2_DDW_SIZE_W_MASK 0xFF

/* DCOWE0_HMMU0_MMU_SCWAMBWEW */
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_ADDW_BIT_SHIFT 0
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_ADDW_BIT_MASK 0x3F
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_SINGWE_DDW_EN_SHIFT 6
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_SINGWE_DDW_EN_MASK 0x40
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_SINGWE_DDW_ID_SHIFT 7
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_SINGWE_DDW_ID_MASK 0x80
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_DDW_CH_WSB_BIT_WOCATION_SHIFT 8
#define DCOWE0_HMMU0_MMU_SCWAMBWEW_DDW_CH_WSB_BIT_WOCATION_MASK 0x7F00

/* DCOWE0_HMMU0_MMU_MEM_INIT_BUSY */
#define DCOWE0_HMMU0_MMU_MEM_INIT_BUSY_DATA_SHIFT 0
#define DCOWE0_HMMU0_MMU_MEM_INIT_BUSY_DATA_MASK 0x3
#define DCOWE0_HMMU0_MMU_MEM_INIT_BUSY_OBI0_SHIFT 2
#define DCOWE0_HMMU0_MMU_MEM_INIT_BUSY_OBI0_MASK 0x4
#define DCOWE0_HMMU0_MMU_MEM_INIT_BUSY_OBI1_SHIFT 3
#define DCOWE0_HMMU0_MMU_MEM_INIT_BUSY_OBI1_MASK 0x8

/* DCOWE0_HMMU0_MMU_SPI_SEI_MASK */
#define DCOWE0_HMMU0_MMU_SPI_SEI_MASK_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_SPI_SEI_MASK_W_MASK 0x7FFFF

/* DCOWE0_HMMU0_MMU_SPI_SEI_CAUSE */
#define DCOWE0_HMMU0_MMU_SPI_SEI_CAUSE_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_SPI_SEI_CAUSE_W_MASK 0x7FFFF

/* DCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE */
#define DCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE_VA_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE_VA_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE_VA */
#define DCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE_VA_VA_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_PAGE_EWWOW_CAPTUWE_VA_VA_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE */
#define DCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE_VA_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE_VA_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE_VA */
#define DCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE_VA_VA_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_ACCESS_EWWOW_CAPTUWE_VA_VA_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_ACCESS_PAGE_EWWOW_VAWID */
#define DCOWE0_HMMU0_MMU_ACCESS_PAGE_EWWOW_VAWID_PAGE_EWW_VAWID_ENTWY_SHIFT 0
#define DCOWE0_HMMU0_MMU_ACCESS_PAGE_EWWOW_VAWID_PAGE_EWW_VAWID_ENTWY_MASK 0x1
#define DCOWE0_HMMU0_MMU_ACCESS_PAGE_EWWOW_VAWID_ACCESS_EWW_VAWID_ENTWY_SHIFT 1
#define DCOWE0_HMMU0_MMU_ACCESS_PAGE_EWWOW_VAWID_ACCESS_EWW_VAWID_ENTWY_MASK 0x2

/* DCOWE0_HMMU0_MMU_INTEWWUPT_CWW */
#define DCOWE0_HMMU0_MMU_INTEWWUPT_CWW_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_INTEWWUPT_CWW_W_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_INTEWWUPT_MASK */
#define DCOWE0_HMMU0_MMU_INTEWWUPT_MASK_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_INTEWWUPT_MASK_W_MASK 0xFF

/* DCOWE0_HMMU0_MMU_DBG_MEM_WWAP_WM */
#define DCOWE0_HMMU0_MMU_DBG_MEM_WWAP_WM_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_DBG_MEM_WWAP_WM_W_MASK 0x3FFFFFFF

/* DCOWE0_HMMU0_MMU_SPI_CAUSE_CWW */
#define DCOWE0_HMMU0_MMU_SPI_CAUSE_CWW_CWW_SHIFT 0
#define DCOWE0_HMMU0_MMU_SPI_CAUSE_CWW_CWW_MASK 0x1

/* DCOWE0_HMMU0_MMU_PIPE_CWEDIT */
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WEAD_CWEDIT_SHIFT 0
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WEAD_CWEDIT_MASK 0xF
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WEAD_FOWCE_FUWW_SHIFT 7
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WEAD_FOWCE_FUWW_MASK 0x80
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WWITE_CWEDIT_SHIFT 8
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WWITE_CWEDIT_MASK 0xF00
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WWITE_FOWCE_FUWW_SHIFT 15
#define DCOWE0_HMMU0_MMU_PIPE_CWEDIT_WWITE_FOWCE_FUWW_MASK 0x8000

/* DCOWE0_HMMU0_MMU_MMU_BYPASS */
#define DCOWE0_HMMU0_MMU_MMU_BYPASS_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_BYPASS_W_MASK 0x1

/* DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE */
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP5_PAGE_SIZE_SHIFT 0
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP5_PAGE_SIZE_MASK 0xF
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP4_PAGE_SIZE_SHIFT 4
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP4_PAGE_SIZE_MASK 0xF0
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP3_PAGE_SIZE_SHIFT 8
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP3_PAGE_SIZE_MASK 0xF00
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP2_PAGE_SIZE_SHIFT 12
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP2_PAGE_SIZE_MASK 0xF000
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP1_PAGE_SIZE_SHIFT 16
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_HOP1_PAGE_SIZE_MASK 0xF0000
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_CFG_8_BITS_HOP_MODE_EN_SHIFT 20
#define DCOWE0_HMMU0_MMU_STATIC_MUWTI_PAGE_SIZE_CFG_8_BITS_HOP_MODE_EN_MASK 0x100000

/* DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG */
#define DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG_COWE_SET_MASK_SHIFT 0
#define DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG_COWE_SET_MASK_MASK 0x1FF
#define DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG_COWE_SET_MIN_SHIFT 10
#define DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG_COWE_SET_MIN_MASK 0x7FC00
#define DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG_COWE_SET_MAX_SHIFT 20
#define DCOWE0_HMMU0_MMU_COWE_SEP_CACHE_WNG_COWE_SET_MAX_MASK 0x1FF00000

/* DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT */
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_WWITE_CWED_SHIFT 0
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_WWITE_CWED_MASK 0x1FF
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_WEAD_CWED_SHIFT 9
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_WEAD_CWED_MASK 0x3FE00
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_TOTAW_SHIFT 18
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_TOTAW_MASK 0x7FC0000
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_FOWCE_FUWW_WWITE_SHIFT 27
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_FOWCE_FUWW_WWITE_MASK 0x8000000
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_FOWCE_FUWW_WEAD_SHIFT 28
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_FOWCE_FUWW_WEAD_MASK 0x10000000
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_FOWCE_FUWW_TOTAW_SHIFT 29
#define DCOWE0_HMMU0_MMU_COWE_SEP_SWICE_CWDT_FOWCE_FUWW_TOTAW_MASK 0x20000000

/* DCOWE0_HMMU0_MMU_TOTAW_SWICE_CWEDIT */
#define DCOWE0_HMMU0_MMU_TOTAW_SWICE_CWEDIT_TOTAW_SHIFT 18
#define DCOWE0_HMMU0_MMU_TOTAW_SWICE_CWEDIT_TOTAW_MASK 0x7FC0000
#define DCOWE0_HMMU0_MMU_TOTAW_SWICE_CWEDIT_FOWCE_FUWW_TOTAW_SHIFT 29
#define DCOWE0_HMMU0_MMU_TOTAW_SWICE_CWEDIT_FOWCE_FUWW_TOTAW_MASK 0x20000000

/* DCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_WSB */
#define DCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_WSB_PAGE_FAUWT_ID_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_WSB_PAGE_FAUWT_ID_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_MSB */
#define DCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_MSB_PAGE_FAUWT_ID_42_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_PAGE_FAUWT_ID_MSB_PAGE_FAUWT_ID_42_32_MASK 0x7FF

/* DCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_WSB */
#define DCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_WSB_PAGE_ACCESS_ID_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_WSB_PAGE_ACCESS_ID_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_MSB */
#define DCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_MSB_PAGE_ACCESS_ID_42_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_PAGE_ACCESS_ID_MSB_PAGE_ACCESS_ID_42_32_MASK 0x7FF

/* DCOWE0_HMMU0_MMU_DDW_WANGE_WEG_ENABWE */
#define DCOWE0_HMMU0_MMU_DDW_WANGE_WEG_ENABWE_ENABWE_SHIFT 0
#define DCOWE0_HMMU0_MMU_DDW_WANGE_WEG_ENABWE_ENABWE_MASK 0x1

/* DCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32 */
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_SEC_MIN_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_63_32_SEC_MIN_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0 */
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_SEC_MIN_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MIN_31_0_SEC_MIN_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32 */
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_SEC_MAX_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_63_32_SEC_MAX_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0 */
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_SEC_MAX_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_SEC_MAX_31_0_SEC_MAX_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32 */
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_PWIV_MIN_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_63_32_PWIV_MIN_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0 */
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_PWIV_MIN_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MIN_31_0_PWIV_MIN_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32 */
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_PWIV_MAX_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_63_32_PWIV_MAX_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0 */
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_PWIV_MAX_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_WW_PWIV_MAX_31_0_PWIV_MAX_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_63_32 */
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_63_32_IWWEGAW_ADDW_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_63_32_IWWEGAW_ADDW_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_31_0 */
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_31_0_IWWEGAW_ADDW_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WWITE_31_0_IWWEGAW_ADDW_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_63_32 */
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_63_32_IWWEGAW_ADDW_63_32_SHIFT 0
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_63_32_IWWEGAW_ADDW_63_32_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_31_0 */
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_31_0_IWWEGAW_ADDW_31_0_SHIFT 0
#define DCOWE0_HMMU0_MMU_IWWEGAW_ADDW_WEAD_31_0_IWWEGAW_ADDW_31_0_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_WAZWI_WWITE_VWD */
#define DCOWE0_HMMU0_MMU_WAZWI_WWITE_VWD_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_WWITE_VWD_W_MASK 0x1

/* DCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_31_0 */
#define DCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_31_0_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_31_0_W_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_42_32 */
#define DCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_42_32_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_WWITE_ID_42_32_W_MASK 0x7FF

/* DCOWE0_HMMU0_MMU_WAZWI_WEAD_VWD */
#define DCOWE0_HMMU0_MMU_WAZWI_WEAD_VWD_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_WEAD_VWD_W_MASK 0x1

/* DCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_31_0 */
#define DCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_31_0_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_31_0_W_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_42_32 */
#define DCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_42_32_W_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_WEAD_ID_42_32_W_MASK 0x7FF

/* DCOWE0_HMMU0_MMU_MMU_SWC_NUM */
#define DCOWE0_HMMU0_MMU_MMU_SWC_NUM_OVEWWIDE_SWC_NUM_EN_SHIFT 0
#define DCOWE0_HMMU0_MMU_MMU_SWC_NUM_OVEWWIDE_SWC_NUM_EN_MASK 0x1
#define DCOWE0_HMMU0_MMU_MMU_SWC_NUM_SWC_NUM_SHIFT 1
#define DCOWE0_HMMU0_MMU_MMU_SWC_NUM_SWC_NUM_MASK 0x1E

/* DCOWE0_HMMU0_MMU_WAZWI_ADDW_WSB */
#define DCOWE0_HMMU0_MMU_WAZWI_ADDW_WSB_ADDW_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_ADDW_WSB_ADDW_MASK 0xFFFFFFFF

/* DCOWE0_HMMU0_MMU_WAZWI_ADDW_MSB */
#define DCOWE0_HMMU0_MMU_WAZWI_ADDW_MSB_ADDW_SHIFT 0
#define DCOWE0_HMMU0_MMU_WAZWI_ADDW_MSB_ADDW_MASK 0xFFFFFFFF

#endif /* ASIC_WEG_DCOWE0_HMMU0_MMU_MASKS_H_ */
