[0m[[0m[0mdebug[0m] [0m[0mPackaging /home/User/projects/lab11/Hardware/target/scala-2.13/acal_lab14_2.13-0.1.0-tests.jar ...[0m
[0m[[0m[0mdebug[0m] [0m[0mInput file mappings:[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/AXILite[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXILiteXBarTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/AXILite/AXILiteXBarTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXIReadBusTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/AXILite/AXIReadBusTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXISlaveReadMuxTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/AXILite/AXISlaveReadMuxTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXISlaveWriteMuxTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/AXILite/AXISlaveWriteMuxTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	AXILite/AXIWriteBusTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/AXILite/AXIWriteBusTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Config[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/Config[0m
[0m[[0m[0mdebug[0m] [0m[0m	Config/AXI_Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/Config/AXI_Config$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Config/AXI_Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/Config/AXI_Config.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMA[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/DMA[0m
[0m[[0m[0mdebug[0m] [0m[0m	DMA/DMALiteTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/DMA/DMALiteTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/SoC[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/SimpleTopTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/SoC/SimpleTopTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoCTest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/SoC/top_SoCTest$.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoCTest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/SoC/top_SoCTest$delayedInit$body.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	SoC/top_SoCTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/SoC/top_SoCTest.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	Utils[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/Utils[0m
[0m[[0m[0mdebug[0m] [0m[0m	Utils/AXITester.class[0m
[0m[[0m[0mdebug[0m] [0m[0m	  /home/User/projects/lab11/Hardware/target/scala-2.13/test-classes/Utils/AXITester.class[0m
[0m[[0m[0mdebug[0m] [0m[0mDone packaging.[0m
