INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/constant_pad.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module constant_pad
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/convolve_multi_in_multi_out.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_multi_in_multi_out
WARNING: [VRFC 10-2167] variable my_sum must explicitly be declared as automatic or static [/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/convolve_multi_in_multi_out.sv:201]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/convolve_rgb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolve_rgb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/dual_port_ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/ppm_reader.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppm_reader
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/ppm_writer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ppm_writer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/register_buffer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_buffer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/sliding_window.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sliding_window
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/yunhao/Documents/ECE532-Digital-Systems-Design/ECE532/systemverilog/conv_debug/process_ppm_image.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module process_ppm_image
