Analysis & Synthesis report for CU
Thu Nov 26 15:10:53 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. General Register Statistics
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 26 15:10:53 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; CU                                          ;
; Top-level Entity Name              ; main_decoder                                ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 18                                          ;
;     Total combinational functions  ; 18                                          ;
;     Dedicated logic registers      ; 0                                           ;
; Total registers                    ; 0                                           ;
; Total pins                         ; 14                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DCF484C7G     ;                    ;
; Top-level entity name                                            ; main_decoder       ; CU                 ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                       ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+
; main_decoder.v                   ; yes             ; User Verilog HDL File  ; C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v ;         ;
+----------------------------------+-----------------+------------------------+----------------------------------------------------------------------+---------+


+---------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                   ;
+---------------------------------------------+-----------------+
; Resource                                    ; Usage           ;
+---------------------------------------------+-----------------+
; Estimated Total logic elements              ; 18              ;
;                                             ;                 ;
; Total combinational functions               ; 18              ;
; Logic element usage by number of LUT inputs ;                 ;
;     -- 4 input functions                    ; 6               ;
;     -- 3 input functions                    ; 11              ;
;     -- <=2 input functions                  ; 1               ;
;                                             ;                 ;
; Logic elements by mode                      ;                 ;
;     -- normal mode                          ; 18              ;
;     -- arithmetic mode                      ; 0               ;
;                                             ;                 ;
; Total registers                             ; 0               ;
;     -- Dedicated logic registers            ; 0               ;
;     -- I/O registers                        ; 0               ;
;                                             ;                 ;
; I/O pins                                    ; 14              ;
;                                             ;                 ;
; Embedded Multiplier 9-bit elements          ; 0               ;
;                                             ;                 ;
; Maximum fan-out node                        ; opcode[5]~input ;
; Maximum fan-out                             ; 6               ;
; Total fan-out                               ; 81              ;
; Average fan-out                             ; 1.76            ;
+---------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+--------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name ; Entity Name  ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+--------------+--------------+
; |main_decoder              ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 14   ; 0            ; 0          ; |main_decoder       ; main_decoder ; work         ;
+----------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------+--------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; MemtoReg$latch                                     ; WideOr4             ; yes                    ;
; MemWrite$latch                                     ; WideOr0             ; yes                    ;
; Branch$latch                                       ; WideOr0             ; yes                    ;
; ALUSrc$latch                                       ; WideOr0             ; yes                    ;
; RegDst$latch                                       ; WideOr4             ; yes                    ;
; RegWrite$latch                                     ; WideOr0             ; yes                    ;
; ALUOp[0]$latch                                     ; WideOr0             ; yes                    ;
; ALUOp[1]$latch                                     ; WideOr0             ; yes                    ;
; Number of user-specified and inferred latches = 8  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 14                          ;
; cycloneiii_lcell_comb ; 18                          ;
;     normal            ; 18                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 11                          ;
;         4 data inputs ; 6                           ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Thu Nov 26 15:10:37 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CU -c CU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file control_unit.v
    Info (12023): Found entity 1: control_unit File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/control_unit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file testbench.v
    Info (12023): Found entity 1: testbench File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/testbench.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file main_decoder.v
    Info (12023): Found entity 1: main_decoder File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_decoder.v
    Info (12023): Found entity 1: alu_decoder File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/alu_decoder.v Line: 1
Info (12127): Elaborating entity "main_decoder" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at main_decoder.v(16): truncated value with size 32 to match size of target (2) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 16
Warning (10270): Verilog HDL Case Statement warning at main_decoder.v(8): incomplete case statement has no default case item File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "ALUOp", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (10240): Verilog HDL Always Construct warning at main_decoder.v(8): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "RegDst" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "MemtoReg" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "ALUOp[0]" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "ALUOp[1]" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "RegWrite" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "ALUSrc" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "Branch" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (10041): Inferred latch for "MemWrite" at main_decoder.v(8) File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "ALUOp[0]$latch" merged with LATCH primitive "Branch$latch" File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
Warning (13012): Latch MemtoReg$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[0] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Warning (13012): Latch MemWrite$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[3] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Warning (13012): Latch Branch$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[0] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Warning (13012): Latch ALUSrc$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[0] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Warning (13012): Latch RegDst$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[0] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Warning (13012): Latch RegWrite$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[3] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Warning (13012): Latch ALUOp[1]$latch has unsafe behavior File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 8
    Warning (13013): Ports D and ENA on the latch are fed by the same signal opcode[0] File: C:/Files/Programming/Verilog and FPGA/Lessons/Week 13/main_decoder.v Line: 2
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 32 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 18 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings
    Info: Peak virtual memory: 4771 megabytes
    Info: Processing ended: Thu Nov 26 15:10:53 2020
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:29


