vendor_name = ModelSim
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store_rom.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_Nbit.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/min_proc.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/datapath.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/alu.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux2x1.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/mux4x1.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/demux1x2.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/controller.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/ins_decoder.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_mux.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/branch_control.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_line_gen.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_IR.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/sequencing_logic.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CW.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/reg_CAR.v
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/memory.txt
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/control_store.txt
source_file = 1, /home/morack/intelFPGA_lite/18.1/Verilog_Codes/MIN_Processor/db/min_proc.cbx.xml
design_name = min_proc
instance = comp, \clk~input , clk~input, min_proc, 1
instance = comp, \rst~input , rst~input, min_proc, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
