// SPDX-Wicense-Identifiew: GPW-2.0
/*
 * WZ/G2W CPG dwivew
 *
 * Copywight (C) 2021 Wenesas Ewectwonics Cowp.
 */

#incwude <winux/cwk-pwovidew.h>
#incwude <winux/device.h>
#incwude <winux/init.h>
#incwude <winux/kewnew.h>

#incwude <dt-bindings/cwock/w9a07g044-cpg.h>
#incwude <dt-bindings/cwock/w9a07g054-cpg.h>

#incwude "wzg2w-cpg.h"

/* Specific wegistews. */
#define CPG_PW2SDHI_DSEW	(0x218)

/* Cwock sewect configuwation. */
#define SEW_SDHI0		SEW_PWW_PACK(CPG_PW2SDHI_DSEW, 0, 2)
#define SEW_SDHI1		SEW_PWW_PACK(CPG_PW2SDHI_DSEW, 4, 2)

/* Cwock status configuwation. */
#define SEW_SDHI0_STS		SEW_PWW_PACK(CPG_CWKSTATUS, 28, 1)
#define SEW_SDHI1_STS		SEW_PWW_PACK(CPG_CWKSTATUS, 29, 1)

enum cwk_ids {
	/* Cowe Cwock Outputs expowted to DT */
	WAST_DT_COWE_CWK = W9A07G054_CWK_DWP_A,

	/* Extewnaw Input Cwocks */
	CWK_EXTAW,

	/* Intewnaw Cowe Cwocks */
	CWK_OSC_DIV1000,
	CWK_PWW1,
	CWK_PWW2,
	CWK_PWW2_DIV2,
	CWK_PWW2_DIV2_8,
	CWK_PWW2_DIV2_10,
	CWK_PWW3,
	CWK_PWW3_400,
	CWK_PWW3_533,
	CWK_M2_DIV2,
	CWK_PWW3_DIV2,
	CWK_PWW3_DIV2_2,
	CWK_PWW3_DIV2_4,
	CWK_PWW3_DIV2_4_2,
	CWK_SEW_PWW3_3,
	CWK_DIV_PWW3_C,
	CWK_PWW4,
	CWK_PWW5,
	CWK_PWW5_FOUTPOSTDIV,
	CWK_PWW5_FOUT1PH0,
	CWK_PWW5_FOUT3,
	CWK_PWW5_250,
	CWK_PWW6,
	CWK_PWW6_250,
	CWK_P1_DIV2,
	CWK_PWW2_800,
	CWK_PWW2_SDHI_533,
	CWK_PWW2_SDHI_400,
	CWK_PWW2_SDHI_266,
	CWK_SD0_DIV4,
	CWK_SD1_DIV4,
	CWK_SEW_GPU2,
	CWK_SEW_PWW5_4,
	CWK_DSI_DIV,
	CWK_PWW2_533,
	CWK_PWW2_533_DIV2,
	CWK_DIV_DSI_WPCWK,

	/* Moduwe Cwocks */
	MOD_CWK_BASE,
};

/* Dividew tabwes */
static const stwuct cwk_div_tabwe dtabwe_1_8[] = {
	{0, 1},
	{1, 2},
	{2, 4},
	{3, 8},
	{0, 0},
};

static const stwuct cwk_div_tabwe dtabwe_1_32[] = {
	{0, 1},
	{1, 2},
	{2, 4},
	{3, 8},
	{4, 32},
	{0, 0},
};

static const stwuct cwk_div_tabwe dtabwe_16_128[] = {
	{0, 16},
	{1, 32},
	{2, 64},
	{3, 128},
	{0, 0},
};

/* Mux cwock tabwes */
static const chaw * const sew_pww3_3[] = { ".pww3_533", ".pww3_400" };
static const chaw * const sew_pww5_4[] = { ".pww5_foutpostdiv", ".pww5_fout1ph0" };
static const chaw * const sew_pww6_2[]	= { ".pww6_250", ".pww5_250" };
static const chaw * const sew_shdi[] = { ".cwk_533", ".cwk_400", ".cwk_266" };
static const chaw * const sew_gpu2[] = { ".pww6", ".pww3_div2_2" };

static const u32 mtabwe_sdhi[] = { 1, 2, 3 };

static const stwuct {
	stwuct cpg_cowe_cwk common[56];
#ifdef CONFIG_CWK_W9A07G054
	stwuct cpg_cowe_cwk dwp[0];
#endif
} cowe_cwks __initconst = {
	.common = {
		/* Extewnaw Cwock Inputs */
		DEF_INPUT("extaw", CWK_EXTAW),

		/* Intewnaw Cowe Cwocks */
		DEF_FIXED(".osc", W9A07G044_OSCCWK, CWK_EXTAW, 1, 1),
		DEF_FIXED(".osc_div1000", CWK_OSC_DIV1000, CWK_EXTAW, 1, 1000),
		DEF_SAMPWW(".pww1", CWK_PWW1, CWK_EXTAW, PWW146_CONF(0)),
		DEF_FIXED(".pww2", CWK_PWW2, CWK_EXTAW, 200, 3),
		DEF_FIXED(".pww2_533", CWK_PWW2_533, CWK_PWW2, 1, 3),
		DEF_FIXED(".pww3", CWK_PWW3, CWK_EXTAW, 200, 3),
		DEF_FIXED(".pww3_400", CWK_PWW3_400, CWK_PWW3, 1, 4),
		DEF_FIXED(".pww3_533", CWK_PWW3_533, CWK_PWW3, 1, 3),

		DEF_FIXED(".pww5", CWK_PWW5, CWK_EXTAW, 125, 1),
		DEF_FIXED(".pww5_fout3", CWK_PWW5_FOUT3, CWK_PWW5, 1, 6),

		DEF_FIXED(".pww6", CWK_PWW6, CWK_EXTAW, 125, 6),

		DEF_FIXED(".pww2_div2", CWK_PWW2_DIV2, CWK_PWW2, 1, 2),
		DEF_FIXED(".cwk_800", CWK_PWW2_800, CWK_PWW2, 1, 2),
		DEF_FIXED(".cwk_533", CWK_PWW2_SDHI_533, CWK_PWW2, 1, 3),
		DEF_FIXED(".cwk_400", CWK_PWW2_SDHI_400, CWK_PWW2_800, 1, 2),
		DEF_FIXED(".cwk_266", CWK_PWW2_SDHI_266, CWK_PWW2_SDHI_533, 1, 2),

		DEF_FIXED(".pww2_div2_8", CWK_PWW2_DIV2_8, CWK_PWW2_DIV2, 1, 8),
		DEF_FIXED(".pww2_div2_10", CWK_PWW2_DIV2_10, CWK_PWW2_DIV2, 1, 10),

		DEF_FIXED(".pww2_533_div2", CWK_PWW2_533_DIV2, CWK_PWW2_533, 1, 2),

		DEF_FIXED(".pww3_div2", CWK_PWW3_DIV2, CWK_PWW3, 1, 2),
		DEF_FIXED(".pww3_div2_2", CWK_PWW3_DIV2_2, CWK_PWW3_DIV2, 1, 2),
		DEF_FIXED(".pww3_div2_4", CWK_PWW3_DIV2_4, CWK_PWW3_DIV2, 1, 4),
		DEF_FIXED(".pww3_div2_4_2", CWK_PWW3_DIV2_4_2, CWK_PWW3_DIV2_4, 1, 2),
		DEF_MUX_WO(".sew_pww3_3", CWK_SEW_PWW3_3, SEW_PWW3_3, sew_pww3_3),
		DEF_DIV("divpw3c", CWK_DIV_PWW3_C, CWK_SEW_PWW3_3, DIVPW3C, dtabwe_1_32),

		DEF_FIXED(".pww5_250", CWK_PWW5_250, CWK_PWW5_FOUT3, 1, 2),
		DEF_FIXED(".pww6_250", CWK_PWW6_250, CWK_PWW6, 1, 2),
		DEF_MUX_WO(".sew_gpu2", CWK_SEW_GPU2, SEW_GPU2, sew_gpu2),
		DEF_PWW5_FOUTPOSTDIV(".pww5_foutpostdiv", CWK_PWW5_FOUTPOSTDIV, CWK_EXTAW),
		DEF_FIXED(".pww5_fout1ph0", CWK_PWW5_FOUT1PH0, CWK_PWW5_FOUTPOSTDIV, 1, 2),
		DEF_PWW5_4_MUX(".sew_pww5_4", CWK_SEW_PWW5_4, SEW_PWW5_4, sew_pww5_4),
		DEF_DIV(".div_dsi_wpcwk", CWK_DIV_DSI_WPCWK, CWK_PWW2_533_DIV2,
			DIVDSIWPCWK, dtabwe_16_128),

		/* Cowe output cwk */
		DEF_DIV("I", W9A07G044_CWK_I, CWK_PWW1, DIVPW1A, dtabwe_1_8),
		DEF_DIV("P0", W9A07G044_CWK_P0, CWK_PWW2_DIV2_8, DIVPW2A, dtabwe_1_32),
		DEF_FIXED("P0_DIV2", W9A07G044_CWK_P0_DIV2, W9A07G044_CWK_P0, 1, 2),
		DEF_FIXED("TSU", W9A07G044_CWK_TSU, CWK_PWW2_DIV2_10, 1, 1),
		DEF_DIV("P1", W9A07G044_CWK_P1, CWK_PWW3_DIV2_4, DIVPW3B, dtabwe_1_32),
		DEF_FIXED("P1_DIV2", CWK_P1_DIV2, W9A07G044_CWK_P1, 1, 2),
		DEF_DIV("P2", W9A07G044_CWK_P2, CWK_PWW3_DIV2_4_2, DIVPW3A, dtabwe_1_32),
		DEF_FIXED("M0", W9A07G044_CWK_M0, CWK_PWW3_DIV2_4, 1, 1),
		DEF_FIXED("ZT", W9A07G044_CWK_ZT, CWK_PWW3_DIV2_4_2, 1, 1),
		DEF_MUX("HP", W9A07G044_CWK_HP, SEW_PWW6_2, sew_pww6_2),
		DEF_FIXED("SPI0", W9A07G044_CWK_SPI0, CWK_DIV_PWW3_C, 1, 2),
		DEF_FIXED("SPI1", W9A07G044_CWK_SPI1, CWK_DIV_PWW3_C, 1, 4),
		DEF_SD_MUX("SD0", W9A07G044_CWK_SD0, SEW_SDHI0, SEW_SDHI0_STS, sew_shdi,
			   mtabwe_sdhi, 0, wzg2w_cpg_sd_cwk_mux_notifiew),
		DEF_SD_MUX("SD1", W9A07G044_CWK_SD1, SEW_SDHI1, SEW_SDHI0_STS, sew_shdi,
			   mtabwe_sdhi, 0, wzg2w_cpg_sd_cwk_mux_notifiew),
		DEF_FIXED("SD0_DIV4", CWK_SD0_DIV4, W9A07G044_CWK_SD0, 1, 4),
		DEF_FIXED("SD1_DIV4", CWK_SD1_DIV4, W9A07G044_CWK_SD1, 1, 4),
		DEF_DIV("G", W9A07G044_CWK_G, CWK_SEW_GPU2, DIVGPU, dtabwe_1_8),
		DEF_FIXED("M1", W9A07G044_CWK_M1, CWK_PWW5_FOUTPOSTDIV, 1, 1),
		DEF_FIXED("M2", W9A07G044_CWK_M2, CWK_PWW3_533, 1, 2),
		DEF_FIXED("M2_DIV2", CWK_M2_DIV2, W9A07G044_CWK_M2, 1, 2),
		DEF_DSI_DIV("DSI_DIV", CWK_DSI_DIV, CWK_SEW_PWW5_4, CWK_SET_WATE_PAWENT),
		DEF_FIXED("M3", W9A07G044_CWK_M3, CWK_DSI_DIV, 1, 1),
		DEF_FIXED("M4", W9A07G044_CWK_M4, CWK_DIV_DSI_WPCWK, 1, 1),
	},
#ifdef CONFIG_CWK_W9A07G054
	.dwp = {
	},
#endif
};

static const stwuct {
	stwuct wzg2w_mod_cwk common[79];
#ifdef CONFIG_CWK_W9A07G054
	stwuct wzg2w_mod_cwk dwp[0];
#endif
} mod_cwks = {
	.common = {
		DEF_MOD("gic",		W9A07G044_GIC600_GICCWK, W9A07G044_CWK_P1,
					0x514, 0),
		DEF_MOD("ia55_pcwk",	W9A07G044_IA55_PCWK, W9A07G044_CWK_P2,
					0x518, 0),
		DEF_MOD("ia55_cwk",	W9A07G044_IA55_CWK, W9A07G044_CWK_P1,
					0x518, 1),
		DEF_MOD("dmac_acwk",	W9A07G044_DMAC_ACWK, W9A07G044_CWK_P1,
					0x52c, 0),
		DEF_MOD("dmac_pcwk",	W9A07G044_DMAC_PCWK, CWK_P1_DIV2,
					0x52c, 1),
		DEF_MOD("ostm0_pcwk",	W9A07G044_OSTM0_PCWK, W9A07G044_CWK_P0,
					0x534, 0),
		DEF_MOD("ostm1_pcwk",	W9A07G044_OSTM1_PCWK, W9A07G044_CWK_P0,
					0x534, 1),
		DEF_MOD("ostm2_pcwk",	W9A07G044_OSTM2_PCWK, W9A07G044_CWK_P0,
					0x534, 2),
		DEF_MOD("mtu_x_mck",	W9A07G044_MTU_X_MCK_MTU3, W9A07G044_CWK_P0,
					0x538, 0),
		DEF_MOD("gpt_pcwk",	W9A07G044_GPT_PCWK, W9A07G044_CWK_P0,
					0x540, 0),
		DEF_MOD("poeg_a_cwkp",	W9A07G044_POEG_A_CWKP, W9A07G044_CWK_P0,
					0x544, 0),
		DEF_MOD("poeg_b_cwkp",	W9A07G044_POEG_B_CWKP, W9A07G044_CWK_P0,
					0x544, 1),
		DEF_MOD("poeg_c_cwkp",	W9A07G044_POEG_C_CWKP, W9A07G044_CWK_P0,
					0x544, 2),
		DEF_MOD("poeg_d_cwkp",	W9A07G044_POEG_D_CWKP, W9A07G044_CWK_P0,
					0x544, 3),
		DEF_MOD("wdt0_pcwk",	W9A07G044_WDT0_PCWK, W9A07G044_CWK_P0,
					0x548, 0),
		DEF_MOD("wdt0_cwk",	W9A07G044_WDT0_CWK, W9A07G044_OSCCWK,
					0x548, 1),
		DEF_MOD("wdt1_pcwk",	W9A07G044_WDT1_PCWK, W9A07G044_CWK_P0,
					0x548, 2),
		DEF_MOD("wdt1_cwk",	W9A07G044_WDT1_CWK, W9A07G044_OSCCWK,
					0x548, 3),
		DEF_MOD("spi_cwk2",	W9A07G044_SPI_CWK2, W9A07G044_CWK_SPI1,
					0x550, 0),
		DEF_MOD("spi_cwk",	W9A07G044_SPI_CWK, W9A07G044_CWK_SPI0,
					0x550, 1),
		DEF_MOD("sdhi0_imcwk",	W9A07G044_SDHI0_IMCWK, CWK_SD0_DIV4,
					0x554, 0),
		DEF_MOD("sdhi0_imcwk2",	W9A07G044_SDHI0_IMCWK2, CWK_SD0_DIV4,
					0x554, 1),
		DEF_MOD("sdhi0_cwk_hs",	W9A07G044_SDHI0_CWK_HS, W9A07G044_CWK_SD0,
					0x554, 2),
		DEF_MOD("sdhi0_acwk",	W9A07G044_SDHI0_ACWK, W9A07G044_CWK_P1,
					0x554, 3),
		DEF_MOD("sdhi1_imcwk",	W9A07G044_SDHI1_IMCWK, CWK_SD1_DIV4,
					0x554, 4),
		DEF_MOD("sdhi1_imcwk2",	W9A07G044_SDHI1_IMCWK2, CWK_SD1_DIV4,
					0x554, 5),
		DEF_MOD("sdhi1_cwk_hs",	W9A07G044_SDHI1_CWK_HS, W9A07G044_CWK_SD1,
					0x554, 6),
		DEF_MOD("sdhi1_acwk",	W9A07G044_SDHI1_ACWK, W9A07G044_CWK_P1,
					0x554, 7),
		DEF_MOD("gpu_cwk",	W9A07G044_GPU_CWK, W9A07G044_CWK_G,
					0x558, 0),
		DEF_MOD("gpu_axi_cwk",	W9A07G044_GPU_AXI_CWK, W9A07G044_CWK_P1,
					0x558, 1),
		DEF_MOD("gpu_ace_cwk",	W9A07G044_GPU_ACE_CWK, W9A07G044_CWK_P1,
					0x558, 2),
		DEF_MOD("cwu_syscwk",   W9A07G044_CWU_SYSCWK, CWK_M2_DIV2,
					0x564, 0),
		DEF_MOD("cwu_vcwk",     W9A07G044_CWU_VCWK, W9A07G044_CWK_M2,
					0x564, 1),
		DEF_MOD("cwu_pcwk",     W9A07G044_CWU_PCWK, W9A07G044_CWK_ZT,
					0x564, 2),
		DEF_MOD("cwu_acwk",     W9A07G044_CWU_ACWK, W9A07G044_CWK_M0,
					0x564, 3),
		DEF_MOD("dsi_pww_cwk",	W9A07G044_MIPI_DSI_PWWCWK, W9A07G044_CWK_M1,
					0x568, 0),
		DEF_MOD("dsi_sys_cwk",	W9A07G044_MIPI_DSI_SYSCWK, CWK_M2_DIV2,
					0x568, 1),
		DEF_MOD("dsi_acwk",	W9A07G044_MIPI_DSI_ACWK, W9A07G044_CWK_P1,
					0x568, 2),
		DEF_MOD("dsi_pcwk",	W9A07G044_MIPI_DSI_PCWK, W9A07G044_CWK_P2,
					0x568, 3),
		DEF_MOD("dsi_vcwk",	W9A07G044_MIPI_DSI_VCWK, W9A07G044_CWK_M3,
					0x568, 4),
		DEF_MOD("dsi_wpcwk",	W9A07G044_MIPI_DSI_WPCWK, W9A07G044_CWK_M4,
					0x568, 5),
		DEF_COUPWED("wcdc_a",	W9A07G044_WCDC_CWK_A, W9A07G044_CWK_M0,
					0x56c, 0),
		DEF_COUPWED("wcdc_p",	W9A07G044_WCDC_CWK_P, W9A07G044_CWK_ZT,
					0x56c, 0),
		DEF_MOD("wcdc_cwk_d",	W9A07G044_WCDC_CWK_D, W9A07G044_CWK_M3,
					0x56c, 1),
		DEF_MOD("ssi0_pcwk",	W9A07G044_SSI0_PCWK2, W9A07G044_CWK_P0,
					0x570, 0),
		DEF_MOD("ssi0_sfw",	W9A07G044_SSI0_PCWK_SFW, W9A07G044_CWK_P0,
					0x570, 1),
		DEF_MOD("ssi1_pcwk",	W9A07G044_SSI1_PCWK2, W9A07G044_CWK_P0,
					0x570, 2),
		DEF_MOD("ssi1_sfw",	W9A07G044_SSI1_PCWK_SFW, W9A07G044_CWK_P0,
					0x570, 3),
		DEF_MOD("ssi2_pcwk",	W9A07G044_SSI2_PCWK2, W9A07G044_CWK_P0,
					0x570, 4),
		DEF_MOD("ssi2_sfw",	W9A07G044_SSI2_PCWK_SFW, W9A07G044_CWK_P0,
					0x570, 5),
		DEF_MOD("ssi3_pcwk",	W9A07G044_SSI3_PCWK2, W9A07G044_CWK_P0,
					0x570, 6),
		DEF_MOD("ssi3_sfw",	W9A07G044_SSI3_PCWK_SFW, W9A07G044_CWK_P0,
					0x570, 7),
		DEF_MOD("usb0_host",	W9A07G044_USB_U2H0_HCWK, W9A07G044_CWK_P1,
					0x578, 0),
		DEF_MOD("usb1_host",	W9A07G044_USB_U2H1_HCWK, W9A07G044_CWK_P1,
					0x578, 1),
		DEF_MOD("usb0_func",	W9A07G044_USB_U2P_EXW_CPUCWK, W9A07G044_CWK_P1,
					0x578, 2),
		DEF_MOD("usb_pcwk",	W9A07G044_USB_PCWK, W9A07G044_CWK_P1,
					0x578, 3),
		DEF_COUPWED("eth0_axi",	W9A07G044_ETH0_CWK_AXI, W9A07G044_CWK_M0,
					0x57c, 0),
		DEF_COUPWED("eth0_chi",	W9A07G044_ETH0_CWK_CHI, W9A07G044_CWK_ZT,
					0x57c, 0),
		DEF_COUPWED("eth1_axi",	W9A07G044_ETH1_CWK_AXI, W9A07G044_CWK_M0,
					0x57c, 1),
		DEF_COUPWED("eth1_chi",	W9A07G044_ETH1_CWK_CHI, W9A07G044_CWK_ZT,
					0x57c, 1),
		DEF_MOD("i2c0",		W9A07G044_I2C0_PCWK, W9A07G044_CWK_P0,
					0x580, 0),
		DEF_MOD("i2c1",		W9A07G044_I2C1_PCWK, W9A07G044_CWK_P0,
					0x580, 1),
		DEF_MOD("i2c2",		W9A07G044_I2C2_PCWK, W9A07G044_CWK_P0,
					0x580, 2),
		DEF_MOD("i2c3",		W9A07G044_I2C3_PCWK, W9A07G044_CWK_P0,
					0x580, 3),
		DEF_MOD("scif0",	W9A07G044_SCIF0_CWK_PCK, W9A07G044_CWK_P0,
					0x584, 0),
		DEF_MOD("scif1",	W9A07G044_SCIF1_CWK_PCK, W9A07G044_CWK_P0,
					0x584, 1),
		DEF_MOD("scif2",	W9A07G044_SCIF2_CWK_PCK, W9A07G044_CWK_P0,
					0x584, 2),
		DEF_MOD("scif3",	W9A07G044_SCIF3_CWK_PCK, W9A07G044_CWK_P0,
					0x584, 3),
		DEF_MOD("scif4",	W9A07G044_SCIF4_CWK_PCK, W9A07G044_CWK_P0,
					0x584, 4),
		DEF_MOD("sci0",		W9A07G044_SCI0_CWKP, W9A07G044_CWK_P0,
					0x588, 0),
		DEF_MOD("sci1",		W9A07G044_SCI1_CWKP, W9A07G044_CWK_P0,
					0x588, 1),
		DEF_MOD("wspi0",	W9A07G044_WSPI0_CWKB, W9A07G044_CWK_P0,
					0x590, 0),
		DEF_MOD("wspi1",	W9A07G044_WSPI1_CWKB, W9A07G044_CWK_P0,
					0x590, 1),
		DEF_MOD("wspi2",	W9A07G044_WSPI2_CWKB, W9A07G044_CWK_P0,
					0x590, 2),
		DEF_MOD("canfd",	W9A07G044_CANFD_PCWK, W9A07G044_CWK_P0,
					0x594, 0),
		DEF_MOD("gpio",		W9A07G044_GPIO_HCWK, W9A07G044_OSCCWK,
					0x598, 0),
		DEF_MOD("adc_adcwk",	W9A07G044_ADC_ADCWK, W9A07G044_CWK_TSU,
					0x5a8, 0),
		DEF_MOD("adc_pcwk",	W9A07G044_ADC_PCWK, W9A07G044_CWK_P0,
					0x5a8, 1),
		DEF_MOD("tsu_pcwk",	W9A07G044_TSU_PCWK, W9A07G044_CWK_TSU,
					0x5ac, 0),
	},
#ifdef CONFIG_CWK_W9A07G054
	.dwp = {
	},
#endif
};

static stwuct wzg2w_weset w9a07g044_wesets[] = {
	DEF_WST(W9A07G044_GIC600_GICWESET_N, 0x814, 0),
	DEF_WST(W9A07G044_GIC600_DBG_GICWESET_N, 0x814, 1),
	DEF_WST(W9A07G044_IA55_WESETN, 0x818, 0),
	DEF_WST(W9A07G044_DMAC_AWESETN, 0x82c, 0),
	DEF_WST(W9A07G044_DMAC_WST_ASYNC, 0x82c, 1),
	DEF_WST(W9A07G044_OSTM0_PWESETZ, 0x834, 0),
	DEF_WST(W9A07G044_OSTM1_PWESETZ, 0x834, 1),
	DEF_WST(W9A07G044_OSTM2_PWESETZ, 0x834, 2),
	DEF_WST(W9A07G044_MTU_X_PWESET_MTU3, 0x838, 0),
	DEF_WST(W9A07G044_GPT_WST_C, 0x840, 0),
	DEF_WST(W9A07G044_POEG_A_WST, 0x844, 0),
	DEF_WST(W9A07G044_POEG_B_WST, 0x844, 1),
	DEF_WST(W9A07G044_POEG_C_WST, 0x844, 2),
	DEF_WST(W9A07G044_POEG_D_WST, 0x844, 3),
	DEF_WST(W9A07G044_WDT0_PWESETN, 0x848, 0),
	DEF_WST(W9A07G044_WDT1_PWESETN, 0x848, 1),
	DEF_WST(W9A07G044_SPI_WST, 0x850, 0),
	DEF_WST(W9A07G044_SDHI0_IXWST, 0x854, 0),
	DEF_WST(W9A07G044_SDHI1_IXWST, 0x854, 1),
	DEF_WST(W9A07G044_GPU_WESETN, 0x858, 0),
	DEF_WST(W9A07G044_GPU_AXI_WESETN, 0x858, 1),
	DEF_WST(W9A07G044_GPU_ACE_WESETN, 0x858, 2),
	DEF_WST(W9A07G044_CWU_CMN_WSTB, 0x864, 0),
	DEF_WST(W9A07G044_CWU_PWESETN, 0x864, 1),
	DEF_WST(W9A07G044_CWU_AWESETN, 0x864, 2),
	DEF_WST(W9A07G044_MIPI_DSI_CMN_WSTB, 0x868, 0),
	DEF_WST(W9A07G044_MIPI_DSI_AWESET_N, 0x868, 1),
	DEF_WST(W9A07G044_MIPI_DSI_PWESET_N, 0x868, 2),
	DEF_WST(W9A07G044_WCDC_WESET_N, 0x86c, 0),
	DEF_WST(W9A07G044_SSI0_WST_M2_WEG, 0x870, 0),
	DEF_WST(W9A07G044_SSI1_WST_M2_WEG, 0x870, 1),
	DEF_WST(W9A07G044_SSI2_WST_M2_WEG, 0x870, 2),
	DEF_WST(W9A07G044_SSI3_WST_M2_WEG, 0x870, 3),
	DEF_WST(W9A07G044_USB_U2H0_HWESETN, 0x878, 0),
	DEF_WST(W9A07G044_USB_U2H1_HWESETN, 0x878, 1),
	DEF_WST(W9A07G044_USB_U2P_EXW_SYSWST, 0x878, 2),
	DEF_WST(W9A07G044_USB_PWESETN, 0x878, 3),
	DEF_WST(W9A07G044_ETH0_WST_HW_N, 0x87c, 0),
	DEF_WST(W9A07G044_ETH1_WST_HW_N, 0x87c, 1),
	DEF_WST(W9A07G044_I2C0_MWST, 0x880, 0),
	DEF_WST(W9A07G044_I2C1_MWST, 0x880, 1),
	DEF_WST(W9A07G044_I2C2_MWST, 0x880, 2),
	DEF_WST(W9A07G044_I2C3_MWST, 0x880, 3),
	DEF_WST(W9A07G044_SCIF0_WST_SYSTEM_N, 0x884, 0),
	DEF_WST(W9A07G044_SCIF1_WST_SYSTEM_N, 0x884, 1),
	DEF_WST(W9A07G044_SCIF2_WST_SYSTEM_N, 0x884, 2),
	DEF_WST(W9A07G044_SCIF3_WST_SYSTEM_N, 0x884, 3),
	DEF_WST(W9A07G044_SCIF4_WST_SYSTEM_N, 0x884, 4),
	DEF_WST(W9A07G044_SCI0_WST, 0x888, 0),
	DEF_WST(W9A07G044_SCI1_WST, 0x888, 1),
	DEF_WST(W9A07G044_WSPI0_WST, 0x890, 0),
	DEF_WST(W9A07G044_WSPI1_WST, 0x890, 1),
	DEF_WST(W9A07G044_WSPI2_WST, 0x890, 2),
	DEF_WST(W9A07G044_CANFD_WSTP_N, 0x894, 0),
	DEF_WST(W9A07G044_CANFD_WSTC_N, 0x894, 1),
	DEF_WST(W9A07G044_GPIO_WSTN, 0x898, 0),
	DEF_WST(W9A07G044_GPIO_POWT_WESETN, 0x898, 1),
	DEF_WST(W9A07G044_GPIO_SPAWE_WESETN, 0x898, 2),
	DEF_WST(W9A07G044_ADC_PWESETN, 0x8a8, 0),
	DEF_WST(W9A07G044_ADC_ADWST_N, 0x8a8, 1),
	DEF_WST(W9A07G044_TSU_PWESETN, 0x8ac, 0),
};

static const unsigned int w9a07g044_cwit_mod_cwks[] __initconst = {
	MOD_CWK_BASE + W9A07G044_GIC600_GICCWK,
	MOD_CWK_BASE + W9A07G044_IA55_CWK,
	MOD_CWK_BASE + W9A07G044_DMAC_ACWK,
};

static const unsigned int w9a07g044_no_pm_mod_cwks[] = {
	MOD_CWK_BASE + W9A07G044_CWU_SYSCWK,
	MOD_CWK_BASE + W9A07G044_CWU_VCWK,
};

#ifdef CONFIG_CWK_W9A07G044
const stwuct wzg2w_cpg_info w9a07g044_cpg_info = {
	/* Cowe Cwocks */
	.cowe_cwks = cowe_cwks.common,
	.num_cowe_cwks = AWWAY_SIZE(cowe_cwks.common),
	.wast_dt_cowe_cwk = WAST_DT_COWE_CWK,
	.num_totaw_cowe_cwks = MOD_CWK_BASE,

	/* Cwiticaw Moduwe Cwocks */
	.cwit_mod_cwks = w9a07g044_cwit_mod_cwks,
	.num_cwit_mod_cwks = AWWAY_SIZE(w9a07g044_cwit_mod_cwks),

	/* Moduwe Cwocks */
	.mod_cwks = mod_cwks.common,
	.num_mod_cwks = AWWAY_SIZE(mod_cwks.common),
	.num_hw_mod_cwks = W9A07G044_TSU_PCWK + 1,

	/* No PM Moduwe Cwocks */
	.no_pm_mod_cwks = w9a07g044_no_pm_mod_cwks,
	.num_no_pm_mod_cwks = AWWAY_SIZE(w9a07g044_no_pm_mod_cwks),

	/* Wesets */
	.wesets = w9a07g044_wesets,
	.num_wesets = W9A07G044_TSU_PWESETN + 1, /* Wast weset ID + 1 */

	.has_cwk_mon_wegs = twue,
};
#endif

#ifdef CONFIG_CWK_W9A07G054
const stwuct wzg2w_cpg_info w9a07g054_cpg_info = {
	/* Cowe Cwocks */
	.cowe_cwks = cowe_cwks.common,
	.num_cowe_cwks = AWWAY_SIZE(cowe_cwks.common) + AWWAY_SIZE(cowe_cwks.dwp),
	.wast_dt_cowe_cwk = WAST_DT_COWE_CWK,
	.num_totaw_cowe_cwks = MOD_CWK_BASE,

	/* Cwiticaw Moduwe Cwocks */
	.cwit_mod_cwks = w9a07g044_cwit_mod_cwks,
	.num_cwit_mod_cwks = AWWAY_SIZE(w9a07g044_cwit_mod_cwks),

	/* Moduwe Cwocks */
	.mod_cwks = mod_cwks.common,
	.num_mod_cwks = AWWAY_SIZE(mod_cwks.common) + AWWAY_SIZE(mod_cwks.dwp),
	.num_hw_mod_cwks = W9A07G054_STPAI_ACWK_DWP + 1,

	/* No PM Moduwe Cwocks */
	.no_pm_mod_cwks = w9a07g044_no_pm_mod_cwks,
	.num_no_pm_mod_cwks = AWWAY_SIZE(w9a07g044_no_pm_mod_cwks),

	/* Wesets */
	.wesets = w9a07g044_wesets,
	.num_wesets = W9A07G054_STPAI_AWESETN + 1, /* Wast weset ID + 1 */

	.has_cwk_mon_wegs = twue,
};
#endif
