--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 516 paths analyzed, 93 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.504ns.
--------------------------------------------------------------------------------
Slack:                  16.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.456ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.293 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.AMUX    Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.A1      net (fanout=1)        1.009   seg/ctr/Result[16]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.456ns (1.724ns logic, 1.732ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack:                  16.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.449ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.293 - 0.306)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.BMUX    Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.B2      net (fanout=1)        0.935   seg/ctr/Result[17]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (1.791ns logic, 1.658ns route)
                                                       (51.9% logic, 48.1% route)

--------------------------------------------------------------------------------
Slack:                  16.536ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X18Y27.A2      net (fanout=2)        0.721   seg/ctr/M_ctr_q[4]
    SLICE_X18Y27.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.AMUX    Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.A1      net (fanout=1)        1.009   seg/ctr/Result[16]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.679ns logic, 1.739ns route)
                                                       (49.1% logic, 50.9% route)

--------------------------------------------------------------------------------
Slack:                  16.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X18Y27.A2      net (fanout=2)        0.721   seg/ctr/M_ctr_q[4]
    SLICE_X18Y27.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.BMUX    Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.B2      net (fanout=1)        0.935   seg/ctr/Result[17]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.746ns logic, 1.665ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------
Slack:                  16.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.350ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X18Y26.D2      net (fanout=2)        0.741   seg/ctr/M_ctr_q[3]
    SLICE_X18Y26.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.AMUX    Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.A1      net (fanout=1)        1.009   seg/ctr/Result[16]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (1.588ns logic, 1.762ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack:                  16.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.358ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.CMUX    Topac                 0.636   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X19Y26.D2      net (fanout=1)        1.208   seg/ctr/Result[2]
    SLICE_X19Y26.CLK     Tas                   0.373   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_2_rstpot
                                                       seg/ctr/M_ctr_q_2
    -------------------------------------------------  ---------------------------
    Total                                      3.358ns (1.439ns logic, 1.919ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  16.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.343ns (Levels of Logic = 6)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X18Y26.D2      net (fanout=2)        0.741   seg/ctr/M_ctr_q[3]
    SLICE_X18Y26.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.BMUX    Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.B2      net (fanout=1)        0.935   seg/ctr/Result[17]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.343ns (1.655ns logic, 1.688ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------
Slack:                  16.648ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.317ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X16Y28.D2      net (fanout=2)        1.033   seg/ctr/M_ctr_q[6]
    SLICE_X16Y28.D       Tilo                  0.254   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.A2      net (fanout=18)       1.205   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (1.079ns logic, 2.238ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  16.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.273ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X18Y27.C2      net (fanout=2)        0.723   seg/ctr/M_ctr_q[6]
    SLICE_X18Y27.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.AMUX    Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.A1      net (fanout=1)        1.009   seg/ctr/Result[16]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.273ns (1.532ns logic, 1.741ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack:                  16.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.266ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X18Y27.C2      net (fanout=2)        0.723   seg/ctr/M_ctr_q[6]
    SLICE_X18Y27.COUT    Topcyc                0.325   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[6]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.BMUX    Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.B2      net (fanout=1)        0.935   seg/ctr/Result[17]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.266ns (1.599ns logic, 1.667ns route)
                                                       (49.0% logic, 51.0% route)

--------------------------------------------------------------------------------
Slack:                  16.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.245ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.186 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y25.D2      net (fanout=1)        0.991   seg/ctr/Result[6]
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.245ns (1.540ns logic, 1.705ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack:                  16.709ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.252ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.AMUX    Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X19Y29.B2      net (fanout=1)        0.865   seg/ctr/Result[12]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.252ns (1.667ns logic, 1.585ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack:                  16.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.237ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X16Y28.D1      net (fanout=2)        0.999   seg/ctr/M_ctr_q[7]
    SLICE_X16Y28.D       Tilo                  0.254   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.A2      net (fanout=18)       1.205   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3_rstpot
                                                       seg/ctr/M_ctr_q_3
    -------------------------------------------------  ---------------------------
    Total                                      3.237ns (1.033ns logic, 2.204ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  16.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.223ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X19Y29.D2      net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.223ns (1.746ns logic, 1.477ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------
Slack:                  16.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.214ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X18Y27.A2      net (fanout=2)        0.721   seg/ctr/M_ctr_q[4]
    SLICE_X18Y27.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.AMUX    Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X19Y29.B2      net (fanout=1)        0.865   seg/ctr/Result[12]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (1.622ns logic, 1.592ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------
Slack:                  16.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.201ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X18Y27.B4      net (fanout=2)        0.528   seg/ctr/M_ctr_q[5]
    SLICE_X18Y27.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.AMUX    Tcina                 0.210   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.A1      net (fanout=1)        1.009   seg/ctr/Result[16]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16_rstpot
                                                       seg/ctr/M_ctr_q_16
    -------------------------------------------------  ---------------------------
    Total                                      3.201ns (1.655ns logic, 1.546ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  16.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_6 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_6 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.DQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6
    SLICE_X16Y28.D2      net (fanout=2)        1.033   seg/ctr/M_ctr_q[6]
    SLICE_X16Y28.D       Tilo                  0.254   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.C3      net (fanout=18)       1.097   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.079ns logic, 2.130ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  16.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_5 (FF)
  Destination:          seg/ctr/M_ctr_q_17 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.194ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.293 - 0.304)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_5 to seg/ctr/M_ctr_q_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.CQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5
    SLICE_X18Y27.B4      net (fanout=2)        0.528   seg/ctr/M_ctr_q[5]
    SLICE_X18Y27.COUT    Topcyb                0.448   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[5]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X18Y30.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[15]
    SLICE_X18Y30.BMUX    Tcinb                 0.277   seg/ctr/Result[17]
                                                       seg/ctr/Mcount_M_ctr_q_xor<17>
    SLICE_X16Y28.B2      net (fanout=1)        0.935   seg/ctr/Result[17]
    SLICE_X16Y28.CLK     Tas                   0.339   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17_rstpot
                                                       seg/ctr/M_ctr_q_17
    -------------------------------------------------  ---------------------------
    Total                                      3.194ns (1.722ns logic, 1.472ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack:                  16.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.185ns (Levels of Logic = 4)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X18Y27.A2      net (fanout=2)        0.721   seg/ctr/M_ctr_q[4]
    SLICE_X18Y27.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X19Y29.D2      net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.701ns logic, 1.484ns route)
                                                       (53.4% logic, 46.6% route)

--------------------------------------------------------------------------------
Slack:                  16.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_4 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.173ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_4 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.BQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4
    SLICE_X18Y27.A2      net (fanout=2)        0.721   seg/ctr/M_ctr_q[4]
    SLICE_X18Y27.CMUX    Topac                 0.636   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/M_ctr_q[4]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y25.D2      net (fanout=1)        0.991   seg/ctr/Result[6]
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.173ns (1.461ns logic, 1.712ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack:                  16.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.296 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16
    SLICE_X19Y26.B1      net (fanout=8)        0.995   M_ctr_q_16
    SLICE_X19Y26.B       Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X19Y29.B1      net (fanout=18)       0.997   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.149ns (1.157ns logic, 1.992ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack:                  16.817ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.146ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X18Y26.D2      net (fanout=2)        0.741   seg/ctr/M_ctr_q[3]
    SLICE_X18Y26.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.AMUX    Tcina                 0.210   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X19Y29.B2      net (fanout=1)        0.865   seg/ctr/Result[12]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.146ns (1.531ns logic, 1.615ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Slack:                  16.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_7 (FF)
  Destination:          seg/ctr/M_ctr_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.186 - 0.204)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_7 to seg/ctr/M_ctr_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y28.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_7
    SLICE_X16Y28.D1      net (fanout=2)        0.999   seg/ctr/M_ctr_q[7]
    SLICE_X16Y28.D       Tilo                  0.254   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.C3      net (fanout=18)       1.097   seg/ctr/Mcount_M_ctr_q_val2
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_5_rstpot
                                                       seg/ctr/M_ctr_q_5
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.033ns logic, 2.096ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  16.823ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_17 (FF)
  Destination:          seg/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.128ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.296 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_17 to seg/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.525   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17
    SLICE_X19Y26.B2      net (fanout=10)       0.974   M_ctr_q_17
    SLICE_X19Y26.B       Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X19Y29.B1      net (fanout=18)       0.997   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_12_rstpot
                                                       seg/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.128ns (1.157ns logic, 1.971ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack:                  16.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.139ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X18Y26.D2      net (fanout=2)        0.741   seg/ctr/M_ctr_q[3]
    SLICE_X18Y26.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y25.D2      net (fanout=1)        0.991   seg/ctr/Result[6]
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_6_rstpot
                                                       seg/ctr/M_ctr_q_6
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (1.404ns logic, 1.735ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  16.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_11 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.133ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.195 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.DMUX    Tcind                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X19Y29.A4      net (fanout=1)        0.761   seg/ctr/Result[11]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_11_rstpot
                                                       seg/ctr/M_ctr_q_11
    -------------------------------------------------  ---------------------------
    Total                                      3.133ns (1.655ns logic, 1.478ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack:                  16.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_0 (FF)
  Destination:          seg/ctr/M_ctr_q_10 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.129ns (Levels of Logic = 4)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_0 to seg/ctr/M_ctr_q_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y26.AQ      Tcko                  0.430   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/M_ctr_q_0
    SLICE_X18Y26.A2      net (fanout=2)        0.711   seg/ctr/M_ctr_q[0]
    SLICE_X18Y26.COUT    Topcya                0.472   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/Mcount_M_ctr_q_lut<0>_INV_0
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X19Y28.D2      net (fanout=1)        0.757   seg/ctr/Result[10]
    SLICE_X19Y28.CLK     Tas                   0.373   seg/ctr/M_ctr_q[10]
                                                       seg/ctr/M_ctr_q_10_rstpot
                                                       seg/ctr/M_ctr_q_10
    -------------------------------------------------  ---------------------------
    Total                                      3.129ns (1.655ns logic, 1.474ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack:                  16.835ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_16 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.107ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_16 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.AQ      Tcko                  0.525   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_16
    SLICE_X19Y26.B1      net (fanout=8)        0.995   M_ctr_q_16
    SLICE_X19Y26.B       Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X18Y25.B1      net (fanout=18)       0.979   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.107ns (1.133ns logic, 1.974ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.846ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_3 (FF)
  Destination:          seg/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.117ns (Levels of Logic = 5)
  Clock Path Skew:      -0.002ns (0.195 - 0.197)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_3 to seg/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.476   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_3
    SLICE_X18Y26.D2      net (fanout=2)        0.741   seg/ctr/M_ctr_q[3]
    SLICE_X18Y26.COUT    Topcyd                0.290   seg/ctr/Mcount_M_ctr_q_cy[3]
                                                       seg/ctr/M_ctr_q[3]_rt
                                                       seg/ctr/Mcount_M_ctr_q_cy<3>
    SLICE_X18Y27.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[3]
    SLICE_X18Y27.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[7]
                                                       seg/ctr/Mcount_M_ctr_q_cy<7>
    SLICE_X18Y28.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[7]
    SLICE_X18Y28.COUT    Tbyp                  0.091   seg/ctr/Mcount_M_ctr_q_cy[11]
                                                       seg/ctr/Mcount_M_ctr_q_cy<11>
    SLICE_X18Y29.CIN     net (fanout=1)        0.003   seg/ctr/Mcount_M_ctr_q_cy[11]
    SLICE_X18Y29.CMUX    Tcinc                 0.289   seg/ctr/Mcount_M_ctr_q_cy[15]
                                                       seg/ctr/Mcount_M_ctr_q_cy<15>
    SLICE_X19Y29.D2      net (fanout=1)        0.757   seg/ctr/Result[14]
    SLICE_X19Y29.CLK     Tas                   0.373   seg/ctr/M_ctr_q[14]
                                                       seg/ctr/M_ctr_q_14_rstpot
                                                       seg/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.117ns (1.610ns logic, 1.507ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack:                  16.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               seg/ctr/M_ctr_q_17 (FF)
  Destination:          seg/ctr/M_ctr_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.086ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.287 - 0.310)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: seg/ctr/M_ctr_q_17 to seg/ctr/M_ctr_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y28.BQ      Tcko                  0.525   seg/ctr/M_ctr_q[15]
                                                       seg/ctr/M_ctr_q_17
    SLICE_X19Y26.B2      net (fanout=10)       0.974   M_ctr_q_17
    SLICE_X19Y26.B       Tilo                  0.259   seg/ctr/M_ctr_q[2]
                                                       seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X18Y25.B1      net (fanout=18)       0.979   seg/ctr/Mcount_M_ctr_q_val1
    SLICE_X18Y25.CLK     Tas                   0.349   seg/ctr/M_ctr_q[6]
                                                       seg/ctr/M_ctr_q_4_rstpot
                                                       seg/ctr/M_ctr_q_4
    -------------------------------------------------  ---------------------------
    Total                                      3.086ns (1.133ns logic, 1.953ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[15]/CLK
  Logical resource: seg/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X16Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X14Y15.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X14Y16.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X18Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X19Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X19Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[2]/CLK
  Logical resource: seg/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X19Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X19Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X19Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X19Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[10]/CLK
  Logical resource: seg/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X19Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X19Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X19Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X19Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[14]/CLK
  Logical resource: seg/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X19Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.504|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 516 paths, 0 nets, and 141 connections

Design statistics:
   Minimum period:   3.504ns{1}   (Maximum frequency: 285.388MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 20 14:50:05 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 228 MB



