
---------- Begin Simulation Statistics ----------
host_inst_rate                                 358968                       # Simulator instruction rate (inst/s)
host_mem_usage                                 406236                       # Number of bytes of host memory used
host_seconds                                    55.72                       # Real time elapsed on the host
host_tick_rate                              318346407                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.017737                       # Number of seconds simulated
sim_ticks                                 17736823500                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            4258272                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 16766.771345                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 16115.703373                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                4236300                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency      368399500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.005160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                21972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits              8096                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency    223621500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.003259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           13876                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           2851610                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 53055.662106                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 58851.536945                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               2799860                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    2745630514                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.018148                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses               51750                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits            25481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   1545971024                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.009212                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses          26269                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs 13137.817623                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 32601.912346                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 242.409238                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs              3904                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            8100                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs     51290040                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets    264075490                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             7109882                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 42240.172730                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 44080.023017                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 7036160                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      3114030014                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.010369                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                 73722                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits              33577                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   1769592524                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.005646                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses            40145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.965665                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0            988.841249                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            7109882                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 42240.172730                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 44080.023017                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                7036160                       # number of overall hits
system.cpu.dcache.overall_miss_latency     3114030014                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.010369                       # miss rate for overall accesses
system.cpu.dcache.overall_misses                73722                       # number of overall misses
system.cpu.dcache.overall_mshr_hits             33577                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   1769592524                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.005646                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses           40145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                  28096                       # number of replacements
system.cpu.dcache.sampled_refs                  29120                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse                988.841249                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  7058957                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           505699719000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                    25301                       # number of writebacks
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11093462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14345.729293                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 11421.921179                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11018451                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1076087500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.006762                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                75011                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits              2262                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency    830910500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.006558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           72747                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 56166.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                 151.458453                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              12                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets       674000                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11093462                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14345.729293                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 11421.921179                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11018451                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1076087500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.006762                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 75011                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits               2262                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    830910500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.006558                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            72747                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.809282                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0            414.352148                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11093462                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14345.729293                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 11421.921179                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11018451                       # number of overall hits
system.cpu.icache.overall_miss_latency     1076087500                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.006762                       # miss rate for overall accesses
system.cpu.icache.overall_misses                75011                       # number of overall misses
system.cpu.icache.overall_mshr_hits              2262                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    830910500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.006558                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           72747                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                  72308                       # number of replacements
system.cpu.icache.sampled_refs                  72749                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                414.352148                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11018451                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 0                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 127631.381237                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency      2243376788                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                 17577                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                    15244                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     118742.844634                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 104284.992967                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                         8917                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency            751285978                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.415049                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                       6327                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                     355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency       622789978                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.391761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                  5972                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                      86625                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       59472.305389                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  43914.781297                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                          85957                       # number of ReadReq hits
system.l2.ReadReq_miss_latency               39727500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.007711                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                          668                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                         3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency          29115500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.007654                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                     663                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_accesses                   11025                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency    57652.207347                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency 41724.907120                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_miss_latency           635615586                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate                      1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses                     11025                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency      460017101                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate                 1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses                11025                       # number of UpgradeReq MSHR misses
system.l2.Writeback_accesses                    25301                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                        25301                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           5.047839                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      101869                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        113082.698785                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   98252.521176                       # average overall mshr miss latency
system.l2.demand_hits                           94874                       # number of demand (read+write) hits
system.l2.demand_miss_latency               791013478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.068667                       # miss rate for demand accesses
system.l2.demand_misses                          6995                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                        358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency          651905478                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.065133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                     6635                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.097541                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.232859                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   1598.116970                       # Average occupied blocks per context
system.l2.occ_blocks::1                   3815.164942                       # Average occupied blocks per context
system.l2.overall_accesses                     101869                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       113082.698785                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  119580.466959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                          94874                       # number of overall hits
system.l2.overall_miss_latency              791013478                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.068667                       # miss rate for overall accesses
system.l2.overall_misses                         6995                       # number of overall misses
system.l2.overall_mshr_hits                       358                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency        2895282266                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.237678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                   24212                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.394834                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                          6940                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher        24041                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               6                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified        46675                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued            21079                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit         1549                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                           9797                       # number of replacements
system.l2.sampled_refs                          17956                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                       5413.281912                       # Cycle average of tags in use
system.l2.total_refs                            90639                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                             8873                       # number of writebacks
system.switch_cpus.dtb.data_accesses          3533281                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              3533187                       # DTB hits
system.switch_cpus.dtb.data_misses                 94                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          2118869                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              2118830                       # DTB read hits
system.switch_cpus.dtb.read_misses                 39                       # DTB read misses
system.switch_cpus.dtb.write_accesses         1414412                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits             1414357                       # DTB write hits
system.switch_cpus.dtb.write_misses                55                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10000112                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10000095                       # ITB hits
system.switch_cpus.itb.fetch_misses                17                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 29353845                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   3723635                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits         246491                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups       400363                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect        40261                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted       462014                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups         477482                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS           5816                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches       363562                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       371854                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples      5774083                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     1.760545                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.432318                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      2823099     48.89%     48.89% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       904723     15.67%     64.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       415833      7.20%     71.76% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3       402990      6.98%     78.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4       403989      7.00%     85.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5       192439      3.33%     89.07% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6       146902      2.54%     91.62% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7       112254      1.94%     93.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       371854      6.44%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total      5774083                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10165532                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         2313029                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          3782914                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts        40232                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10165532                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts       790931                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     0.611980                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.611980                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles       985756                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred           31                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved         9626                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     12004859                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3064206                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      1711626                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       158746                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts           83                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        12494                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3828039                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3826740                       # DTB hits
system.switch_cpus_1.dtb.data_misses             1299                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2315196                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2314926                       # DTB read hits
system.switch_cpus_1.dtb.read_misses              270                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses       1512843                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits           1511814                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            1029                       # DTB write misses
system.switch_cpus_1.fetch.Branches            477482                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1093365                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             2842136                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        25262                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             12172299                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        106405                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.078022                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1093365                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches       252307                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.989002                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples      5932829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.051685                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.346595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        4184068     70.52%     70.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          29895      0.50%     71.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          75175      1.27%     72.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          46633      0.79%     73.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         162961      2.75%     75.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          44901      0.76%     76.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          48654      0.82%     77.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          40454      0.68%     78.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1300088     21.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total      5932829                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles                186972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches         378943                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop              178929                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           1.713381                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            4041766                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1560901                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7493686                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            10328511                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.753065                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5643231                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             1.687720                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             10333433                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts        42341                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles         67848                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2546104                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       267292                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1665665                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     10958782                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2480865                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       101214                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     10485550                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents         1592                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          216                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       158746                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles         4705                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       145485                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads        36790                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation         3130                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       233051                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       195769                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         3130                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect         3489                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect        38852                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     1.634041                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.634041                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3902642     36.86%     36.86% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult       389659      3.68%     40.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     40.54% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      1331360     12.58%     53.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     53.12% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt        18138      0.17%     53.29% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult       851627      8.04%     61.34% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv         6162      0.06%     61.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     61.39% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2510504     23.71%     85.11% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1576673     14.89%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     10586765                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt       354790                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.033513                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu        51566     14.53%     14.53% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult        52739     14.86%     29.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%     29.40% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd        16472      4.64%     34.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%     34.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%     34.04% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult        96828     27.29%     61.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv            0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     61.33% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead       100370     28.29%     89.62% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite        36815     10.38%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples      5932829                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.784438                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     2.015695                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      2409273     40.61%     40.61% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1       969036     16.33%     56.94% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2       641536     10.81%     67.76% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       589198      9.93%     77.69% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       605590     10.21%     87.89% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       340441      5.74%     93.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       237524      4.00%     97.64% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       104494      1.76%     99.40% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        35737      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total      5932829                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           1.729920                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         10779853                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        10586765                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined       779666                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        35800                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       533923                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1093387                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1093365                       # ITB hits
system.switch_cpus_1.itb.fetch_misses              22                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads       599367                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores       435246                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2546104                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1665665                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles                6119801                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles       492011                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8012480                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents        58249                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3155033                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents       431780                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     17901097                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     11804161                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands      9176057                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1629486                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       158746                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles       497552                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      1163520                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts       949392                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 28718                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
