Analysis & Synthesis report for P2
Fri May 03 20:56:30 2019
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Fri May 03 20:56:30 2019           ;
; Quartus Prime Version       ; 18.0.0 Build 614 04/24/2018 SJ Lite Edition ;
; Revision Name               ; P2                                          ;
; Top-level Entity Name       ; mdr                                         ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; mdr                ; P2                 ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Fri May 03 20:56:10 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off P2 -c P2
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/square_root.sv
    Info (12023): Found entity 1: square_root File: C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_reg_right_data.sv
    Info (12023): Found entity 1: shift_reg_right_data File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_left_quotient.sv
    Info (12023): Found entity 1: shift_left_quotient File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_left_quotient.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_left.sv
    Info (12023): Found entity 1: shift_left File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_left.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/root_op_calc.sv
    Info (12023): Found entity 1: root_op_calc File: C:/Users/C18561/Documents/Code/SV/P2/src/root_op_calc.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/register.sv
    Info (12023): Found entity 1: register File: C:/Users/C18561/Documents/Code/SV/P2/src/register.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/or_gate.sv
    Info (12023): Found entity 1: or_gate File: C:/Users/C18561/Documents/Code/SV/P2/src/or_gate.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mux_2powern.sv
    Info (12023): Found entity 1: mux_2powerN File: C:/Users/C18561/Documents/Code/SV/P2/src/mux_2powerN.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplier_reg.sv
    Info (12023): Found entity 1: multiplier_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplier_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/demux_2powern.sv
    Info (12023): Found entity 1: demux_2powerN File: C:/Users/C18561/Documents/Code/SV/P2/src/demux_2powerN.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/and_gate.sv
    Info (12023): Found entity 1: and_gate File: C:/Users/C18561/Documents/Code/SV/P2/src/and_gate.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/alu.sv
    Info (12023): Found entity 1: alu File: C:/Users/C18561/Documents/Code/SV/P2/src/alu.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/counter.sv
    Info (12023): Found entity 1: counter File: C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv Line: 4
Info (12021): Found 1 design units, including 0 entities, in source file src/pkg_system_mdr.sv
    Info (12022): Found design unit 1: pkg_system_mdr (SystemVerilog) File: C:/Users/C18561/Documents/Code/SV/P2/src/pkg_system_mdr.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/pipo.sv
    Info (12023): Found entity 1: pipo File: C:/Users/C18561/Documents/Code/SV/P2/src/pipo.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/mdr.sv
    Info (12023): Found entity 1: mdr File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/control.sv
    Info (12023): Found entity 1: control File: C:/Users/C18561/Documents/Code/SV/P2/src/control.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplication.sv
    Info (12023): Found entity 1: multiplication File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/product_reg.sv
    Info (12023): Found entity 1: product_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/product_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/shift_right_sign.sv
    Info (12023): Found entity 1: shift_right_sign File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_right_sign.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/multiplicand_reg.sv
    Info (12023): Found entity 1: multiplicand_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplicand_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/final_product.sv
    Info (12023): Found entity 1: final_product File: C:/Users/C18561/Documents/Code/SV/P2/src/final_product.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/division.sv
    Info (12023): Found entity 1: division File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/remainder_reg.sv
    Info (12023): Found entity 1: remainder_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/remainder_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/sub.sv
    Info (12023): Found entity 1: sub File: C:/Users/C18561/Documents/Code/SV/P2/src/sub.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/divisor_reg.sv
    Info (12023): Found entity 1: divisor_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/divisor_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/quotation_reg.sv
    Info (12023): Found entity 1: quotation_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/quotation_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/rem_full_reg.sv
    Info (12023): Found entity 1: rem_full_reg File: C:/Users/C18561/Documents/Code/SV/P2/src/rem_full_reg.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/quotation_add.sv
    Info (12023): Found entity 1: quotation_add File: C:/Users/C18561/Documents/Code/SV/P2/src/quotation_add.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/core.sv
    Info (12023): Found entity 1: core File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 4
Warning (10229): Verilog HDL Expression warning at verification.sv(21): truncated literal to match 4 bits File: C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file src/verification.sv
    Info (12023): Found entity 1: verification File: C:/Users/C18561/Documents/Code/SV/P2/src/verification.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/selector_op.sv
    Info (12023): Found entity 1: selector_op File: C:/Users/C18561/Documents/Code/SV/P2/src/selector_op.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file src/operation_mult.sv
    Info (12023): Found entity 1: operation_mult File: C:/Users/C18561/Documents/Code/SV/P2/src/operation_mult.sv Line: 4
Warning (10236): Verilog HDL Implicit Net warning at mdr.sv(89): created implicit net for "o_remainder" File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 89
Warning (10236): Verilog HDL Implicit Net warning at division.sv(76): created implicit net for "D2W" File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 76
Critical Warning (10846): Verilog HDL Instantiation warning at core.sv(29): instance has no name File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 29
Info (12127): Elaborating entity "mdr" for the top level hierarchy
Warning (10034): Output port "o_reminder" at mdr.sv(14) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 14
Info (12128): Elaborating entity "control" for hierarchy "control:CTRL" File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 44
Info (12128): Elaborating entity "pipo" for hierarchy "pipo:PIPO_X" File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 54
Info (12128): Elaborating entity "verification" for hierarchy "verification:VERIFICATION" File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 74
Info (12128): Elaborating entity "core" for hierarchy "core:CORE" File: C:/Users/C18561/Documents/Code/SV/P2/src/mdr.sv Line: 90
Warning (10030): Net "wires.alu_op_div" at core.sv(21) has no driver or initial value, using a default initial value '0' File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 21
Warning (10034): Output port "o_remainder" at core.sv(19) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 19
Info (12128): Elaborating entity "selector_op" for hierarchy "core:CORE|selector_op:comb_3" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 29
Info (12128): Elaborating entity "counter" for hierarchy "core:CORE|counter:COUNT" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 39
Warning (10230): Verilog HDL assignment warning at counter.sv(22): truncated value with size 32 to match size of target (3) File: C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv Line: 22
Warning (10230): Verilog HDL assignment warning at counter.sv(26): truncated value with size 32 to match size of target (3) File: C:/Users/C18561/Documents/Code/SV/P2/src/counter.sv Line: 26
Info (12128): Elaborating entity "mux_2powerN" for hierarchy "core:CORE|mux_2powerN:MUX_ALU_OP" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 50
Info (12128): Elaborating entity "mux_2powerN" for hierarchy "core:CORE|mux_2powerN:MUX_ALU_A" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 61
Info (12128): Elaborating entity "alu" for hierarchy "core:CORE|alu:ALU" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 82
Info (12128): Elaborating entity "register" for hierarchy "core:CORE|register:REG_ALU" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 91
Info (12128): Elaborating entity "multiplication" for hierarchy "core:CORE|multiplication:MULTIPLICATION" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 109
Info (12128): Elaborating entity "operation_mult" for hierarchy "core:CORE|multiplication:MULTIPLICATION|operation_mult:OPERATION" File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv Line: 30
Info (12128): Elaborating entity "product_reg" for hierarchy "core:CORE|multiplication:MULTIPLICATION|product_reg:PRODUCT" File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv Line: 44
Info (12128): Elaborating entity "multiplicand_reg" for hierarchy "core:CORE|multiplication:MULTIPLICATION|multiplicand_reg:MULTIPLICAND" File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv Line: 54
Info (12128): Elaborating entity "shift_right_sign" for hierarchy "core:CORE|multiplication:MULTIPLICATION|shift_right_sign:SRS" File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv Line: 74
Info (12128): Elaborating entity "final_product" for hierarchy "core:CORE|multiplication:MULTIPLICATION|final_product:FINAL" File: C:/Users/C18561/Documents/Code/SV/P2/src/multiplication.sv Line: 95
Info (12128): Elaborating entity "division" for hierarchy "core:CORE|division:DIVISION" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 129
Warning (10858): Verilog HDL warning at division.sv(76): object D2W used but never assigned File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 76
Warning (10030): Net "wires.sub" at division.sv(25) has no driver or initial value, using a default initial value '0' File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 25
Warning (10030): Net "D2W" at division.sv(76) has no driver or initial value, using a default initial value '0' File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 76
Warning (10034): Output port "o_remainder" at division.sv(18) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 18
Warning (10034): Output port "o_quotation" at division.sv(19) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 19
Warning (10034): Output port "o_remainder_in" at division.sv(20) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 20
Warning (10034): Output port "o_divisor" at division.sv(21) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 21
Warning (10034): Output port "o_ready" at division.sv(17) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 17
Warning (10034): Output port "o_flag_rem" at division.sv(23) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 23
Info (12128): Elaborating entity "remainder_reg" for hierarchy "core:CORE|division:DIVISION|remainder_reg:REMAINDER" File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 39
Info (12128): Elaborating entity "rem_full_reg" for hierarchy "core:CORE|division:DIVISION|rem_full_reg:FULL" File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 60
Warning (10230): Verilog HDL assignment warning at rem_full_reg.sv(27): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/P2/src/rem_full_reg.sv Line: 27
Info (12128): Elaborating entity "divisor_reg" for hierarchy "core:CORE|division:DIVISION|divisor_reg:DIVISOR" File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 72
Warning (10230): Verilog HDL assignment warning at divisor_reg.sv(28): truncated value with size 20 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/P2/src/divisor_reg.sv Line: 28
Info (12128): Elaborating entity "quotation_add" for hierarchy "core:CORE|division:DIVISION|quotation_add:QUOTATION_ADD" File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 84
Info (12128): Elaborating entity "quotation_reg" for hierarchy "core:CORE|division:DIVISION|quotation_reg:QUOTATION" File: C:/Users/C18561/Documents/Code/SV/P2/src/division.sv Line: 96
Info (12128): Elaborating entity "square_root" for hierarchy "core:CORE|square_root:SQUARE_ROOT" File: C:/Users/C18561/Documents/Code/SV/P2/src/core.sv Line: 147
Warning (10034): Output port "o_result" at square_root.sv(17) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv Line: 17
Warning (10034): Output port "o_reminder" at square_root.sv(18) has no driver File: C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv Line: 18
Info (12128): Elaborating entity "shift_left_quotient" for hierarchy "core:CORE|square_root:SQUARE_ROOT|shift_left_quotient:REMINDER" File: C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv Line: 35
Info (12128): Elaborating entity "shift_reg_right_data" for hierarchy "core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA" File: C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv Line: 45
Warning (10230): Verilog HDL assignment warning at shift_reg_right_data.sv(22): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 22
Warning (10230): Verilog HDL assignment warning at shift_reg_right_data.sv(26): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 26
Warning (10230): Verilog HDL assignment warning at shift_reg_right_data.sv(30): truncated value with size 32 to match size of target (16) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 30
Warning (10240): Verilog HDL Always Construct warning at shift_reg_right_data.sv(20): inferring latch(es) for variable "r_val", which holds its previous value in one or more paths through the always construct File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 20
Error (10166): SystemVerilog RTL Coding error at shift_reg_right_data.sv(20): always_comb construct does not infer purely combinational logic. File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 20
Info (10041): Inferred latch for "r_val[0]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[1]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[2]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[3]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[4]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[5]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[6]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[7]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[8]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[9]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[10]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[11]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[12]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[13]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[14]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[15]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[16]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[17]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[18]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[19]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[20]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[21]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[22]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[23]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[24]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[25]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[26]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[27]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[28]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[29]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[30]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Info (10041): Inferred latch for "r_val[31]" at shift_reg_right_data.sv(24) File: C:/Users/C18561/Documents/Code/SV/P2/src/shift_reg_right_data.sv Line: 24
Error (12152): Can't elaborate user hierarchy "core:CORE|square_root:SQUARE_ROOT|shift_reg_right_data:DATA" File: C:/Users/C18561/Documents/Code/SV/P2/src/square_root.sv Line: 45
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 27 warnings
    Error: Peak virtual memory: 645 megabytes
    Error: Processing ended: Fri May 03 20:56:30 2019
    Error: Elapsed time: 00:00:20
    Error: Total CPU time (on all processors): 00:00:41


