{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1464990909407 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464990909411 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 14:55:09 2016 " "Processing started: Fri Jun 03 14:55:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464990909411 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1464990909411 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue " "Command: quartus_sh -t build_options.tcl compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1464990909411 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "compile lgdst_rxglue lgdst_rxglue " "Quartus(args): compile lgdst_rxglue lgdst_rxglue" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1464990909411 ""}
{ "Info" "0" "" "running build version script" {  } {  } 0 0 "running build version script" 0 0 "Shell" 0 0 1464990909591 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "build_options.tcl " "Evaluation of Tcl script build_options.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1464990909591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 0 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "342 " "Peak virtual memory: 342 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464990909591 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 14:55:09 2016 " "Processing ended: Fri Jun 03 14:55:09 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464990909591 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464990909591 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464990909591 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1464990909591 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Shell" 0 -1 1464990914791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464990914793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 14:55:14 2016 " "Processing started: Fri Jun 03 14:55:14 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464990914793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990914793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_map --read_settings_files=on --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990914793 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990915037 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1464990915077 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(160) " "Verilog HDL information at lgdst_rxglue.v(160): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 160 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464990929378 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lgdst_rxglue.v(235) " "Verilog HDL information at lgdst_rxglue.v(235): always construct contains both blocking and non-blocking assignments" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 235 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1464990929378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v 1 1 " "Found 1 design units, including 1 entities, in source file /sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" { { "Info" "ISGN_ENTITY_NAME" "1 lgdst_rxglue " "Found entity 1: lgdst_rxglue" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1464990929380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990929380 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lgdst_rxglue " "Elaborating entity \"lgdst_rxglue\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1464990929407 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "byte_start_end lgdst_rxglue.v(45) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(45): object \"byte_start_end\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464990929408 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ts_valid_adj lgdst_rxglue.v(101) " "Verilog HDL or VHDL warning at lgdst_rxglue.v(101): object \"ts_valid_adj\" assigned a value but never read" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1464990929409 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 lgdst_rxglue.v(149) " "Verilog HDL assignment warning at lgdst_rxglue.v(149): truncated value with size 8 to match size of target (2)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464990929409 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(150) " "Verilog HDL assignment warning at lgdst_rxglue.v(150): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464990929410 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lgdst_rxglue.v(151) " "Verilog HDL assignment warning at lgdst_rxglue.v(151): truncated value with size 8 to match size of target (3)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464990929410 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 1 lgdst_rxglue.v(259) " "Verilog HDL assignment warning at lgdst_rxglue.v(259): truncated value with size 5 to match size of target (1)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1464990929410 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "addr_check lgdst_rxglue.v(235) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(235): inferring latch(es) for variable \"addr_check\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464990929411 "|lgdst_rxglue"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "spi0_miso_ver lgdst_rxglue.v(235) " "Verilog HDL Always Construct warning at lgdst_rxglue.v(235): inferring latch(es) for variable \"spi0_miso_ver\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 235 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1464990929411 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_check lgdst_rxglue.v(235) " "Inferred latch for \"addr_check\" at lgdst_rxglue.v(235)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 235 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990929412 "|lgdst_rxglue"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "spi0_miso_ver lgdst_rxglue.v(240) " "Inferred latch for \"spi0_miso_ver\" at lgdst_rxglue.v(240)" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 240 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990929412 "|lgdst_rxglue"}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 169 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1464990929648 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "spi0_npcs0 " "No output dependent on input pin \"spi0_npcs0\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 15 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464990929661 "|lgdst_rxglue|spi0_npcs0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "tp_50 " "No output dependent on input pin \"tp_50\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 33 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464990929661 "|lgdst_rxglue|tp_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ts_sync " "No output dependent on input pin \"ts_sync\"" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 39 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1464990929661 "|lgdst_rxglue|ts_sync"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1464990929661 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "61 " "Implemented 61 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1464990929661 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1464990929661 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1464990929661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "41 " "Implemented 41 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1464990929661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1464990929661 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.map.smsg " "Generated suppressed messages file C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990929683 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "742 " "Peak virtual memory: 742 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464990929697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 14:55:29 2016 " "Processing ended: Fri Jun 03 14:55:29 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464990929697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464990929697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464990929697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1464990929697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1464990937457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464990937459 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 14:55:37 2016 " "Processing started: Fri Jun 03 14:55:37 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464990937459 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1464990937459 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1464990937459 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1464990937549 ""}
{ "Info" "0" "" "Project  = lgdst_rxglue" {  } {  } 0 0 "Project  = lgdst_rxglue" 0 0 "Fitter" 0 0 1464990937550 ""}
{ "Info" "0" "" "Revision = lgdst_rxglue" {  } {  } 0 0 "Revision = lgdst_rxglue" 0 0 "Fitter" 0 0 1464990937550 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Area logic area reduced timing performance " "Aggressive Area optimization mode selected -- logic area will be prioritized at the potential cost of reduced timing performance" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1464990937598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1464990937614 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lgdst_rxglue 5M80ZM64C5 " "Selected device 5M80ZM64C5 for design \"lgdst_rxglue\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1464990937638 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464990937703 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1464990937703 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1464990937733 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M80ZM64I5 " "Device 5M80ZM64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464990937814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZM64C5 " "Device 5M40ZM64C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464990937814 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M40ZM64I5 " "Device 5M40ZM64I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1464990937814 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1464990937814 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1464990937858 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1464990937858 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 71 spi0_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(71): spi0_npcs0 could not be matched with a port" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464990937860 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\]" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990937860 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464990937860 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 75 ts_sync port " "Ignored filter at lgdst_rxglue.sdc(75): ts_sync could not be matched with a port" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1464990937861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\]" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990937861 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464990937861 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 117 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990937862 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464990937862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990937862 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464990937862 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay lgdst_rxglue.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at lgdst_rxglue.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000 " "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990937862 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1464990937862 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1464990937864 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1464990937864 "|lgdst_rxglue|data_start"}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1464990937865 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464990937865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464990937865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          clk " "  20.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464990937865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   spi0_spclk " "  20.000   spi0_spclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464990937865 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       ts_clk " "  20.000       ts_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1464990937865 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1464990937865 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464990937867 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1464990937867 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1464990937869 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi0_spck Global clock " "Automatically promoted some destinations of signal \"spi0_spck\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "led_wifi " "Destination \"led_wifi\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 31 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937872 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ad_spi_sclk " "Destination \"ad_spi_sclk\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937872 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 14 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464990937872 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "spi0_spck " "Pin \"spi0_spck\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { spi0_spck } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "spi0_spck" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/" { { 0 { 0 ""} 0 81 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1464990937872 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "ts_clk Global clock " "Automatically promoted some destinations of signal \"ts_clk\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi5_spck~0 " "Destination \"spi5_spck~0\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 26 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937872 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 35 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464990937872 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "ts_clk " "Pin \"ts_clk\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { ts_clk } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ts_clk" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/" { { 0 { 0 ""} 0 91 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1464990937872 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "spi0_npcs0_prelatch Global clock " "Automatically promoted some destinations of signal \"spi0_npcs0_prelatch\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "always11~1 " "Destination \"always11~1\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937873 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 147 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464990937873 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "tp_45 Global clock " "Automatically promoted some destinations of signal \"tp_45\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "ad_spi_cs " "Destination \"ad_spi_cs\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 20 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937873 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "comb~0 " "Destination \"comb~0\" may be non-global or may not use global clock" {  } {  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937873 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "spi0_npcs0_prelatch " "Destination \"spi0_npcs0_prelatch\" may be non-global or may not use global clock" {  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 147 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1464990937873 ""}  } { { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1464990937873 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "tp_45 " "Pin \"tp_45\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/altera/15.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/15.1/quartus/bin64/pin_planner.ppl" { tp_45 } } } { "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/15.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "tp_45" } } } } { "../rtl/lgdst_rxglue.v" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/" { { 0 { 0 ""} 0 83 10611 11489 0 0 ""}  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1464990937873 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1464990937873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1464990937873 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1464990937883 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1464990937896 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1464990937896 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1464990937896 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1464990937896 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464990937906 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1464990937909 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1464990938000 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464990938032 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1464990938034 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1464990938167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464990938167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1464990938184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1464990938267 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1464990938267 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1464990938294 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1464990938294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464990938294 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1464990938302 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1464990938309 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.fit.smsg " "Generated suppressed messages file C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/output_files/lgdst_rxglue.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1464990938344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1080 " "Peak virtual memory: 1080 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464990938369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 14:55:38 2016 " "Processing ended: Fri Jun 03 14:55:38 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464990938369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464990938369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464990938369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1464990938369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1464990945722 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464990945725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 14:55:45 2016 " "Processing started: Fri Jun 03 14:55:45 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464990945725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1464990945725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1464990945725 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1464990945963 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1464990945966 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "689 " "Peak virtual memory: 689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464990946090 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 14:55:46 2016 " "Processing ended: Fri Jun 03 14:55:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464990946090 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464990946090 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464990946090 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1464990946090 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1464990946698 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1464990953537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464990953540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 14:55:53 2016 " "Processing started: Fri Jun 03 14:55:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464990953540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lgdst_rxglue -c lgdst_rxglue " "Command: quartus_sta lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953541 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1464990953643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953753 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953881 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953957 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953970 ""}
{ "Info" "ISTA_SDC_FOUND" "../rtl/lgdst_rxglue.sdc " "Reading SDC File: '../rtl/lgdst_rxglue.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953977 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 71 spi0_npcs0 port " "Ignored filter at lgdst_rxglue.sdc(71): spi0_npcs0 could not be matched with a port" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953979 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 71 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{spi0_spclk\}\]  3.000 \[get_ports \{spi0_npcs0\}\]" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990953980 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953980 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "lgdst_rxglue.sdc 75 ts_sync port " "Ignored filter at lgdst_rxglue.sdc(75): ts_sync could not be matched with a port" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay lgdst_rxglue.sdc 75 Argument <targets> is an empty collection " "Ignored set_input_delay at lgdst_rxglue.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\] " "set_input_delay -add_delay  -clock \[get_clocks \{clk\}\]  3.000 \[get_ports \{ts_sync\}\]" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990953980 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953980 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 117 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 22.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990953981 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953981 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay lgdst_rxglue.sdc 118 Argument <from> is an empty collection " "Ignored set_max_delay at lgdst_rxglue.sdc(118): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000 " "set_max_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_cs\}\] 22.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990953982 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 118 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953982 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_min_delay lgdst_rxglue.sdc 126 Argument <from> is an empty collection " "Ignored set_min_delay at lgdst_rxglue.sdc(126): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000 " "set_min_delay -from \[get_ports \{spi0_npcs0\}\] -to \[get_keepers \{ad_spi_sdio\}\] 8.000" {  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1464990953982 ""}  } { { "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" "" { Text "C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/rtl/lgdst_rxglue.sdc" 126 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953982 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "data_start " "Node: data_start was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch spi0_miso_ver data_start " "Latch spi0_miso_ver is being clocked by data_start" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1464990953984 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953984 "|lgdst_rxglue|data_start"}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1464990953986 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1464990953994 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953995 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.345 " "Worst-case setup slack is -11.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.345             -11.345 spi0_spclk  " "  -11.345             -11.345 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.845              -7.552 clk  " "   -4.845              -7.552 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 n/a  " "    0.856               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953996 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.907               0.000 ts_clk  " "    0.907               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953996 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953996 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 2.292 " "Worst-case hold slack is 2.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.292               0.000 spi0_spclk  " "    2.292               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.420               0.000 ts_clk  " "    4.420               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.424               0.000 n/a  " "    5.424               0.000 n/a " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953998 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.429               0.000 clk  " "    5.429               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953998 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953998 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.561 " "Worst-case recovery slack is -1.561" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.561              -1.561 spi0_spclk  " "   -1.561              -1.561 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990953999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990953999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 17.372 " "Worst-case removal slack is 17.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.372               0.000 spi0_spclk  " "   17.372               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990954000 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.661 " "Worst-case minimum pulse width slack is 9.661" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 clk  " "    9.661               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 spi0_spclk  " "    9.661               0.000 spi0_spclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.661               0.000 ts_clk  " "    9.661               0.000 ts_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1464990954001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990954001 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990954037 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990954054 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990954054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "696 " "Peak virtual memory: 696 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464990954082 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 14:55:54 2016 " "Processing ended: Fri Jun 03 14:55:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464990954082 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464990954082 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464990954082 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990954082 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1464990961254 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1464990961257 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 03 14:56:01 2016 " "Processing started: Fri Jun 03 14:56:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1464990961257 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1464990961257 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lgdst_rxglue -c lgdst_rxglue" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1464990961257 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "lgdst_rxglue.vo lgdst_rxglue_v.sdo C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/simulation/modelsim/ simulation " "Generated files \"lgdst_rxglue.vo\" and \"lgdst_rxglue_v.sdo\" in directory \"C:/sncvs/rxcpld/working/rxcpld160523_v2_ctrl_led_ver_readback/syn/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1464990961669 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "660 " "Peak virtual memory: 660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1464990961691 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 03 14:56:01 2016 " "Processing ended: Fri Jun 03 14:56:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1464990961691 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1464990961691 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1464990961691 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1464990961691 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 31 s " "Quartus Prime Full Compilation was successful. 0 errors, 31 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1464990962311 ""}
