Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Tue Mar  5 19:24:27 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.613        0.000                      0                  156        0.989        0.000                       0                   333  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 1.563}        3.125           320.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.613        0.000                      0                  156        0.989        0.000                       0                   209  
clk_wrapper                                                                             498.562        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.613ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.989ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_3_2.idx_2_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.860ns (35.479%)  route 1.564ns (64.521%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.616ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.562ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.578     2.719    shift_reg_tap_i/clk_c
    SLICE_X111Y559       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y559       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.818 r  shift_reg_tap_i/sr_p.sr_1[3]/Q
                         net (fo=17, routed)          0.204     3.022    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[3]
    SLICE_X111Y559       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.215 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=20, routed)          0.267     3.482    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6
    SLICE_X111Y559       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.546 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     3.661    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X111Y558       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.810 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.102     3.912    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o6
    SLICE_X111Y558       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     4.025 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=20, routed)          0.239     4.264    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0
    SLICE_X108Y559       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     4.385 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.260     4.645    dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/idx_6[1]
    SLICE_X109Y558       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.766 r  dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=1, routed)           0.377     5.143    dut_inst/idx_0[1]
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.417     5.372    dut_inst/clk_c
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/CLK
                         clock pessimism              0.467     5.839    
                         clock uncertainty           -0.035     5.804    
    SLICE_X110Y552       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     5.756    dut_inst/ret_array_3_2.idx_2_idx_1
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_3_2.idx_2_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.860ns (35.479%)  route 1.564ns (64.521%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.616ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.562ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.578     2.719    shift_reg_tap_i/clk_c
    SLICE_X111Y559       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y559       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.818 r  shift_reg_tap_i/sr_p.sr_1[3]/Q
                         net (fo=17, routed)          0.204     3.022    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[3]
    SLICE_X111Y559       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.215 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=20, routed)          0.267     3.482    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6
    SLICE_X111Y559       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.546 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     3.661    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X111Y558       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.810 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.102     3.912    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o6
    SLICE_X111Y558       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     4.025 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=20, routed)          0.239     4.264    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0
    SLICE_X108Y559       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     4.385 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.260     4.645    dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/idx_6[1]
    SLICE_X109Y558       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.766 r  dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=1, routed)           0.377     5.143    dut_inst/idx_0[1]
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.417     5.372    dut_inst/clk_c
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/CLK
                         clock pessimism              0.467     5.839    
                         clock uncertainty           -0.035     5.804    
    SLICE_X110Y552       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     5.756    dut_inst/ret_array_3_2.idx_2_idx_1
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_3_2.idx_2_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.860ns (35.479%)  route 1.564ns (64.521%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.616ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.562ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.578     2.719    shift_reg_tap_i/clk_c
    SLICE_X111Y559       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y559       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.818 f  shift_reg_tap_i/sr_p.sr_1[3]/Q
                         net (fo=17, routed)          0.204     3.022    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[3]
    SLICE_X111Y559       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.215 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=20, routed)          0.267     3.482    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6
    SLICE_X111Y559       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.546 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     3.661    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X111Y558       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.810 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.102     3.912    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o6
    SLICE_X111Y558       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     4.025 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=20, routed)          0.239     4.264    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0
    SLICE_X108Y559       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     4.385 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.260     4.645    dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/idx_6[1]
    SLICE_X109Y558       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.766 r  dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=1, routed)           0.377     5.143    dut_inst/idx_0[1]
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.417     5.372    dut_inst/clk_c
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/CLK
                         clock pessimism              0.467     5.839    
                         clock uncertainty           -0.035     5.804    
    SLICE_X110Y552       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     5.756    dut_inst/ret_array_3_2.idx_2_idx_1
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_3_2.idx_2_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.860ns (35.479%)  route 1.564ns (64.521%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.616ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.562ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.578     2.719    shift_reg_tap_i/clk_c
    SLICE_X111Y559       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y559       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.818 r  shift_reg_tap_i/sr_p.sr_1[3]/Q
                         net (fo=17, routed)          0.204     3.022    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[3]
    SLICE_X111Y559       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.215 r  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=20, routed)          0.267     3.482    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6
    SLICE_X111Y559       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.546 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     3.661    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X111Y558       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.810 f  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.102     3.912    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o6
    SLICE_X111Y558       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     4.025 f  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=20, routed)          0.239     4.264    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0
    SLICE_X108Y559       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     4.385 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.260     4.645    dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/idx_6[1]
    SLICE_X109Y558       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.766 r  dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=1, routed)           0.377     5.143    dut_inst/idx_0[1]
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.417     5.372    dut_inst/clk_c
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/CLK
                         clock pessimism              0.467     5.839    
                         clock uncertainty           -0.035     5.804    
    SLICE_X110Y552       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     5.756    dut_inst/ret_array_3_2.idx_2_idx_1
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Destination:            dut_inst/ret_array_3_2.idx_2_idx_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@1.563ns period=3.125ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk rise@3.125ns - clk rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 0.860ns (35.479%)  route 1.564ns (64.521%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.247ns = ( 5.372 - 3.125 ) 
    Source Clock Delay      (SCD):    2.719ns
    Clock Pessimism Removal (CPR):    0.467ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.578ns (routing 0.616ns, distribution 0.962ns)
  Clock Net Delay (Destination): 1.417ns (routing 0.562ns, distribution 0.855ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.578     2.719    shift_reg_tap_i/clk_c
    SLICE_X111Y559       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y559       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.099     2.818 r  shift_reg_tap_i/sr_p.sr_1[3]/Q
                         net (fo=17, routed)          0.204     3.022    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/input_slr[3]
    SLICE_X111Y559       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.193     3.215 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o5_lut6_2_o5/O
                         net (fo=20, routed)          0.267     3.482    dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_d_0_lut6_2_o6
    SLICE_X111Y559       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.064     3.546 f  dut_inst/stage_g.0.pair_g.0.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=3, routed)           0.115     3.661    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/pt_4[0]
    SLICE_X111Y558       LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.810 f  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.102     3.912    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_c2_lut6_2_o6
    SLICE_X111Y558       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.113     4.025 f  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0/O
                         net (fo=20, routed)          0.239     4.264    dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/un1_b_i_ac0_5_0
    SLICE_X108Y559       LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.121     4.385 r  dut_inst/stage_g.1.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=2, routed)           0.260     4.645    dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/idx_6[1]
    SLICE_X109Y558       LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.121     4.766 r  dut_inst/stage_g.2.pair_g.0.csn_cmp_inst/b_o_comb.idx_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=1, routed)           0.377     5.143    dut_inst/idx_0[1]
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.125     3.125 r  
    AV33                                              0.000     3.125 r  clk (IN)
                         net (fo=0)                   0.000     3.125    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     3.635 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     3.635    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     3.635 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     3.931    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.955 r  clk_ibuf/O
    X3Y9 (CLOCK_ROOT)    net (fo=208, routed)         1.417     5.372    dut_inst/clk_c
    SLICE_X110Y552       SRL16E                                       r  dut_inst/ret_array_3_2.idx_2_idx_1/CLK
                         clock pessimism              0.467     5.839    
                         clock uncertainty           -0.035     5.804    
    SLICE_X110Y552       SRL16E (Setup_D6LUT_SLICEM_CLK_D)
                                                     -0.048     5.756    dut_inst/ret_array_3_2.idx_2_idx_1
  -------------------------------------------------------------------
                         required time                          5.756    
                         arrival time                          -5.143    
  -------------------------------------------------------------------
                         slack                                  0.613    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I    n/a            1.499         3.125       1.626      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X108Y553  dut_inst/ret_array_3_0.idx_0_idx_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X110Y559  dut_inst/ret_array_3_0.idx_1_idx_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X108Y557  dut_inst/ret_array_3_0.idx_2_idx_1/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.146         3.125       1.979      SLICE_X108Y557  dut_inst/ret_array_3_0.idx_3_idx_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X108Y561  dut_inst/ret_array_3_3.idx_0_idx_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X108Y561  dut_inst/ret_array_3_3.idx_1_idx_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X108Y561  dut_inst/ret_array_3_3.idx_3_idx_1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X108Y561  dut_inst/ret_array_3_3.idx_4_idx_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.573         1.562       0.989      SLICE_X108Y553  dut_inst/ret_array_3_0.idx_0_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X108Y553  dut_inst/ret_array_3_0.idx_0_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X110Y559  dut_inst/ret_array_3_0.idx_1_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X108Y557  dut_inst/ret_array_3_0.idx_2_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X108Y557  dut_inst/ret_array_3_0.idx_3_idx_1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.573         1.563       0.990      SLICE_X108Y557  dut_inst/ret_array_3_0.idx_4_idx_1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X111Y561         lsfr_1/shiftreg_vector[23]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X111Y561         lsfr_1/shiftreg_vector[24]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X111Y561         lsfr_1/shiftreg_vector[25]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y559         lsfr_1/shiftreg_vector[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X110Y558         lsfr_1/shiftreg_vector[30]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X110Y558         lsfr_1/shiftreg_vector[31]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[3][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y561         lsfr_1/shiftreg_vector[23]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y561         lsfr_1/shiftreg_vector[24]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X111Y561         lsfr_1/shiftreg_vector[25]/C



