$date
	Thu Apr 29 12:03:53 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module timer_ten_tb $end
$var wire 1 ! zero $end
$var wire 1 " tc $end
$var wire 4 # out [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % clrn $end
$var reg 1 & en $end
$var reg 4 ' in [3:0] $end
$var reg 1 ( loadn $end
$scope module DUT $end
$var wire 1 $ clk $end
$var wire 1 % clrn $end
$var wire 4 ) data [3:0] $end
$var wire 1 & en $end
$var wire 1 ( loadn $end
$var wire 1 " tc $end
$var reg 4 * out [3:0] $end
$var reg 1 ! zero $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 *
b1000 )
0(
b1000 '
1&
1%
1$
b1000 #
0"
0!
$end
#5000000000
0$
#10000000000
0"
b111 #
b111 *
1$
1(
#15000000000
0$
#20000000000
b110 #
b110 *
1$
#25000000000
0$
#30000000000
b101 #
b101 *
1$
#35000000000
0$
#40000000000
b100 #
b100 *
1$
#45000000000
0$
#50000000000
0"
b11 #
b11 *
1$
#55000000000
0$
#60000000000
b10 #
b10 *
1$
#65000000000
0$
#70000000000
0"
b1 #
b1 *
1$
#75000000000
0$
#80000000000
1"
1!
b0 #
b0 *
1$
#85000000000
0$
#90000000000
0"
0!
b1001 #
b1001 *
1$
#95000000000
0$
#100000000000
b1000 #
b1000 *
1$
