// Seed: 1484214628
module module_0 (
    id_1,
    id_2,
    id_3#(
        .id_4 (1 - id_5),
        .id_6 (-1),
        .id_7 (1),
        .id_8 (1),
        .id_9 (1),
        .id_10(1),
        .id_11(-1'b0 == -1'b0),
        .id_12(1),
        .id_13(1'b0 & -1),
        .id_14(1),
        .id_15(1)
    ),
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_20;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_3,
      id_7,
      id_4,
      id_6
  );
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  id_8 :
  assert property (@(posedge -1) -1'b0)
  else;
  parameter id_9 = 1;
  wire id_10;
endmodule
