/* AUTOGENERATED STUB FOR ANDROID BUILD */
#ifndef TRACE_TRACE_HW_FSI_H
#define TRACE_TRACE_HW_FSI_H

/* No-op trace events */
#ifndef trace_event_get_state_backends
#define trace_event_get_state_backends(id) (0)
#endif
#ifndef trace_event_get_state
#define trace_event_get_state(id) (0)
#endif
#define TRACE_FSI_ASPEED_APB2OPB_READ 0
#define TRACE_FSI_ASPEED_APB2OPB_READ_ENABLED 0
#define TRACE_FSI_ASPEED_APB2OPB_READ_BACKEND_DSTATE() (0)
static inline void trace_fsi_aspeed_apb2opb_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_FSI_ASPEED_APB2OPB_WRITE 0
#define TRACE_FSI_ASPEED_APB2OPB_WRITE_ENABLED 0
#define TRACE_FSI_ASPEED_APB2OPB_WRITE_BACKEND_DSTATE() (0)
static inline void trace_fsi_aspeed_apb2opb_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_FSI_CFAM_CONFIG_READ 0
#define TRACE_FSI_CFAM_CONFIG_READ_ENABLED 0
#define TRACE_FSI_CFAM_CONFIG_READ_BACKEND_DSTATE() (0)
static inline void trace_fsi_cfam_config_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_FSI_CFAM_CONFIG_WRITE 0
#define TRACE_FSI_CFAM_CONFIG_WRITE_ENABLED 0
#define TRACE_FSI_CFAM_CONFIG_WRITE_BACKEND_DSTATE() (0)
static inline void trace_fsi_cfam_config_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_FSI_CFAM_CONFIG_WRITE_NOADDR 0
#define TRACE_FSI_CFAM_CONFIG_WRITE_NOADDR_ENABLED 0
#define TRACE_FSI_CFAM_CONFIG_WRITE_NOADDR_BACKEND_DSTATE() (0)
static inline void trace_fsi_cfam_config_write_noaddr(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_FSI_CFAM_UNIMPLEMENTED_READ 0
#define TRACE_FSI_CFAM_UNIMPLEMENTED_READ_ENABLED 0
#define TRACE_FSI_CFAM_UNIMPLEMENTED_READ_BACKEND_DSTATE() (0)
static inline void trace_fsi_cfam_unimplemented_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_FSI_CFAM_UNIMPLEMENTED_WRITE 0
#define TRACE_FSI_CFAM_UNIMPLEMENTED_WRITE_ENABLED 0
#define TRACE_FSI_CFAM_UNIMPLEMENTED_WRITE_BACKEND_DSTATE() (0)
static inline void trace_fsi_cfam_unimplemented_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_FSI_MASTER_READ 0
#define TRACE_FSI_MASTER_READ_ENABLED 0
#define TRACE_FSI_MASTER_READ_BACKEND_DSTATE() (0)
static inline void trace_fsi_master_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_FSI_MASTER_WRITE 0
#define TRACE_FSI_MASTER_WRITE_ENABLED 0
#define TRACE_FSI_MASTER_WRITE_BACKEND_DSTATE() (0)
static inline void trace_fsi_master_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_FSI_SCRATCHPAD_READ 0
#define TRACE_FSI_SCRATCHPAD_READ_ENABLED 0
#define TRACE_FSI_SCRATCHPAD_READ_BACKEND_DSTATE() (0)
static inline void trace_fsi_scratchpad_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_FSI_SCRATCHPAD_WRITE 0
#define TRACE_FSI_SCRATCHPAD_WRITE_ENABLED 0
#define TRACE_FSI_SCRATCHPAD_WRITE_BACKEND_DSTATE() (0)
static inline void trace_fsi_scratchpad_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}
#define TRACE_FSI_SLAVE_READ 0
#define TRACE_FSI_SLAVE_READ_ENABLED 0
#define TRACE_FSI_SLAVE_READ_BACKEND_DSTATE() (0)
static inline void trace_fsi_slave_read(uint64_t addr, uint32_t size) {
    (void)addr;
    (void)size;
}
#define TRACE_FSI_SLAVE_WRITE 0
#define TRACE_FSI_SLAVE_WRITE_ENABLED 0
#define TRACE_FSI_SLAVE_WRITE_BACKEND_DSTATE() (0)
static inline void trace_fsi_slave_write(uint64_t addr, uint32_t size, uint64_t data) {
    (void)addr;
    (void)size;
    (void)data;
}

#endif