Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Thu Nov  5 10:43:17 2020
| Host         : DESKTOP-SLHV2VN running 64-bit major release  (build 9200)
| Command      : report_timing -max_paths 10 -file ./report/hardware_accelerator_timing_paths_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.820ns (20.407%)  route 3.198ns (79.593%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          1.025     4.250    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ack_out
    SLICE_X92Y71         LUT4 (Prop_lut4_I1_O)        0.116     4.366 r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ireg[4]_i_1/O
                         net (fo=5, routed)           0.625     4.991    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/SR[0]
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ap_clk
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y71         FDRE (Setup_fdre_C_R)       -0.728    10.161    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.820ns (20.407%)  route 3.198ns (79.593%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          1.025     4.250    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ack_out
    SLICE_X92Y71         LUT4 (Prop_lut4_I1_O)        0.116     4.366 r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ireg[4]_i_1/O
                         net (fo=5, routed)           0.625     4.991    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/SR[0]
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ap_clk
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y71         FDRE (Setup_fdre_C_R)       -0.728    10.161    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.820ns (20.407%)  route 3.198ns (79.593%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          1.025     4.250    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ack_out
    SLICE_X92Y71         LUT4 (Prop_lut4_I1_O)        0.116     4.366 r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ireg[4]_i_1/O
                         net (fo=5, routed)           0.625     4.991    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/SR[0]
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ap_clk
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y71         FDRE (Setup_fdre_C_R)       -0.728    10.161    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.820ns (20.407%)  route 3.198ns (79.593%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          1.025     4.250    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ack_out
    SLICE_X92Y71         LUT4 (Prop_lut4_I1_O)        0.116     4.366 r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ireg[4]_i_1/O
                         net (fo=5, routed)           0.625     4.991    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/SR[0]
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ap_clk
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y71         FDRE (Setup_fdre_C_R)       -0.728    10.161    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.820ns (20.407%)  route 3.198ns (79.593%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          1.025     4.250    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ack_out
    SLICE_X92Y71         LUT4 (Prop_lut4_I1_O)        0.116     4.366 r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/obuf_inst/ireg[4]_i_1/O
                         net (fo=5, routed)           0.625     4.991    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/SR[0]
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ap_clk
    SLICE_X92Y71         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X92Y71         FDRE (Setup_fdre_C_R)       -0.728    10.161    bd_0_i/hls_inst/U0/regslice_both_IN_keep_V_U/ibuf_inst/ireg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.161    
                         arrival time                          -4.991    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.821ns (20.465%)  route 3.191ns (79.535%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          0.780     4.005    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ack_out
    SLICE_X95Y73         LUT4 (Prop_lut4_I1_O)        0.117     4.122 r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ireg[32]_i_1/O
                         net (fo=33, routed)          0.862     4.985    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/SR[0]
    SLICE_X98Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ap_clk
    SLICE_X98Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X98Y69         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        4.012ns  (logic 0.821ns (20.465%)  route 3.191ns (79.535%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          0.780     4.005    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ack_out
    SLICE_X95Y73         LUT4 (Prop_lut4_I1_O)        0.117     4.122 r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ireg[32]_i_1/O
                         net (fo=33, routed)          0.862     4.985    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/SR[0]
    SLICE_X98Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ap_clk
    SLICE_X98Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X98Y69         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -4.985    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.821ns (21.190%)  route 3.053ns (78.810%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          0.780     4.005    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ack_out
    SLICE_X95Y73         LUT4 (Prop_lut4_I1_O)        0.117     4.122 r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ireg[32]_i_1/O
                         net (fo=33, routed)          0.725     4.847    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/SR[0]
    SLICE_X94Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ap_clk
    SLICE_X94Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y69         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.821ns (21.190%)  route 3.053ns (78.810%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          0.780     4.005    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ack_out
    SLICE_X95Y73         LUT4 (Prop_lut4_I1_O)        0.117     4.122 r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ireg[32]_i_1/O
                         net (fo=33, routed)          0.725     4.847    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/SR[0]
    SLICE_X94Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ap_clk
    SLICE_X94Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y69         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.821ns (21.190%)  route 3.053ns (78.810%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.973     0.973    bd_0_i/hls_inst/U0/ap_clk
    SLICE_X101Y70        FDRE                                         r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y70        FDRE (Prop_fdre_C_Q)         0.456     1.429 r  bd_0_i/hls_inst/U0/i_0_reg_69_reg[0]/Q
                         net (fo=5, routed)           0.711     2.140    bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/Q[0]
    SLICE_X100Y70        LUT4 (Prop_lut4_I0_O)        0.124     2.264 f  bd_0_i/hls_inst/U0/regslice_both_IN_last_V_U/ibuf_inst/ap_ready_INST_0_i_1/O
                         net (fo=4, routed)           0.837     3.101    bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/i_reg_116_reg[0]
    SLICE_X99Y71         LUT5 (Prop_lut5_I4_O)        0.124     3.225 r  bd_0_i/hls_inst/U0/regslice_both_OUT_data_V_U/ibuf_inst/ireg[32]_i_3/O
                         net (fo=17, routed)          0.780     4.005    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ack_out
    SLICE_X95Y73         LUT4 (Prop_lut4_I1_O)        0.117     4.122 r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/obuf_inst/ireg[32]_i_1/O
                         net (fo=33, routed)          0.725     4.847    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/SR[0]
    SLICE_X94Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=172, unset)          0.924    10.924    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ap_clk
    SLICE_X94Y69         FDRE                                         r  bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[4]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X94Y69         FDRE (Setup_fdre_C_R)       -0.732    10.157    bd_0_i/hls_inst/U0/regslice_both_IN_data_V_U/ibuf_inst/ireg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.157    
                         arrival time                          -4.847    
  -------------------------------------------------------------------
                         slack                                  5.310    




