To implement adder tree in Verilog.
