// Seed: 1021247612
module module_0 (
    input wor id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input tri module_0,
    output tri id_5,
    output supply0 id_6,
    input uwire id_7,
    output uwire id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    output tri1 id_12,
    input tri id_13
);
  wire id_15;
  wire id_16 = id_16;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input wand id_2,
    output supply1 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output tri1 id_6,
    output tri0 id_7
);
  wire id_9, id_10;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_7,
      id_6,
      id_4,
      id_7,
      id_6,
      id_1,
      id_7,
      id_6,
      id_1,
      id_2,
      id_3,
      id_1
  );
endmodule
