<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>N64_controller_iter_4</name><vendor/><library/><version/><fileSets><fileSet fileSetId="OTHER_FILESET"><file fileid="0"><name>./N64_controller_iter_4.sdb</name><userFileType>SDB</userFileType></file><file fileid="1"><name>./N64_controller_iter_4_DataSheet.xml</name><userFileType>log</userFileType></file><file fileid="2"><name>./N64_controller_iter_4_manifest.txt</name><userFileType>LOG</userFileType></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="3"><name>./subsystem.bfm</name><userFileType>unknown</userFileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="4"><name>./N64_controller_iter_4.pdc</name><userFileType>PDC</userFileType></file></fileSet><fileSet fileSetId="HDL_FILESET"><file fileid="5"><name>./N64_controller_iter_4.v</name><fileType>verilogSource</fileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>OTHER_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view></views></hwModel><category>SmartCoreDesign</category><function>SmartDesign</function><variation>SmartDesign</variation><vendor>Actel</vendor><version>1.0</version><vendorExtension><type>SmartCoreDesign</type></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtensions><previousType/><preDesignInGoodState>false</preDesignInGoodState><componentRef library="" name="" vendor="" version=""/><dependentModules><module file="hdl\controller_interface.v" module_class="HdlModule" name="controller_interface" state="GOOD" type="2"/><module module_class="ComponentModule" name="N64_controller_iter_4_MSS::work" state="GOOD" type="1"/></dependentModules></vendorExtensions><busInterfaces><busInterface><name>UART_0_PADs</name><busType library="Internal" name="Group" vendor="Actel" version=""/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>UART_0_TXD</componentSignalName><busSignalName>UART_0_TXD</busSignalName></signal><signal><componentSignalName>UART_0_RXD</componentSignalName><busSignalName>UART_0_RXD</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>data_line</name><direction>inout</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>sigout</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>UART_0_TXD</name><direction>out</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>OUTBUF_MSS%CRC:46539%</padMacro><padMacroPin/><packagePin>Y22</packagePin><used>true</used></vendorExtensions></signal><signal><name>UART_0_RXD</name><direction>in</direction><export>true</export><vendorExtensions><pad>true</pad><padMacro>INBUF_MSS%CRC:49473%</padMacro><padMacroPin/><packagePin>U18</packagePin><used>true</used></vendorExtensions></signal><signal><name>monitor_sig</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED_test</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>