{"vcs1":{"timestamp_begin":1712313312.490627454, "rt":10.59, "ut":10.15, "st":0.27}}
{"vcselab":{"timestamp_begin":1712313323.164870317, "rt":0.32, "ut":0.22, "st":0.07}}
{"link":{"timestamp_begin":1712313323.539459660, "rt":0.57, "ut":0.40, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1712313311.939059565}
{"VCS_COMP_START_TIME": 1712313311.939059565}
{"VCS_COMP_END_TIME": 1712313324.208526255}
{"VCS_USER_OPTIONS": "-debug_access+all -Mupdate -sverilog -ntb_opts uvm-1.2 -f /home/harishkv/automation/Automated_regression/final/regs/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/agents/apb/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/sequence_lib/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/env/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/tb/src/filelist.f -f /home/harishkv/automation/Automated_regression/final/src/filelist.f -o gen_exe_apb_random_read_write_override_test"}
{"vcs1": {"peak_mem": 295268}}
{"vcselab": {"peak_mem": 147740}}
