{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1683489388020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1683489388025 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 08 07:56:27 2023 " "Processing started: Mon May 08 07:56:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1683489388025 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489388025 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off GRP-ReCOP -c GRP-ReCOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489388025 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1683489388546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1683489388546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-bdf_type " "Found design unit 1: top-bdf_type" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395509 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/top.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max.vhd 2 1 " "Found 2 design units, including 1 entities, in source file max.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Max-behaviour " "Found design unit 1: Max-behaviour" {  } { { "MAX.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395512 ""} { "Info" "ISGN_ENTITY_NAME" "1 Max " "Found entity 1: Max" {  } { { "MAX.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/MAX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behaviour " "Found design unit 1: ALU-behaviour" {  } { { "ALU.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395516 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ALU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/sys_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock/sys_clock/synthesis/sys_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sys_clock-rtl " "Found design unit 1: sys_clock-rtl" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395519 ""} { "Info" "ISGN_ENTITY_NAME" "1 sys_clock " "Found entity 1: sys_clock" {  } { { "clock/sys_clock/synthesis/sys_clock.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/sys_clock.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/submodules/verbosity_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verbosity_pkg (SystemVerilog) (sys_clock) " "Found design unit 1: verbosity_pkg (SystemVerilog) (sys_clock)" {  } { { "clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/verbosity_pkg.sv" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_clock_source " "Found entity 1: altera_avalon_clock_source" {  } { { "clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/clock/sys_clock/synthesis/submodules/altera_avalon_clock_source.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regfile-behaviour " "Found design unit 1: regfile-behaviour" {  } { { "RegFile.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395527 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "RegFile.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/RegFile.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC_TB-behavior " "Found design unit 1: PC_TB-behavior" {  } { { "PC_tb.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395530 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_TB " "Found entity 1: PC_TB" {  } { { "PC_tb.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behaviour " "Found design unit 1: PC-behaviour" {  } { { "PC.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395534 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/PC.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opdec.vhd 0 0 " "Found 0 design units, including 0 entities, in source file opdec.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mi.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mi.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_interface-behaviour " "Found design unit 1: memory_interface-behaviour" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395542 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_interface " "Found entity 1: memory_interface" {  } { { "memory_interface.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_interface.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-behaviour " "Found design unit 1: IR-behaviour" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395545 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Found entity 1: IR" {  } { { "IR.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/IR.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behaviour " "Found design unit 1: ControlUnit-behaviour" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395548 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_block/memory_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory_block/memory_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory_block-SYN " "Found design unit 1: memory_block-SYN" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395551 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory_block " "Found entity 1: memory_block" {  } { { "memory_block/memory_block.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/memory_block/memory_block.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zRegister-behaviour " "Found design unit 1: zRegister-behaviour" {  } { { "zRegister.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395554 ""} { "Info" "ISGN_ENTITY_NAME" "1 zRegister " "Found entity 1: zRegister" {  } { { "zRegister.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/zRegister.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signalregisters.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signalregisters.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signalRegisters-behaviour " "Found design unit 1: signalRegisters-behaviour" {  } { { "signalRegisters.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395557 ""} { "Info" "ISGN_ENTITY_NAME" "1 signalRegisters " "Found entity 1: signalRegisters" {  } { { "signalRegisters.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/signalRegisters.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory/program_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file program_memory/program_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_memory-SYN " "Found design unit 1: program_memory-SYN" {  } { { "program_memory/program_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395561 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory/program_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/program_memory/program_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory/data_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/data_memory/data_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395564 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory/data_memory.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/data_memory/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1683489395564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395564 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "clr_start ControlUnit.vhd(96) " "VHDL error at ControlUnit.vhd(96): object \"clr_start\" is used but not declared" {  } { { "ControlUnit.vhd" "" { Text "C:/Users/euanp/Documents/GitHub/COMPSYS701_GRP/Euan/ReCOP/ControlUnit.vhd" 96 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1683489395566 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1683489395697 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 08 07:56:35 2023 " "Processing ended: Mon May 08 07:56:35 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1683489395697 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1683489395697 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1683489395697 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489395697 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1683489396301 ""}
