strict digraph "" {
	node [label="\N"];
	"1640:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7f13b5578290>",
		def_var="['pid_OUT']",
		fillcolor=deepskyblue,
		label="1640:AS
pid_OUT = pid[3:0] == 4'b0001;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['pid']"];
}
