<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de sha256.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2350/hardware_regs/include/hardware/regs/sha256.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : SHA256</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : SHA-256 hash function implementation</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_SHA256_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_SHA256_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : SHA256_CSR</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Control and status register</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad9fab02e755413c7b030a481a6da3c97">   19</a></span><span class="preprocessor">#define SHA256_CSR_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a5f3bb09bd86da56d60199ce8d1a98b4d">   20</a></span><span class="preprocessor">#define SHA256_CSR_BITS   _u(0x00001317)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a62f8b41574bc5e44686f41261091a2f3">   21</a></span><span class="preprocessor">#define SHA256_CSR_RESET  _u(0x00001206)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : SHA256_CSR_BSWAP</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : Enable byte swapping of 32-bit values at the point they are</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               committed to the SHA message scheduler.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//               This block&#39;s bus interface assembles byte/halfword data into</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               message words in little-endian order, so that DMAing the same</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               buffer with different transfer sizes always gives the same</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               result on a little-endian system like RP2350.</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               However, when marshalling bytes into blocks, SHA expects that</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">//               the first byte is the *most significant* in each message word.</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//               To resolve this, once the bus interface has accumulated 32 bits</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               of data (either a word write, two halfword writes in little-</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               endian order, or four byte writes in little-endian order) the</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//               final value can be byte-swapped before passing to the actual</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//               SHA core.</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">//</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">//               This feature is enabled by default because using the SHA core</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//               to checksum byte buffers is expected to be more common than</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               having preformatted SHA message words lying around.</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a0111efb42084d4940be39d0b8d631ed6">   43</a></span><span class="preprocessor">#define SHA256_CSR_BSWAP_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a7fd7e7c4de37d85906caaeebdbec8f50">   44</a></span><span class="preprocessor">#define SHA256_CSR_BSWAP_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a4244ecef709aa7051272a7d4f763ba38">   45</a></span><span class="preprocessor">#define SHA256_CSR_BSWAP_MSB    _u(12)</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ae949ee179516dc4eadb6cc1344829b2f">   46</a></span><span class="preprocessor">#define SHA256_CSR_BSWAP_LSB    _u(12)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ae86acec8f34551fb678753a445fe4edd">   47</a></span><span class="preprocessor">#define SHA256_CSR_BSWAP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">// Field       : SHA256_CSR_DMA_SIZE</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">// Description : Configure DREQ logic for the correct DMA data size. Must be</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//               configured before the DMA channel is triggered.</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               The SHA-256 core&#39;s DREQ logic requests one entire block of data</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               at once, since there is no FIFO, and data goes straight into</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//               the core&#39;s message schedule and digest hardware. Therefore,</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               when transferring data with DMA, CSR_DMA_SIZE must be</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               configured in advance so that the correct number of transfers</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               can be requested per block.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               0x0 -&gt; 8bit</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               0x1 -&gt; 16bit</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               0x2 -&gt; 32bit</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a1cb30de429a27e24f34c6b71d303de8e">   62</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_RESET  _u(0x2)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a1d5549a265afed8adfd54eee8b4eda52">   63</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_BITS   _u(0x00000300)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#af124e2e5ea7e8fab45c3506040566fef">   64</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_MSB    _u(9)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a9bc56192cf82b2cc94432ef18f48ac19">   65</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_LSB    _u(8)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a9bdc6f7e76cffc14e488d6e67086726a">   66</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a62b6b160184ebfc7ae131398b040fbf8">   67</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_VALUE_8BIT _u(0x0)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a558389e966bb5131453a908653453beb">   68</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_VALUE_16BIT _u(0x1)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a67939f81ad86fc34cbe9a4a52b1188c0">   69</a></span><span class="preprocessor">#define SHA256_CSR_DMA_SIZE_VALUE_32BIT _u(0x2)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Field       : SHA256_CSR_ERR_WDATA_NOT_RDY</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// Description : Set when a write occurs whilst the SHA-256 core is not ready</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               for data (WDATA_RDY is low). Write one to clear.</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a3d21f374566dc79a729ec5d48437192b">   74</a></span><span class="preprocessor">#define SHA256_CSR_ERR_WDATA_NOT_RDY_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac3ac9da0868ba2b9a94f66f069cf75ca">   75</a></span><span class="preprocessor">#define SHA256_CSR_ERR_WDATA_NOT_RDY_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad5e82267f97c12820eeadf52af71375f">   76</a></span><span class="preprocessor">#define SHA256_CSR_ERR_WDATA_NOT_RDY_MSB    _u(4)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ab63fe5291daa39f54ee50d7cf74f733d">   77</a></span><span class="preprocessor">#define SHA256_CSR_ERR_WDATA_NOT_RDY_LSB    _u(4)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a613e3f0d87cd4f7bf590378772bdf5c4">   78</a></span><span class="preprocessor">#define SHA256_CSR_ERR_WDATA_NOT_RDY_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">// Field       : SHA256_CSR_SUM_VLD</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// Description : If 1, the SHA-256 checksum presented in registers SUM0 through</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">//               SUM7 is currently valid.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               Goes low when WDATA is first written, then returns high once 16</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//               words have been written and the digest of the current 512-bit</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               block has subsequently completed.</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aafb5ca63ae5d02ff275faecf621b45cf">   87</a></span><span class="preprocessor">#define SHA256_CSR_SUM_VLD_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a297993b4514bffdae9bd3115e8a9b076">   88</a></span><span class="preprocessor">#define SHA256_CSR_SUM_VLD_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#afebcfc0a7235851cef6e69e72e9114da">   89</a></span><span class="preprocessor">#define SHA256_CSR_SUM_VLD_MSB    _u(2)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a63b49afb17184ad8fb7b012e271531d5">   90</a></span><span class="preprocessor">#define SHA256_CSR_SUM_VLD_LSB    _u(2)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a44021e0bd0c209fa9a8035994a24f7a3">   91</a></span><span class="preprocessor">#define SHA256_CSR_SUM_VLD_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">// Field       : SHA256_CSR_WDATA_RDY</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment">// Description : If 1, the SHA-256 core is ready to accept more data through the</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">//               WDATA register.</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">//</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">//               After writing 16 words, this flag will go low for 57 cycles</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">//               whilst the core completes its digest.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac41bc6f14d4e82d89c41fe7a215df000">   99</a></span><span class="preprocessor">#define SHA256_CSR_WDATA_RDY_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a07b761eaa4a51f3191f8dac14a9842d3">  100</a></span><span class="preprocessor">#define SHA256_CSR_WDATA_RDY_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ab073a0ce49e19c4704ed84f487741919">  101</a></span><span class="preprocessor">#define SHA256_CSR_WDATA_RDY_MSB    _u(1)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a8895be44b07c904426a6a00eaa1958b8">  102</a></span><span class="preprocessor">#define SHA256_CSR_WDATA_RDY_LSB    _u(1)</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aac50a453ccf6b01ae40865c6ab725d77">  103</a></span><span class="preprocessor">#define SHA256_CSR_WDATA_RDY_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// Field       : SHA256_CSR_START</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">// Description : Write 1 to prepare the SHA-256 core for a new checksum.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               The SUMx registers are initialised to the proper values</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//               (fractional bits of square roots of first 8 primes) and</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//               internal counters are cleared. This immediately forces</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               WDATA_RDY and SUM_VLD high.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//               START must be written before initiating a DMA transfer to the</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//               SHA-256 core, because the core will always request 16 transfers</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               at a time (1 512-bit block). Additionally, the DMA channel</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               should be configured for a multiple of 16 32-bit transfers.</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a71470a1977ff832ab188d5b3ec2f0696">  117</a></span><span class="preprocessor">#define SHA256_CSR_START_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aaa04a904d8810550bced83188b5dc76f">  118</a></span><span class="preprocessor">#define SHA256_CSR_START_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a42011232837e2c9a78e6296adec621a7">  119</a></span><span class="preprocessor">#define SHA256_CSR_START_MSB    _u(0)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a963688084db9326642d3b139279c8d68">  120</a></span><span class="preprocessor">#define SHA256_CSR_START_LSB    _u(0)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#abf3bf75a2a038350f66cc87c0b5820d1">  121</a></span><span class="preprocessor">#define SHA256_CSR_START_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Register    : SHA256_WDATA</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">// Description : Write data register</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               After pulsing START and writing 16 words of data to this</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//               register, WDATA_RDY will go low and the SHA-256 core will</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//               complete the digest of the current 512-bit block.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">//               Software is responsible for ensuring the data is correctly</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//               padded and terminated to a whole number of 512-bit blocks.</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">//</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//               After this, WDATA_RDY will return high, and more data can be</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">//               written (if any).</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//               This register supports word, halfword and byte writes, so that</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">//               DMA from non-word-aligned buffers can be supported. The total</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//               amount of data per block remains the same (16 words, 32</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//               halfwords or 64 bytes) and byte/halfword transfers must not be</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//               mixed within a block.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a6a664eb73d62c2f6c2deaa4ab17be85d">  140</a></span><span class="preprocessor">#define SHA256_WDATA_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a490056ce9e5c3c0e7fea435c9962d4c6">  141</a></span><span class="preprocessor">#define SHA256_WDATA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac30e86b4c209ddc62f6beb3fce5c0d2a">  142</a></span><span class="preprocessor">#define SHA256_WDATA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a13d0a426b666905a80a580d10d7a3538">  143</a></span><span class="preprocessor">#define SHA256_WDATA_MSB    _u(31)</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a08fcecd6362b84378fe0acc7b01f31b0">  144</a></span><span class="preprocessor">#define SHA256_WDATA_LSB    _u(0)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a7e2d1ce891c5a31687893c4cf74a2f1c">  145</a></span><span class="preprocessor">#define SHA256_WDATA_ACCESS &quot;WF&quot;</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// Register    : SHA256_SUM0</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a17b634c61b6717b0697ea3290bcf05cf">  150</a></span><span class="preprocessor">#define SHA256_SUM0_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a52ecbd65785b5fbdd8724f147c0c34fe">  151</a></span><span class="preprocessor">#define SHA256_SUM0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aef1ac6918ecf46552b6ba144a6366730">  152</a></span><span class="preprocessor">#define SHA256_SUM0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a2fc0c3e80f2a1055fdf0dc8a29b7f2c8">  153</a></span><span class="preprocessor">#define SHA256_SUM0_MSB    _u(31)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a98dd29ac2d486eac680984b3cb37c6b2">  154</a></span><span class="preprocessor">#define SHA256_SUM0_LSB    _u(0)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac011571e47fcd609ffc9176d6111ff0e">  155</a></span><span class="preprocessor">#define SHA256_SUM0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// Register    : SHA256_SUM1</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad4d919d1a7578d710609d4209801b400">  160</a></span><span class="preprocessor">#define SHA256_SUM1_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#abfc1b2ce4085c5f919cee349e1b082b3">  161</a></span><span class="preprocessor">#define SHA256_SUM1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ab4da5b27122cb727c81c185c11db9ba7">  162</a></span><span class="preprocessor">#define SHA256_SUM1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a87e865af053234a9d7790180a84f54d4">  163</a></span><span class="preprocessor">#define SHA256_SUM1_MSB    _u(31)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a4bda8f551916a45d806343b9e6510e16">  164</a></span><span class="preprocessor">#define SHA256_SUM1_LSB    _u(0)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a13af69c2890660178ca4a7a46be535f4">  165</a></span><span class="preprocessor">#define SHA256_SUM1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// Register    : SHA256_SUM2</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a65f21a95fac0a69c9d062d7c0547effd">  170</a></span><span class="preprocessor">#define SHA256_SUM2_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a9550435db258f641f4115d39c8c3ac02">  171</a></span><span class="preprocessor">#define SHA256_SUM2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a157fd48fa70547badf7a28c63fbfdee3">  172</a></span><span class="preprocessor">#define SHA256_SUM2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aea907f1cc6f331306f289a17d1e25387">  173</a></span><span class="preprocessor">#define SHA256_SUM2_MSB    _u(31)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#adedb7d5b7439288f8368bcdb7a46605e">  174</a></span><span class="preprocessor">#define SHA256_SUM2_LSB    _u(0)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#adcd5ce7e1a5e42f42868242df14fbd4a">  175</a></span><span class="preprocessor">#define SHA256_SUM2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Register    : SHA256_SUM3</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad701fa7e6b7ea53bdfb8d5b2aa5dd66b">  180</a></span><span class="preprocessor">#define SHA256_SUM3_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad73b4fa722511350e835abb6719edf50">  181</a></span><span class="preprocessor">#define SHA256_SUM3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a3e5eefcd209515ce5250c7ebf1e4b139">  182</a></span><span class="preprocessor">#define SHA256_SUM3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a73c512c1b123940ef2a7b392daab6068">  183</a></span><span class="preprocessor">#define SHA256_SUM3_MSB    _u(31)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad578759222a63d0cdac122b1b616ba76">  184</a></span><span class="preprocessor">#define SHA256_SUM3_LSB    _u(0)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac4265677001d3617586805b9ac40a68f">  185</a></span><span class="preprocessor">#define SHA256_SUM3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Register    : SHA256_SUM4</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ad73777561c89ceed3082088b95661f39">  190</a></span><span class="preprocessor">#define SHA256_SUM4_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a94529e34c67c4d86f7a11f09dd1cf3cb">  191</a></span><span class="preprocessor">#define SHA256_SUM4_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ae2bcdca71335b7bab03cc6d860930bd5">  192</a></span><span class="preprocessor">#define SHA256_SUM4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ae42798e09ddac9e81b2a860e6e6a6422">  193</a></span><span class="preprocessor">#define SHA256_SUM4_MSB    _u(31)</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac861b6bd35db71fe6b6b3bfa7754074f">  194</a></span><span class="preprocessor">#define SHA256_SUM4_LSB    _u(0)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a9bb1d101bf52a4689fcea5b1e1bd2849">  195</a></span><span class="preprocessor">#define SHA256_SUM4_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// Register    : SHA256_SUM5</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#ac2a75ea7e58757cc9b248837c901efb4">  200</a></span><span class="preprocessor">#define SHA256_SUM5_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#af7889a3a8ac41b183f4edd9791da8aed">  201</a></span><span class="preprocessor">#define SHA256_SUM5_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#af604e10e24ae7ae9217796dcd2def996">  202</a></span><span class="preprocessor">#define SHA256_SUM5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a880d5c80765e193d478bc5bf1de68536">  203</a></span><span class="preprocessor">#define SHA256_SUM5_MSB    _u(31)</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#adf99657fde048cf804cd7836c3033273">  204</a></span><span class="preprocessor">#define SHA256_SUM5_LSB    _u(0)</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#af311e8a1c189df7c583a0b8a3984db2a">  205</a></span><span class="preprocessor">#define SHA256_SUM5_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">// Register    : SHA256_SUM6</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a1aa34d90f33a0745a00e71f8dd117d28">  210</a></span><span class="preprocessor">#define SHA256_SUM6_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a225308ab002da254403a72a8d0667415">  211</a></span><span class="preprocessor">#define SHA256_SUM6_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#acfc1020022cc14c5672978fdbd663c71">  212</a></span><span class="preprocessor">#define SHA256_SUM6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aa539694def78b1375ee9343edc28d1c3">  213</a></span><span class="preprocessor">#define SHA256_SUM6_MSB    _u(31)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aaf6ec21b2cf3ff0c6aa8de7075012908">  214</a></span><span class="preprocessor">#define SHA256_SUM6_LSB    _u(0)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a7ba713099b4bd89421fe08da1e2f1b9a">  215</a></span><span class="preprocessor">#define SHA256_SUM6_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// Register    : SHA256_SUM7</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">// Description : 256-bit checksum result. Contents are undefined when</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//               CSR_SUM_VLD is 0.</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#af53473fa5ddf7f71be2e0c28fb2d16d3">  220</a></span><span class="preprocessor">#define SHA256_SUM7_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a4740d2c61af5cdbc7900fad4b98acc64">  221</a></span><span class="preprocessor">#define SHA256_SUM7_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aab86d10a5ab3da12ebaedd32eceaf67e">  222</a></span><span class="preprocessor">#define SHA256_SUM7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#aeb64bb5c5473e2f51d1e73ab6b0924e1">  223</a></span><span class="preprocessor">#define SHA256_SUM7_MSB    _u(31)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a20f5ff494af1cdac92480eb62d877113">  224</a></span><span class="preprocessor">#define SHA256_SUM7_LSB    _u(0)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html#a19af5e4594fcf7f3de901faef496ef9d">  225</a></span><span class="preprocessor">#define SHA256_SUM7_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_SHA256_H</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="rp2350_2hardware__regs_2include_2hardware_2regs_2sha256_8h.html">sha256.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
