Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Mon Nov  6 16:30:08 2023
| Host         : tesla running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -file Simple10GbeRudpKcu105Example_utilization_synth.rpt -pb Simple10GbeRudpKcu105Example_utilization_synth.pb
| Design       : Simple10GbeRudpKcu105Example
| Device       : xcku040-ffva1156-2-e
| Speed File   : -2
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs*                  | 30727 |     0 |          0 |    242400 | 12.68 |
|   LUT as Logic             | 29369 |     0 |          0 |    242400 | 12.12 |
|   LUT as Memory            |  1358 |     0 |          0 |    112800 |  1.20 |
|     LUT as Distributed RAM |  1142 |     0 |            |           |       |
|     LUT as Shift Register  |   216 |     0 |            |           |       |
| CLB Registers              | 44991 |     0 |          0 |    484800 |  9.28 |
|   Register as Flip Flop    | 44991 |     0 |          0 |    484800 |  9.28 |
|   Register as Latch        |     0 |     0 |          0 |    484800 |  0.00 |
| CARRY8                     |   635 |     0 |          0 |     30300 |  2.10 |
| F7 Muxes                   |   649 |     0 |          0 |    121200 |  0.54 |
| F8 Muxes                   |   154 |     0 |          0 |     60600 |  0.25 |
| F9 Muxes                   |     0 |     0 |          0 |     30300 |  0.00 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.
Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 365   |          Yes |           - |          Set |
| 5     |          Yes |           - |        Reset |
| 3291  |          Yes |         Set |            - |
| 41330 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  156 |     0 |          0 |       600 | 26.00 |
|   RAMB36/FIFO*    |  153 |     0 |          0 |       600 | 25.50 |
|     RAMB36E2 only |  153 |       |            |           |       |
|   RAMB18          |    6 |     0 |          0 |      1200 |  0.50 |
|     RAMB18E2 only |    6 |       |            |           |       |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   24 |     0 |          0 |      1920 |  1.25 |
|   DSP48E2 only |   24 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


4. I/O
------

+------------+------+-------+------------+-----------+-------+
|  Site Type | Used | Fixed | Prohibited | Available | Util% |
+------------+------+-------+------------+-----------+-------+
| Bonded IOB |   19 |     0 |          0 |       520 |  3.65 |
+------------+------+-------+------------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    6 |     0 |          0 |       480 |  1.25 |
|   BUFGCE             |    1 |     0 |          0 |       240 |  0.42 |
|   BUFGCE_DIV         |    2 |     0 |          0 |        40 |  5.00 |
|   BUFG_GT            |    3 |     0 |          0 |       120 |  2.50 |
|   BUFGCTRL*          |    0 |     0 |          0 |        80 |  0.00 |
| PLLE3_ADV            |    0 |     0 |          0 |        20 |  0.00 |
| MMCME3_ADV           |    0 |     0 |          0 |        10 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE3_CHANNEL   |    0 |     0 |          0 |        20 |  0.00 |
| GTHE3_COMMON    |    1 |     0 |          0 |         5 | 20.00 |
| IBUFDS_GTE3     |    1 |     0 |          0 |        10 | 10.00 |
| OBUFDS_GTE3     |    0 |     0 |          0 |        10 |  0.00 |
| OBUFDS_GTE3_ADV |    0 |     0 |          0 |        10 |  0.00 |
| PCIE_3_1        |    0 |     0 |          0 |         3 |  0.00 |
| SYSMONE1        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+--------+
|  Site Type  | Used | Fixed | Prohibited | Available |  Util% |
+-------------+------+-------+------------+-----------+--------+
| BSCANE2     |    0 |     0 |          0 |         4 |   0.00 |
| DNA_PORTE2  |    1 |     0 |          0 |         1 | 100.00 |
| EFUSE_USR   |    1 |     0 |          0 |         1 | 100.00 |
| FRAME_ECCE3 |    0 |     0 |          0 |         1 |   0.00 |
| ICAPE3      |    1 |     0 |          0 |         2 |  50.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |   0.00 |
| STARTUPE3   |    1 |     0 |          0 |         1 | 100.00 |
+-------------+------+-------+------------+-----------+--------+


8. Primitives
-------------

+--------------+-------+---------------------+
|   Ref Name   |  Used | Functional Category |
+--------------+-------+---------------------+
| FDRE         | 41330 |            Register |
| LUT6         | 11500 |                 CLB |
| LUT4         |  8066 |                 CLB |
| LUT5         |  6798 |                 CLB |
| LUT2         |  4480 |                 CLB |
| LUT3         |  4217 |                 CLB |
| FDSE         |  3291 |            Register |
| RAMD32       |  1454 |                 CLB |
| LUT1         |   909 |                 CLB |
| MUXF7        |   649 |                 CLB |
| CARRY8       |   635 |                 CLB |
| FDPE         |   365 |            Register |
| RAMD64E      |   272 |                 CLB |
| SRL16E       |   213 |                 CLB |
| RAMS32       |   212 |                 CLB |
| MUXF8        |   154 |                 CLB |
| RAMB36E2     |   153 |            BLOCKRAM |
| DSP48E2      |    24 |          Arithmetic |
| OBUF         |    14 |                 I/O |
| RAMB18E2     |     6 |            BLOCKRAM |
| INBUF        |     5 |                 I/O |
| IBUFCTRL     |     5 |              Others |
| FDCE         |     5 |            Register |
| SRLC32E      |     3 |                 CLB |
| BUFG_GT      |     3 |               Clock |
| OBUFT        |     2 |                 I/O |
| BUFGCE_DIV   |     2 |               Clock |
| STARTUPE3    |     1 |       Configuration |
| ICAPE3       |     1 |       Configuration |
| IBUFDS_GTE3  |     1 |            Advanced |
| GTHE3_COMMON |     1 |            Advanced |
| EFUSE_USR    |     1 |       Configuration |
| DNA_PORTE2   |     1 |       Configuration |
| BUFG_GT_SYNC |     1 |               Clock |
| BUFGCE       |     1 |               Clock |
+--------------+-------+---------------------+


9. Black Boxes
--------------

+-------------------------------------+------+
|               Ref Name              | Used |
+-------------------------------------+------+
| UdpDebugBridge                      |    1 |
| TenGigEthGthUltraScale156p25MHzCore |    1 |
| SystemManagementCore                |    1 |
+-------------------------------------+------+


10. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+


