Analysis & Synthesis report for zx_wxeda
Thu Mar 19 18:31:12 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State
 10. State Machine - |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated
 17. Source assignments for rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated
 18. Source assignments for scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated
 19. Parameter Settings for User Entity Instance: altpll1:U0|altpll:altpll_component
 20. Parameter Settings for User Entity Instance: T80s:U1
 21. Parameter Settings for User Entity Instance: T80s:U1|T80:u0
 22. Parameter Settings for User Entity Instance: T80s:U1|T80:u0|T80_MCode:mcode
 23. Parameter Settings for User Entity Instance: T80s:U1|T80:u0|T80_ALU:alu
 24. Parameter Settings for User Entity Instance: ram:U3|altram1:U_VID|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock
 26. Parameter Settings for User Entity Instance: keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData
 27. Parameter Settings for User Entity Instance: rom:U5|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: scan_convert:U7
 29. Parameter Settings for User Entity Instance: scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component
 30. altpll Parameter Settings by Entity Instance
 31. altsyncram Parameter Settings by Entity Instance
 32. Port Connectivity Checks: "rgb_builder:U8"
 33. Port Connectivity Checks: "scan_convert:U7|ram_scan:u_run"
 34. Port Connectivity Checks: "scan_convert:U7"
 35. Port Connectivity Checks: "keyboard:U4|PS2Keyboard:inst_rx"
 36. Port Connectivity Checks: "keyboard:U4"
 37. Port Connectivity Checks: "ram:U3|sdram:U_SDR"
 38. Port Connectivity Checks: "ram:U3|altram1:U_VID"
 39. Port Connectivity Checks: "ram:U3"
 40. Port Connectivity Checks: "ula_top:U2"
 41. Port Connectivity Checks: "T80s:U1|T80:u0"
 42. Port Connectivity Checks: "T80s:U1"
 43. Elapsed Time Per Partition
 44. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Mar 19 18:31:12 2015           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; zx_wxeda                                        ;
; Top-level Entity Name              ; zx_wxeda                                        ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 3,153                                           ;
;     Total combinational functions  ; 2,939                                           ;
;     Dedicated logic registers      ; 720                                             ;
; Total registers                    ; 720                                             ;
; Total pins                         ; 77                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 202,752                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 1                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                                      ; zx_wxeda           ; zx_wxeda           ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                    ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                               ; Library ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+
; ../rtl/video/rgb_builder.vhd            ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/video/rgb_builder.vhd            ;         ;
; ../rtl/ram/ram.vhd                      ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ram/ram.vhd                      ;         ;
; ../rtl/ram/altram1.vhd                  ; yes             ; User Wizard-Generated File             ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ram/altram1.vhd                  ;         ;
; ../rtl/zx_wxeda.vhd                     ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/zx_wxeda.vhd                     ;         ;
; ../rtl/vga/ram_scan.vhd                 ; yes             ; User Wizard-Generated File             ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/vga/ram_scan.vhd                 ;         ;
; ../rtl/vga/scan_converter.vhd           ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/vga/scan_converter.vhd           ;         ;
; ../rtl/ula/ula_top.vhd                  ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ula/ula_top.vhd                  ;         ;
; ../rtl/ula/ula.v                        ; yes             ; User Verilog HDL File                  ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ula/ula.v                        ;         ;
; ../rtl/sdram/sdram.vhd                  ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/sdram/sdram.vhd                  ;         ;
; ../rtl/pll/altpll1.vhd                  ; yes             ; User Wizard-Generated File             ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/pll/altpll1.vhd                  ;         ;
; ../rtl/keyboard/keyboard.vhd            ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/keyboard.vhd            ;         ;
; ../rtl/keyboard/ps2_controller.vhd      ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_controller.vhd      ;         ;
; ../rtl/keyboard/ps2_debouncer.vhd       ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_debouncer.vhd       ;         ;
; ../rtl/keyboard/ps2_keyboard.vhd        ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_keyboard.vhd        ;         ;
; ../rtl/keyboard/ps2_keyboard_mapper.vhd ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_keyboard_mapper.vhd ;         ;
; ../rtl/cpu/t80/T80s.vhd                 ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80s.vhd                 ;         ;
; ../rtl/cpu/t80/T80_Reg.vhd              ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_Reg.vhd              ;         ;
; ../rtl/cpu/t80/T80_Pack.vhd             ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_Pack.vhd             ;         ;
; ../rtl/cpu/t80/T80_MCode.vhd            ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_MCode.vhd            ;         ;
; ../rtl/cpu/t80/T80_ALU.vhd              ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_ALU.vhd              ;         ;
; ../rtl/cpu/t80/T80.vhd                  ; yes             ; User VHDL File                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80.vhd                  ;         ;
; ../rtl/rom/rom.vhd                      ; yes             ; User Wizard-Generated File             ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/rom/rom.vhd                      ;         ;
; altpll.tdf                              ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; aglobal130.inc                          ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                   ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/altpll1_altpll.v                     ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/altpll1_altpll.v              ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                              ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                              ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                            ; yes             ; Megafunction                           ; /home/andy/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_3ld2.tdf                  ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/altsyncram_3ld2.tdf           ;         ;
; db/decode_jsa.tdf                       ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/decode_jsa.tdf                ;         ;
; db/decode_c8a.tdf                       ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/decode_c8a.tdf                ;         ;
; db/mux_3nb.tdf                          ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/mux_3nb.tdf                   ;         ;
; db/altsyncram_kha1.tdf                  ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/altsyncram_kha1.tdf           ;         ;
; ../../rom/TEST48.hex                    ; yes             ; Auto-Found Memory Initialization File  ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rom/TEST48.hex                       ;         ;
; db/altsyncram_g3c2.tdf                  ; yes             ; Auto-Generated Megafunction            ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/syn/db/altsyncram_g3c2.tdf           ;         ;
+-----------------------------------------+-----------------+----------------------------------------+--------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                     ;
+---------------------------------------------+-----------------------------------+
; Resource                                    ; Usage                             ;
+---------------------------------------------+-----------------------------------+
; Estimated Total logic elements              ; 3,153                             ;
;                                             ;                                   ;
; Total combinational functions               ; 2939                              ;
; Logic element usage by number of LUT inputs ;                                   ;
;     -- 4 input functions                    ; 2009                              ;
;     -- 3 input functions                    ; 526                               ;
;     -- <=2 input functions                  ; 404                               ;
;                                             ;                                   ;
; Logic elements by mode                      ;                                   ;
;     -- normal mode                          ; 2701                              ;
;     -- arithmetic mode                      ; 238                               ;
;                                             ;                                   ;
; Total registers                             ; 720                               ;
;     -- Dedicated logic registers            ; 720                               ;
;     -- I/O registers                        ; 0                                 ;
;                                             ;                                   ;
; I/O pins                                    ; 77                                ;
; Total memory bits                           ; 202752                            ;
; Embedded Multiplier 9-bit elements          ; 0                                 ;
; Total PLLs                                  ; 1                                 ;
;     -- PLLs                                 ; 1                                 ;
;                                             ;                                   ;
; Maximum fan-out node                        ; ula_top:U2|ula:ins_ula_cmp|CPUClk ;
; Maximum fan-out                             ; 356                               ;
; Total fan-out                               ; 13391                             ;
; Average fan-out                             ; 3.47                              ;
+---------------------------------------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                        ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                              ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
; |zx_wxeda                                    ; 2939 (40)         ; 720 (0)      ; 202752      ; 0            ; 0       ; 0         ; 77   ; 0            ; |zx_wxeda                                                                                                        ; work         ;
;    |T80s:U1|                                 ; 2219 (12)         ; 353 (12)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|T80s:U1                                                                                                ; work         ;
;       |T80:u0|                               ; 2207 (890)        ; 341 (213)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|T80s:U1|T80:u0                                                                                         ; work         ;
;          |T80_ALU:alu|                       ; 541 (541)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|T80s:U1|T80:u0|T80_ALU:alu                                                                             ; work         ;
;          |T80_MCode:mcode|                   ; 520 (520)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|T80s:U1|T80:u0|T80_MCode:mcode                                                                         ; work         ;
;          |T80_Reg:Regs|                      ; 256 (256)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|T80s:U1|T80:u0|T80_Reg:Regs                                                                            ; work         ;
;    |altpll1:U0|                              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|altpll1:U0                                                                                             ; work         ;
;       |altpll:altpll_component|              ; 0 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|altpll1:U0|altpll:altpll_component                                                                     ; work         ;
;          |altpll1_altpll:auto_generated|     ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|altpll1:U0|altpll:altpll_component|altpll1_altpll:auto_generated                                       ; work         ;
;    |keyboard:U4|                             ; 397 (122)         ; 136 (40)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|keyboard:U4                                                                                            ; work         ;
;       |PS2Keyboard:inst_rx|                  ; 275 (0)           ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx                                                                        ; work         ;
;          |KeyboardMapper:Keyboard_Mapper|    ; 132 (132)         ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper                                         ; work         ;
;          |PS2Controller:PS2_Controller|      ; 143 (125)         ; 68 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller                                           ; work         ;
;             |Debouncer:DebounceClock|        ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock                   ; work         ;
;             |Debouncer:DebounceData|         ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData                    ; work         ;
;    |ram:U3|                                  ; 92 (2)            ; 87 (0)       ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3                                                                                                 ; work         ;
;       |altram1:U_VID|                        ; 12 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3|altram1:U_VID                                                                                   ; work         ;
;          |altsyncram:altsyncram_component|   ; 12 (0)            ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3|altram1:U_VID|altsyncram:altsyncram_component                                                   ; work         ;
;             |altsyncram_3ld2:auto_generated| ; 12 (0)            ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated                    ; work         ;
;                |decode_jsa:decode2|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_jsa:decode2 ; work         ;
;                |mux_3nb:mux5|                ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|mux_3nb:mux5       ; work         ;
;       |sdram:U_SDR|                          ; 78 (78)           ; 86 (86)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ram:U3|sdram:U_SDR                                                                                     ; work         ;
;    |rgb_builder:U8|                          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|rgb_builder:U8                                                                                         ; work         ;
;    |rom:U5|                                  ; 1 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|rom:U5                                                                                                 ; work         ;
;       |altsyncram:altsyncram_component|      ; 1 (0)             ; 1 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|rom:U5|altsyncram:altsyncram_component                                                                 ; work         ;
;          |altsyncram_kha1:auto_generated|    ; 1 (1)             ; 1 (1)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated                                  ; work         ;
;    |scan_convert:U7|                         ; 79 (79)           ; 55 (55)      ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|scan_convert:U7                                                                                        ; work         ;
;       |ram_scan:u_run|                       ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|scan_convert:U7|ram_scan:u_run                                                                         ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component                                         ; work         ;
;             |altsyncram_g3c2:auto_generated| ; 0 (0)             ; 0 (0)        ; 6144        ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated          ; work         ;
;    |ula_top:U2|                              ; 108 (0)           ; 87 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ula_top:U2                                                                                             ; work         ;
;       |ula:ins_ula_cmp|                      ; 108 (108)         ; 87 (87)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |zx_wxeda|ula_top:U2|ula:ins_ula_cmp                                                                             ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                             ;
+----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; Name                                                                                                     ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                  ;
+----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+
; ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|ALTSYNCRAM           ; AUTO ; True Dual Port ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; None                 ;
; rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated|ALTSYNCRAM                         ; AUTO ; ROM            ; 8192         ; 8            ; --           ; --           ; 65536  ; ../../rom/TEST48.hex ;
; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 1024         ; 6            ; 1024         ; 6            ; 6144   ; None                 ;
+----------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+--------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                          ; IP Include File                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------------------------------------------+
; Altera ; ALTPLL       ; N/A     ; N/A          ; N/A          ; |zx_wxeda|altpll1:U0                     ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/pll/altpll1.vhd  ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |zx_wxeda|ram:U3|altram1:U_VID           ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ram/altram1.vhd  ;
; Altera ; ROM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |zx_wxeda|rom:U5                         ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/rom/rom.vhd      ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |zx_wxeda|scan_convert:U7|ram_scan:u_run ; /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/vga/ram_scan.vhd ;
+--------+--------------+---------+--------------+--------------+------------------------------------------+----------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|State                                                                            ;
+---------------------+----------------+------------+-------------+---------------------+----------------+----------------+------------------+----------------+-------------+
; Name                ; State.CheckAck ; State.LEDs ; State.Break ; State.ExtendedBreak ; State.Extended ; State.ResetKbd ; State.WaitForBAT ; State.ResetAck ; State.Start ;
+---------------------+----------------+------------+-------------+---------------------+----------------+----------------+------------------+----------------+-------------+
; State.Start         ; 0              ; 0          ; 0           ; 0                   ; 0              ; 0              ; 0                ; 0              ; 0           ;
; State.ResetAck      ; 0              ; 0          ; 0           ; 0                   ; 0              ; 0              ; 0                ; 1              ; 1           ;
; State.WaitForBAT    ; 0              ; 0          ; 0           ; 0                   ; 0              ; 0              ; 1                ; 0              ; 1           ;
; State.ResetKbd      ; 0              ; 0          ; 0           ; 0                   ; 0              ; 1              ; 0                ; 0              ; 1           ;
; State.Extended      ; 0              ; 0          ; 0           ; 0                   ; 1              ; 0              ; 0                ; 0              ; 1           ;
; State.ExtendedBreak ; 0              ; 0          ; 0           ; 1                   ; 0              ; 0              ; 0                ; 0              ; 1           ;
; State.Break         ; 0              ; 0          ; 1           ; 0                   ; 0              ; 0              ; 0                ; 0              ; 1           ;
; State.LEDs          ; 0              ; 1          ; 0           ; 0                   ; 0              ; 0              ; 0                ; 0              ; 1           ;
; State.CheckAck      ; 1              ; 0          ; 0           ; 0                   ; 0              ; 0              ; 0                ; 0              ; 1           ;
+---------------------+----------------+------------+-------------+---------------------+----------------+----------------+------------------+----------------+-------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|State                                                                         ;
+---------------------------+---------------------+----------------+----------------+---------------------+------------+-------------------+---------------------------+
; Name                      ; State.WaitRiseClock ; State.CheckAck ; State.SendData ; State.RequestToSend ; State.Idle ; State.ReceiveData ; State.InhibitComunication ;
+---------------------------+---------------------+----------------+----------------+---------------------+------------+-------------------+---------------------------+
; State.InhibitComunication ; 0                   ; 0              ; 0              ; 0                   ; 0          ; 0                 ; 0                         ;
; State.ReceiveData         ; 0                   ; 0              ; 0              ; 0                   ; 0          ; 1                 ; 1                         ;
; State.Idle                ; 0                   ; 0              ; 0              ; 0                   ; 1          ; 0                 ; 1                         ;
; State.RequestToSend       ; 0                   ; 0              ; 0              ; 1                   ; 0          ; 0                 ; 1                         ;
; State.SendData            ; 0                   ; 0              ; 1              ; 0                   ; 0          ; 0                 ; 1                         ;
; State.CheckAck            ; 0                   ; 1              ; 0              ; 0                   ; 0          ; 0                 ; 1                         ;
; State.WaitRiseClock       ; 1                   ; 0              ; 0              ; 0                   ; 0          ; 0                 ; 1                         ;
+---------------------------+---------------------+----------------+----------------+---------------------+------------+-------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                   ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal                                                                    ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+
; T80s:U1|T80:u0|OldNMI_n                                                      ; Lost fanout                                                                           ;
; T80s:U1|T80:u0|BusReq_s                                                      ; Stuck at GND due to stuck port data_in                                                ;
; T80s:U1|T80:u0|BusAck                                                        ; Stuck at GND due to stuck port data_in                                                ;
; T80s:U1|T80:u0|NMI_s                                                         ; Stuck at GND due to stuck port data_in                                                ;
; T80s:U1|T80:u0|NMICycle                                                      ; Stuck at GND due to stuck port data_in                                                ;
; keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[5..7] ; Merged with keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[3] ;
; ram:U3|sdram:U_SDR|sdr_a[12]                                                 ; Merged with ram:U3|sdram:U_SDR|sdr_a[11]                                              ;
; Total Number of Removed Registers = 9                                        ;                                                                                       ;
+------------------------------------------------------------------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                  ;
+-------------------------+---------------------------+----------------------------------------+
; Register name           ; Reason for Removal        ; Registers Removed due to This Register ;
+-------------------------+---------------------------+----------------------------------------+
; T80s:U1|T80:u0|BusReq_s ; Stuck at GND              ; T80s:U1|T80:u0|BusAck                  ;
;                         ; due to stuck port data_in ;                                        ;
+-------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 720   ;
; Number of registers using Synchronous Clear  ; 78    ;
; Number of registers using Synchronous Load   ; 21    ;
; Number of registers using Asynchronous Clear ; 320   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 445   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                       ;
+--------------------------------------------------------------------------+---------+
; Inverted Register                                                        ; Fan out ;
+--------------------------------------------------------------------------+---------+
; T80s:U1|WR_n                                                             ; 6       ;
; T80s:U1|MREQ_n                                                           ; 9       ;
; T80s:U1|RD_n                                                             ; 8       ;
; T80s:U1|T80:u0|RFSH_n                                                    ; 3       ;
; ula_top:U2|ula:ins_ula_cmp|HBlank_n                                      ; 3       ;
; ula_top:U2|ula:ins_ula_cmp|VBlank_n                                      ; 3       ;
; T80s:U1|IORQ_n                                                           ; 6       ;
; T80s:U1|T80:u0|A[0]                                                      ; 9       ;
; T80s:U1|T80:u0|MCycle[0]                                                 ; 111     ;
; T80s:U1|T80:u0|F[2]                                                      ; 8       ;
; T80s:U1|T80:u0|F[7]                                                      ; 7       ;
; T80s:U1|T80:u0|F[6]                                                      ; 11      ;
; T80s:U1|T80:u0|F[0]                                                      ; 14      ;
; T80s:U1|T80:u0|SP[12]                                                    ; 5       ;
; T80s:U1|T80:u0|ACC[4]                                                    ; 7       ;
; T80s:U1|T80:u0|SP[15]                                                    ; 5       ;
; T80s:U1|T80:u0|ACC[7]                                                    ; 8       ;
; T80s:U1|T80:u0|SP[13]                                                    ; 5       ;
; T80s:U1|T80:u0|ACC[5]                                                    ; 9       ;
; T80s:U1|T80:u0|SP[14]                                                    ; 5       ;
; T80s:U1|T80:u0|ACC[6]                                                    ; 7       ;
; T80s:U1|T80:u0|SP[10]                                                    ; 5       ;
; T80s:U1|T80:u0|ACC[2]                                                    ; 7       ;
; T80s:U1|T80:u0|SP[11]                                                    ; 5       ;
; T80s:U1|T80:u0|ACC[3]                                                    ; 9       ;
; ula_top:U2|ula:ins_ula_cmp|VidEN_n                                       ; 10      ;
; ula_top:U2|ula:ins_ula_cmp|AOLatch_n                                     ; 8       ;
; ula_top:U2|ula:ins_ula_cmp|VSync_n                                       ; 10      ;
; ula_top:U2|ula:ins_ula_cmp|BorderColor[2]                                ; 2       ;
; ula_top:U2|ula:ins_ula_cmp|HSync_n                                       ; 5       ;
; scan_convert:U7|ivsync_last_x2                                           ; 3       ;
; T80s:U1|T80:u0|F[4]                                                      ; 6       ;
; T80s:U1|T80:u0|F[1]                                                      ; 20      ;
; T80s:U1|T80:u0|PC[0]                                                     ; 9       ;
; T80s:U1|T80:u0|SP[0]                                                     ; 5       ;
; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2ClockOut ; 2       ;
; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Clock_Z  ; 2       ;
; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2DataOut  ; 3       ;
; keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|PS2Data_Z   ; 2       ;
; T80s:U1|T80:u0|SP[1]                                                     ; 5       ;
; ula_top:U2|ula:ins_ula_cmp|Border_n                                      ; 26      ;
; keyboard:U4|keys[0][2]                                                   ; 2       ;
; keyboard:U4|keys[1][2]                                                   ; 2       ;
; keyboard:U4|keys[2][2]                                                   ; 2       ;
; keyboard:U4|keys[3][2]                                                   ; 2       ;
; keyboard:U4|keys[4][2]                                                   ; 2       ;
; keyboard:U4|keys[5][2]                                                   ; 2       ;
; keyboard:U4|keys[6][2]                                                   ; 2       ;
; keyboard:U4|keys[7][2]                                                   ; 2       ;
; keyboard:U4|keys[0][0]                                                   ; 2       ;
; keyboard:U4|keys[1][0]                                                   ; 2       ;
; keyboard:U4|keys[2][0]                                                   ; 2       ;
; keyboard:U4|keys[3][0]                                                   ; 2       ;
; keyboard:U4|keys[4][0]                                                   ; 2       ;
; keyboard:U4|keys[5][0]                                                   ; 2       ;
; keyboard:U4|keys[6][0]                                                   ; 2       ;
; keyboard:U4|keys[7][0]                                                   ; 2       ;
; keyboard:U4|keys[0][1]                                                   ; 2       ;
; keyboard:U4|keys[1][1]                                                   ; 2       ;
; keyboard:U4|keys[2][1]                                                   ; 2       ;
; keyboard:U4|keys[3][1]                                                   ; 2       ;
; keyboard:U4|keys[4][1]                                                   ; 2       ;
; keyboard:U4|keys[5][1]                                                   ; 2       ;
; keyboard:U4|keys[6][1]                                                   ; 2       ;
; keyboard:U4|keys[7][1]                                                   ; 3       ;
; keyboard:U4|keys[0][3]                                                   ; 2       ;
; keyboard:U4|keys[1][3]                                                   ; 2       ;
; keyboard:U4|keys[2][3]                                                   ; 2       ;
; keyboard:U4|keys[3][3]                                                   ; 2       ;
; keyboard:U4|keys[4][3]                                                   ; 2       ;
; keyboard:U4|keys[5][3]                                                   ; 2       ;
; keyboard:U4|keys[6][3]                                                   ; 2       ;
; keyboard:U4|keys[7][3]                                                   ; 2       ;
; keyboard:U4|keys[0][4]                                                   ; 2       ;
; keyboard:U4|keys[1][4]                                                   ; 2       ;
; keyboard:U4|keys[2][4]                                                   ; 2       ;
; keyboard:U4|keys[3][4]                                                   ; 2       ;
; keyboard:U4|keys[4][4]                                                   ; 2       ;
; keyboard:U4|keys[5][4]                                                   ; 2       ;
; keyboard:U4|keys[6][4]                                                   ; 2       ;
; keyboard:U4|keys[7][4]                                                   ; 2       ;
; T80s:U1|T80:u0|Fp[2]                                                     ; 1       ;
; T80s:U1|T80:u0|Fp[7]                                                     ; 1       ;
; T80s:U1|T80:u0|Fp[6]                                                     ; 1       ;
; T80s:U1|T80:u0|Fp[0]                                                     ; 1       ;
; T80s:U1|T80:u0|SP[9]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[8]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[7]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[6]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[5]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[4]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[3]                                                     ; 5       ;
; T80s:U1|T80:u0|SP[2]                                                     ; 5       ;
; T80s:U1|T80:u0|Ap[4]                                                     ; 1       ;
; T80s:U1|T80:u0|Ap[7]                                                     ; 1       ;
; T80s:U1|T80:u0|Ap[5]                                                     ; 1       ;
; T80s:U1|T80:u0|Ap[6]                                                     ; 1       ;
; T80s:U1|T80:u0|ACC[0]                                                    ; 7       ;
; T80s:U1|T80:u0|ACC[1]                                                    ; 7       ;
; T80s:U1|T80:u0|Ap[2]                                                     ; 1       ;
; Total number of inverted registers = 122*                                ;         ;
+--------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData|DelayCounter[2]  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock|DelayCounter[4] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|ALU_Op_r[0]                                                                           ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |zx_wxeda|scan_convert:U7|vcnt[0]                                                                              ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |zx_wxeda|scan_convert:U7|hcnt[8]                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|RegAddrC[0]                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|Read_To_Reg_r[1]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|XY_State[0]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|TState[1]                                                                             ;
; 4:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|data[5]                                                                           ;
; 4:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|address[1]                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|MCycle[2]                                                                             ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|BitsSent[1]                             ;
; 32:1               ; 2 bits    ; 42 LEs        ; 4 LEs                ; 38 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|sdr_dqml                                                                          ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|R[5]                                                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|DO[7]                                                                                 ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|IR[0]                                                                                 ;
; 11:1               ; 8 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|BusB[1]                                                                               ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|BusA[5]                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|ISet[1]                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|TmpAddr[15]                                                                           ;
; 6:1                ; 5 bits    ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|TmpAddr[7]                                                                            ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|TmpAddr[5]                                                                            ;
; 34:1               ; 3 bits    ; 66 LEs        ; 9 LEs                ; 57 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|sdr_a[9]                                                                          ;
; 34:1               ; 6 bits    ; 132 LEs       ; 12 LEs               ; 120 LEs                ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|sdr_a[5]                                                                          ;
; 34:1               ; 3 bits    ; 66 LEs        ; 6 LEs                ; 60 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|sdr_a[0]                                                                          ;
; 34:1               ; 2 bits    ; 44 LEs        ; 2 LEs                ; 42 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|sdr_ba[1]                                                                         ;
; 8:1                ; 13 bits   ; 65 LEs        ; 13 LEs               ; 52 LEs                 ; Yes        ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|TimeCounter[11]                         ;
; 35:1               ; 5 bits    ; 115 LEs       ; 25 LEs               ; 90 LEs                 ; Yes        ; |zx_wxeda|ram:U3|sdram:U_SDR|state[2]                                                                          ;
; 12:1               ; 7 bits    ; 56 LEs        ; 21 LEs               ; 35 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|PC[1]                                                                                 ;
; 12:1               ; 8 bits    ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|PC[12]                                                                                ;
; 18:1               ; 7 bits    ; 84 LEs        ; 28 LEs               ; 56 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|A[2]                                                                                  ;
; 18:1               ; 8 bits    ; 96 LEs        ; 40 LEs               ; 56 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|A[11]                                                                                 ;
; 263:1              ; 2 bits    ; 350 LEs       ; 4 LEs                ; 346 LEs                ; Yes        ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[4]                            ;
; 263:1              ; 3 bits    ; 525 LEs       ; 6 LEs                ; 519 LEs                ; Yes        ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Command[2]                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|SP[13]                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|SP[0]                                                                                 ;
; 8:1                ; 7 bits    ; 35 LEs        ; 21 LEs               ; 14 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|ACC[0]                                                                                ;
; 18:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |zx_wxeda|T80s:U1|T80:u0|F[3]                                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|ula_top:U2|ula:ins_ula_cmp|b                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_ALU:alu|Q_t                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_ALU:alu|Q_t                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_MCode:mcode|Mux47                                                                 ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_ALU:alu|DAA_Q[2]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|ula_top:U2|ula:ins_ula_cmp|va[11]                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |zx_wxeda|ula_top:U2|ula:ins_ula_cmp|va[4]                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|ula_top:U2|ula:ins_ula_cmp|va[8]                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|Save_Mux[3]                                                                           ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_Reg:Regs|Mux32                                                                    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_ALU:alu|Mux8                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_ALU:alu|DAA_Q[6]                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|RegDIL[1]                                                                             ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_Reg:Regs|Mux16                                                                    ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|T80_Reg:Regs|Mux14                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|ula_top:U2|ula:ins_ula_cmp|vramwe                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|RegAddrA[0]                                                                           ;
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |zx_wxeda|ram:U3|sdram:U_SDR|Mux46                                                                             ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |zx_wxeda|cpu_di_bus[5]                                                                                        ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |zx_wxeda|cpu_di_bus[1]                                                                                        ;
; 17:1               ; 4 bits    ; 44 LEs        ; 24 LEs               ; 20 LEs                 ; No         ; |zx_wxeda|T80s:U1|T80:u0|Save_Mux[6]                                                                           ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; No         ; |zx_wxeda|T80s:U1|T80:u0|RegWEH                                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |zx_wxeda|T80s:U1|T80:u0|Save_Mux[5]                                                                           ;
; 15:1               ; 4 bits    ; 40 LEs        ; 16 LEs               ; 24 LEs                 ; No         ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Selector16                              ;
; 16:1               ; 2 bits    ; 20 LEs        ; 6 LEs                ; 14 LEs                 ; No         ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Selector10                              ;
; 264:1              ; 3 bits    ; 528 LEs       ; 54 LEs               ; 474 LEs                ; No         ; |zx_wxeda|keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper|Selector16                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll1:U0|altpll:altpll_component ;
+-------------------------------+---------------------------+---------------------+
; Parameter Name                ; Value                     ; Type                ;
+-------------------------------+---------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                    ; Untyped             ;
; PLL_TYPE                      ; AUTO                      ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=altpll1 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                       ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                      ; Untyped             ;
; SCAN_CHAIN                    ; LONG                      ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                    ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20833                     ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                         ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                        ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                         ; Untyped             ;
; LOCK_HIGH                     ; 1                         ; Untyped             ;
; LOCK_LOW                      ; 1                         ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                         ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                         ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                       ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                       ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                       ; Untyped             ;
; SKIP_VCO                      ; OFF                       ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                         ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                      ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                   ; Untyped             ;
; BANDWIDTH                     ; 0                         ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                      ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                         ; Untyped             ;
; DOWN_SPREAD                   ; 0                         ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                       ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                       ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                         ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                         ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 7                         ; Signed Integer      ;
; CLK2_MULTIPLY_BY              ; 7                         ; Signed Integer      ;
; CLK1_MULTIPLY_BY              ; 7                         ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 7                         ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                         ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                         ; Untyped             ;
; CLK3_DIVIDE_BY                ; 48                        ; Signed Integer      ;
; CLK2_DIVIDE_BY                ; 24                        ; Signed Integer      ;
; CLK1_DIVIDE_BY                ; 12                        ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 4                         ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                         ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                         ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                        ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK2_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK1_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                        ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                       ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                       ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                     ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                    ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                    ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                         ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                         ; Untyped             ;
; DPA_DIVIDER                   ; 0                         ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                         ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                         ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                         ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                         ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                        ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                        ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                         ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                         ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                         ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                         ; Untyped             ;
; VCO_MIN                       ; 0                         ; Untyped             ;
; VCO_MAX                       ; 0                         ; Untyped             ;
; VCO_CENTER                    ; 0                         ; Untyped             ;
; PFD_MIN                       ; 0                         ; Untyped             ;
; PFD_MAX                       ; 0                         ; Untyped             ;
; M_INITIAL                     ; 0                         ; Untyped             ;
; M                             ; 0                         ; Untyped             ;
; N                             ; 1                         ; Untyped             ;
; M2                            ; 1                         ; Untyped             ;
; N2                            ; 1                         ; Untyped             ;
; SS                            ; 1                         ; Untyped             ;
; C0_HIGH                       ; 0                         ; Untyped             ;
; C1_HIGH                       ; 0                         ; Untyped             ;
; C2_HIGH                       ; 0                         ; Untyped             ;
; C3_HIGH                       ; 0                         ; Untyped             ;
; C4_HIGH                       ; 0                         ; Untyped             ;
; C5_HIGH                       ; 0                         ; Untyped             ;
; C6_HIGH                       ; 0                         ; Untyped             ;
; C7_HIGH                       ; 0                         ; Untyped             ;
; C8_HIGH                       ; 0                         ; Untyped             ;
; C9_HIGH                       ; 0                         ; Untyped             ;
; C0_LOW                        ; 0                         ; Untyped             ;
; C1_LOW                        ; 0                         ; Untyped             ;
; C2_LOW                        ; 0                         ; Untyped             ;
; C3_LOW                        ; 0                         ; Untyped             ;
; C4_LOW                        ; 0                         ; Untyped             ;
; C5_LOW                        ; 0                         ; Untyped             ;
; C6_LOW                        ; 0                         ; Untyped             ;
; C7_LOW                        ; 0                         ; Untyped             ;
; C8_LOW                        ; 0                         ; Untyped             ;
; C9_LOW                        ; 0                         ; Untyped             ;
; C0_INITIAL                    ; 0                         ; Untyped             ;
; C1_INITIAL                    ; 0                         ; Untyped             ;
; C2_INITIAL                    ; 0                         ; Untyped             ;
; C3_INITIAL                    ; 0                         ; Untyped             ;
; C4_INITIAL                    ; 0                         ; Untyped             ;
; C5_INITIAL                    ; 0                         ; Untyped             ;
; C6_INITIAL                    ; 0                         ; Untyped             ;
; C7_INITIAL                    ; 0                         ; Untyped             ;
; C8_INITIAL                    ; 0                         ; Untyped             ;
; C9_INITIAL                    ; 0                         ; Untyped             ;
; C0_MODE                       ; BYPASS                    ; Untyped             ;
; C1_MODE                       ; BYPASS                    ; Untyped             ;
; C2_MODE                       ; BYPASS                    ; Untyped             ;
; C3_MODE                       ; BYPASS                    ; Untyped             ;
; C4_MODE                       ; BYPASS                    ; Untyped             ;
; C5_MODE                       ; BYPASS                    ; Untyped             ;
; C6_MODE                       ; BYPASS                    ; Untyped             ;
; C7_MODE                       ; BYPASS                    ; Untyped             ;
; C8_MODE                       ; BYPASS                    ; Untyped             ;
; C9_MODE                       ; BYPASS                    ; Untyped             ;
; C0_PH                         ; 0                         ; Untyped             ;
; C1_PH                         ; 0                         ; Untyped             ;
; C2_PH                         ; 0                         ; Untyped             ;
; C3_PH                         ; 0                         ; Untyped             ;
; C4_PH                         ; 0                         ; Untyped             ;
; C5_PH                         ; 0                         ; Untyped             ;
; C6_PH                         ; 0                         ; Untyped             ;
; C7_PH                         ; 0                         ; Untyped             ;
; C8_PH                         ; 0                         ; Untyped             ;
; C9_PH                         ; 0                         ; Untyped             ;
; L0_HIGH                       ; 1                         ; Untyped             ;
; L1_HIGH                       ; 1                         ; Untyped             ;
; G0_HIGH                       ; 1                         ; Untyped             ;
; G1_HIGH                       ; 1                         ; Untyped             ;
; G2_HIGH                       ; 1                         ; Untyped             ;
; G3_HIGH                       ; 1                         ; Untyped             ;
; E0_HIGH                       ; 1                         ; Untyped             ;
; E1_HIGH                       ; 1                         ; Untyped             ;
; E2_HIGH                       ; 1                         ; Untyped             ;
; E3_HIGH                       ; 1                         ; Untyped             ;
; L0_LOW                        ; 1                         ; Untyped             ;
; L1_LOW                        ; 1                         ; Untyped             ;
; G0_LOW                        ; 1                         ; Untyped             ;
; G1_LOW                        ; 1                         ; Untyped             ;
; G2_LOW                        ; 1                         ; Untyped             ;
; G3_LOW                        ; 1                         ; Untyped             ;
; E0_LOW                        ; 1                         ; Untyped             ;
; E1_LOW                        ; 1                         ; Untyped             ;
; E2_LOW                        ; 1                         ; Untyped             ;
; E3_LOW                        ; 1                         ; Untyped             ;
; L0_INITIAL                    ; 1                         ; Untyped             ;
; L1_INITIAL                    ; 1                         ; Untyped             ;
; G0_INITIAL                    ; 1                         ; Untyped             ;
; G1_INITIAL                    ; 1                         ; Untyped             ;
; G2_INITIAL                    ; 1                         ; Untyped             ;
; G3_INITIAL                    ; 1                         ; Untyped             ;
; E0_INITIAL                    ; 1                         ; Untyped             ;
; E1_INITIAL                    ; 1                         ; Untyped             ;
; E2_INITIAL                    ; 1                         ; Untyped             ;
; E3_INITIAL                    ; 1                         ; Untyped             ;
; L0_MODE                       ; BYPASS                    ; Untyped             ;
; L1_MODE                       ; BYPASS                    ; Untyped             ;
; G0_MODE                       ; BYPASS                    ; Untyped             ;
; G1_MODE                       ; BYPASS                    ; Untyped             ;
; G2_MODE                       ; BYPASS                    ; Untyped             ;
; G3_MODE                       ; BYPASS                    ; Untyped             ;
; E0_MODE                       ; BYPASS                    ; Untyped             ;
; E1_MODE                       ; BYPASS                    ; Untyped             ;
; E2_MODE                       ; BYPASS                    ; Untyped             ;
; E3_MODE                       ; BYPASS                    ; Untyped             ;
; L0_PH                         ; 0                         ; Untyped             ;
; L1_PH                         ; 0                         ; Untyped             ;
; G0_PH                         ; 0                         ; Untyped             ;
; G1_PH                         ; 0                         ; Untyped             ;
; G2_PH                         ; 0                         ; Untyped             ;
; G3_PH                         ; 0                         ; Untyped             ;
; E0_PH                         ; 0                         ; Untyped             ;
; E1_PH                         ; 0                         ; Untyped             ;
; E2_PH                         ; 0                         ; Untyped             ;
; E3_PH                         ; 0                         ; Untyped             ;
; M_PH                          ; 0                         ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                       ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                       ; Untyped             ;
; CLK0_COUNTER                  ; G0                        ; Untyped             ;
; CLK1_COUNTER                  ; G0                        ; Untyped             ;
; CLK2_COUNTER                  ; G0                        ; Untyped             ;
; CLK3_COUNTER                  ; G0                        ; Untyped             ;
; CLK4_COUNTER                  ; G0                        ; Untyped             ;
; CLK5_COUNTER                  ; G0                        ; Untyped             ;
; CLK6_COUNTER                  ; E0                        ; Untyped             ;
; CLK7_COUNTER                  ; E1                        ; Untyped             ;
; CLK8_COUNTER                  ; E2                        ; Untyped             ;
; CLK9_COUNTER                  ; E3                        ; Untyped             ;
; L0_TIME_DELAY                 ; 0                         ; Untyped             ;
; L1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G0_TIME_DELAY                 ; 0                         ; Untyped             ;
; G1_TIME_DELAY                 ; 0                         ; Untyped             ;
; G2_TIME_DELAY                 ; 0                         ; Untyped             ;
; G3_TIME_DELAY                 ; 0                         ; Untyped             ;
; E0_TIME_DELAY                 ; 0                         ; Untyped             ;
; E1_TIME_DELAY                 ; 0                         ; Untyped             ;
; E2_TIME_DELAY                 ; 0                         ; Untyped             ;
; E3_TIME_DELAY                 ; 0                         ; Untyped             ;
; M_TIME_DELAY                  ; 0                         ; Untyped             ;
; N_TIME_DELAY                  ; 0                         ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                        ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                        ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                        ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                        ; Untyped             ;
; ENABLE0_COUNTER               ; L0                        ; Untyped             ;
; ENABLE1_COUNTER               ; L0                        ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                         ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                 ; Untyped             ;
; LOOP_FILTER_C                 ; 5                         ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                      ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                      ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                      ; Untyped             ;
; VCO_POST_SCALE                ; 0                         ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                         ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E              ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED               ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK2                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK3                     ; PORT_USED                 ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED               ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED               ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                 ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED               ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED               ; Untyped             ;
; PORT_ARESET                   ; PORT_USED                 ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED               ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED                 ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED               ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED               ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED               ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED               ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY         ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY         ; Untyped             ;
; M_TEST_SOURCE                 ; 5                         ; Untyped             ;
; C0_TEST_SOURCE                ; 5                         ; Untyped             ;
; C1_TEST_SOURCE                ; 5                         ; Untyped             ;
; C2_TEST_SOURCE                ; 5                         ; Untyped             ;
; C3_TEST_SOURCE                ; 5                         ; Untyped             ;
; C4_TEST_SOURCE                ; 5                         ; Untyped             ;
; C5_TEST_SOURCE                ; 5                         ; Untyped             ;
; C6_TEST_SOURCE                ; 5                         ; Untyped             ;
; C7_TEST_SOURCE                ; 5                         ; Untyped             ;
; C8_TEST_SOURCE                ; 5                         ; Untyped             ;
; C9_TEST_SOURCE                ; 5                         ; Untyped             ;
; CBXI_PARAMETER                ; altpll1_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                      ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                         ; Untyped             ;
; WIDTH_CLOCK                   ; 5                         ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                         ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                       ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E              ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                    ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                       ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                        ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                       ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                        ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                       ; IGNORE_CASCADE      ;
+-------------------------------+---------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:U1 ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; mode           ; 0     ; Signed Integer              ;
; t2write        ; 1     ; Signed Integer              ;
; iowait         ; 1     ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:U1|T80:u0 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; mode           ; 0     ; Signed Integer                     ;
; iowait         ; 1     ; Signed Integer                     ;
; flag_c         ; 0     ; Signed Integer                     ;
; flag_n         ; 1     ; Signed Integer                     ;
; flag_p         ; 2     ; Signed Integer                     ;
; flag_x         ; 3     ; Signed Integer                     ;
; flag_h         ; 4     ; Signed Integer                     ;
; flag_y         ; 5     ; Signed Integer                     ;
; flag_z         ; 6     ; Signed Integer                     ;
; flag_s         ; 7     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:U1|T80:u0|T80_MCode:mcode ;
+----------------+-------+----------------------------------------------------+
; Parameter Name ; Value ; Type                                               ;
+----------------+-------+----------------------------------------------------+
; mode           ; 0     ; Signed Integer                                     ;
; flag_c         ; 0     ; Signed Integer                                     ;
; flag_n         ; 1     ; Signed Integer                                     ;
; flag_p         ; 2     ; Signed Integer                                     ;
; flag_x         ; 3     ; Signed Integer                                     ;
; flag_h         ; 4     ; Signed Integer                                     ;
; flag_y         ; 5     ; Signed Integer                                     ;
; flag_z         ; 6     ; Signed Integer                                     ;
; flag_s         ; 7     ; Signed Integer                                     ;
+----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: T80s:U1|T80:u0|T80_ALU:alu ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; mode           ; 0     ; Signed Integer                                 ;
; flag_c         ; 0     ; Signed Integer                                 ;
; flag_n         ; 1     ; Signed Integer                                 ;
; flag_p         ; 2     ; Signed Integer                                 ;
; flag_x         ; 3     ; Signed Integer                                 ;
; flag_h         ; 4     ; Signed Integer                                 ;
; flag_y         ; 5     ; Signed Integer                                 ;
; flag_z         ; 6     ; Signed Integer                                 ;
; flag_s         ; 7     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:U3|altram1:U_VID|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                               ;
; WIDTH_A                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 8                    ; Signed Integer                        ;
; WIDTHAD_B                          ; 14                   ; Signed Integer                        ;
; NUMWORDS_B                         ; 16384                ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_3ld2      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
; delay          ; 16    ; Signed Integer                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceData ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
; delay          ; 16    ; Signed Integer                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: rom:U5|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                 ;
; WIDTH_A                            ; 8                    ; Signed Integer          ;
; WIDTHAD_A                          ; 13                   ; Signed Integer          ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 1                    ; Untyped                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; ../../rom/TEST48.hex ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_kha1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scan_convert:U7 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; cstart         ; 38    ; Signed Integer                      ;
; clength        ; 352   ; Signed Integer                      ;
; ha             ; 24    ; Signed Integer                      ;
; hb             ; 32    ; Signed Integer                      ;
; hc             ; 40    ; Signed Integer                      ;
; hd             ; 352   ; Signed Integer                      ;
; vb             ; 2     ; Signed Integer                      ;
; vc             ; 10    ; Signed Integer                      ;
; vd             ; 284   ; Signed Integer                      ;
; hpad           ; 0     ; Signed Integer                      ;
; vpad           ; 0     ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                            ;
+------------------------------------+----------------------+-------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                         ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                         ;
; WIDTH_A                            ; 6                    ; Signed Integer                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                         ;
; WIDTH_B                            ; 6                    ; Signed Integer                                  ;
; WIDTHAD_B                          ; 10                   ; Signed Integer                                  ;
; NUMWORDS_B                         ; 1024                 ; Signed Integer                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                         ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                         ;
; CBXI_PARAMETER                     ; altsyncram_g3c2      ; Untyped                                         ;
+------------------------------------+----------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; altpll1:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 3                                                              ;
; Entity Instance                           ; ram:U3|altram1:U_VID|altsyncram:altsyncram_component           ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 16384                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 8                                                              ;
;     -- NUMWORDS_B                         ; 16384                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; rom:U5|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 8                                                              ;
;     -- NUMWORDS_A                         ; 8192                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                ;
;     -- WIDTH_A                            ; 6                                                              ;
;     -- NUMWORDS_A                         ; 1024                                                           ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                         ;
;     -- WIDTH_B                            ; 6                                                              ;
;     -- NUMWORDS_B                         ; 1024                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "rgb_builder:U8"   ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; mode       ; Input ; Info     ; Stuck at GND ;
; rgbulaplus ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scan_convert:U7|ram_scan:u_run"                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scan_convert:U7"                                                                          ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; o_cmpblk_n ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:U4|PS2Keyboard:inst_rx"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; scancode[9] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard:U4"                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; f    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:U3|sdram:U_SDR"                                                                      ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; a[24..16] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rfshreq   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; idle      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram:U3|altram1:U_VID"                                                                 ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_b ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wren_b ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------+
; Port Connectivity Checks: "ram:U3"           ;
+------------+-------+----------+--------------+
; Port       ; Type  ; Severity ; Details      ;
+------------+-------+----------+--------------+
; a1[15..14] ; Input ; Info     ; Stuck at GND ;
; a2[15]     ; Input ; Info     ; Stuck at GND ;
+------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ula_top:U2"                                                                          ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; mic   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; csync ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:U1|T80:u0"                                                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cen  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; inte ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; stop ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "T80s:U1"                                                                                   ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; wait_n      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; nmi_n       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; busrq_n     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; m1_n        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; halt_n      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busak_n     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; savepc      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; saveint     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; restorepc   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; restoreint  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; restorepc_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:59     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Mar 19 18:29:39 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off zx_wxeda -c zx_wxeda
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/video/rgb_builder.vhd
    Info (12022): Found design unit 1: rgb_builder-rtl
    Info (12023): Found entity 1: rgb_builder
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ram/ram.vhd
    Info (12022): Found design unit 1: ram-rtl
    Info (12023): Found entity 1: ram
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ram/altram1.vhd
    Info (12022): Found design unit 1: altram1-SYN
    Info (12023): Found entity 1: altram1
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/zx_wxeda.vhd
    Info (12022): Found design unit 1: zx_wxeda-zx_wxeda_arch
    Info (12023): Found entity 1: zx_wxeda
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/uart/uart.vhd
    Info (12022): Found design unit 1: uart-rtl
    Info (12023): Found entity 1: uart
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/vga/ram_scan.vhd
    Info (12022): Found design unit 1: ram_scan-SYN
    Info (12023): Found entity 1: ram_scan
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/vga/scan_converter.vhd
    Info (12022): Found design unit 1: scan_convert-RTL
    Info (12023): Found entity 1: scan_convert
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ula/ula_top.vhd
    Info (12022): Found design unit 1: ula_top-rtl
    Info (12023): Found entity 1: ula_top
Info (12021): Found 1 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/ula/ula.v
    Info (12023): Found entity 1: ula
Info (12021): Found 0 design units, including 0 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/adc/tcl549c_top.vhd
Warning (12019): Can't analyze file -- file ../rtl/adc/tcl549c.v is missing
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/sdram/sdram.vhd
    Info (12022): Found design unit 1: sdram-rtl
    Info (12023): Found entity 1: sdram
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/pll/altpll1.vhd
    Info (12022): Found design unit 1: altpll1-SYN
    Info (12023): Found entity 1: altpll1
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/keyboard.vhd
    Info (12022): Found design unit 1: keyboard-rtl
    Info (12023): Found entity 1: keyboard
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_controller.vhd
    Info (12022): Found design unit 1: PS2Controller-Behavioral
    Info (12023): Found entity 1: PS2Controller
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_debouncer.vhd
    Info (12022): Found design unit 1: Debouncer-Behavioral
    Info (12023): Found entity 1: Debouncer
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_keyboard.vhd
    Info (12022): Found design unit 1: PS2Keyboard-Behavioral
    Info (12023): Found entity 1: PS2Keyboard
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/keyboard/ps2_keyboard_mapper.vhd
    Info (12022): Found design unit 1: KeyboardMapper-Behavioral
    Info (12023): Found entity 1: KeyboardMapper
Warning (12019): Can't analyze file -- file ../rtl/keyboard/dac.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80s.vhd
    Info (12022): Found design unit 1: T80s-rtl
    Info (12023): Found entity 1: T80s
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_Reg.vhd
    Info (12022): Found design unit 1: T80_Reg-rtl
    Info (12023): Found entity 1: T80_Reg
Info (12021): Found 1 design units, including 0 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_Pack.vhd
    Info (12022): Found design unit 1: T80_Pack
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_MCode.vhd
    Info (12022): Found design unit 1: T80_MCode-rtl
    Info (12023): Found entity 1: T80_MCode
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80_ALU.vhd
    Info (12022): Found design unit 1: T80_ALU-rtl
    Info (12023): Found entity 1: T80_ALU
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/cpu/t80/T80.vhd
    Info (12022): Found design unit 1: T80-rtl
    Info (12023): Found entity 1: T80
Info (12021): Found 2 design units, including 1 entities, in source file /media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rtl/rom/rom.vhd
    Info (12022): Found design unit 1: rom-SYN
    Info (12023): Found entity 1: rom
Info (12127): Elaborating entity "zx_wxeda" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at zx_wxeda.vhd(106): object "kb_f" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at zx_wxeda.vhd(112): object "ula_csync" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at zx_wxeda.vhd(117): used implicit default value for signal "ula_ear" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at zx_wxeda.vhd(118): object "ula_mic" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at zx_wxeda.vhd(131): object "vga_sblank" assigned a value but never read
Info (12128): Elaborating entity "altpll1" for hierarchy "altpll1:U0"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll1:U0|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "altpll1:U0|altpll:altpll_component"
Info (12133): Instantiated megafunction "altpll1:U0|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "4"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "7"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "12"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "7"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "24"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "7"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "48"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "7"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=altpll1"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll1_altpll.v
    Info (12023): Found entity 1: altpll1_altpll
Info (12128): Elaborating entity "altpll1_altpll" for hierarchy "altpll1:U0|altpll:altpll_component|altpll1_altpll:auto_generated"
Info (12128): Elaborating entity "T80s" for hierarchy "T80s:U1"
Info (12128): Elaborating entity "T80" for hierarchy "T80s:U1|T80:u0"
Info (12128): Elaborating entity "T80_MCode" for hierarchy "T80s:U1|T80:u0|T80_MCode:mcode"
Info (12128): Elaborating entity "T80_ALU" for hierarchy "T80s:U1|T80:u0|T80_ALU:alu"
Info (12128): Elaborating entity "T80_Reg" for hierarchy "T80s:U1|T80:u0|T80_Reg:Regs"
Info (12128): Elaborating entity "ula_top" for hierarchy "ula_top:U2"
Info (12128): Elaborating entity "ula" for hierarchy "ula_top:U2|ula:ins_ula_cmp"
Warning (10230): Verilog HDL assignment warning at ula.v(74): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ula.v(84): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at ula.v(219): truncated value with size 32 to match size of target (5)
Warning (10230): Verilog HDL assignment warning at ula.v(343): truncated value with size 6 to match size of target (5)
Info (12128): Elaborating entity "ram" for hierarchy "ram:U3"
Info (12128): Elaborating entity "altram1" for hierarchy "ram:U3|altram1:U_VID"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:U3|altram1:U_VID|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "ram:U3|altram1:U_VID|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "ram:U3|altram1:U_VID|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ld2.tdf
    Info (12023): Found entity 1: altsyncram_3ld2
Info (12128): Elaborating entity "altsyncram_3ld2" for hierarchy "ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_jsa:decode2"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a
Info (12128): Elaborating entity "decode_c8a" for hierarchy "ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|decode_c8a:rden_decode_a"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb
Info (12128): Elaborating entity "mux_3nb" for hierarchy "ram:U3|altram1:U_VID|altsyncram:altsyncram_component|altsyncram_3ld2:auto_generated|mux_3nb:mux4"
Info (12128): Elaborating entity "sdram" for hierarchy "ram:U3|sdram:U_SDR"
Info (12128): Elaborating entity "keyboard" for hierarchy "keyboard:U4"
Warning (10036): Verilog HDL or VHDL warning at keyboard.vhd(23): object "scan" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at keyboard.vhd(30): object "extkey" assigned a value but never read
Warning (10631): VHDL Process Statement warning at keyboard.vhd(60): inferring latch(es) for signal or variable "keys", which holds its previous value in one or more paths through the process
Info (12128): Elaborating entity "PS2Keyboard" for hierarchy "keyboard:U4|PS2Keyboard:inst_rx"
Info (12128): Elaborating entity "PS2Controller" for hierarchy "keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller"
Info (12128): Elaborating entity "Debouncer" for hierarchy "keyboard:U4|PS2Keyboard:inst_rx|PS2Controller:PS2_Controller|Debouncer:DebounceClock"
Info (12128): Elaborating entity "KeyboardMapper" for hierarchy "keyboard:U4|PS2Keyboard:inst_rx|KeyboardMapper:Keyboard_Mapper"
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard_mapper.vhd(32): object "PauseON" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at ps2_keyboard_mapper.vhd(33): object "i" assigned a value but never read
Info (12128): Elaborating entity "rom" for hierarchy "rom:U5"
Info (12128): Elaborating entity "altsyncram" for hierarchy "rom:U5|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "rom:U5|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "rom:U5|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../../rom/TEST48.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kha1.tdf
    Info (12023): Found entity 1: altsyncram_kha1
Info (12128): Elaborating entity "altsyncram_kha1" for hierarchy "rom:U5|altsyncram:altsyncram_component|altsyncram_kha1:auto_generated"
Warning (113007): Byte addressed memory initialization file "TEST48.hex" was read in the word-addressed format
Warning (113015): Width of data items in "TEST48.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 64 warnings, reporting 10
    Warning (113009): Data at line (1) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (2) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (3) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (4) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (5) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (6) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (7) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (8) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (9) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
    Warning (113009): Data at line (10) of memory initialization file "TEST48.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses.
Critical Warning (127005): Memory depth (8192) in the design file differs from memory depth (2048) in the Memory Initialization File "/media/sf_Projects/Retrocomp/Speccy/zx-spectrum-wxeda/rom/TEST48.hex" -- setting initial value for remaining addresses to 0
Info (12128): Elaborating entity "scan_convert" for hierarchy "scan_convert:U7"
Info (12128): Elaborating entity "ram_scan" for hierarchy "scan_convert:U7|ram_scan:u_run"
Info (12128): Elaborating entity "altsyncram" for hierarchy "scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_b" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g3c2.tdf
    Info (12023): Found entity 1: altsyncram_g3c2
Info (12128): Elaborating entity "altsyncram_g3c2" for hierarchy "scan_convert:U7|ram_scan:u_run|altsyncram:altsyncram_component|altsyncram_g3c2:auto_generated"
Info (12128): Elaborating entity "rgb_builder" for hierarchy "rgb_builder:U8"
Warning (10492): VHDL Process Statement warning at rgb_builder.vhd(48): signal "rgbulaplus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rgb_builder.vhd(62): signal "rgbulaplus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at rgb_builder.vhd(76): signal "rgbulaplus" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[7]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[6]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[5]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[4]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[3]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[2]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[1]" feeding internal logic into a wire
    Warning (13049): Converted tri-state buffer "ula_top:U2|ula:ins_ula_cmp|kbrows[0]" feeding internal logic into a wire
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SDRAM_CKE" is stuck at VCC
    Warning (13410): Pin "SDRAM_CS_N" is stuck at GND
    Warning (13410): Pin "NCSO" is stuck at VCC
    Warning (13410): Pin "DCLK" is stuck at GND
    Warning (13410): Pin "ASDO" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "SD_SI" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "SD_CS_N" is stuck at VCC
    Warning (13410): Pin "DAC_OUT_L" is stuck at GND
    Warning (13410): Pin "DAC_OUT_R" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 5 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DATA0"
    Warning (15610): No output dependent on input pin "SD_SO"
    Warning (15610): No output dependent on input pin "KEYS[0]"
    Warning (15610): No output dependent on input pin "KEYS[1]"
    Warning (15610): No output dependent on input pin "KEYS[2]"
Info (21057): Implemented 3317 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 50 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 3209 logic cells
    Info (21064): Implemented 30 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 66 warnings
    Info: Peak virtual memory: 701 megabytes
    Info: Processing ended: Thu Mar 19 18:31:13 2015
    Info: Elapsed time: 00:01:34
    Info: Total CPU time (on all processors): 00:01:08


