# ğŸ›  ğŸ’» âš¡ï¸ Michael Zhang â€“ Engineering Portfolio

Welcome to my project portfolio. Iâ€™m a Computer Engineering student at the University of British Columbia, passionate about solving real-world problems through a blend of **software engineering**, **hardware integration**, and **intelligent systems design**.

This repository showcases a curated set of my technical projects. Each project demonstrates a unique combination of skills in system architecture, embedded development, robotics, data engineering, and full-stack implementation. All projects are based on **real, hands-on experience**â€”with documented code, visuals, and outcomes.

---

## ğŸ’¡ Key Technical Competencies

| Domain                | Skills & Tools                                                   |
|----------------------|------------------------------------------------------------------|
| **Embedded Systems** | Arduino, Raspberry Pi, GPIO, PWM, sensor integration             |
| **Software Development** | TypeScript, Python, Node.js, React, REST APIs, WebSocket    |
| **Streaming & Real-Time Apps** | HLS, FFmpeg, Ant Media Server, Docker                 |
| **Robotics & Perception** | ROS2, Jetson Nano, YOLOv5, computer vision pipelines       |
| **Data & Infrastructure** | MongoDB, Prisma, GitHub Actions, data pipelines           |
| **CAD & Hardware Design** | SolidWorks, breadboarding, prototyping, debugging          |

---

## ğŸš€ Featured Projects

### ğŸ“¡ OpenStream â€“ Distributed Video Streaming Platform

Designed and implemented a full-stack distributed video streaming platform using Next.js, WebSocket, and Ant Media Server, featuring real-time broadcasting, HLS playback, session management with MongoDB, and containerized deployment on a Kubernetes Raspberry Pi cluster.

<img src="Image/IMG_2123.jpeg" alt="Home Page" width="50%" />

ğŸ”§ Tech Stack
- Frontend / UI
  - Next.js (React + TypeScript)
  - Tailwind CSS or your CSS framework (if used)
  - Streaming / Media
  - Ant Media Server (WebRTC + HLS broadcasting
  - FFmpeg (for encoding/transcoding)
  - HLS.js (if used for client playback in-browser)
- Backend / Infrastructure
  - Node.js API layer (inside Next.js)
  - WebSocket (real-time messaging / session control)
  - Prisma (ORM for MongoDB)
  - MongoDB (session/user metadata storage)
- DevOps / Deployment
  - Docker (containerization)
  - Docker Compose (if used to orchestrate services)
  - Raspberry Pi Cluster (for distributed load-balanced deployment)

- ğŸ¯ Highlights:
  - Architected and deployed a full-stack streaming platform with support for multi-user session management, real-time video delivery, and WebSocket-based chat
  - Integrated Ant Media Server and FFmpeg into a containerized pipeline for live and HLS-based playback
  - Built dynamic user session handling with MongoDB and Prisma ORM

- ğŸ” Skills Applied:
  - Full-stack system design (Next.js, Node.js, WebSocket)
  - Containerization and deployment using Docker
  - Real-time media streaming (WebRTC, HLS, FFmpeg)
  - Session and data modeling with MongoDB & Prisma
  - Low-latency communication over WebSocket and API endpoints


[Project Details âœ](https://github.com/superbolt08/OpenStream/blob/main)

---

ğŸ§® FPGA 4-bit Adder/Subtractor in Verilog â€“ APSC 262 Digital Logic Lab Project

<img src="https://github.com/sdhfgfhgf/4-bit-Adder-Subtractor/blob/main/Image/HEIF%20Image.jpeg" alt="demo" width="50%" />

Designed and implemented a 4-bit signed binary calculator in Verilog, capable of performing addition and subtraction using modular design principles (half adders, full adders, and ripple-carry logic).

- âš™ï¸ Components:
  - Half Adder (HA), Full Adder (FA), Ripple-Carry Adder (RCA)
  - Adder/Subtractor with XOR-based 2â€™s complement logic
- ğŸ§° Tools:
  - Intel Quartus II
  - Altera DE1 Cyclone II FPGA development board
  - Verilog HDL
- âœ… Functionality:
  - Performs signed 4-bit binary addition and subtraction
  - Detects overflow conditions in arithmetic operations
  - Modular structure promotes design reuse and testability
- ğŸ’¡ Learning Outcome:
  - Developed hands-on understanding of arithmetic logic design
  - Practiced modular coding and verification in hardware
  - Gained insight into 2â€™s complement arithmetic and overflow detection in digital systems

[Project Details âœ](https://github.com/sdhfgfhgf/4-bit-Adder-Subtractor/tree/main)

---

â±ï¸ FPGA BCD Counter System in Verilog â€“ APSC 262 Digital Logic Lab Project

<img src="https://github.com/sdhfgfhgf/fpga-bcd-timer/blob/main/Image/HEIF%20Image.jpeg" alt="demo_timer" width="50%" />

Designed and implemented a Binary-Coded Decimal (BCD) counter system featuring both approximate and precision-timed versions. The design displays real-time second, tenth-second, and hundredth-second counts using a 50â€¯MHz base clock on an Altera DE1 board.

- âš™ï¸ Features:
  - Real-time 3-digit and 4-digit BCD output on 7-segment displays
  - Pushbutton-based active-low reset
  - Modular Verilog design with reusable 7-segment decoder module
- ğŸ§° Tools:
  - Verilog HDL
  - Quartus II
  - Altera DE1 Cyclone II FPGA development board
- ğŸ’¡ Concepts:
  - Synchronous design using always blocks and non-blocking assignments
  - Timing accuracy via bit-width calculation: 2^x Ã— 20ns â‰ˆ 0.01s â†’ x â‰ˆ 19
  - BCD cascading logic and 7-segment display encoding

[Project Details âœ](https://github.com/sdhfgfhgf/fpga-bcd-timer/tree/main)

---

### ğŸ¯ Object Detection for AUV Navigation â€“ Okanagan Marine Robotics
<img src="https://github.com/Okanagan-Marine-Robotics/okmr_auv/blob/main/diagrams/IMG_6097.png" alt="AUV" width="50%" />

Developed and deployed machine learning inference for underwater robotic navigation, with real-time vision-based detection.

- ğŸ§  Tools:
  - YOLOv5
  - PyTorch
  - NVIDIA Jetson Nano
  - ROS2
  - OpenCV
- ğŸ›  Contributions:
  - Optimized custom object detection models
  - Integrated ML pipeline into a live robotic ROS2 environment
  - Visualized detections for operator feedback
- ğŸ’¡ Application: Real-time mission-critical robotics control

[Project Details âœ](https://github.com/Okanagan-Marine-Robotics/okmr_auv)

---

ğŸ‘¥ Group Management System â€“ C++ OOP Project

A robust C++ application for managing group membership, developed independently with a focus on object-oriented programming, dynamic memory control, and efficient data operations.
- ğŸ§© Features:
  - Add, remove, update, and view member details
  - Search and sort functionalities with high performance
  - Command-line interface with real-time feedback
  - ğŸ§  Techniques Used:
  - Polymorphism, inheritance, encapsulation
  - Pointer-based memory management and reference optimization
  - Modular design with clean separation of logic and UI
- ğŸ“Š Impact:
  - Reduced manual tracking by over 40%
  - Designed for scalability and reusability in future team-based projects
- ğŸ“… Duration: June â€“ August 2024

[Project Details âœ](https://github.com/sdhfgfhgf/Group-Management-System)

---

## ğŸ“‚ Other Projects (Coming Soon)

- **IoT Temperature Logger with Cloud Sync** â€“ Sensor-driven data pipeline to remote dashboard (Node.js + MQTT + MongoDB)
- **Dynamic Resume Generator CLI Tool** â€“ Python script that generates customized resume versions using YAML profiles
- **Basic FPGA-Based Counter Design (in SystemVerilog)** â€“ Synchronous counter with reset and enable logic

---

## ğŸ“„ [Download My Resume](https://www.dropbox.com/scl/fi/2f9vepmdo2c6utypyvvug/Michael-Zhang-CO-OP-Resume.pdf?rlkey=5uzeh0tdvxjb7pgp2di3kd5mv&st=fu1tlwxm&dl=0)

---

## ğŸ“¬ Contact

- **Email**: michaelzhang5528@gmail.com  
- **LinkedIn**: [linkedin.com/in/michael-zhang-mkz](http://www.linkedin.com/in/micheal-zhang-mkz)  
- **GitHub**: [github.com/sdhfgfhgf](http://www.github.com/sdhfgfhgf)

---
