Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 03:44:07 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc2_69/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.685      -19.746                     39                 1219       -0.069       -0.479                     24                 1219        1.725        0.000                       0                  1199  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.685      -19.746                     39                 1219       -0.069       -0.479                     24                 1219        1.725        0.000                       0                  1199  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           39  Failing Endpoints,  Worst Slack       -0.685ns,  Total Violation      -19.746ns
Hold  :           24  Failing Endpoints,  Worst Slack       -0.069ns,  Total Violation       -0.479ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.685ns  (required time - arrival time)
  Source:                 genblk1[67].reg_in/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.468ns  (logic 1.909ns (42.726%)  route 2.559ns (57.274%))
  Logic Levels:           21  (CARRY8=12 LUT2=9)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.698ns = ( 5.698 - 4.000 ) 
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.235ns (routing 0.210ns, distribution 1.025ns)
  Clock Net Delay (Destination): 1.042ns (routing 0.190ns, distribution 0.852ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, estimated)     1.235     2.181    genblk1[67].reg_in/clk_IBUF_BUFG
    SLICE_X121Y462       FDRE                                         r  genblk1[67].reg_in/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y462       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.261 r  genblk1[67].reg_in/reg_out_reg[3]/Q
                         net (fo=3, estimated)        0.195     2.456    genblk1[67].reg_in/Q[3]
    SLICE_X121Y462       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.088     2.544 r  genblk1[67].reg_in/reg_out[0]_i_188/O
                         net (fo=1, routed)           0.022     2.566    conv/mul39/reg_out[0]_i_322[3]
    SLICE_X121Y462       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     2.725 r  conv/mul39/reg_out_reg[0]_i_87/CO[7]
                         net (fo=1, estimated)        0.026     2.751    conv/mul39/reg_out_reg[0]_i_87_n_0
    SLICE_X121Y463       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     2.807 r  conv/mul39/reg_out_reg[0]_i_818/O[0]
                         net (fo=1, estimated)        0.353     3.160    conv/add000071/out0_5[8]
    SLICE_X123Y463       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.199 r  conv/add000071/reg_out[0]_i_735/O
                         net (fo=1, routed)           0.015     3.214    conv/add000071/reg_out[0]_i_735_n_0
    SLICE_X123Y463       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     3.331 r  conv/add000071/reg_out_reg[0]_i_587/CO[7]
                         net (fo=1, estimated)        0.026     3.357    conv/add000071/reg_out_reg[0]_i_587_n_0
    SLICE_X123Y464       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     3.413 r  conv/add000071/reg_out_reg[0]_i_661/O[0]
                         net (fo=1, estimated)        0.222     3.635    conv/add000071/reg_out_reg[0]_i_661_n_15
    SLICE_X122Y464       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.036     3.671 r  conv/add000071/reg_out[0]_i_667/O
                         net (fo=1, routed)           0.009     3.680    conv/add000071/reg_out[0]_i_667_n_0
    SLICE_X122Y464       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     3.794 r  conv/add000071/reg_out_reg[0]_i_478/O[2]
                         net (fo=1, estimated)        0.398     4.192    conv/add000071/reg_out_reg[0]_i_478_n_13
    SLICE_X118Y464       LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     4.227 r  conv/add000071/reg_out[0]_i_268/O
                         net (fo=1, routed)           0.010     4.237    conv/add000071/reg_out[0]_i_268_n_0
    SLICE_X118Y464       CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.196     4.433 r  conv/add000071/reg_out_reg[0]_i_117/O[5]
                         net (fo=2, estimated)        0.231     4.664    conv/add000071/reg_out_reg[0]_i_117_n_10
    SLICE_X119Y464       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.703 r  conv/add000071/reg_out[0]_i_118/O
                         net (fo=1, routed)           0.015     4.718    conv/add000071/reg_out[0]_i_118_n_0
    SLICE_X119Y464       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.835 r  conv/add000071/reg_out_reg[0]_i_41/CO[7]
                         net (fo=1, estimated)        0.026     4.861    conv/add000071/reg_out_reg[0]_i_41_n_0
    SLICE_X119Y465       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.917 r  conv/add000071/reg_out_reg[21]_i_29/O[0]
                         net (fo=2, estimated)        0.184     5.101    conv/add000071/reg_out_reg[21]_i_29_n_15
    SLICE_X119Y467       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     5.140 r  conv/add000071/reg_out[21]_i_33/O
                         net (fo=1, routed)           0.015     5.155    conv/add000071/reg_out[21]_i_33_n_0
    SLICE_X119Y467       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     5.272 r  conv/add000071/reg_out_reg[21]_i_22/CO[7]
                         net (fo=1, estimated)        0.026     5.298    conv/add000071/reg_out_reg[21]_i_22_n_0
    SLICE_X119Y468       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     5.354 r  conv/add000071/reg_out_reg[21]_i_21/O[0]
                         net (fo=1, estimated)        0.242     5.596    conv/add000071/reg_out_reg[21]_i_21_n_15
    SLICE_X119Y474       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.037     5.633 r  conv/add000071/reg_out[21]_i_14/O
                         net (fo=1, routed)           0.016     5.649    conv/add000071/reg_out[21]_i_14_n_0
    SLICE_X119Y474       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     5.853 r  conv/add000071/reg_out_reg[21]_i_3/O[4]
                         net (fo=3, estimated)        0.176     6.029    conv/add000067/reg_out_reg[21][0]
    SLICE_X118Y474       LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.050     6.079 r  conv/add000067/reg_out[21]_i_6/O
                         net (fo=1, routed)           0.009     6.088    conv/add000071/reg_out_reg[21]_0[0]
    SLICE_X118Y474       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[5])
                                                      0.180     6.268 r  conv/add000071/reg_out_reg[21]_i_2/O[5]
                         net (fo=2, estimated)        0.127     6.395    reg_out/a[21]
    SLICE_X117Y474       LUT2 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     6.433 r  reg_out/reg_out[21]_i_1/O
                         net (fo=21, estimated)       0.216     6.649    reg_out/reg_out[21]_i_1_n_0
    SLICE_X118Y473       FDRE                                         r  reg_out/reg_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     4.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, estimated)     1.042     5.698    reg_out/clk_IBUF_BUFG
    SLICE_X118Y473       FDRE                                         r  reg_out/reg_out_reg[11]/C
                         clock pessimism              0.376     6.074    
                         clock uncertainty           -0.035     6.039    
    SLICE_X118Y473       FDRE (Setup_CFF_SLICEL_C_R)
                                                     -0.074     5.965    reg_out/reg_out_reg[11]
  -------------------------------------------------------------------
                         required time                          5.965    
                         arrival time                          -6.649    
  -------------------------------------------------------------------
                         slack                                 -0.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.069ns  (arrival time - required time)
  Source:                 demux/genblk1[24].z_reg[24][7]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[24].reg_in/reg_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.142ns  (logic 0.060ns (42.254%)  route 0.082ns (57.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.144ns
    Source Clock Delay      (SCD):    1.683ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.027ns (routing 0.190ns, distribution 0.837ns)
  Clock Net Delay (Destination): 1.198ns (routing 0.210ns, distribution 0.988ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.345     0.345 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.345    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.345 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.632    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.656 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, estimated)     1.027     1.683    demux/clk_IBUF_BUFG
    SLICE_X114Y478       FDRE                                         r  demux/genblk1[24].z_reg[24][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y478       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.743 r  demux/genblk1[24].z_reg[24][7]/Q
                         net (fo=1, estimated)        0.082     1.825    genblk1[24].reg_in/D[7]
    SLICE_X114Y480       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.595     0.595 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.595    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.595 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.918    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.946 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=1198, estimated)     1.198     2.144    genblk1[24].reg_in/clk_IBUF_BUFG
    SLICE_X114Y480       FDRE                                         r  genblk1[24].reg_in/reg_out_reg[7]/C
                         clock pessimism             -0.311     1.833    
    SLICE_X114Y480       FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     1.893    genblk1[24].reg_in/reg_out_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.893    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                 -0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X117Y463  genblk1[56].reg_in/reg_out_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X111Y474  demux/genblk1[127].z_reg[127][3]/C



