
==========================================================================
global route report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global route report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global route report_worst_slack
--------------------------------------------------------------------------
worst slack 0.00

==========================================================================
global route report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.11 source latency input_buffer_valid[1]$_SDFF_PN0_/CK ^
  -0.11 target latency input_buffer[1][2]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
global route report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: input_buffer_valid[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.71    0.02    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
     2    4.47    0.02    0.08    0.18 ^ input_buffer_valid[1]$_SDFF_PN0_/QN (DFF_X1)
                                         net169 (net)
                  0.02    0.00    0.18 ^ _2015_/A2 (NOR4_X1)
     1    1.98    0.01    0.01    0.20 v _2015_/ZN (NOR4_X1)
                                         _0291_ (net)
                  0.01    0.00    0.20 v _2023_/B1 (AOI21_X1)
     1    1.25    0.01    0.02    0.22 ^ _2023_/ZN (AOI21_X1)
                                         _0193_ (net)
                  0.01    0.00    0.22 ^ input_buffer_valid[1]$_SDFF_PN0_/D (DFF_X1)
                                  0.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_3_0_clk/A (CLKBUF_X3)
     7   14.71    0.02    0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
                                         clknet_4_3_0_clk (net)
                  0.02    0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
                          0.00    0.11   clock reconvergence pessimism
                          0.01    0.12   library hold time
                                  0.12   data required time
-----------------------------------------------------------------------------
                                  0.12   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
global route report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: input_buffer[3][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: west_out_data[19] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   17.30    0.02    0.05    0.11 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.11 ^ input_buffer[3][30]$_DFFE_PP_/CK (DFF_X1)
     1    2.02    0.01    0.09    0.20 v input_buffer[3][30]$_DFFE_PP_/Q (DFF_X1)
                                         dest_id[3][6] (net)
                  0.01    0.00    0.20 v _1629_/A (BUF_X2)
     5   15.03    0.01    0.03    0.23 v _1629_/Z (BUF_X2)
                                         _1292_ (net)
                  0.01    0.00    0.23 v _1641_/A4 (OR4_X4)
     3   14.12    0.02    0.11    0.34 v _1641_/ZN (OR4_X4)
                                         _1303_ (net)
                  0.02    0.00    0.34 v _1645_/A2 (OR2_X1)
     2    5.13    0.01    0.06    0.40 v _1645_/ZN (OR2_X1)
                                         _1306_ (net)
                  0.01    0.00    0.41 v _1648_/A (AOI21_X2)
     3    8.94    0.03    0.05    0.46 ^ _1648_/ZN (AOI21_X2)
                                         _1583_ (net)
                  0.03    0.00    0.46 ^ _3184_/A (HA_X1)
     1    2.40    0.01    0.04    0.50 ^ _3184_/CO (HA_X1)
                                         _1584_ (net)
                  0.01    0.00    0.50 ^ _2053_/A (BUF_X2)
     4   12.74    0.02    0.03    0.53 ^ _2053_/Z (BUF_X2)
                                         _0327_ (net)
                  0.02    0.00    0.53 ^ _2991_/A (INV_X1)
     1    1.87    0.01    0.01    0.54 v _2991_/ZN (INV_X1)
                                         _1131_ (net)
                  0.01    0.00    0.54 v _2992_/A (AOI211_X4)
     8   20.40    0.01    0.12    0.66 ^ _2992_/ZN (AOI211_X4)
                                         _1132_ (net)
                  0.01    0.00    0.66 ^ _3026_/A1 (NOR2_X2)
     4    9.68    0.01    0.01    0.68 v _3026_/ZN (NOR2_X2)
                                         _1163_ (net)
                  0.01    0.00    0.68 v _3027_/A (CLKBUF_X3)
    10   20.06    0.02    0.05    0.72 v _3027_/Z (CLKBUF_X3)
                                         _1164_ (net)
                  0.02    0.00    0.73 v _3067_/A (OAI21_X1)
     1    1.98    0.02    0.03    0.75 ^ _3067_/ZN (OAI21_X1)
                                         _1197_ (net)
                  0.02    0.00    0.75 ^ _3069_/B1 (OAI21_X1)
     1    3.00    0.02    0.02    0.77 v _3069_/ZN (OAI21_X1)
                                         net316 (net)
                  0.02    0.00    0.77 v output316/A (BUF_X1)
     1    0.43    0.00    0.03    0.80 v output316/Z (BUF_X1)
                                         west_out_data[19] (net)
                  0.00    0.00    0.80 v west_out_data[19] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: input_buffer[3][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: west_out_data[19] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    9.76    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
    16   39.62    0.03    0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.03    0.00    0.06 ^ clkbuf_4_8_0_clk/A (CLKBUF_X3)
    11   17.30    0.02    0.05    0.11 ^ clkbuf_4_8_0_clk/Z (CLKBUF_X3)
                                         clknet_4_8_0_clk (net)
                  0.02    0.00    0.11 ^ input_buffer[3][30]$_DFFE_PP_/CK (DFF_X1)
     1    2.02    0.01    0.09    0.20 v input_buffer[3][30]$_DFFE_PP_/Q (DFF_X1)
                                         dest_id[3][6] (net)
                  0.01    0.00    0.20 v _1629_/A (BUF_X2)
     5   15.03    0.01    0.03    0.23 v _1629_/Z (BUF_X2)
                                         _1292_ (net)
                  0.01    0.00    0.23 v _1641_/A4 (OR4_X4)
     3   14.12    0.02    0.11    0.34 v _1641_/ZN (OR4_X4)
                                         _1303_ (net)
                  0.02    0.00    0.34 v _1645_/A2 (OR2_X1)
     2    5.13    0.01    0.06    0.40 v _1645_/ZN (OR2_X1)
                                         _1306_ (net)
                  0.01    0.00    0.41 v _1648_/A (AOI21_X2)
     3    8.94    0.03    0.05    0.46 ^ _1648_/ZN (AOI21_X2)
                                         _1583_ (net)
                  0.03    0.00    0.46 ^ _3184_/A (HA_X1)
     1    2.40    0.01    0.04    0.50 ^ _3184_/CO (HA_X1)
                                         _1584_ (net)
                  0.01    0.00    0.50 ^ _2053_/A (BUF_X2)
     4   12.74    0.02    0.03    0.53 ^ _2053_/Z (BUF_X2)
                                         _0327_ (net)
                  0.02    0.00    0.53 ^ _2991_/A (INV_X1)
     1    1.87    0.01    0.01    0.54 v _2991_/ZN (INV_X1)
                                         _1131_ (net)
                  0.01    0.00    0.54 v _2992_/A (AOI211_X4)
     8   20.40    0.01    0.12    0.66 ^ _2992_/ZN (AOI211_X4)
                                         _1132_ (net)
                  0.01    0.00    0.66 ^ _3026_/A1 (NOR2_X2)
     4    9.68    0.01    0.01    0.68 v _3026_/ZN (NOR2_X2)
                                         _1163_ (net)
                  0.01    0.00    0.68 v _3027_/A (CLKBUF_X3)
    10   20.06    0.02    0.05    0.72 v _3027_/Z (CLKBUF_X3)
                                         _1164_ (net)
                  0.02    0.00    0.73 v _3067_/A (OAI21_X1)
     1    1.98    0.02    0.03    0.75 ^ _3067_/ZN (OAI21_X1)
                                         _1197_ (net)
                  0.02    0.00    0.75 ^ _3069_/B1 (OAI21_X1)
     1    3.00    0.02    0.02    0.77 v _3069_/ZN (OAI21_X1)
                                         net316 (net)
                  0.02    0.00    0.77 v output316/A (BUF_X1)
     1    0.43    0.00    0.03    0.80 v output316/Z (BUF_X1)
                                         west_out_data[19] (net)
                  0.00    0.00    0.80 v west_out_data[19] (out)
                                  0.80   data arrival time

                          1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (propagated)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.80   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
global route report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
global route max_slew_check_slack
--------------------------------------------------------------------------
0.1042497530579567

==========================================================================
global route max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
global route max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5251

==========================================================================
global route max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
global route max_capacitance_check_slack
--------------------------------------------------------------------------
8.027539253234863

==========================================================================
global route max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
global route max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.7666

==========================================================================
global route max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
global route max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
global route max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
global route setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
global route hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
global route report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer[0][30]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[0]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_0_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer[0][30]$_DFFE_PP_/CK (DFF_X1)
   0.10    0.21 v input_buffer[0][30]$_DFFE_PP_/Q (DFF_X1)
   0.13    0.34 v _1705_/ZN (OR4_X1)
   0.05    0.38 ^ _1709_/ZN (NOR2_X1)
   0.06    0.44 ^ _1710_/ZN (AND2_X1)
   0.02    0.46 v _1711_/ZN (INV_X1)
   0.03    0.49 v _3169_/CO (HA_X1)
   0.03    0.52 v _3171_/CO (HA_X1)
   0.04    0.56 v _1992_/Z (CLKBUF_X3)
   0.04    0.60 v _1993_/Z (BUF_X4)
   0.09    0.69 ^ _1994_/ZN (NOR4_X2)
   0.03    0.72 v _2004_/ZN (AOI221_X2)
   0.03    0.75 ^ _2006_/ZN (AOI21_X1)
   0.00    0.75 ^ input_buffer_valid[0]$_SDFF_PN0_/D (DFF_X1)
           0.75   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock source latency
   0.00    1.00 ^ clk (in)
   0.06    1.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    1.11 ^ clkbuf_4_1_0_clk/Z (CLKBUF_X3)
   0.00    1.11 ^ input_buffer_valid[0]$_SDFF_PN0_/CK (DFF_X1)
   0.00    1.11   clock reconvergence pessimism
  -0.03    1.08   library setup time
           1.08   data required time
---------------------------------------------------------
           1.08   data required time
          -0.75   data arrival time
---------------------------------------------------------
           0.33   slack (MET)



==========================================================================
global route report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: input_buffer_valid[1]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: input_buffer_valid[1]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.18 ^ input_buffer_valid[1]$_SDFF_PN0_/QN (DFF_X1)
   0.01    0.20 v _2015_/ZN (NOR4_X1)
   0.02    0.22 ^ _2023_/ZN (AOI21_X1)
   0.00    0.22 ^ input_buffer_valid[1]$_SDFF_PN0_/D (DFF_X1)
           0.22   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.06    0.06 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.05    0.11 ^ clkbuf_4_3_0_clk/Z (CLKBUF_X3)
   0.00    0.11 ^ input_buffer_valid[1]$_SDFF_PN0_/CK (DFF_X1)
   0.00    0.11   clock reconvergence pessimism
   0.01    0.12   library hold time
           0.12   data required time
---------------------------------------------------------
           0.12   data required time
          -0.22   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
global route critical path target clock latency max path
--------------------------------------------------------------------------
0.1094

==========================================================================
global route critical path target clock latency min path
--------------------------------------------------------------------------
0.1115

==========================================================================
global route critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
global route critical path delay
--------------------------------------------------------------------------
0.7996

==========================================================================
global route critical path slack
--------------------------------------------------------------------------
0.0004

==========================================================================
global route slack div critical path delay
--------------------------------------------------------------------------
0.050025

==========================================================================
global route report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.30e-03   2.30e-04   1.42e-05   1.54e-03  35.1%
Combinational          9.95e-04   1.13e-03   7.00e-05   2.19e-03  49.9%
Clock                  2.61e-04   3.98e-04   1.13e-06   6.60e-04  15.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.55e-03   1.76e-03   8.53e-05   4.39e-03 100.0%
                          58.1%      40.0%       1.9%
