// Seed: 957066769
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  wire id_6;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
  wire id_8;
  assign id_3 = 1;
  wire id_9;
  tri1 id_10 = 1;
  module_0(
      id_7, id_2, id_10, id_9
  );
  wire id_11;
  xor (id_6, id_4, id_2, id_8);
  tri1 id_12;
  assign id_12 = 1;
endmodule
