// Seed: 3049172551
module module_0;
  wire id_1;
  assign module_2.id_7 = 0;
  logic id_2;
  logic id_3;
  assign module_1.id_0 = 0;
  assign id_2 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd40
) (
    input supply0 _id_0,
    input uwire id_1,
    input supply1 id_2,
    input tri id_3
);
  wire id_5 = id_5;
  wire [-1 : id_0] id_6;
  logic id_7;
  ;
  assign id_5 = id_5;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  inout wire id_14;
  inout wire id_13;
  module_0 modCall_1 ();
  input logic [7:0] id_12;
  xnor primCall (id_1, id_12, id_13, id_14, id_2, id_4, id_5, id_6, id_7, id_9);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  inout reg id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  generate
    for (id_15 = id_15; id_12[-1'b0 :-1]; id_7 = 1) begin : LABEL_0
      logic id_16;
    end
  endgenerate
endmodule
