# Reading pref.tcl
# do ALU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:37 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv 
# -- Compiling module ALU
# ** Warning: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv(43): (vlog-2182) 'mode' might be read before written in always_comb or always @* block.
# ** Warning: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv(42): (vlog-2182) 'x' might be read before written in always_comb or always @* block.
# 
# Top level modules:
# 	ALU
# End time: 14:07:37 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_medio.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:38 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_medio.sv 
# -- Compiling module Sumador_medio
# 
# Top level modules:
# 	Sumador_medio
# End time: 14:07:38 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_completo.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:38 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/Sumador_completo.sv 
# -- Compiling module Sumador_completo
# 
# Top level modules:
# 	Sumador_completo
# End time: 14:07:38 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:38 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv 
# -- Compiling module sumadornbits
# 
# Top level modules:
# 	sumadornbits
# End time: 14:07:38 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorBinario.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:38 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorBinario.sv 
# -- Compiling module DecodificadorBinario
# 
# Top level modules:
# 	DecodificadorBinario
# End time: 14:07:39 on Mar 01,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:39 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv 
# -- Compiling module DecodificadorN
# ** Warning: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/DecodificadorN.sv(2): (vlog-13314) Defaulting port 'num_all' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	DecodificadorN
# End time: 14:07:39 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vlog -sv -work work +incdir+C:/Users/Alisson\ RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU {C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:07:39 on Mar 01,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU" C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv 
# -- Compiling module ALU_tb
# 
# Top level modules:
# 	ALU_tb
# End time: 14:07:39 on Mar 01,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  ALU_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" ALU_tb 
# Start time: 14:07:39 on Mar 01,2024
# Loading sv_std.std
# Loading work.ALU_tb
# Loading work.ALU
# Loading work.sumadornbits
# Loading work.Sumador_medio
# Loading work.DecodificadorN
# Loading work.Sumador_completo
# Loading work.DecodificadorBinario
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'alu_test'.  Expected 10, found 9.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_test File: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv Line: 13
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU_tb.sv(13): [TFMPC] - Missing connection for port 'mode_seg'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 6, found 4.
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_test/UUT File: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv Line: 17
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (4) for port 'Resultado'. The port definition is at: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/sumadornbits.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /ALU_tb/alu_test/UUT File: C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv Line: 17
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv(17): [TFMPC] - Missing connection for port 'salida7seg0'.
# ** Warning: (vsim-3722) C:/Users/Alisson RM/Documents/GitHub/Laboratorio1/laboratorio_2/ALU/ALU.sv(17): [TFMPC] - Missing connection for port 'salida7seg1'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 14:09:28 on Mar 01,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 6
