{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version " "Info: Version 4.2 Build 178 01/19/2005 Service Pack 1 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 09 16:40:46 2014 " "Info: Processing started: Wed Apr 09 16:40:46 2014" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --import_settings_files=on --export_settings_files=off Memory_Unit_1Block -c Memory_Unit_1Block " "Info: Command: quartus_map --import_settings_files=on --export_settings_files=off Memory_Unit_1Block -c Memory_Unit_1Block" {  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../memory_unit_1byte.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../memory_unit_1byte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit_1byte " "Info: Found entity 1: memory_unit_1byte" {  } { { "../memory_unit_1byte.bdf" "" { Schematic "F:/机组实验/Lesson4/memory_unit_1byte.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../memory_unit_1bit.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../memory_unit_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit_1bit " "Info: Found entity 1: memory_unit_1bit" {  } { { "../memory_unit_1bit.bdf" "" { Schematic "F:/机组实验/Lesson4/memory_unit_1bit.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../memory_unit_1block.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../memory_unit_1block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 memory_unit_1block " "Info: Found entity 1: memory_unit_1block" {  } { { "../memory_unit_1block.bdf" "" { Schematic "F:/机组实验/Lesson4/memory_unit_1block.bdf" { } } }  } 0}  } {  } 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "83 " "Info: Implemented 83 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "12 " "Info: Implemented 12 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "8 " "Info: Implemented 8 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "63 " "Info: Implemented 63 logic cells" {  } {  } 0}  } {  } 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 09 16:40:48 2014 " "Info: Processing ended: Wed Apr 09 16:40:48 2014" {  } {  } 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0}  } {  } 0}
