<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>matrox.com</spirit:vendor>
  <spirit:library>fdklib</spirit:library>
  <spirit:name>dmawr_sub4</spirit:name>
  <spirit:version>3.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>s_axis</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TKEEP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tkeep</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDEST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdest</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TUSER</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axis_tuser</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:master>
        <spirit:addressSpaceRef spirit:addressSpaceRef="m_axi"/>
      </spirit:master>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWLEN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awlen</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWSIZE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awsize</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWBURST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awburst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_axi_bid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>s_axi</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="s_axi"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sysrstN</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sysrstN</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYSRSTN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sysclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sysclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYSCLK.ASSOCIATED_BUSIF">s_axis:m_axi:s_axi</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.SYSCLK.ASSOCIATED_RESET">sysrstN</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>intevent</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>intevent</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTEVENT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:addressSpaces>
    <spirit:addressSpace>
      <spirit:name>m_axi</spirit:name>
      <spirit:range spirit:format="long" spirit:resolve="dependent" spirit:dependency="pow(2,$AXI_ADDR_WIDTH)" spirit:minimum="4096" spirit:rangeType="long">8589934592</spirit:range>
      <spirit:width spirit:format="long" spirit:resolve="dependent" spirit:dependency="$AXI_ADDR_WIDTH">33</spirit:width>
    </spirit:addressSpace>
  </spirit:addressSpaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>s_axi</spirit:name>
      <spirit:addressBlock>
        <spirit:name>reg0</spirit:name>
        <spirit:baseAddress spirit:format="bitString" spirit:resolve="user" spirit:bitStringLength="6">0</spirit:baseAddress>
        <spirit:range spirit:format="long" spirit:resolve="user" spirit:rangeType="long">4096</spirit:range>
        <spirit:width spirit:format="long" spirit:resolve="dependent">9</spirit:width>
        <spirit:usage>register</spirit:usage>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>dmawr_sub4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>951bebb5</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>dmawr_sub4</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>7e6c175b</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5cd6dcc4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_productguide</spirit:name>
        <spirit:displayName>Product Guide</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:docs.productguide</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_productguide_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ecd736da</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>sysrstN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sysclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>intevent</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">8</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_ADDR_WIDTH&apos;)) - 1)">32</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awlen</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awsize</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awburst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) - 1)">511</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXI_DATA_WIDTH&apos;)) / 8) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_wlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdest</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) - 1)">63</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tkeep</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tuser</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.AXIS_DATA_WIDTH&apos;)) / 8) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>AXIS_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axis Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXIS_DATA_WIDTH">64</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>Axi Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_DATA_WIDTH">512</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>Axi Addr Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_ADDR_WIDTH">33</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>AXI_BURST_SIZE</spirit:name>
        <spirit:displayName>Axi Burst Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.AXI_BURST_SIZE">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>NB_DATA_ACC</spirit:name>
        <spirit:displayName>Nb Data Acc</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.NB_DATA_ACC">16</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_2a3233c0</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
      <spirit:enumeration>512</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_a2e5156e</spirit:name>
      <spirit:enumeration>64</spirit:enumeration>
      <spirit:enumeration>128</spirit:enumeration>
      <spirit:enumeration>256</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_fe6902a0</spirit:name>
      <spirit:enumeration>4</spirit:enumeration>
      <spirit:enumeration>8</spirit:enumeration>
      <spirit:enumeration>16</spirit:enumeration>
      <spirit:enumeration>32</spirit:enumeration>
      <spirit:enumeration>64</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>constraints/dmawr_sub4.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/bus_buffer_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_axi_burst.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/std_logic_2d.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/regfile/regfile_dmawr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_sdram_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/fdkDualPortRam.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/fifo_syncram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/ram2ck.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/ram_write_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_buffer_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_crop_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_fifo_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_resize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_resize_down.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_resize_up.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_shift_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_shift_left.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_shift_right.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_unpacker_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_unpacker_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_sub4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_d7adaf71</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design/fdk_common/design/bus_buffer_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_axi_burst.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/std_logic_2d.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_pack.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/regfile/regfile_dmawr.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_sdram_top.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/fdkDualPortRam.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/fifo_syncram.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/ram2ck.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/ram_write_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_buffer_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_crop_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_fifo_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_resize.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_resize_down.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_resize_up.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_shift_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_shift_left.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_shift_right.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_unpacker_core.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/fdk_common/design/stream_unpacker_mux.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>design/dmawr_sub4.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/dmawr_sub4_v3_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_5cd6dcc4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_productguide_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>design/regfile/dmawr.pdf</spirit:name>
        <spirit:userFileType>pdf</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>doc/dmawr.doc</spirit:name>
        <spirit:userFileType>doc</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>dmawr_sub4</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">dmawr_axi_sub4_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXIS_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXIS Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXIS_DATA_WIDTH" spirit:choiceRef="choice_list_a2e5156e">64</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>AXI data width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_DATA_WIDTH" spirit:choiceRef="choice_list_2a3233c0">512</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>AXI address width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_ADDR_WIDTH" spirit:minimum="20" spirit:maximum="33" spirit:rangeType="long">33</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>AXI_BURST_SIZE</spirit:name>
      <spirit:displayName>AXI Burst Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.AXI_BURST_SIZE" spirit:choiceRef="choice_list_fe6902a0">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>NB_DATA_ACC</spirit:name>
      <spirit:displayName>Req Threshold</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.NB_DATA_ACC" spirit:minimum="0" spirit:maximum="32" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/MATROX_FDK/Transfer_Units</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>dmawr_sub4</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>44</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>matrox.com:user:dmawr_axi_sub4:1.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>matrox.com:user:dmawr_axi_sub4:2.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>matrox.com:fdklib:dmawr_axi_sub4:2.0</xilinx:canUpgradeFrom>
        <xilinx:canUpgradeFrom>matrox.com:fdklib:dmawr_sub4:2.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2020-03-05T14:05:12Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c632e12_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48b2d368_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c67d1_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29e6ab5c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d08401_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7804946b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@99c676b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb2435e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610292ee_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@96c5b2b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a04a893_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39f90bc6_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78b2bab5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b19a6e6_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55a66200_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67c8efdd_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50a9fa3d_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7df4b2fa_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b150fb_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45fee5fa_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f3dea0c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38015a43_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18450_19050914/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f4060b5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dd40275_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4265d3c2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9eaad46_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@153674fc_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76dfba94_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@735bccdc_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a810e13_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75942633_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ed56e3b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68966cae_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52f666ba_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d47e3ea_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422c3247_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a7a932f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d4fea35_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1112c9fb_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27ec2496_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71b6e463_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10dee13d_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b6bffe_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@650fd5ac_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d7834fb_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b86ec7_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@106a68fe_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2876f2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1627d153_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226bfa8a_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8444517_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcafcc5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f8761b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b039a85_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120ae33b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f21b527_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694c59f7_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcfbc3a_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@794811e4_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef75f40_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1eed42cb_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72afc071_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36100929_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d543231_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3259eca9_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a470438_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426d9af6_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5858275c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@595d85f2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4972cc27_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25cfdc18_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79314178_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a82ea6b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1494d89a_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca46eb0_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d740258_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@706a91e2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32651726_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58d5a39c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4930e822_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dc6bef8_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5c506_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5174eda8_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61b9a569_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35063d48_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11c12181_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bd0c56_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64747382_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12f1fb60_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fcbb7bc_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e796a31_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14da0900_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fd6cc7f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e16c862_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c309f5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7954093f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d38a83_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19d36dfe_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68e058a4_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d8fac7_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577bc4d2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461a6f19_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57942309_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18df7d4e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b168aac_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54b7c939_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@422143d5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70eb19e4_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cfdc720_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ba752ba_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0e432c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4599c7e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177fc97c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@387b8db5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ac7ed03_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698b1d9_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18fbb3e9_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN18410_19051510/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5895ae_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b24b3ad_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199e0fc_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46dc36d2_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d6878e_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@554a7fc7_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e427c55_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b23691b_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2917011b_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a1ce2f1_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@668b0e8b_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ecb3a59_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@382f9146_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22ba4325_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d951a32_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76aac537_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5889ed15_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f8a37f_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c9972c4_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59cc5d6a_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22aa5ddd_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@310634a1_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fd471dc_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589c8056_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c0f616_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d87ffe2_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cd2bf67_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ebaa5be_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25214981_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3386abc2_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1263d40b_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6862ec38_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f310a17_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@633eabc9_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58048312_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4931ca60_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d6a2969_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@777e3fab_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd0e814_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN20107_19062011/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bc760c_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19810376_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae61168_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c1b50d8_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ab7e57e_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f4c15c_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5181774f_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@350dfa4c_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14343d6a_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197aec50_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e6fc3a3_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2e192_ARCHIVE_LOCATION">d:/work/radient/fpga/hfpga_cxp12/par/radient/SVN15000_19071708/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2657cf4e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7af2a117_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@406c181_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7858384f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b9402e5_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f943f1d_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f227e12_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c7185cb_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6903ada6_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4200afaf_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b80c973_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cec57c6_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22c92950_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5754f3c3_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39b2f6e9_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5fb5c7_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75306f11_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c9d8545_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@707a7b81_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@325c07d0_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@637572e4_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a1f557e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d4e733f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a78f68e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb4976f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53b6398d_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d42a5c0_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d1316b2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b75dba3_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b720f1e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b7f234_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7726fe55_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63957f75_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cbf19e3_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64aa4e9c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3856135f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c1e7356_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57b00879_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@500344cf_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a494575_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@239dde2b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d0d300f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179d6ef3_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5045096b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5136367_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52ea9840_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57554d84_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9a94d2_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d90c7c4_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@684f3ed0_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@490b2e3c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48969102_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3eef13_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15d31cf8_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14c2f5e_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e12be15_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b3f9af4_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e5386c7_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@491bb435_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68a705fa_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bdd6eab_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6a966c_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c91628b_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71ee6e4f_ARCHIVE_LOCATION">d:/work/FDKLIB/SVN20280_19082114/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@608c3615_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@694e2ca5_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bf1cff5_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@348484f6_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70c273ec_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55437886_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4abe7b6b_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@467e478e_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d04904_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f23b2d_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72dd11a3_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3938f56a_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2af928f0_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48afae63_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66822afd_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5be2d488_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65ba56ab_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74254a0_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4423db78_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e3dd103_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f4c0574_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cc6ee66_ARCHIVE_LOCATION">d:/Work/fdk/FDKLIB_Perf_Tests/tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20905395_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f75a8d_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e0802d5_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d49f8fc_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@790344a8_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12ac5e30_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f22c5a_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a6e6c2c_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e47d4e4_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3758f291_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2698c72d_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec24d02_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fba7ab9_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30685a4c_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41c7f162_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4568c260_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f3df32_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48414747_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15b3cb9c_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8eb8c81_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d9a6840_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69d13787_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b764321_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79293032_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563376a3_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@752f20f4_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fc6ebac_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@156f89ad_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3169cf3a_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11630412_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd05dfb_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cb877a5_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d30ddb8_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2925c07b_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133c39a1_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6340fec3_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6acfcacf_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58eb76d1_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4962feca_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54752b38_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4238647a_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee90cb8_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583f24f9_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38644b4f_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3add8ef9_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4cc329_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c7817c_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b5138ce_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a85cb0a_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4219e17a_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@395b5586_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6200e551_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4c590b_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561ee331_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77178fae_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74f2c702_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6eafe125_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5609d69c_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d826222_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0219d8_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47caceb8_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77ce3718_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54dd4dde_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b17aaeb_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eeac43a_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76bd0f74_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ef02773_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ec10e7b_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57204788_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11b087b9_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40f30a61_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@493408fb_ARCHIVE_LOCATION">d:/Work/Radient_dev/cores/fdk_tu/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed297a0_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac136f0_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18c2b950_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5320fa90_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ebce618_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25193e4b_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eda797e_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c52db45_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c9dda56_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bce018d_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48095121_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8c50de_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0f222f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2e060a_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@215d5295_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4eb9e019_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66d5222f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bc58832_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5856d5b7_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62b60ec7_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@457e983_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@82955d1_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ffbac9f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd3acfc_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3be3bf_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22f848ca_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c40b0e_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a2546f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef06911_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25f9335f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55477844_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72ec3f1d_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d7e402_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76cb05e5_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157329b6_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57017bbe_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19047240_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d26e11_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6815977d_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75fb87a9_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1580e1b2_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12e1955_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a446041_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52db92b_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6546e5b7_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65f3d45b_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b441f12_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32c08286_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcbc6e7_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5334e757_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4349fdf9_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52c65532_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3000ab16_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75bf8006_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fd6df6e_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fd8f2f2_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59bf1bc8_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b10ba14_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61895feb_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e2098c7_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20087352_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9d5a34_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eebd7bc_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a0568e1_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45f3cd9f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74cd923f_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1be6fd82_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b8d96_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20a1ebb5_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a25cfb_ARCHIVE_LOCATION">d:/git/gitlab/iris4/athena/local_ip/dmawr</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="88ed4efe"/>
      <xilinx:checksum xilinx:scope="addressSpaces" xilinx:value="0f901d69"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="6adc9200"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="a2526a11"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eb8169d5"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6e673235"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="2f74be04"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
