

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Thu Dec 24 22:09:45 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        proj_memory_porting_and_ii
* Solution:       test2
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 5.089 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|       29| 0.387 us | 0.387 us |   29|   29|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- I_LOOP_J_LOOP  |       27|       27|         4|          3|          1|     9|    yes   |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      3|        0|      153|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        6|      -|      276|      250|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      138|    -|
|Register             |        -|      -|      100|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        6|      3|      376|      541|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |   ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |          Instance          |          Module          | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |matrixmul_AXILiteS_s_axi_U  |matrixmul_AXILiteS_s_axi  |        6|      0|  276|  250|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+
    |Total                       |                          |        6|      0|  276|  250|    0|
    +----------------------------+--------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_178_p2             |     *    |      3|  0|  20|          32|          32|
    |add_ln113_fu_190_p2       |     +    |      0|  0|   6|           4|           1|
    |add_ln123_2_fu_256_p2     |     +    |      0|  0|   6|           5|           1|
    |add_ln123_3_fu_280_p2     |     +    |      0|  0|   6|           5|           2|
    |add_ln123_4_fu_269_p2     |     +    |      0|  0|   4|           3|           2|
    |add_ln123_5_fu_296_p2     |     +    |      0|  0|   6|           4|           3|
    |add_ln123_fu_321_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln125_fu_307_p2       |     +    |      0|  0|   6|           5|           5|
    |i_fu_196_p2               |     +    |      0|  0|   3|           2|           1|
    |j_fu_312_p2               |     +    |      0|  0|   3|           2|           1|
    |res_d0                    |     +    |      0|  0|  32|          32|          32|
    |sub_ln123_fu_240_p2       |     -    |      0|  0|   6|           5|           5|
    |icmp_ln113_fu_184_p2      |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln115_fu_202_p2      |   icmp   |      0|  0|   8|           2|           2|
    |select_ln123_1_fu_216_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln123_fu_208_p3    |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      3|  0| 153|         140|         128|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |a_address0                               |  21|          4|    4|         16|
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_160_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_149_p4  |   9|          2|    4|          8|
    |ap_phi_mux_j_0_phi_fu_171_p4             |   9|          2|    2|          4|
    |b_address0                               |  21|          4|    4|         16|
    |i_0_reg_156                              |   9|          2|    2|          4|
    |indvar_flatten_reg_145                   |   9|          2|    4|          8|
    |j_0_reg_167                              |   9|          2|    2|          4|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 138|         28|   26|         72|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln113_reg_336        |   4|   0|    4|          0|
    |add_ln125_reg_396        |   5|   0|    5|          0|
    |ap_CS_fsm                |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_0_reg_156              |   2|   0|    2|          0|
    |icmp_ln113_reg_332       |   1|   0|    1|          0|
    |indvar_flatten_reg_145   |   4|   0|    4|          0|
    |j_0_reg_167              |   2|   0|    2|          0|
    |j_reg_406                |   2|   0|    2|          0|
    |mul_ln123_1_reg_401      |  32|   0|   32|          0|
    |mul_ln123_reg_381        |  32|   0|   32|          0|
    |select_ln123_1_reg_349   |   2|   0|    2|          0|
    |select_ln123_reg_341     |   2|   0|    2|          0|
    |sub_ln123_reg_354        |   5|   0|    5|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 100|   0|  100|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_AWADDR   |  in |    8|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_ARADDR   |  in |    8|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |     array    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |     array    |
|ap_clk                  |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |   matrixmul  | return value |
|interrupt               | out |    1| ap_ctrl_hs |   matrixmul  | return value |
+------------------------+-----+-----+------------+--------------+--------------+

