

================================================================
== Vitis HLS Report for 'matmul_partition'
================================================================
* Date:           Mon Jul 21 16:25:51 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      547|     1083|  5.470 us|  10.830 us|  548|  1084|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_matmul_partition_Pipeline_readA_fu_259                      |matmul_partition_Pipeline_readA                      |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_partition_Pipeline_readB_fu_284                      |matmul_partition_Pipeline_readB                      |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309  |matmul_partition_Pipeline_loop2_lreorder1_lreorder2  |      266|      266|  2.660 us|  2.660 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_partition_Pipeline_writeC_fu_349                     |matmul_partition_Pipeline_writeC                     |      261|      261|  2.610 us|  2.610 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 23 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim" [../matmul_partition.cpp:24]   --->   Operation 40 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln24_1 = trunc i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 41 'trunc' 'trunc_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (2.32ns)   --->   "%A = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 42 'alloca' 'A' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 43 [1/1] (2.32ns)   --->   "%A_1 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 43 'alloca' 'A_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 44 [1/1] (2.32ns)   --->   "%A_2 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 44 'alloca' 'A_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 45 [1/1] (2.32ns)   --->   "%A_3 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 45 'alloca' 'A_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 46 [1/1] (2.32ns)   --->   "%A_4 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 46 'alloca' 'A_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 47 [1/1] (2.32ns)   --->   "%A_5 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 47 'alloca' 'A_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 48 [1/1] (2.32ns)   --->   "%A_6 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 48 'alloca' 'A_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 49 [1/1] (2.32ns)   --->   "%A_7 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 49 'alloca' 'A_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 50 [1/1] (2.32ns)   --->   "%A_8 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 50 'alloca' 'A_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 51 [1/1] (2.32ns)   --->   "%A_9 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 51 'alloca' 'A_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 52 [1/1] (2.32ns)   --->   "%A_10 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 52 'alloca' 'A_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 53 [1/1] (2.32ns)   --->   "%A_11 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 53 'alloca' 'A_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 54 [1/1] (2.32ns)   --->   "%A_12 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 54 'alloca' 'A_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 55 [1/1] (2.32ns)   --->   "%A_13 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 55 'alloca' 'A_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 56 [1/1] (2.32ns)   --->   "%A_14 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 56 'alloca' 'A_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 57 [1/1] (2.32ns)   --->   "%A_15 = alloca i64 1" [../matmul_partition.cpp:29]   --->   Operation 57 'alloca' 'A_15' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 58 [1/1] (2.32ns)   --->   "%B = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 58 'alloca' 'B' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 59 [1/1] (2.32ns)   --->   "%B_1 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 59 'alloca' 'B_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 60 [1/1] (2.32ns)   --->   "%B_2 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 60 'alloca' 'B_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 61 [1/1] (2.32ns)   --->   "%B_3 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 61 'alloca' 'B_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 62 [1/1] (2.32ns)   --->   "%B_4 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 62 'alloca' 'B_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 63 [1/1] (2.32ns)   --->   "%B_5 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 63 'alloca' 'B_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 64 [1/1] (2.32ns)   --->   "%B_6 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 64 'alloca' 'B_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 65 [1/1] (2.32ns)   --->   "%B_7 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 65 'alloca' 'B_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 66 [1/1] (2.32ns)   --->   "%B_8 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 66 'alloca' 'B_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 67 [1/1] (2.32ns)   --->   "%B_9 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 67 'alloca' 'B_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 68 [1/1] (2.32ns)   --->   "%B_10 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 68 'alloca' 'B_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 69 [1/1] (2.32ns)   --->   "%B_11 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 69 'alloca' 'B_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 70 [1/1] (2.32ns)   --->   "%B_12 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 70 'alloca' 'B_12' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 71 [1/1] (2.32ns)   --->   "%B_13 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 71 'alloca' 'B_13' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 72 [1/1] (2.32ns)   --->   "%B_14 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 72 'alloca' 'B_14' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 73 [1/1] (2.32ns)   --->   "%B_15 = alloca i64 1" [../matmul_partition.cpp:30]   --->   Operation 73 'alloca' 'B_15' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 74 [1/1] (3.25ns)   --->   "%C = alloca i64 1" [../matmul_partition.cpp:31]   --->   Operation 74 'alloca' 'C' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 75 [2/2] (6.91ns)   --->   "%mul = mul i32 %dim_read, i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 75 'mul' 'mul' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 76 [1/2] (6.91ns)   --->   "%mul = mul i32 %dim_read, i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 76 'mul' 'mul' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 77 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [../matmul_partition.cpp:24]   --->   Operation 77 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 78 [1/1] (1.00ns)   --->   "%in2_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in2" [../matmul_partition.cpp:24]   --->   Operation 78 'read' 'in2_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 79 [1/1] (1.00ns)   --->   "%in1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in1" [../matmul_partition.cpp:24]   --->   Operation 79 'read' 'in1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 112 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 80 [1/1] (2.55ns)   --->   "%icmp_ln46 = icmp_sgt  i32 %mul, i32 0" [../matmul_partition.cpp:46]   --->   Operation 80 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%rep_count_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rep_count" [../matmul_partition.cpp:24]   --->   Operation 81 'read' 'rep_count_read' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln24 = trunc i32 %rep_count_read" [../matmul_partition.cpp:24]   --->   Operation 82 'trunc' 'trunc_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%spectopmodule_ln24 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_9" [../matmul_partition.cpp:24]   --->   Operation 83 'spectopmodule' 'spectopmodule_ln24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in2, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 90 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rep_count"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rep_count, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %loop2, void %for.body.lr.ph" [../matmul_partition.cpp:46]   --->   Operation 96 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%wide_trip_count49 = zext i32 %mul" [../matmul_partition.cpp:24]   --->   Operation 97 'zext' 'wide_trip_count49' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in1_read, i32 2, i32 63" [../matmul_partition.cpp:46]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i62 %trunc_ln" [../matmul_partition.cpp:46]   --->   Operation 99 'sext' 'sext_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln46" [../matmul_partition.cpp:46]   --->   Operation 100 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 101 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 101 'readreq' 'empty' <Predicate = (icmp_ln46)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %in2_read, i32 2, i32 63" [../matmul_partition.cpp:57]   --->   Operation 102 'partselect' 'trunc_ln1' <Predicate = (icmp_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 103 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 103 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 104 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 104 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 105 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 105 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 106 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 106 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 107 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 107 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 108 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 109 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i64 %wide_trip_count49" [../matmul_partition.cpp:46]   --->   Operation 109 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 4.11>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i32 %mul" [../matmul_partition.cpp:46]   --->   Operation 110 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 111 [2/2] (4.11ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readA, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln, i32 %A_15, i32 %A_14, i32 %A_13, i32 %A_12, i32 %A_11, i32 %A_10, i32 %A_9, i32 %A_8, i32 %A_7, i32 %A_6, i32 %A_5, i32 %A_4, i32 %A_3, i32 %A_2, i32 %A_1, i32 %A, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 111 'call' 'call_ln46' <Predicate = true> <Delay = 4.11> <CoreType = "Generic">   --->   Generic Core

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 112 [1/2] (0.00ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readA, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln, i32 %A_15, i32 %A_14, i32 %A_13, i32 %A_12, i32 %A_11, i32 %A_10, i32 %A_9, i32 %A_8, i32 %A_7, i32 %A_6, i32 %A_5, i32 %A_4, i32 %A_3, i32 %A_2, i32 %A_1, i32 %A, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 112 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln1" [../matmul_partition.cpp:57]   --->   Operation 113 'sext' 'sext_ln57' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln57" [../matmul_partition.cpp:57]   --->   Operation 114 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 115 [8/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 115 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 116 [7/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 116 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 117 [6/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 117 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 118 [5/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 118 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 119 [4/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 119 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 120 [3/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 120 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 121 [2/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 121 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 122 [1/8] (7.30ns)   --->   "%empty_25 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr_1, i64 %wide_trip_count49" [../matmul_partition.cpp:57]   --->   Operation 122 'readreq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 123 [2/2] (0.00ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readB, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln1, i32 %B_15, i32 %B_14, i32 %B_13, i32 %B_12, i32 %B_11, i32 %B_10, i32 %B_9, i32 %B_8, i32 %B_7, i32 %B_6, i32 %B_5, i32 %B_4, i32 %B_3, i32 %B_2, i32 %B_1, i32 %B, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 123 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 23 <SV = 22> <Delay = 3.28>
ST_23 : Operation 124 [1/2] (0.00ns)   --->   "%call_ln46 = call void @matmul_partition_Pipeline_readB, i32 %gmem, i31 %trunc_ln46, i62 %trunc_ln1, i32 %B_15, i32 %B_14, i32 %B_13, i32 %B_12, i32 %B_11, i32 %B_10, i32 %B_9, i32 %B_8, i32 %B_7, i32 %B_6, i32 %B_5, i32 %B_4, i32 %B_3, i32 %B_2, i32 %B_1, i32 %B, i32 %dim_read" [../matmul_partition.cpp:46]   --->   Operation 124 'call' 'call_ln46' <Predicate = (icmp_ln46)> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_23 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop2"   --->   Operation 125 'br' 'br_ln0' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_23 : Operation 126 [1/1] (2.55ns)   --->   "%empty_26 = icmp_sgt  i32 %dim_read, i32 0" [../matmul_partition.cpp:24]   --->   Operation 126 'icmp' 'empty_26' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 127 [1/1] (0.73ns)   --->   "%smax = select i1 %empty_26, i31 %trunc_ln24_1, i31 0" [../matmul_partition.cpp:24]   --->   Operation 127 'select' 'smax' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 128 [1/1] (2.55ns)   --->   "%empty_27 = icmp_sgt  i32 %rep_count_read, i32 0" [../matmul_partition.cpp:24]   --->   Operation 128 'icmp' 'empty_27' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 129 [1/1] (0.73ns)   --->   "%smax2 = select i1 %empty_27, i31 %trunc_ln24, i31 0" [../matmul_partition.cpp:24]   --->   Operation 129 'select' 'smax2' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out_r_read, i32 2, i32 63" [../matmul_partition.cpp:91]   --->   Operation 130 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>

State 24 <SV = 23> <Delay = 6.91>
ST_24 : Operation 131 [1/1] (0.00ns)   --->   "%smax_cast = zext i31 %smax" [../matmul_partition.cpp:24]   --->   Operation 131 'zext' 'smax_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 132 [1/1] (0.00ns)   --->   "%dim_cast28 = zext i32 %dim_read" [../matmul_partition.cpp:24]   --->   Operation 132 'zext' 'dim_cast28' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 133 [2/2] (6.91ns)   --->   "%bound = mul i63 %smax_cast, i63 %dim_cast28" [../matmul_partition.cpp:24]   --->   Operation 133 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.91>
ST_25 : Operation 134 [1/2] (6.91ns)   --->   "%bound = mul i63 %smax_cast, i63 %dim_cast28" [../matmul_partition.cpp:24]   --->   Operation 134 'mul' 'bound' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.91>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%smax2_cast = zext i31 %smax2" [../matmul_partition.cpp:24]   --->   Operation 135 'zext' 'smax2_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%bound_cast = zext i63 %bound" [../matmul_partition.cpp:24]   --->   Operation 136 'zext' 'bound_cast' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 137 [5/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 137 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.91>
ST_27 : Operation 138 [4/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 138 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.91>
ST_28 : Operation 139 [3/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 139 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.91>
ST_29 : Operation 140 [2/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 140 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.91>
ST_30 : Operation 141 [1/5] (6.91ns)   --->   "%bound6 = mul i94 %smax2_cast, i94 %bound_cast" [../matmul_partition.cpp:24]   --->   Operation 141 'mul' 'bound6' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 0.73>
ST_31 : Operation 142 [2/2] (0.00ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_loop2_lreorder1_lreorder2, i32 %dim_read, i94 %bound6, i63 %bound, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 142 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_31 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i32 %mul" [../matmul_partition.cpp:91]   --->   Operation 143 'trunc' 'trunc_ln91' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_31 : Operation 144 [1/1] (0.73ns)   --->   "%empty_28 = select i1 %icmp_ln46, i31 %trunc_ln91, i31 0" [../matmul_partition.cpp:46]   --->   Operation 144 'select' 'empty_28' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 145 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_loop2_lreorder1_lreorder2, i32 %dim_read, i94 %bound6, i63 %bound, i32 %A, i32 %A_1, i32 %A_2, i32 %A_3, i32 %A_4, i32 %A_5, i32 %A_6, i32 %A_7, i32 %A_8, i32 %A_9, i32 %A_10, i32 %A_11, i32 %A_12, i32 %A_13, i32 %A_14, i32 %A_15, i32 %B, i32 %B_1, i32 %B_2, i32 %B_3, i32 %B_4, i32 %B_5, i32 %B_6, i32 %B_7, i32 %B_8, i32 %B_9, i32 %B_10, i32 %B_11, i32 %B_12, i32 %B_13, i32 %B_14, i32 %B_15, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 145 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_32 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln91 = sext i62 %trunc_ln5" [../matmul_partition.cpp:91]   --->   Operation 146 'sext' 'sext_ln91' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 147 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln91" [../matmul_partition.cpp:91]   --->   Operation 147 'getelementptr' 'gmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i31 %empty_28" [../matmul_partition.cpp:91]   --->   Operation 148 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 149 [1/1] (7.30ns)   --->   "%empty_29 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_2, i64 %zext_ln91" [../matmul_partition.cpp:91]   --->   Operation 149 'writereq' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 9> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 4.14>
ST_33 : Operation 150 [2/2] (4.14ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_writeC, i32 %gmem, i32 %mul, i62 %trunc_ln5, i32 %dim_read, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 150 'call' 'call_ln24' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Generic Core

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 151 [1/2] (0.00ns)   --->   "%call_ln24 = call void @matmul_partition_Pipeline_writeC, i32 %gmem, i32 %mul, i62 %trunc_ln5, i32 %dim_read, i32 %C" [../matmul_partition.cpp:24]   --->   Operation 151 'call' 'call_ln24' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 152 [5/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 152 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 153 [4/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 153 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 154 [3/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 154 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 155 [2/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 155 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 156 [1/5] (7.30ns)   --->   "%empty_30 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_2" [../matmul_partition.cpp:99]   --->   Operation 156 'writeresp' 'empty_30' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 157 [1/1] (0.00ns)   --->   "%ret_ln99 = ret" [../matmul_partition.cpp:99]   --->   Operation 157 'ret' 'ret_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rep_count]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dim_read           (read         ) [ 0011111111111111111111111111111111100000]
trunc_ln24_1       (trunc        ) [ 0011111111111111111111110000000000000000]
A                  (alloca       ) [ 0011111111111111111111111111111110000000]
A_1                (alloca       ) [ 0011111111111111111111111111111110000000]
A_2                (alloca       ) [ 0011111111111111111111111111111110000000]
A_3                (alloca       ) [ 0011111111111111111111111111111110000000]
A_4                (alloca       ) [ 0011111111111111111111111111111110000000]
A_5                (alloca       ) [ 0011111111111111111111111111111110000000]
A_6                (alloca       ) [ 0011111111111111111111111111111110000000]
A_7                (alloca       ) [ 0011111111111111111111111111111110000000]
A_8                (alloca       ) [ 0011111111111111111111111111111110000000]
A_9                (alloca       ) [ 0011111111111111111111111111111110000000]
A_10               (alloca       ) [ 0011111111111111111111111111111110000000]
A_11               (alloca       ) [ 0011111111111111111111111111111110000000]
A_12               (alloca       ) [ 0011111111111111111111111111111110000000]
A_13               (alloca       ) [ 0011111111111111111111111111111110000000]
A_14               (alloca       ) [ 0011111111111111111111111111111110000000]
A_15               (alloca       ) [ 0011111111111111111111111111111110000000]
B                  (alloca       ) [ 0011111111111111111111111111111110000000]
B_1                (alloca       ) [ 0011111111111111111111111111111110000000]
B_2                (alloca       ) [ 0011111111111111111111111111111110000000]
B_3                (alloca       ) [ 0011111111111111111111111111111110000000]
B_4                (alloca       ) [ 0011111111111111111111111111111110000000]
B_5                (alloca       ) [ 0011111111111111111111111111111110000000]
B_6                (alloca       ) [ 0011111111111111111111111111111110000000]
B_7                (alloca       ) [ 0011111111111111111111111111111110000000]
B_8                (alloca       ) [ 0011111111111111111111111111111110000000]
B_9                (alloca       ) [ 0011111111111111111111111111111110000000]
B_10               (alloca       ) [ 0011111111111111111111111111111110000000]
B_11               (alloca       ) [ 0011111111111111111111111111111110000000]
B_12               (alloca       ) [ 0011111111111111111111111111111110000000]
B_13               (alloca       ) [ 0011111111111111111111111111111110000000]
B_14               (alloca       ) [ 0011111111111111111111111111111110000000]
B_15               (alloca       ) [ 0011111111111111111111111111111110000000]
C                  (alloca       ) [ 0011111111111111111111111111111111100000]
mul                (mul          ) [ 0001111111111111111111111111111111100000]
out_r_read         (read         ) [ 0000111111111111111111110000000000000000]
in2_read           (read         ) [ 0000100000000000000000000000000000000000]
in1_read           (read         ) [ 0000100000000000000000000000000000000000]
icmp_ln46          (icmp         ) [ 0000111111111111111111111111111100000000]
rep_count_read     (read         ) [ 0000011111111111111111110000000000000000]
trunc_ln24         (trunc        ) [ 0000011111111111111111110000000000000000]
spectopmodule_ln24 (spectopmodule) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 0000000000000000000000000000000000000000]
specinterface_ln0  (specinterface) [ 0000000000000000000000000000000000000000]
br_ln46            (br           ) [ 0000000000000000000000000000000000000000]
wide_trip_count49  (zext         ) [ 0000011111111111111111000000000000000000]
trunc_ln           (partselect   ) [ 0000011111111100000000000000000000000000]
sext_ln46          (sext         ) [ 0000000000000000000000000000000000000000]
gmem_addr          (getelementptr) [ 0000011111110000000000000000000000000000]
trunc_ln1          (partselect   ) [ 0000011111111111111111110000000000000000]
empty              (readreq      ) [ 0000000000000000000000000000000000000000]
trunc_ln46         (trunc        ) [ 0000000000000111111111110000000000000000]
call_ln46          (call         ) [ 0000000000000000000000000000000000000000]
sext_ln57          (sext         ) [ 0000000000000000000000000000000000000000]
gmem_addr_1        (getelementptr) [ 0000000000000001111111000000000000000000]
empty_25           (readreq      ) [ 0000000000000000000000000000000000000000]
call_ln46          (call         ) [ 0000000000000000000000000000000000000000]
br_ln0             (br           ) [ 0000000000000000000000000000000000000000]
empty_26           (icmp         ) [ 0000000000000000000000000000000000000000]
smax               (select       ) [ 0000000000000000000000001000000000000000]
empty_27           (icmp         ) [ 0000000000000000000000000000000000000000]
smax2              (select       ) [ 0000000000000000000000001110000000000000]
trunc_ln5          (partselect   ) [ 0000000000000000000000001111111111100000]
smax_cast          (zext         ) [ 0000000000000000000000000100000000000000]
dim_cast28         (zext         ) [ 0000000000000000000000000100000000000000]
bound              (mul          ) [ 0000000000000000000000000011111110000000]
smax2_cast         (zext         ) [ 0000000000000000000000000001111000000000]
bound_cast         (zext         ) [ 0000000000000000000000000001111000000000]
bound6             (mul          ) [ 0000000000000000000000000000000110000000]
trunc_ln91         (trunc        ) [ 0000000000000000000000000000000000000000]
empty_28           (select       ) [ 0000000000000000000000000000000010000000]
call_ln24          (call         ) [ 0000000000000000000000000000000000000000]
sext_ln91          (sext         ) [ 0000000000000000000000000000000000000000]
gmem_addr_2        (getelementptr) [ 0000000000000000000000000000000001111111]
zext_ln91          (zext         ) [ 0000000000000000000000000000000000000000]
empty_29           (writereq     ) [ 0000000000000000000000000000000000000000]
call_ln24          (call         ) [ 0000000000000000000000000000000000000000]
empty_30           (writeresp    ) [ 0000000000000000000000000000000000000000]
ret_ln99           (ret          ) [ 0000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="out_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rep_count">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rep_count"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_partition_Pipeline_readA"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_partition_Pipeline_readB"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_partition_Pipeline_loop2_lreorder1_lreorder2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matmul_partition_Pipeline_writeC"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="A_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="A_1_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="A_2_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="A_3_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_3/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="A_4_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_4/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="A_5_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_5/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_6_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="A_7_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_7/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="A_8_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_8/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="A_9_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_9/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="A_10_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_10/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="A_11_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_11/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="A_12_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_12/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_13_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_13/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="A_14_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_14/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="A_15_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="A_15/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="B_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="B_1_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="B_2_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_2/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="B_3_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_3/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="B_4_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_4/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="B_5_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_5/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="B_6_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_6/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="B_7_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_7/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="B_8_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_8/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="B_9_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_9/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="B_10_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_10/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="B_11_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_11/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="B_12_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_12/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="B_13_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_13/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="B_14_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_14/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="B_15_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_15/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="C_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="C/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="dim_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="0"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="out_r_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="20"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="in2_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in2_read/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="in1_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in1_read/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="rep_count_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rep_count_read/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_readreq_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="0" index="2" bw="32" slack="0"/>
<pin id="244" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_readreq_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="32" slack="0"/>
<pin id="249" dir="0" index="2" bw="32" slack="10"/>
<pin id="250" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_25/14 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_writeresp_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="0"/>
<pin id="255" dir="0" index="2" bw="31" slack="0"/>
<pin id="256" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_29/32 empty_30/35 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_matmul_partition_Pipeline_readA_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="0" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="0"/>
<pin id="262" dir="0" index="2" bw="31" slack="0"/>
<pin id="263" dir="0" index="3" bw="62" slack="8"/>
<pin id="264" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="275" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="278" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="20" bw="32" slack="11"/>
<pin id="281" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/12 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_matmul_partition_Pipeline_readB_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="0" slack="0"/>
<pin id="286" dir="0" index="1" bw="32" slack="0"/>
<pin id="287" dir="0" index="2" bw="31" slack="10"/>
<pin id="288" dir="0" index="3" bw="62" slack="18"/>
<pin id="289" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="295" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="296" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="299" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="300" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="20" bw="32" slack="21"/>
<pin id="306" dir="1" index="21" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln46/22 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="0" slack="0"/>
<pin id="311" dir="0" index="1" bw="32" slack="30"/>
<pin id="312" dir="0" index="2" bw="94" slack="1"/>
<pin id="313" dir="0" index="3" bw="63" slack="6"/>
<pin id="314" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="319" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="320" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="323" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="324" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="325" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="326" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="18" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="19" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="20" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="21" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="22" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="23" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="24" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="25" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="26" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="27" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="28" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="29" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="30" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="31" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="32" bw="32" slack="2147483647"/>
<pin id="343" dir="0" index="33" bw="32" slack="2147483647"/>
<pin id="344" dir="0" index="34" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="35" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="36" bw="32" slack="2147483647"/>
<pin id="347" dir="1" index="37" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/31 "/>
</bind>
</comp>

<comp id="349" class="1004" name="grp_matmul_partition_Pipeline_writeC_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="0" slack="0"/>
<pin id="351" dir="0" index="1" bw="32" slack="0"/>
<pin id="352" dir="0" index="2" bw="32" slack="31"/>
<pin id="353" dir="0" index="3" bw="62" slack="10"/>
<pin id="354" dir="0" index="4" bw="32" slack="32"/>
<pin id="355" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="356" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln24/33 "/>
</bind>
</comp>

<comp id="359" class="1004" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="31" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="0"/>
<pin id="362" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/24 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="31" slack="0"/>
<pin id="365" dir="0" index="1" bw="63" slack="0"/>
<pin id="366" dir="1" index="2" bw="94" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound6/26 "/>
</bind>
</comp>

<comp id="367" class="1004" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="trunc_ln24_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="31" slack="22"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln46_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="trunc_ln24_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="1" index="1" bw="31" slack="19"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/4 "/>
</bind>
</comp>

<comp id="386" class="1004" name="wide_trip_count49_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="2"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="wide_trip_count49/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="trunc_ln_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="62" slack="0"/>
<pin id="392" dir="0" index="1" bw="64" slack="1"/>
<pin id="393" dir="0" index="2" bw="3" slack="0"/>
<pin id="394" dir="0" index="3" bw="7" slack="0"/>
<pin id="395" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="sext_ln46_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="62" slack="0"/>
<pin id="401" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="gmem_addr_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="62" slack="0"/>
<pin id="406" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="trunc_ln1_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="62" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="1"/>
<pin id="413" dir="0" index="2" bw="3" slack="0"/>
<pin id="414" dir="0" index="3" bw="7" slack="0"/>
<pin id="415" dir="1" index="4" bw="62" slack="10"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln46_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="10"/>
<pin id="421" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/12 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln57_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="62" slack="10"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/14 "/>
</bind>
</comp>

<comp id="426" class="1004" name="gmem_addr_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="62" slack="0"/>
<pin id="429" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/14 "/>
</bind>
</comp>

<comp id="433" class="1004" name="empty_26_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="22"/>
<pin id="435" dir="0" index="1" bw="1" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_26/23 "/>
</bind>
</comp>

<comp id="438" class="1004" name="smax_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="31" slack="22"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax/23 "/>
</bind>
</comp>

<comp id="445" class="1004" name="empty_27_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="19"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_27/23 "/>
</bind>
</comp>

<comp id="450" class="1004" name="smax2_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="31" slack="19"/>
<pin id="453" dir="0" index="2" bw="1" slack="0"/>
<pin id="454" dir="1" index="3" bw="31" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="smax2/23 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln5_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="62" slack="0"/>
<pin id="459" dir="0" index="1" bw="64" slack="20"/>
<pin id="460" dir="0" index="2" bw="3" slack="0"/>
<pin id="461" dir="0" index="3" bw="7" slack="0"/>
<pin id="462" dir="1" index="4" bw="62" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/23 "/>
</bind>
</comp>

<comp id="466" class="1004" name="smax_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="31" slack="1"/>
<pin id="468" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax_cast/24 "/>
</bind>
</comp>

<comp id="470" class="1004" name="dim_cast28_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="23"/>
<pin id="472" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="dim_cast28/24 "/>
</bind>
</comp>

<comp id="474" class="1004" name="smax2_cast_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="31" slack="3"/>
<pin id="476" dir="1" index="1" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="smax2_cast/26 "/>
</bind>
</comp>

<comp id="478" class="1004" name="bound_cast_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="63" slack="1"/>
<pin id="480" dir="1" index="1" bw="94" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bound_cast/26 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln91_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="29"/>
<pin id="484" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln91/31 "/>
</bind>
</comp>

<comp id="485" class="1004" name="empty_28_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="1" slack="28"/>
<pin id="487" dir="0" index="1" bw="31" slack="0"/>
<pin id="488" dir="0" index="2" bw="1" slack="0"/>
<pin id="489" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="empty_28/31 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln91_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="62" slack="9"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln91/32 "/>
</bind>
</comp>

<comp id="495" class="1004" name="gmem_addr_2_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="62" slack="0"/>
<pin id="498" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/32 "/>
</bind>
</comp>

<comp id="502" class="1004" name="zext_ln91_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="31" slack="1"/>
<pin id="504" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln91/32 "/>
</bind>
</comp>

<comp id="506" class="1005" name="dim_read_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="32" slack="1"/>
<pin id="508" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln24_1_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="31" slack="22"/>
<pin id="520" dir="1" index="1" bw="31" slack="22"/>
</pin_list>
<bind>
<opset="trunc_ln24_1 "/>
</bind>
</comp>

<comp id="523" class="1005" name="mul_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="532" class="1005" name="out_r_read_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="64" slack="20"/>
<pin id="534" dir="1" index="1" bw="64" slack="20"/>
</pin_list>
<bind>
<opset="out_r_read "/>
</bind>
</comp>

<comp id="537" class="1005" name="in2_read_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="64" slack="1"/>
<pin id="539" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in2_read "/>
</bind>
</comp>

<comp id="542" class="1005" name="in1_read_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="64" slack="1"/>
<pin id="544" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in1_read "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp_ln46_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="28"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="552" class="1005" name="rep_count_read_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="19"/>
<pin id="554" dir="1" index="1" bw="32" slack="19"/>
</pin_list>
<bind>
<opset="rep_count_read "/>
</bind>
</comp>

<comp id="557" class="1005" name="trunc_ln24_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="31" slack="19"/>
<pin id="559" dir="1" index="1" bw="31" slack="19"/>
</pin_list>
<bind>
<opset="trunc_ln24 "/>
</bind>
</comp>

<comp id="562" class="1005" name="wide_trip_count49_reg_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="64" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="wide_trip_count49 "/>
</bind>
</comp>

<comp id="568" class="1005" name="trunc_ln_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="62" slack="8"/>
<pin id="570" dir="1" index="1" bw="62" slack="8"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="573" class="1005" name="gmem_addr_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="578" class="1005" name="trunc_ln1_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="62" slack="10"/>
<pin id="580" dir="1" index="1" bw="62" slack="10"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="trunc_ln46_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="31" slack="1"/>
<pin id="586" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln46 "/>
</bind>
</comp>

<comp id="590" class="1005" name="gmem_addr_1_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="595" class="1005" name="smax_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="31" slack="1"/>
<pin id="597" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="smax "/>
</bind>
</comp>

<comp id="600" class="1005" name="smax2_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="31" slack="3"/>
<pin id="602" dir="1" index="1" bw="31" slack="3"/>
</pin_list>
<bind>
<opset="smax2 "/>
</bind>
</comp>

<comp id="605" class="1005" name="trunc_ln5_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="62" slack="9"/>
<pin id="607" dir="1" index="1" bw="62" slack="9"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="611" class="1005" name="smax_cast_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="63" slack="1"/>
<pin id="613" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="smax_cast "/>
</bind>
</comp>

<comp id="616" class="1005" name="dim_cast28_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="63" slack="1"/>
<pin id="618" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="dim_cast28 "/>
</bind>
</comp>

<comp id="621" class="1005" name="bound_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="63" slack="1"/>
<pin id="623" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="627" class="1005" name="smax2_cast_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="94" slack="1"/>
<pin id="629" dir="1" index="1" bw="94" slack="1"/>
</pin_list>
<bind>
<opset="smax2_cast "/>
</bind>
</comp>

<comp id="632" class="1005" name="bound_cast_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="94" slack="1"/>
<pin id="634" dir="1" index="1" bw="94" slack="1"/>
</pin_list>
<bind>
<opset="bound_cast "/>
</bind>
</comp>

<comp id="637" class="1005" name="bound6_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="94" slack="1"/>
<pin id="639" dir="1" index="1" bw="94" slack="1"/>
</pin_list>
<bind>
<opset="bound6 "/>
</bind>
</comp>

<comp id="642" class="1005" name="empty_28_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="31" slack="1"/>
<pin id="644" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_28 "/>
</bind>
</comp>

<comp id="647" class="1005" name="gmem_addr_2_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="3"/>
<pin id="649" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="14" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="14" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="14" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="14" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="14" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="14" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="14" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="14" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="14" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="14" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="14" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="16" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="16" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="4" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="16" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="12" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="62" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="251"><net_src comp="62" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="72" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="76" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="307"><net_src comp="66" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="308"><net_src comp="0" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="348"><net_src comp="70" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="357"><net_src comp="74" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="0" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="371"><net_src comp="210" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="210" pin="2"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="210" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="18" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="385"><net_src comp="234" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="389"><net_src comp="386" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="397"><net_src comp="58" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="398"><net_src comp="60" pin="0"/><net_sink comp="390" pin=3"/></net>

<net id="402"><net_src comp="390" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="0" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="408"><net_src comp="399" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="409"><net_src comp="403" pin="2"/><net_sink comp="240" pin=1"/></net>

<net id="416"><net_src comp="56" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="417"><net_src comp="58" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="60" pin="0"/><net_sink comp="410" pin=3"/></net>

<net id="422"><net_src comp="419" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="430"><net_src comp="0" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="426" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="437"><net_src comp="18" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="433" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="68" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="449"><net_src comp="18" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="68" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="463"><net_src comp="56" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="58" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="465"><net_src comp="60" pin="0"/><net_sink comp="457" pin=3"/></net>

<net id="469"><net_src comp="466" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="473"><net_src comp="470" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="477"><net_src comp="474" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="481"><net_src comp="478" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="491"><net_src comp="68" pin="0"/><net_sink comp="485" pin=2"/></net>

<net id="499"><net_src comp="0" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="505"><net_src comp="502" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="509"><net_src comp="210" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="259" pin=20"/></net>

<net id="513"><net_src comp="506" pin="1"/><net_sink comp="284" pin=20"/></net>

<net id="514"><net_src comp="506" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="515"><net_src comp="506" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="516"><net_src comp="506" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="517"><net_src comp="506" pin="1"/><net_sink comp="349" pin=4"/></net>

<net id="521"><net_src comp="373" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="526"><net_src comp="367" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="528"><net_src comp="523" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="529"><net_src comp="523" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="530"><net_src comp="523" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="535"><net_src comp="216" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="540"><net_src comp="222" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="545"><net_src comp="228" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="390" pin=1"/></net>

<net id="550"><net_src comp="377" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="555"><net_src comp="234" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="560"><net_src comp="382" pin="1"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="565"><net_src comp="386" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="566"><net_src comp="562" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="567"><net_src comp="562" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="571"><net_src comp="390" pin="4"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="259" pin=3"/></net>

<net id="576"><net_src comp="403" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="581"><net_src comp="410" pin="4"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="284" pin=3"/></net>

<net id="587"><net_src comp="419" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="593"><net_src comp="426" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="598"><net_src comp="438" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="603"><net_src comp="450" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="608"><net_src comp="457" pin="4"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="349" pin=3"/></net>

<net id="614"><net_src comp="466" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="619"><net_src comp="470" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="624"><net_src comp="359" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="309" pin=3"/></net>

<net id="630"><net_src comp="474" pin="1"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="635"><net_src comp="478" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="640"><net_src comp="363" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="645"><net_src comp="485" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="650"><net_src comp="495" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="252" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {32 33 34 35 36 37 38 39 }
 - Input state : 
	Port: matmul_partition : gmem | {4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
	Port: matmul_partition : in1 | {3 }
	Port: matmul_partition : in2 | {3 }
	Port: matmul_partition : out_r | {3 }
	Port: matmul_partition : dim | {1 }
	Port: matmul_partition : rep_count | {4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		sext_ln46 : 1
		gmem_addr : 2
		empty : 3
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		call_ln46 : 1
	State 13
	State 14
		gmem_addr_1 : 1
		empty_25 : 2
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
		smax : 1
		smax2 : 1
	State 24
		bound : 1
	State 25
	State 26
		bound6 : 1
	State 27
	State 28
	State 29
	State 30
	State 31
		empty_28 : 1
	State 32
		gmem_addr_2 : 1
		empty_29 : 2
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                         Functional Unit                        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |           grp_matmul_partition_Pipeline_readA_fu_259           |    0    |    0    |   264   |   272   |
|   call   |           grp_matmul_partition_Pipeline_readB_fu_284           |    0    |    0    |   320   |   296   |
|          | grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309 |    48   |  50.816 |   5243  |   2992  |
|          |           grp_matmul_partition_Pipeline_writeC_fu_349          |    0    |  1.588  |   272   |   282   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           grp_fu_359                           |    4    |    0    |   165   |    50   |
|    mul   |                           grp_fu_363                           |    8    |    0    |   435   |   250   |
|          |                           grp_fu_367                           |    3    |    0    |   165   |    50   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        icmp_ln46_fu_377                        |    0    |    0    |    0    |    39   |
|   icmp   |                         empty_26_fu_433                        |    0    |    0    |    0    |    39   |
|          |                         empty_27_fu_445                        |    0    |    0    |    0    |    39   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                           smax_fu_438                          |    0    |    0    |    0    |    31   |
|  select  |                          smax2_fu_450                          |    0    |    0    |    0    |    31   |
|          |                         empty_28_fu_485                        |    0    |    0    |    0    |    31   |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                      dim_read_read_fu_210                      |    0    |    0    |    0    |    0    |
|          |                     out_r_read_read_fu_216                     |    0    |    0    |    0    |    0    |
|   read   |                      in2_read_read_fu_222                      |    0    |    0    |    0    |    0    |
|          |                      in1_read_read_fu_228                      |    0    |    0    |    0    |    0    |
|          |                   rep_count_read_read_fu_234                   |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|  readreq |                       grp_readreq_fu_240                       |    0    |    0    |    0    |    0    |
|          |                       grp_readreq_fu_246                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
| writeresp|                      grp_writeresp_fu_252                      |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                       trunc_ln24_1_fu_373                      |    0    |    0    |    0    |    0    |
|   trunc  |                        trunc_ln24_fu_382                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln46_fu_419                       |    0    |    0    |    0    |    0    |
|          |                        trunc_ln91_fu_482                       |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                    wide_trip_count49_fu_386                    |    0    |    0    |    0    |    0    |
|          |                        smax_cast_fu_466                        |    0    |    0    |    0    |    0    |
|   zext   |                        dim_cast28_fu_470                       |    0    |    0    |    0    |    0    |
|          |                        smax2_cast_fu_474                       |    0    |    0    |    0    |    0    |
|          |                        bound_cast_fu_478                       |    0    |    0    |    0    |    0    |
|          |                        zext_ln91_fu_502                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                         trunc_ln_fu_390                        |    0    |    0    |    0    |    0    |
|partselect|                        trunc_ln1_fu_410                        |    0    |    0    |    0    |    0    |
|          |                        trunc_ln5_fu_457                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|          |                        sext_ln46_fu_399                        |    0    |    0    |    0    |    0    |
|   sext   |                        sext_ln57_fu_423                        |    0    |    0    |    0    |    0    |
|          |                        sext_ln91_fu_492                        |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                |    63   |  52.404 |   6864  |   4402  |
|----------|----------------------------------------------------------------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  A |    0   |   32   |    8   |    0   |
| A_1|    0   |   32   |    8   |    0   |
|A_10|    0   |   32   |    8   |    0   |
|A_11|    0   |   32   |    8   |    0   |
|A_12|    0   |   32   |    8   |    0   |
|A_13|    0   |   32   |    8   |    0   |
|A_14|    0   |   32   |    8   |    0   |
|A_15|    0   |   32   |    8   |    0   |
| A_2|    0   |   32   |    8   |    0   |
| A_3|    0   |   32   |    8   |    0   |
| A_4|    0   |   32   |    8   |    0   |
| A_5|    0   |   32   |    8   |    0   |
| A_6|    0   |   32   |    8   |    0   |
| A_7|    0   |   32   |    8   |    0   |
| A_8|    0   |   32   |    8   |    0   |
| A_9|    0   |   32   |    8   |    0   |
|  B |    0   |   32   |    8   |    0   |
| B_1|    0   |   32   |    8   |    0   |
|B_10|    0   |   32   |    8   |    0   |
|B_11|    0   |   32   |    8   |    0   |
|B_12|    0   |   32   |    8   |    0   |
|B_13|    0   |   32   |    8   |    0   |
|B_14|    0   |   32   |    8   |    0   |
|B_15|    0   |   32   |    8   |    0   |
| B_2|    0   |   32   |    8   |    0   |
| B_3|    0   |   32   |    8   |    0   |
| B_4|    0   |   32   |    8   |    0   |
| B_5|    0   |   32   |    8   |    0   |
| B_6|    0   |   32   |    8   |    0   |
| B_7|    0   |   32   |    8   |    0   |
| B_8|    0   |   32   |    8   |    0   |
| B_9|    0   |   32   |    8   |    0   |
|  C |    1   |    0   |    0   |    0   |
+----+--------+--------+--------+--------+
|Total|    1   |  1024  |   256  |    0   |
+----+--------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|      bound6_reg_637     |   94   |
|    bound_cast_reg_632   |   94   |
|      bound_reg_621      |   63   |
|    dim_cast28_reg_616   |   63   |
|     dim_read_reg_506    |   32   |
|     empty_28_reg_642    |   31   |
|   gmem_addr_1_reg_590   |   32   |
|   gmem_addr_2_reg_647   |   32   |
|    gmem_addr_reg_573    |   32   |
|    icmp_ln46_reg_547    |    1   |
|     in1_read_reg_542    |   64   |
|     in2_read_reg_537    |   64   |
|       mul_reg_523       |   32   |
|    out_r_read_reg_532   |   64   |
|  rep_count_read_reg_552 |   32   |
|    smax2_cast_reg_627   |   94   |
|      smax2_reg_600      |   31   |
|    smax_cast_reg_611    |   63   |
|       smax_reg_595      |   31   |
|    trunc_ln1_reg_578    |   62   |
|   trunc_ln24_1_reg_518  |   31   |
|    trunc_ln24_reg_557   |   31   |
|    trunc_ln46_reg_584   |   31   |
|    trunc_ln5_reg_605    |   62   |
|     trunc_ln_reg_568    |   62   |
|wide_trip_count49_reg_562|   64   |
+-------------------------+--------+
|          Total          |  1292  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    Comp                    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|--------------------------------------------|------|------|------|--------||---------||---------||---------|
|             grp_readreq_fu_240             |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|             grp_readreq_fu_240             |  p2  |   2  |  32  |   64   ||    0    ||    9    |
|             grp_readreq_fu_246             |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|            grp_writeresp_fu_252            |  p0  |   2  |   1  |    2   |
|            grp_writeresp_fu_252            |  p1  |   2  |  32  |   64   ||    0    ||    9    |
| grp_matmul_partition_Pipeline_readA_fu_259 |  p2  |   2  |  31  |   62   ||    0    ||    9    |
|                 grp_fu_359                 |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                 grp_fu_359                 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|                 grp_fu_363                 |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|                 grp_fu_363                 |  p1  |   2  |  63  |   126  ||    0    ||    9    |
|                 grp_fu_367                 |  p0  |   2  |  32  |   64   ||    0    ||    9    |
|                 grp_fu_367                 |  p1  |   2  |  32  |   64   ||    0    ||    9    |
|--------------------------------------------|------|------|------|--------||---------||---------||---------|
|                    Total                   |      |      |      |   762  ||  19.056 ||    0    ||    99   |
|--------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   63   |   52   |  6864  |  4402  |    -   |
|   Memory  |    1   |    -   |    -   |  1024  |   256  |    0   |
|Multiplexer|    -   |    -   |   19   |    0   |   99   |    -   |
|  Register |    -   |    -   |    -   |  1292  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    1   |   63   |   71   |  9180  |  4757  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
