Analysis & Synthesis report for openMSP430_fpga
Wed Jun 12 02:17:56 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state
 10. State Machine - |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state
 11. State Machine - |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated
 18. Source assignments for ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated
 19. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0
 20. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_clock_module:clock_module_0
 21. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_frontend:frontend_0
 22. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0
 23. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_sfr:sfr_0
 24. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_watchdog:watchdog_0
 25. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_multiplier:multiplier_0
 26. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_dbg:dbg_0
 27. Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0
 28. Parameter Settings for User Entity Instance: omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0
 29. Parameter Settings for User Entity Instance: omsp_timerA:timerA_0
 30. Parameter Settings for User Entity Instance: ram_16x16k:pmem_0|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: ram_16x8k:dmem_0|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component
 33. Parameter Settings for User Entity Instance: omsp_qwark_periph:qwark_periph_0
 34. Parameter Settings for User Entity Instance: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0
 35. Parameter Settings for User Entity Instance: omsp_uart:uart_0
 36. Parameter Settings for Inferred Entity Instance: openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0
 37. altsyncram Parameter Settings by Entity Instance
 38. altpll Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "omsp_uart:uart_0"
 41. Port Connectivity Checks: "omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"
 42. Port Connectivity Checks: "omsp_qwark_periph:qwark_periph_0"
 43. Port Connectivity Checks: "omsp_timerA:timerA_0"
 44. Port Connectivity Checks: "openMSP430:openmsp430_0|omsp_frontend:frontend_0"
 45. Port Connectivity Checks: "openMSP430:openmsp430_0"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages
 49. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Jun 12 02:17:56 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; openMSP430_fpga                             ;
; Top-level Entity Name              ; openMSP430_fpga                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,827                                       ;
;     Total combinational functions  ; 4,161                                       ;
;     Dedicated logic registers      ; 1,857                                       ;
; Total registers                    ; 1857                                        ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 393,216                                     ;
; Embedded Multiplier 9-bit elements ; 2                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; openMSP430_fpga    ; openMSP430_fpga    ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                   ;
+-------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                      ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                ; Library ;
+-------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+
; ../../../rtl/verilog/openMSP430_fpga.v                ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v                ;         ;
; ../../../rtl/verilog/omsp_de0_nano_soc_led_key_sw.v   ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v   ;         ;
; ../../../rtl/verilog/sync_debouncer_10ms.v            ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v            ;         ;
; ../../../rtl/verilog/mega/ram_16x16k.v                ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v                ;         ;
; ../../../rtl/verilog/mega/ram_16x8k.v                 ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v                 ;         ;
; ../../../rtl/verilog/mega/pll.v                       ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v                       ;         ;
; ../../../rtl/verilog/openmsp430/openMSP430.v          ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v          ;         ;
; ../../../rtl/verilog/openmsp430/omsp_frontend.v       ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v       ;         ;
; ../../../rtl/verilog/openmsp430/omsp_execution_unit.v ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v ;         ;
; ../../../rtl/verilog/openmsp430/omsp_register_file.v  ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v  ;         ;
; ../../../rtl/verilog/openmsp430/omsp_alu.v            ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v            ;         ;
; ../../../rtl/verilog/openmsp430/omsp_sfr.v            ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v            ;         ;
; ../../../rtl/verilog/openmsp430/omsp_mem_backbone.v   ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v   ;         ;
; ../../../rtl/verilog/openmsp430/omsp_clock_module.v   ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v   ;         ;
; ../../../rtl/verilog/openmsp430/omsp_dbg.v            ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v            ;         ;
; ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v       ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v       ;         ;
; ../../../rtl/verilog/openmsp430/omsp_watchdog.v       ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v       ;         ;
; ../../../rtl/verilog/openmsp430/omsp_multiplier.v     ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v     ;         ;
; ../../../rtl/verilog/openmsp430/omsp_sync_reset.v     ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v     ;         ;
; ../../../rtl/verilog/openmsp430/omsp_sync_cell.v      ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v      ;         ;
; ../../../rtl/verilog/openmsp430/periph/omsp_timerA.v  ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v  ;         ;
; ../../../rtl/verilog/openmsp430/omsp_qwark.v          ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v          ;         ;
; ../../../rtl/verilog/openmsp430/omsp_qwark_periph.v   ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v   ;         ;
; ../../../rtl/verilog/omsp_uart.v                      ; yes             ; Auto-Found Verilog HDL File            ; /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v                      ;         ;
; altsyncram.tdf                                        ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                                 ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                                           ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                                        ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal181.inc                                        ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc              ;         ;
; a_rdenreg.inc                                         ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                                            ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                                            ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                                          ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_b1l1.tdf                                ; yes             ; Auto-Generated Megafunction            ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf ;         ;
; pmem.mif                                              ; yes             ; Auto-Found Memory Initialization File  ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/pmem.mif               ;         ;
; db/decode_jsa.tdf                                     ; yes             ; Auto-Generated Megafunction            ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/decode_jsa.tdf      ;         ;
; db/mux_iob.tdf                                        ; yes             ; Auto-Generated Megafunction            ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/mux_iob.tdf         ;         ;
; db/altsyncram_b4j1.tdf                                ; yes             ; Auto-Generated Megafunction            ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b4j1.tdf ;         ;
; altpll.tdf                                            ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                  ;         ;
; stratix_pll.inc                                       ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc             ;         ;
; stratixii_pll.inc                                     ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc           ;         ;
; cycloneii_pll.inc                                     ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc           ;         ;
; db/pll_altpll.v                                       ; yes             ; Auto-Generated Megafunction            ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v        ;         ;
; lpm_mult.tdf                                          ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                ;         ;
; lpm_add_sub.inc                                       ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc             ;         ;
; multcore.inc                                          ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/multcore.inc                ;         ;
; bypassff.inc                                          ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                ;         ;
; altshift.inc                                          ; yes             ; Megafunction                           ; /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altshift.inc                ;         ;
; db/mult_p4t.tdf                                       ; yes             ; Auto-Generated Megafunction            ; /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/mult_p4t.tdf        ;         ;
+-------------------------------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 4,827   ;
;                                             ;         ;
; Total combinational functions               ; 4161    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 2798    ;
;     -- 3 input functions                    ; 866     ;
;     -- <=2 input functions                  ; 497     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 3774    ;
;     -- arithmetic mode                      ; 387     ;
;                                             ;         ;
; Total registers                             ; 1857    ;
;     -- Dedicated logic registers            ; 1857    ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 22      ;
; Total memory bits                           ; 393216  ;
;                                             ;         ;
; Embedded Multiplier 9-bit elements          ; 2       ;
;                                             ;         ;
; Total PLLs                                  ; 1       ;
;     -- PLLs                                 ; 1       ;
;                                             ;         ;
; Maximum fan-out node                        ; dco_clk ;
; Maximum fan-out                             ; 1901    ;
; Total fan-out                               ; 22438   ;
; Average fan-out                             ; 3.67    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                  ; Entity Name                  ; Library Name ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |openMSP430_fpga                                            ; 4161 (13)           ; 1857 (17)                 ; 393216      ; 2            ; 0       ; 1         ; 22   ; 0            ; |openMSP430_fpga                                                                                                     ; openMSP430_fpga              ; work         ;
;    |omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0| ; 186 (24)            ; 164 (32)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0                                              ; omsp_de0_nano_soc_led_key_sw ; work         ;
;       |sync_debouncer_10ms:sync_debouncer_10ms_key0|        ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key0 ; sync_debouncer_10ms          ; work         ;
;       |sync_debouncer_10ms:sync_debouncer_10ms_key1|        ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1 ; sync_debouncer_10ms          ; work         ;
;       |sync_debouncer_10ms:sync_debouncer_10ms_sw0|         ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw0  ; sync_debouncer_10ms          ; work         ;
;       |sync_debouncer_10ms:sync_debouncer_10ms_sw1|         ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw1  ; sync_debouncer_10ms          ; work         ;
;       |sync_debouncer_10ms:sync_debouncer_10ms_sw2|         ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw2  ; sync_debouncer_10ms          ; work         ;
;       |sync_debouncer_10ms:sync_debouncer_10ms_sw3|         ; 27 (27)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_sw3  ; sync_debouncer_10ms          ; work         ;
;    |omsp_qwark_periph:qwark_periph_0|                       ; 1011 (214)          ; 750 (149)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0                                                                    ; omsp_qwark_periph            ; work         ;
;       |omsp_qwark:qwark_0|                                  ; 797 (797)           ; 601 (601)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0                                                 ; omsp_qwark                   ; work         ;
;    |omsp_timerA:timerA_0|                                   ; 291 (291)           ; 136 (130)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_timerA:timerA_0                                                                                ; omsp_timerA                  ; work         ;
;       |omsp_sync_cell:sync_cell_cci0|                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci0                                                  ; omsp_sync_cell               ; work         ;
;       |omsp_sync_cell:sync_cell_cci1|                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci1                                                  ; omsp_sync_cell               ; work         ;
;       |omsp_sync_cell:sync_cell_cci2|                       ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_cci2                                                  ; omsp_sync_cell               ; work         ;
;    |omsp_uart:uart_0|                                       ; 161 (161)           ; 106 (104)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_uart:uart_0                                                                                    ; omsp_uart                    ; work         ;
;       |omsp_sync_cell:sync_cell_uart_rxd|                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|omsp_uart:uart_0|omsp_sync_cell:sync_cell_uart_rxd                                                  ; omsp_sync_cell               ; work         ;
;    |openMSP430:openmsp430_0|                                ; 2481 (312)          ; 683 (0)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0                                                                             ; openMSP430                   ; work         ;
;       |omsp_clock_module:clock_module_0|                    ; 23 (23)             ; 21 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0                                            ; omsp_clock_module            ; work         ;
;          |omsp_sync_cell:sync_cell_lfxt_clk|                ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk          ; omsp_sync_cell               ; work         ;
;          |omsp_sync_cell:sync_cell_puc|                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_puc               ; omsp_sync_cell               ; work         ;
;          |omsp_sync_reset:sync_reset_por|                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por             ; omsp_sync_reset              ; work         ;
;       |omsp_dbg:dbg_0|                                      ; 337 (196)           ; 148 (69)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0                                                              ; omsp_dbg                     ; work         ;
;          |omsp_dbg_uart:dbg_uart_0|                         ; 141 (140)           ; 79 (77)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0                                     ; omsp_dbg_uart                ; work         ;
;             |omsp_sync_cell:sync_cell_uart_rxd|             ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|omsp_sync_cell:sync_cell_uart_rxd   ; omsp_sync_cell               ; work         ;
;       |omsp_execution_unit:execution_unit_0|                ; 1151 (233)          ; 266 (35)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0                                        ; omsp_execution_unit          ; work         ;
;          |omsp_alu:alu_0|                                   ; 262 (262)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0                         ; omsp_alu                     ; work         ;
;          |omsp_register_file:register_file_0|               ; 656 (656)           ; 231 (231)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0     ; omsp_register_file           ; work         ;
;       |omsp_frontend:frontend_0|                            ; 316 (316)           ; 116 (116)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0                                                    ; omsp_frontend                ; work         ;
;       |omsp_mem_backbone:mem_backbone_0|                    ; 145 (145)           ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0                                            ; omsp_mem_backbone            ; work         ;
;       |omsp_multiplier:multiplier_0|                        ; 138 (138)           ; 70 (70)                   ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0                                                ; omsp_multiplier              ; work         ;
;          |lpm_mult:Mult0|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0                                 ; lpm_mult                     ; work         ;
;             |mult_p4t:auto_generated|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 2            ; 0       ; 1         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0|mult_p4t:auto_generated         ; mult_p4t                     ; work         ;
;       |omsp_sfr:sfr_0|                                      ; 6 (6)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_sfr:sfr_0                                                              ; omsp_sfr                     ; work         ;
;       |omsp_watchdog:watchdog_0|                            ; 53 (53)             ; 23 (23)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0                                                    ; omsp_watchdog                ; work         ;
;    |pll:pll_0|                                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|pll:pll_0                                                                                           ; pll                          ; work         ;
;       |altpll:altpll_component|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|pll:pll_0|altpll:altpll_component                                                                   ; altpll                       ; work         ;
;          |pll_altpll:auto_generated|                        ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated                                         ; pll_altpll                   ; work         ;
;    |ram_16x16k:pmem_0|                                      ; 18 (0)              ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x16k:pmem_0                                                                                   ; ram_16x16k                   ; work         ;
;       |altsyncram:altsyncram_component|                     ; 18 (0)              ; 1 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component                                                   ; altsyncram                   ; work         ;
;          |altsyncram_b1l1:auto_generated|                   ; 18 (0)              ; 1 (1)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated                    ; altsyncram_b1l1              ; work         ;
;             |decode_jsa:decode3|                            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|decode_jsa:decode3 ; decode_jsa                   ; work         ;
;             |mux_iob:mux2|                                  ; 16 (16)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|mux_iob:mux2       ; mux_iob                      ; work         ;
;    |ram_16x8k:dmem_0|                                       ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x8k:dmem_0                                                                                    ; ram_16x8k                    ; work         ;
;       |altsyncram:altsyncram_component|                     ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x8k:dmem_0|altsyncram:altsyncram_component                                                    ; altsyncram                   ; work         ;
;          |altsyncram_b4j1:auto_generated|                   ; 0 (0)               ; 0 (0)                     ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |openMSP430_fpga|ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated                     ; altsyncram_b4j1              ; work         ;
+-------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF      ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+
; ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 16384        ; 16           ; --           ; --           ; 262144 ; pmem.mif ;
; ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated|ALTSYNCRAM  ; AUTO ; Single Port ; 8192         ; 16           ; --           ; --           ; 131072 ; None     ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------+----------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 1           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 2           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state                             ;
+------------------------+--------------------+------------------------+---------------------+------------------+
; Name                   ; mem_state.M_ACCESS ; mem_state.M_ACCESS_BRK ; mem_state.M_SET_BRK ; mem_state.M_IDLE ;
+------------------------+--------------------+------------------------+---------------------+------------------+
; mem_state.M_IDLE       ; 0                  ; 0                      ; 0                   ; 0                ;
; mem_state.M_SET_BRK    ; 0                  ; 0                      ; 1                   ; 1                ;
; mem_state.M_ACCESS_BRK ; 0                  ; 1                      ; 0                   ; 1                ;
; mem_state.M_ACCESS     ; 1                  ; 0                      ; 0                   ; 1                ;
+------------------------+--------------------+------------------------+---------------------+------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state                                          ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+
; Name                ; uart_state.TX_DATA2 ; uart_state.TX_DATA1 ; uart_state.RX_DATA2 ; uart_state.RX_DATA1 ; uart_state.RX_CMD ; uart_state.RX_SYNC ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+
; uart_state.RX_SYNC  ; 0                   ; 0                   ; 0                   ; 0                   ; 0                 ; 0                  ;
; uart_state.RX_CMD   ; 0                   ; 0                   ; 0                   ; 0                   ; 1                 ; 1                  ;
; uart_state.RX_DATA1 ; 0                   ; 0                   ; 0                   ; 1                   ; 0                 ; 1                  ;
; uart_state.RX_DATA2 ; 0                   ; 0                   ; 1                   ; 0                   ; 0                 ; 1                  ;
; uart_state.TX_DATA1 ; 0                   ; 1                   ; 0                   ; 0                   ; 0                 ; 1                  ;
; uart_state.TX_DATA2 ; 1                   ; 0                   ; 0                   ; 0                   ; 0                 ; 1                  ;
+---------------------+---------------------+---------------------+---------------------+---------------------+-------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state                                         ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+
; Name                ; i_state.I_IDLE ; i_state.I_EXT2 ; i_state.I_EXT1 ; i_state.I_DEC ; i_state.I_IRQ_DONE ; i_state.I_IRQ_FETCH ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+
; i_state.I_IRQ_FETCH ; 0              ; 0              ; 0              ; 0             ; 0                  ; 0                   ;
; i_state.I_IRQ_DONE  ; 0              ; 0              ; 0              ; 0             ; 1                  ; 1                   ;
; i_state.I_DEC       ; 0              ; 0              ; 0              ; 1             ; 0                  ; 1                   ;
; i_state.I_EXT1      ; 0              ; 0              ; 1              ; 0             ; 0                  ; 1                   ;
; i_state.I_EXT2      ; 0              ; 1              ; 0              ; 0             ; 0                  ; 1                   ;
; i_state.I_IDLE      ; 1              ; 0              ; 0              ; 0             ; 0                  ; 1                   ;
+---------------------+----------------+----------------+----------------+---------------+--------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; Register name                                                                                               ; Reason for Removal                                                           ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+
; omsp_uart:uart_0|ctrl[2,3,7]                                                                                ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|tactl[2,3]                                                                             ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|tacctl0[3,9,10]                                                                        ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|tacctl1[3,9,10]                                                                        ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|tacctl2[3,9,10]                                                                        ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_inclk|data_sync[0]                                            ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_taclk|data_sync[0]                                            ; Stuck at GND due to stuck port data_in                                       ;
; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_en[6,7]                                   ; Stuck at GND due to stuck port data_in                                       ;
; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_edge[6,7]                                 ; Stuck at GND due to stuck port data_in                                       ;
; omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|key_sw_irq_val[6,7]                                  ; Stuck at GND due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtctl[3,5,6]                                              ; Stuck at GND due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[6,9..15] ; Stuck at GND due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[4,5]                                               ; Stuck at VCC due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl1[0..3,6,7]                                  ; Stuck at GND due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|bcsctl2[0,4..7]                                    ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_inclk|data_sync[1]                                            ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_taclk|data_sync[1]                                            ; Stuck at GND due to stuck port data_in                                       ;
; omsp_timerA:timerA_0|taclk_dly                                                                              ; Lost fanout                                                                  ;
; omsp_timerA:timerA_0|inclk_dly                                                                              ; Lost fanout                                                                  ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|tlb_buff_busy_writing[14]                               ; Stuck at VCC due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[3]                                            ; Merged with openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[1] ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_src_bin[2]                                            ; Merged with openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_jmp_bin[0] ;
; openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[0]       ; Stuck at GND due to stuck port data_in                                       ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[14]                                ; Stuck at VCC due to stuck port data_in                                       ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[14]                                ; Stuck at VCC due to stuck port data_in                                       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state~4                                                          ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_state~5                                                          ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~4                                ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~5                                ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|uart_state~6                                ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state~4                                                  ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state~5                                                  ; Lost fanout                                                                  ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|i_state~6                                                  ; Lost fanout                                                                  ;
; Total Number of Removed Registers = 64                                                                      ;                                                                              ;
+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                             ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                       ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+
; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_inclk|data_sync[0]             ; Stuck at GND              ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_inclk|data_sync[1],            ;
;                                                                              ; due to stuck port data_in ; omsp_timerA:timerA_0|taclk_dly, omsp_timerA:timerA_0|inclk_dly               ;
; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_taclk|data_sync[0]             ; Stuck at GND              ; omsp_timerA:timerA_0|omsp_sync_cell:sync_cell_taclk|data_sync[1]             ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[14] ; Stuck at VCC              ; omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[14] ;
;                                                                              ; due to stuck port data_in ;                                                                              ;
+------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1857  ;
; Number of registers using Synchronous Clear  ; 150   ;
; Number of registers using Synchronous Load   ; 132   ;
; Number of registers using Asynchronous Clear ; 1259  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1405  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                   ;
+------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------+---------+
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[18]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[17]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[16]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[15]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[14]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[13]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[12]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[11]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[10]                         ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[9]                          ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[8]                          ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[7]                          ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[6]                          ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[5]                          ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[4]                          ; 3       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|sync_cnt[3]                          ; 2       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|dbg_uart_txd                         ; 2       ;
; omsp_uart:uart_0|txfer_buf[0]                                                                        ; 2       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|e_state[0]                                          ; 28      ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_irq_rst                                        ; 2       ;
; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|dbg_rst_noscan                              ; 149     ;
; omsp_uart:uart_0|txfer_buf[1]                                                                        ; 1       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[0]                                          ; 4       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[1]                                          ; 4       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[2]                                          ; 3       ;
; openMSP430:openmsp430_0|omsp_frontend:frontend_0|irq_num[3]                                          ; 3       ;
; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[1] ; 7       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_maj                              ; 6       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[0]                           ; 2       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|rxd_buf[1]                           ; 1       ;
; omsp_uart:uart_0|txfer_buf[2]                                                                        ; 1       ;
; openMSP430:openmsp430_0|omsp_dbg:dbg_0|cpu_ctl[4]                                                    ; 4       ;
; omsp_uart:uart_0|rxd_maj                                                                             ; 3       ;
; omsp_uart:uart_0|rxd_buf[0]                                                                          ; 2       ;
; omsp_uart:uart_0|rxd_buf[1]                                                                          ; 1       ;
; openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por|data_sync[0] ; 1       ;
; omsp_uart:uart_0|txfer_buf[3]                                                                        ; 1       ;
; omsp_uart:uart_0|txfer_buf[4]                                                                        ; 1       ;
; omsp_uart:uart_0|txfer_buf[5]                                                                        ; 1       ;
; omsp_uart:uart_0|txfer_buf[6]                                                                        ; 1       ;
; omsp_uart:uart_0|txfer_buf[7]                                                                        ; 1       ;
; omsp_uart:uart_0|txfer_buf[8]                                                                        ; 2       ;
; Total number of inverted registers = 42                                                              ;         ;
+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r2[7]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[0]                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_buf[13]                                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_watchdog:watchdog_0|wdtcnt[0]                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_timerA:timerA_0|taccr0[0]                                                                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_timerA:timerA_0|taccr1[10]                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_timerA:timerA_0|taccr2[14]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl1[4]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r4[7]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r5[2]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r6[4]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r7[7]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r8[7]          ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r9[15]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r10[3]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r11[9]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r12[2]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r13[10]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r14[7]         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r15[7]         ;
; 3:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|read_address[2]                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_cmp_sync[2]                                             ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_out_nxt[13]                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |openMSP430_fpga|omsp_timerA:timerA_0|clk_div[1]                                                                                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl2[10]                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl3[4]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl4[5]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl5[4]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl6[15]                                                                    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl7[2]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl8[5]                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl9[15]                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|sumext_s[0]                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |openMSP430_fpga|omsp_uart:uart_0|rxfer_buf[2]                                                                                  ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_busy_writing[0]                                    ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_busy_writing[7]                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_bit[1]                                    ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_sext[6]                                                  ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|r1[6]          ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff_ctr[2]                                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff_ctr[4]                                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|war_ctr[0]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0|xfer_cnt[12]                                   ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|omsp_timerA:timerA_0|tar[12]                                                                                   ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[28]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[33]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[61]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[78]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[89]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[97]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[112]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[136]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[156]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[167]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[189]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[205]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[214]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[233]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[240]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reslo[6]                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|reshi[14]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[22]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[34]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[61]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[78]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[86]                                                ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[100]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[113]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[142]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[153]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[168]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[178]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[193]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[221]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[236]                                               ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[240]                                               ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|rd_buff[8]                                                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0|wr_buff[10]                                                ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[11]                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |openMSP430_fpga|omsp_uart:uart_0|txfer_bit[1]                                                                                  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |openMSP430_fpga|omsp_uart:uart_0|txfer_cnt[14]                                                                                 ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|cntrl1[10]                                                                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |openMSP430_fpga|omsp_uart:uart_0|rxfer_bit[3]                                                                                  ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |openMSP430_fpga|omsp_uart:uart_0|rxfer_cnt[5]                                                                                  ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|mem_data[6]                                                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |openMSP430_fpga|omsp_uart:uart_0|txfer_buf[2]                                                                                  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_dbg:dbg_0|dbg_mem_dout[13]                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|eu_mdb_in[15]                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[4]                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as_nxt[10]                                               ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|pmem_addr[0]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0|dbg_mem_din[12]                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|mab[0]                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|mab[4]                                                        ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_dest[5]                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|mdb_in_bw[3]                                      ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as_nxt[8]                                                ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[3]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[7]                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[11]                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0|alu_out_nxt[15]                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|op_dst[2]                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as_nxt[5]                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_frontend:frontend_0|inst_as_nxt[3]                                                ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; No         ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|addr_out[12]                                                                  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |openMSP430_fpga|omsp_qwark_periph:qwark_periph_0|addr_out[0]                                                                   ;
; 6:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0|inst_src_in[5] ;
; 7:1                ; 16 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |openMSP430_fpga|openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|op_src[7]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Source assignments for ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------+
; Assignment                      ; Value              ; From ; To                                       ;
+---------------------------------+--------------------+------+------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                        ;
+---------------------------------+--------------------+------+------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0 ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; INST_NR        ; 00000000 ; Unsigned Binary                          ;
; TOTAL_NR       ; 00000000 ; Unsigned Binary                          ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_clock_module:clock_module_0 ;
+----------------+------------------+-------------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                              ;
+----------------+------------------+-------------------------------------------------------------------+
; BASE_ADDR      ; 000000001010000  ; Unsigned Binary                                                   ;
; DEC_WD         ; 4                ; Signed Integer                                                    ;
; BCSCTL1        ; 0111             ; Unsigned Binary                                                   ;
; BCSCTL2        ; 1000             ; Unsigned Binary                                                   ;
; DEC_SZ         ; 16               ; Signed Integer                                                    ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                                                   ;
; BCSCTL1_D      ; 0000000010000000 ; Unsigned Binary                                                   ;
; BCSCTL2_D      ; 0000000100000000 ; Unsigned Binary                                                   ;
+----------------+------------------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_frontend:frontend_0 ;
+----------------+-------+----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                 ;
+----------------+-------+----------------------------------------------------------------------+
; I_IRQ_FETCH    ; 000   ; Unsigned Binary                                                      ;
; I_IRQ_DONE     ; 001   ; Unsigned Binary                                                      ;
; I_DEC          ; 010   ; Unsigned Binary                                                      ;
; I_EXT1         ; 011   ; Unsigned Binary                                                      ;
; I_EXT2         ; 100   ; Unsigned Binary                                                      ;
; I_IDLE         ; 101   ; Unsigned Binary                                                      ;
; E_IRQ_0        ; 0010  ; Unsigned Binary                                                      ;
; E_IRQ_1        ; 0001  ; Unsigned Binary                                                      ;
; E_IRQ_2        ; 0000  ; Unsigned Binary                                                      ;
; E_IRQ_3        ; 0011  ; Unsigned Binary                                                      ;
; E_IRQ_4        ; 0100  ; Unsigned Binary                                                      ;
; E_SRC_AD       ; 0101  ; Unsigned Binary                                                      ;
; E_SRC_RD       ; 0110  ; Unsigned Binary                                                      ;
; E_SRC_WR       ; 0111  ; Unsigned Binary                                                      ;
; E_DST_AD       ; 1000  ; Unsigned Binary                                                      ;
; E_DST_RD       ; 1001  ; Unsigned Binary                                                      ;
; E_DST_WR       ; 1010  ; Unsigned Binary                                                      ;
; E_EXEC         ; 1011  ; Unsigned Binary                                                      ;
; E_JUMP         ; 1100  ; Unsigned Binary                                                      ;
; E_IDLE         ; 1101  ; Unsigned Binary                                                      ;
+----------------+-------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0 ;
+----------------+----------------------------------+---------------------------------------------------+
; Parameter Name ; Value                            ; Type                                              ;
+----------------+----------------------------------+---------------------------------------------------+
; DMEM_END       ; 32768                            ; Signed Integer                                    ;
; PMEM_OFFSET    ; 00000000000000001000000000000000 ; Unsigned Binary                                   ;
+----------------+----------------------------------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_sfr:sfr_0 ;
+----------------+------------------+-------------------------------------------------+
; Parameter Name ; Value            ; Type                                            ;
+----------------+------------------+-------------------------------------------------+
; BASE_ADDR      ; 000000000000000  ; Unsigned Binary                                 ;
; DEC_WD         ; 4                ; Signed Integer                                  ;
; IE1            ; 0000             ; Unsigned Binary                                 ;
; IFG1           ; 0010             ; Unsigned Binary                                 ;
; CPU_ID_LO      ; 0100             ; Unsigned Binary                                 ;
; CPU_ID_HI      ; 0110             ; Unsigned Binary                                 ;
; CPU_NR         ; 1000             ; Unsigned Binary                                 ;
; DEC_SZ         ; 16               ; Signed Integer                                  ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                                 ;
; IE1_D          ; 0000000000000001 ; Unsigned Binary                                 ;
; IFG1_D         ; 0000000000000100 ; Unsigned Binary                                 ;
; CPU_ID_LO_D    ; 0000000000010000 ; Unsigned Binary                                 ;
; CPU_ID_HI_D    ; 0000000001000000 ; Unsigned Binary                                 ;
; CPU_NR_D       ; 0000000100000000 ; Unsigned Binary                                 ;
+----------------+------------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_watchdog:watchdog_0 ;
+-----------------+-----------------+-----------------------------------------------------------+
; Parameter Name  ; Value           ; Type                                                      ;
+-----------------+-----------------+-----------------------------------------------------------+
; BASE_ADDR       ; 000000100100000 ; Unsigned Binary                                           ;
; DEC_WD          ; 2               ; Signed Integer                                            ;
; WDTCTL          ; 00              ; Unsigned Binary                                           ;
; DEC_SZ          ; 4               ; Signed Integer                                            ;
; BASE_REG        ; 0001            ; Unsigned Binary                                           ;
; WDTCTL_D        ; 0001            ; Unsigned Binary                                           ;
; WDTNMIES_MASK   ; 00000000        ; Unsigned Binary                                           ;
; WDTSSEL_MASK    ; 00000100        ; Unsigned Binary                                           ;
; WDTCTL_MASK     ; 10010111        ; Unsigned Binary                                           ;
; WDTNMI_RD_MASK  ; 00000000        ; Unsigned Binary                                           ;
; WDTSSEL_RD_MASK ; 00000000        ; Unsigned Binary                                           ;
; WDTCTL_RD_MASK  ; 00000000        ; Unsigned Binary                                           ;
+-----------------+-----------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_multiplier:multiplier_0 ;
+----------------+------------------+---------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                          ;
+----------------+------------------+---------------------------------------------------------------+
; BASE_ADDR      ; 000000100110000  ; Unsigned Binary                                               ;
; DEC_WD         ; 4                ; Signed Integer                                                ;
; OP1_MPY        ; 0000             ; Unsigned Binary                                               ;
; OP1_MPYS       ; 0010             ; Unsigned Binary                                               ;
; OP1_MAC        ; 0100             ; Unsigned Binary                                               ;
; OP1_MACS       ; 0110             ; Unsigned Binary                                               ;
; OP2            ; 1000             ; Unsigned Binary                                               ;
; RESLO          ; 1010             ; Unsigned Binary                                               ;
; RESHI          ; 1100             ; Unsigned Binary                                               ;
; SUMEXT         ; 1110             ; Unsigned Binary                                               ;
; DEC_SZ         ; 16               ; Signed Integer                                                ;
; BASE_REG       ; 0000000000000001 ; Unsigned Binary                                               ;
; OP1_MPY_D      ; 0000000000000001 ; Unsigned Binary                                               ;
; OP1_MPYS_D     ; 0000000000000100 ; Unsigned Binary                                               ;
; OP1_MAC_D      ; 0000000000010000 ; Unsigned Binary                                               ;
; OP1_MACS_D     ; 0000000001000000 ; Unsigned Binary                                               ;
; OP2_D          ; 0000000100000000 ; Unsigned Binary                                               ;
; RESLO_D        ; 0000010000000000 ; Unsigned Binary                                               ;
; RESHI_D        ; 0001000000000000 ; Unsigned Binary                                               ;
; SUMEXT_D       ; 0100000000000000 ; Unsigned Binary                                               ;
+----------------+------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_dbg:dbg_0 ;
+----------------+---------------------------+----------------------------------------+
; Parameter Name ; Value                     ; Type                                   ;
+----------------+---------------------------+----------------------------------------+
; NR_REG         ; 25                        ; Signed Integer                         ;
; CPU_ID_LO      ; 000000                    ; Unsigned Binary                        ;
; CPU_ID_HI      ; 000001                    ; Unsigned Binary                        ;
; CPU_CTL        ; 000010                    ; Unsigned Binary                        ;
; CPU_STAT       ; 000011                    ; Unsigned Binary                        ;
; MEM_CTL        ; 000100                    ; Unsigned Binary                        ;
; MEM_ADDR       ; 000101                    ; Unsigned Binary                        ;
; MEM_DATA       ; 000110                    ; Unsigned Binary                        ;
; MEM_CNT        ; 000111                    ; Unsigned Binary                        ;
; CPU_NR         ; 011000                    ; Unsigned Binary                        ;
; BASE_D         ; 0000000000000000000000001 ; Unsigned Binary                        ;
; CPU_ID_LO_D    ; 0000000000000000000000001 ; Unsigned Binary                        ;
; CPU_ID_HI_D    ; 0000000000000000000000010 ; Unsigned Binary                        ;
; CPU_CTL_D      ; 0000000000000000000000100 ; Unsigned Binary                        ;
; CPU_STAT_D     ; 0000000000000000000001000 ; Unsigned Binary                        ;
; MEM_CTL_D      ; 0000000000000000000010000 ; Unsigned Binary                        ;
; MEM_ADDR_D     ; 0000000000000000000100000 ; Unsigned Binary                        ;
; MEM_DATA_D     ; 0000000000000000001000000 ; Unsigned Binary                        ;
; MEM_CNT_D      ; 0000000000000000010000000 ; Unsigned Binary                        ;
; CPU_NR_D       ; 1000000000000000000000000 ; Unsigned Binary                        ;
; M_IDLE         ; 00                        ; Unsigned Binary                        ;
; M_SET_BRK      ; 01                        ; Unsigned Binary                        ;
; M_ACCESS_BRK   ; 10                        ; Unsigned Binary                        ;
; M_ACCESS       ; 11                        ; Unsigned Binary                        ;
+----------------+---------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0 ;
+----------------+-------+-------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------+
; RX_SYNC        ; 000   ; Unsigned Binary                                                                     ;
; RX_CMD         ; 001   ; Unsigned Binary                                                                     ;
; RX_DATA1       ; 010   ; Unsigned Binary                                                                     ;
; RX_DATA2       ; 011   ; Unsigned Binary                                                                     ;
; TX_DATA1       ; 100   ; Unsigned Binary                                                                     ;
; TX_DATA2       ; 101   ; Unsigned Binary                                                                     ;
+----------------+-------+-------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0 ;
+-------------------+-----------------+---------------------------------------------------------------+
; Parameter Name    ; Value           ; Type                                                          ;
+-------------------+-----------------+---------------------------------------------------------------+
; BASE_ADDR         ; 000000010010000 ; Unsigned Binary                                               ;
; DEC_WD            ; 3               ; Signed Integer                                                ;
; LED_CTRL          ; 000             ; Unsigned Binary                                               ;
; KEY_SW_VAL        ; 001             ; Unsigned Binary                                               ;
; KEY_SW_IRQ_EN     ; 010             ; Unsigned Binary                                               ;
; KEY_SW_IRQ_EDGE   ; 011             ; Unsigned Binary                                               ;
; KEY_SW_IRQ_VAL    ; 100             ; Unsigned Binary                                               ;
; DEC_SZ            ; 8               ; Signed Integer                                                ;
; BASE_REG          ; 00000001        ; Unsigned Binary                                               ;
; LED_CTRL_D        ; 00000001        ; Unsigned Binary                                               ;
; KEY_SW_VAL_D      ; 00000010        ; Unsigned Binary                                               ;
; KEY_SW_IRQ_EN_D   ; 00000100        ; Unsigned Binary                                               ;
; KEY_SW_IRQ_EDGE_D ; 00001000        ; Unsigned Binary                                               ;
; KEY_SW_IRQ_VAL_D  ; 00010000        ; Unsigned Binary                                               ;
+-------------------+-----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omsp_timerA:timerA_0                                                                                                   ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                            ; Type            ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
; BASE_ADDR      ; 000000100000000                                                                                                                  ; Unsigned Binary ;
; DEC_WD         ; 7                                                                                                                                ; Signed Integer  ;
; TACTL          ; 1100000                                                                                                                          ; Unsigned Binary ;
; TAR            ; 1110000                                                                                                                          ; Unsigned Binary ;
; TACCTL0        ; 1100010                                                                                                                          ; Unsigned Binary ;
; TACCR0         ; 1110010                                                                                                                          ; Unsigned Binary ;
; TACCTL1        ; 1100100                                                                                                                          ; Unsigned Binary ;
; TACCR1         ; 1110100                                                                                                                          ; Unsigned Binary ;
; TACCTL2        ; 1100110                                                                                                                          ; Unsigned Binary ;
; TACCR2         ; 1110110                                                                                                                          ; Unsigned Binary ;
; TAIV           ; 0101110                                                                                                                          ; Unsigned Binary ;
; DEC_SZ         ; 128                                                                                                                              ; Signed Integer  ;
; BASE_REG       ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 ; Unsigned Binary ;
; TACTL_D        ; 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TAR_D          ; 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TACCTL0_D      ; 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TACCR0_D       ; 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TACCTL1_D      ; 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TACCR1_D       ; 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TACCTL2_D      ; 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TACCR2_D       ; 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; TAIV_D         ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+----------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_16x16k:pmem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 14                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 16384                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; pmem.mif             ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_b1l1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram_16x8k:dmem_0|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------+
; Parameter Name                     ; Value                ; Type                              ;
+------------------------------------+----------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                           ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                           ;
; WIDTH_A                            ; 16                   ; Signed Integer                    ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                    ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                           ;
; WIDTH_B                            ; 1                    ; Untyped                           ;
; WIDTHAD_B                          ; 1                    ; Untyped                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                           ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 2                    ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                           ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                           ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_b4j1      ; Untyped                           ;
+------------------------------------+----------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 1                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 50                    ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 250000                ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omsp_qwark_periph:qwark_periph_0                                                                                                                                                                                                                       ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Parameter Name ; Value                                                                                                                                                                                                                                                            ; Type            ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; BASE_ADDR      ; 000001000000000                                                                                                                                                                                                                                                  ; Unsigned Binary ;
; DEC_WD         ; 8                                                                                                                                                                                                                                                                ; Signed Integer  ;
; CNTRL1         ; 10100000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL2         ; 10100010                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL3         ; 10100100                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL4         ; 10100110                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL5         ; 10101000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL6         ; 10101010                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL7         ; 10101100                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL8         ; 10101110                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; CNTRL9         ; 10110000                                                                                                                                                                                                                                                         ; Unsigned Binary ;
; DEC_SZ         ; 256                                                                                                                                                                                                                                                              ; Signed Integer  ;
; BASE_REG       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 ; Unsigned Binary ;
; CNTRL1_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL2_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL3_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL4_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL5_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL6_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL7_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL8_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
; CNTRL9_D       ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary ;
+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0 ;
+----------------+------------------+--------------------------------------------------------------+
; Parameter Name ; Value            ; Type                                                         ;
+----------------+------------------+--------------------------------------------------------------+
; DATA_WIDTH     ; 16               ; Signed Integer                                               ;
; ADDR_WIDTH     ; 4                ; Signed Integer                                               ;
; SLICE_WIDTH    ; 4                ; Signed Integer                                               ;
; DMEM_END       ; 0111111111111110 ; Unsigned Binary                                              ;
+----------------+------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: omsp_uart:uart_0 ;
+----------------+-----------------+----------------------------+
; Parameter Name ; Value           ; Type                       ;
+----------------+-----------------+----------------------------+
; BASE_ADDR      ; 000000010000000 ; Unsigned Binary            ;
; DEC_WD         ; 3               ; Signed Integer             ;
; CTRL           ; 000             ; Unsigned Binary            ;
; STATUS         ; 001             ; Unsigned Binary            ;
; BAUD_LO        ; 010             ; Unsigned Binary            ;
; BAUD_HI        ; 011             ; Unsigned Binary            ;
; DATA_TX        ; 100             ; Unsigned Binary            ;
; DATA_RX        ; 101             ; Unsigned Binary            ;
; DEC_SZ         ; 8               ; Signed Integer             ;
; BASE_REG       ; 00000001        ; Unsigned Binary            ;
; CTRL_D         ; 00000001        ; Unsigned Binary            ;
; STATUS_D       ; 00000010        ; Unsigned Binary            ;
; BAUD_LO_D      ; 00000100        ; Unsigned Binary            ;
; BAUD_HI_D      ; 00001000        ; Unsigned Binary            ;
; DATA_TX_D      ; 00010000        ; Unsigned Binary            ;
; DATA_RX_D      ; 00100000        ; Unsigned Binary            ;
+----------------+-----------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                 ;
+------------------------------------------------+--------------+------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                       ;
; LPM_WIDTHA                                     ; 17           ; Untyped                                              ;
; LPM_WIDTHB                                     ; 9            ; Untyped                                              ;
; LPM_WIDTHP                                     ; 26           ; Untyped                                              ;
; LPM_WIDTHR                                     ; 26           ; Untyped                                              ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                              ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                              ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                              ;
; LATENCY                                        ; 0            ; Untyped                                              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                              ;
; USE_EAB                                        ; OFF          ; Untyped                                              ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                              ;
; CBXI_PARAMETER                                 ; mult_p4t     ; Untyped                                              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                              ;
+------------------------------------------------+--------------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 2                                                 ;
; Entity Instance                           ; ram_16x16k:pmem_0|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 16384                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
; Entity Instance                           ; ram_16x8k:dmem_0|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 8192                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:pll_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                              ;
+---------------------------------------+---------------------------------------------------------------------+
; Name                                  ; Value                                                               ;
+---------------------------------------+---------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                   ;
; Entity Instance                       ; openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                  ;
;     -- LPM_WIDTHB                     ; 9                                                                   ;
;     -- LPM_WIDTHP                     ; 26                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                  ;
;     -- USE_EAB                        ; OFF                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                  ;
+---------------------------------------+---------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "omsp_uart:uart_0"             ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; irq_uart_rx ; Output ; Info     ; Explicitly unconnected ;
; irq_uart_tx ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0"                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; tl_addr[15..14] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; tl_addr[0]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "omsp_qwark_periph:qwark_periph_0" ;
+-----------------+-------+----------+-------------------------+
; Port            ; Type  ; Severity ; Details                 ;
+-----------------+-------+----------+-------------------------+
; eu_addr[15..14] ; Input ; Info     ; Stuck at GND            ;
; eu_addr[0]      ; Input ; Info     ; Stuck at GND            ;
+-----------------+-------+----------+-------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "omsp_timerA:timerA_0"        ;
+------------+--------+----------+------------------------+
; Port       ; Type   ; Severity ; Details                ;
+------------+--------+----------+------------------------+
; ta_out0    ; Output ; Info     ; Explicitly unconnected ;
; ta_out0_en ; Output ; Info     ; Explicitly unconnected ;
; ta_out1    ; Output ; Info     ; Explicitly unconnected ;
; ta_out1_en ; Output ; Info     ; Explicitly unconnected ;
; ta_out2    ; Output ; Info     ; Explicitly unconnected ;
; ta_out2_en ; Output ; Info     ; Explicitly unconnected ;
; inclk      ; Input  ; Info     ; Stuck at GND           ;
; ta_cci0a   ; Input  ; Info     ; Stuck at GND           ;
; ta_cci0b   ; Input  ; Info     ; Stuck at GND           ;
; ta_cci1a   ; Input  ; Info     ; Stuck at GND           ;
; ta_cci1b   ; Input  ; Info     ; Stuck at GND           ;
; ta_cci2a   ; Input  ; Info     ; Stuck at GND           ;
; ta_cci2b   ; Input  ; Info     ; Stuck at GND           ;
; taclk      ; Input  ; Info     ; Stuck at GND           ;
+------------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:openmsp430_0|omsp_frontend:frontend_0"                                     ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; mab[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "openMSP430:openmsp430_0"                                                                         ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; aclk              ; Output ; Info     ; Explicitly unconnected                                                              ;
; dbg_i2c_sda_out   ; Output ; Info     ; Explicitly unconnected                                                              ;
; dco_enable        ; Output ; Info     ; Explicitly unconnected                                                              ;
; dco_wkup          ; Output ; Info     ; Explicitly unconnected                                                              ;
; irq_acc[13..10]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_acc[8..5]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irq_acc[3..0]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; lfxt_enable       ; Output ; Info     ; Explicitly unconnected                                                              ;
; lfxt_wkup         ; Output ; Info     ; Explicitly unconnected                                                              ;
; dma_dout          ; Output ; Info     ; Explicitly unconnected                                                              ;
; dma_ready         ; Output ; Info     ; Explicitly unconnected                                                              ;
; dma_resp          ; Output ; Info     ; Explicitly unconnected                                                              ;
; smclk             ; Output ; Info     ; Explicitly unconnected                                                              ;
; cpu_en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dbg_en            ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dbg_i2c_addr      ; Input  ; Info     ; Explicitly unconnected                                                              ;
; dbg_i2c_broadcast ; Input  ; Info     ; Explicitly unconnected                                                              ;
; dbg_i2c_scl       ; Input  ; Info     ; Explicitly unconnected                                                              ;
; dbg_i2c_sda_in    ; Input  ; Info     ; Explicitly unconnected                                                              ;
; irq[13..10]       ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq[7..5]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; irq[1..0]         ; Input  ; Info     ; Stuck at GND                                                                        ;
; dma_addr          ; Input  ; Info     ; Stuck at GND                                                                        ;
; dma_din           ; Input  ; Info     ; Stuck at GND                                                                        ;
; dma_en            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dma_priority      ; Input  ; Info     ; Stuck at GND                                                                        ;
; dma_we            ; Input  ; Info     ; Stuck at GND                                                                        ;
; dma_wkup          ; Input  ; Info     ; Stuck at GND                                                                        ;
; nmi               ; Input  ; Info     ; Stuck at GND                                                                        ;
; scan_enable       ; Input  ; Info     ; Stuck at GND                                                                        ;
; scan_mode         ; Input  ; Info     ; Stuck at GND                                                                        ;
; wkup              ; Input  ; Info     ; Stuck at GND                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 1857                        ;
;     CLR               ; 247                         ;
;     CLR SCLR          ; 114                         ;
;     CLR SCLR SLD      ; 4                           ;
;     CLR SLD           ; 36                          ;
;     ENA               ; 535                         ;
;     ENA CLR           ; 766                         ;
;     ENA CLR SCLR SLD  ; 16                          ;
;     ENA CLR SLD       ; 76                          ;
;     ENA SCLR          ; 12                          ;
;     SCLR              ; 4                           ;
;     plain             ; 47                          ;
; cycloneiii_lcell_comb ; 4163                        ;
;     arith             ; 387                         ;
;         2 data inputs ; 253                         ;
;         3 data inputs ; 134                         ;
;     normal            ; 3776                        ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 215                         ;
;         3 data inputs ; 732                         ;
;         4 data inputs ; 2798                        ;
; cycloneiii_mac_mult   ; 1                           ;
; cycloneiii_mac_out    ; 1                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 27.00                       ;
; Average LUT depth     ; 14.05                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jun 12 02:17:30 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off openMSP430_fpga -c openMSP430_fpga
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20029): Only one processor detected - disabling parallel compilation
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 270
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(270) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 270
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 272
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(272) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 272
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 907
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(907) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 907
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 909
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_frontend.v(909) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 909
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 275
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(275) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 275
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 277
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(277) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 277
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 753
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(753) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 753
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 755
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg.v(755) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 755
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 178
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(178) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 178
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 180
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg_uart.v(180) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 180
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 267
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(267) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 267
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 269
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(269) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 269
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 388
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(388) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 388
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 390
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/openmsp430/omsp_dbg_i2c.v(390) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 390
Warning (10335): Unrecognized synthesis attribute "won" at ../../../rtl/verilog/openmsp430/omsp_clock_mux.v(183) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v Line: 183
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 284
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(284) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 284
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 286
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(286) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 286
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 401
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(401) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 401
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 403
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_if_lt24.v(403) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 403
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 244
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(244) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 244
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 246
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(246) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 246
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 292
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(292) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 292
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 294
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v(294) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 294
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 295
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(295) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 295
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 297
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_gpu_reg.v(297) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 297
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 225
Warning (10335): Unrecognized synthesis attribute "off" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(225) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 225
Warning (10335): Unrecognized synthesis attribute "coverage" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 227
Warning (10335): Unrecognized synthesis attribute "on" at ../../../rtl/verilog/opengfx430/ogfx_gpu_dma.v(227) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 227
Info (12021): Found 53 design units, including 53 entities, in source file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/scripts/design_rtl.v
    Info (12023): Found entity 1: openMSP430_fpga File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 37
    Info (12023): Found entity 2: omsp_de0_nano_soc_led_key_sw File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v Line: 40
    Info (12023): Found entity 3: sync_debouncer_10ms File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v Line: 39
    Info (12023): Found entity 4: ram_16x75k File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x75k.v Line: 40
    Info (12023): Found entity 5: ram_16x512 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x512.v Line: 40
    Info (12023): Found entity 6: ram_16x16k File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v Line: 40
    Info (12023): Found entity 7: ram_16x8k File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v Line: 40
    Info (12023): Found entity 8: io_buf_iobuf_bidir_loo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v Line: 47
    Info (12023): Found entity 9: io_buf File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/io_buf.v Line: 114
    Info (12023): Found entity 10: in_buf_iobuf_in_v0i File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v Line: 47
    Info (12023): Found entity 11: in_buf File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/in_buf.v Line: 83
    Info (12023): Found entity 12: pll File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v Line: 39
    Info (12023): Found entity 13: openMSP430 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 48
    Info (12023): Found entity 14: omsp_frontend File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 48
    Info (12023): Found entity 15: omsp_execution_unit File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 48
    Info (12023): Found entity 16: omsp_register_file File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v Line: 48
    Info (12023): Found entity 17: omsp_alu File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 48
    Info (12023): Found entity 18: omsp_sfr File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 49
    Info (12023): Found entity 19: omsp_mem_backbone File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 48
    Info (12023): Found entity 20: omsp_clock_module File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 48
    Info (12023): Found entity 21: omsp_dbg File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 48
    Info (12023): Found entity 22: omsp_dbg_hwbrk File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_hwbrk.v Line: 48
    Info (12023): Found entity 23: omsp_dbg_uart File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 48
    Info (12023): Found entity 24: omsp_dbg_i2c File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_i2c.v Line: 48
    Info (12023): Found entity 25: omsp_watchdog File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 48
    Info (12023): Found entity 26: omsp_multiplier File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v Line: 48
    Info (12023): Found entity 27: omsp_sync_reset File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_reset.v Line: 44
    Info (12023): Found entity 28: omsp_sync_cell File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sync_cell.v Line: 44
    Info (12023): Found entity 29: omsp_scan_mux File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_scan_mux.v Line: 44
    Info (12023): Found entity 30: omsp_and_gate File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_and_gate.v Line: 44
    Info (12023): Found entity 31: omsp_wakeup_cell File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_wakeup_cell.v Line: 48
    Info (12023): Found entity 32: omsp_clock_gate File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_gate.v Line: 44
    Info (12023): Found entity 33: omsp_clock_mux File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_mux.v Line: 44
    Info (12023): Found entity 34: omsp_timerA File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v Line: 48
    Info (12023): Found entity 35: omsp_qwark File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 48
    Info (12023): Found entity 36: omsp_qwark_periph File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 48
    Info (12023): Found entity 37: priority_encoder File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v Line: 32
    Info (12023): Found entity 38: ram_dp File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/ram_dp.v Line: 32
    Info (12023): Found entity 39: omsp_uart File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_uart.v Line: 44
    Info (12023): Found entity 40: openGFX430 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/openGFX430.v Line: 46
    Info (12023): Found entity 41: ogfx_reg File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg.v Line: 43
    Info (12023): Found entity 42: ogfx_reg_fifo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_fifo.v Line: 43
    Info (12023): Found entity 43: ogfx_reg_vram_if File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_if.v Line: 43
    Info (12023): Found entity 44: ogfx_reg_vram_addr File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_reg_vram_addr.v Line: 43
    Info (12023): Found entity 45: ogfx_if_lt24 File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_if_lt24.v Line: 43
    Info (12023): Found entity 46: ogfx_backend File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend.v Line: 47
    Info (12023): Found entity 47: ogfx_backend_frame_fifo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_frame_fifo.v Line: 43
    Info (12023): Found entity 48: ogfx_backend_lut_fifo File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_backend_lut_fifo.v Line: 43
    Info (12023): Found entity 49: ogfx_gpu File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu.v Line: 48
    Info (12023): Found entity 50: ogfx_gpu_reg File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_reg.v Line: 43
    Info (12023): Found entity 51: ogfx_gpu_dma File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma.v Line: 43
    Info (12023): Found entity 52: ogfx_gpu_dma_addr File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_gpu_dma_addr.v Line: 43
    Info (12023): Found entity 53: ogfx_ram_arbiter File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/opengfx430/ogfx_ram_arbiter.v Line: 53
Warning (10236): Verilog HDL Implicit Net warning at omsp_qwark.v(245): created implicit net for "mem_track_en" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 245
Warning (10236): Verilog HDL Implicit Net warning at omsp_qwark_periph.v(186): created implicit net for "dly_irq_qwark_acc" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 186
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(46): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v Line: 46
Warning (10222): Verilog HDL Parameter Declaration warning at priority_encoder.v(47): Parameter Declaration in module "priority_encoder" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/priority_encoder.v Line: 47
Info (12127): Elaborating entity "openMSP430_fpga" for the top level hierarchy
Info (12128): Elaborating entity "openMSP430" for hierarchy "openMSP430:openmsp430_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 226
Warning (10036): Verilog HDL or VHDL warning at openMSP430.v(482): object "UNUSED_fe_mab_0" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 482
Info (12128): Elaborating entity "omsp_clock_module" for hierarchy "openMSP430:openmsp430_0|omsp_clock_module:clock_module_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 316
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(164): object "nodiv_smclk" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(378): object "UNUSED_cpuoff" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 378
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(379): object "UNUSED_mclk_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 379
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(380): object "UNUSED_mclk_dma_wkup" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 380
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(508): object "UNUSED_scg0" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 508
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(509): object "UNUSED_cpu_en_wkup1" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 509
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(681): object "cpu_en_aux_s" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 681
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(724): object "cpuoff_and_mclk_dma_wkup_s" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 724
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(725): object "mclk_wkup_s" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 725
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(747): object "UNUSED_mclk_wkup" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 747
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(779): object "mclk_div_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 779
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(780): object "mclk_dma_div_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 780
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(960): object "UNUSED_scan_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 960
Warning (10036): Verilog HDL or VHDL warning at omsp_clock_module.v(961): object "UNUSED_scan_mode" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 961
Info (12128): Elaborating entity "omsp_sync_cell" for hierarchy "openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_cell:sync_cell_lfxt_clk" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 628
Info (12128): Elaborating entity "omsp_sync_reset" for hierarchy "openMSP430:openmsp430_0|omsp_clock_module:clock_module_0|omsp_sync_reset:sync_reset_por" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_clock_module.v Line: 1223
Info (12128): Elaborating entity "omsp_frontend" for hierarchy "openMSP430:openmsp430_0|omsp_frontend:frontend_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 377
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(314): object "UNUSED_scan_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 314
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(390): object "UNUSED_dma_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 390
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(391): object "UNUSED_wkup" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 391
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(392): object "UNUSED_wdt_wkup" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 392
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(393): object "UNUSED_nmi_wkup" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 393
Warning (10036): Verilog HDL or VHDL warning at omsp_frontend.v(394): object "UNUSED_dma_wkup" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_frontend.v Line: 394
Info (12128): Elaborating entity "omsp_execution_unit" for hierarchy "openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(423): object "UNUSED_inst_ad_idx" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 423
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(424): object "UNUSED_inst_ad_indir" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 424
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(425): object "UNUSED_inst_ad_indir_i" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 425
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(426): object "UNUSED_inst_ad_symb" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 426
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(427): object "UNUSED_inst_ad_imm" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 427
Warning (10036): Verilog HDL or VHDL warning at omsp_execution_unit.v(428): object "UNUSED_inst_ad_const" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 428
Info (12128): Elaborating entity "omsp_register_file" for hierarchy "openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_register_file:register_file_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 211
Warning (10036): Verilog HDL or VHDL warning at omsp_register_file.v(158): object "UNUSED_scan_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v Line: 158
Warning (10036): Verilog HDL or VHDL warning at omsp_register_file.v(172): object "UNUSED_reg_sp_val_0" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_register_file.v Line: 172
Info (12128): Elaborating entity "omsp_alu" for hierarchy "openMSP430:openmsp430_0|omsp_execution_unit:execution_unit_0|omsp_alu:alu_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_execution_unit.v Line: 319
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(254): object "UNUSED_inst_so_rra" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 254
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(255): object "UNUSED_inst_so_push" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 255
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(256): object "UNUSED_inst_so_call" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 256
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(257): object "UNUSED_inst_so_reti" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 257
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(258): object "UNUSED_inst_jmp" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 258
Warning (10036): Verilog HDL or VHDL warning at omsp_alu.v(259): object "UNUSED_inst_alu" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_alu.v Line: 259
Info (12128): Elaborating entity "omsp_mem_backbone" for hierarchy "openMSP430:openmsp430_0|omsp_mem_backbone:mem_backbone_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 480
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(213): object "UNUSED_dma_addr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 213
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(214): object "UNUSED_dma_din" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 214
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(215): object "UNUSED_dma_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 215
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(216): object "UNUSED_dma_priority" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 216
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(217): object "UNUSED_dma_we" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 217
Warning (10036): Verilog HDL or VHDL warning at omsp_mem_backbone.v(331): object "UNUSED_scan_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 331
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(230): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 230
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(239): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 239
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(258): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 258
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(263): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 263
Warning (10230): Verilog HDL assignment warning at omsp_mem_backbone.v(268): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_mem_backbone.v Line: 268
Info (12128): Elaborating entity "omsp_sfr" for hierarchy "openMSP430:openmsp430_0|omsp_sfr:sfr_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 512
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(367): object "UNUSED_scan_mode" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 367
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(368): object "UNUSED_nmi" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 368
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(369): object "UNUSED_nmi_acc" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 369
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(370): object "UNUSED_wdtnmies" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 370
Warning (10036): Verilog HDL or VHDL warning at omsp_sfr.v(374): object "UNUSED_per_din_15_8" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 374
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(240): truncated value with size 32 to match size of target (7) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 240
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(246): truncated value with size 32 to match size of target (9) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 246
Warning (10230): Verilog HDL assignment warning at omsp_sfr.v(247): truncated value with size 32 to match size of target (6) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_sfr.v Line: 247
Info (12128): Elaborating entity "omsp_watchdog" for hierarchy "openMSP430:openmsp430_0|omsp_watchdog:watchdog_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 548
Warning (10036): Verilog HDL or VHDL warning at omsp_watchdog.v(170): object "UNUSED_scan_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 170
Warning (10036): Verilog HDL or VHDL warning at omsp_watchdog.v(556): object "UNUSED_scan_mode" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 556
Warning (10036): Verilog HDL or VHDL warning at omsp_watchdog.v(557): object "UNUSED_smclk" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 557
Warning (10036): Verilog HDL or VHDL warning at omsp_watchdog.v(558): object "UNUSED_aclk" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 558
Warning (10036): Verilog HDL or VHDL warning at omsp_watchdog.v(560): object "UNUSED_per_din" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_watchdog.v Line: 560
Info (12128): Elaborating entity "omsp_multiplier" for hierarchy "openMSP430:openmsp430_0|omsp_multiplier:multiplier_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 580
Warning (10036): Verilog HDL or VHDL warning at omsp_multiplier.v(168): object "UNUSED_scan_enable" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v Line: 168
Info (12128): Elaborating entity "omsp_dbg" for hierarchy "openMSP430:openmsp430_0|omsp_dbg:dbg_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/openMSP430.v Line: 638
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(493): object "UNUSED_eu_mab" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 493
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(494): object "UNUSED_eu_mb_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 494
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(495): object "UNUSED_eu_mb_wr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 495
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(496): object "UNUSED_pc" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 496
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(865): object "UNUSED_dbg_i2c_addr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 865
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(866): object "UNUSED_dbg_i2c_broadcast" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 866
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(867): object "UNUSED_dbg_i2c_scl" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 867
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(868): object "UNUSED_dbg_i2c_sda_in" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 868
Warning (10036): Verilog HDL or VHDL warning at omsp_dbg.v(869): object "UNUSED_dbg_rd_rdy" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 869
Info (12128): Elaborating entity "omsp_dbg_uart" for hierarchy "openMSP430:openmsp430_0|omsp_dbg:dbg_0|omsp_dbg_uart:dbg_uart_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg.v Line: 817
Info (12128): Elaborating entity "omsp_de0_nano_soc_led_key_sw" for hierarchy "omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 254
Info (12128): Elaborating entity "sync_debouncer_10ms" for hierarchy "omsp_de0_nano_soc_led_key_sw:de0_nano_soc_led_key_sw_0|sync_debouncer_10ms:sync_debouncer_10ms_key1" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/omsp_de0_nano_soc_led_key_sw.v Line: 158
Warning (10230): Verilog HDL assignment warning at sync_debouncer_10ms.v(75): truncated value with size 32 to match size of target (19) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/sync_debouncer_10ms.v Line: 75
Info (12128): Elaborating entity "omsp_timerA" for hierarchy "omsp_timerA:timerA_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 292
Warning (10230): Verilog HDL assignment warning at omsp_timerA.v(179): truncated value with size 512 to match size of target (128) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v Line: 179
Warning (10230): Verilog HDL assignment warning at omsp_timerA.v(180): truncated value with size 512 to match size of target (128) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/periph/omsp_timerA.v Line: 180
Info (12128): Elaborating entity "ram_16x16k" for hierarchy "ram_16x16k:pmem_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 340
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_16x16k:pmem_0|altsyncram:altsyncram_component" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v Line: 92
Info (12130): Elaborated megafunction instantiation "ram_16x16k:pmem_0|altsyncram:altsyncram_component" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v Line: 92
Info (12133): Instantiated megafunction "ram_16x16k:pmem_0|altsyncram:altsyncram_component" with the following parameter: File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x16k.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "pmem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b1l1.tdf
    Info (12023): Found entity 1: altsyncram_b1l1 File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_b1l1" for hierarchy "ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated" File: /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|decode_jsa:decode3" File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_iob.tdf
    Info (12023): Found entity 1: mux_iob File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/mux_iob.tdf Line: 22
Info (12128): Elaborating entity "mux_iob" for hierarchy "ram_16x16k:pmem_0|altsyncram:altsyncram_component|altsyncram_b1l1:auto_generated|mux_iob:mux2" File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b1l1.tdf Line: 44
Info (12128): Elaborating entity "ram_16x8k" for hierarchy "ram_16x8k:dmem_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 351
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram_16x8k:dmem_0|altsyncram:altsyncram_component" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v Line: 92
Info (12130): Elaborated megafunction instantiation "ram_16x8k:dmem_0|altsyncram:altsyncram_component" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v Line: 92
Info (12133): Instantiated megafunction "ram_16x8k:dmem_0|altsyncram:altsyncram_component" with the following parameter: File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/ram_16x8k.v Line: 92
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_b4j1.tdf
    Info (12023): Found entity 1: altsyncram_b4j1 File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/altsyncram_b4j1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_b4j1" for hierarchy "ram_16x8k:dmem_0|altsyncram:altsyncram_component|altsyncram_b4j1:auto_generated" File: /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 362
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_0|altpll:altpll_component" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v Line: 98
Info (12130): Elaborated megafunction instantiation "pll:pll_0|altpll:altpll_component" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v Line: 98
Info (12133): Instantiated megafunction "pll:pll_0|altpll:altpll_component" with the following parameter: File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/mega/pll.v Line: 98
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "50"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "250000"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/pll_altpll.v Line: 29
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated" File: /home/hiram/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "omsp_qwark_periph" for hierarchy "omsp_qwark_periph:qwark_periph_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 394
Warning (10230): Verilog HDL assignment warning at omsp_qwark_periph.v(325): truncated value with size 32 to match size of target (16) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 325
Warning (10230): Verilog HDL assignment warning at omsp_qwark_periph.v(331): truncated value with size 32 to match size of target (13) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 331
Info (12128): Elaborating entity "omsp_qwark" for hierarchy "omsp_qwark_periph:qwark_periph_0|omsp_qwark:qwark_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark_periph.v Line: 351
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(114): object "tlb_buff_wr_en" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 114
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(441): object "rd_buff_0" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 441
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(442): object "rd_buff_1" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 442
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(443): object "rd_buff_2" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 443
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(444): object "rd_buff_3" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 444
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(445): object "rd_buff_4" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 445
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(446): object "rd_buff_5" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 446
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(447): object "rd_buff_6" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 447
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(448): object "rd_buff_7" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 448
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(449): object "rd_buff_8" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 449
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(450): object "rd_buff_9" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 450
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(451): object "rd_buff_10" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 451
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(452): object "rd_buff_11" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 452
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(453): object "rd_buff_12" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 453
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(454): object "rd_buff_13" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 454
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(455): object "rd_buff_14" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 455
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(456): object "rd_buff_15" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 456
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(507): object "rd_match_addr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 507
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(517): object "wr_buff_0" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 517
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(518): object "wr_buff_1" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 518
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(519): object "wr_buff_2" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 519
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(520): object "wr_buff_3" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 520
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(521): object "wr_buff_4" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 521
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(522): object "wr_buff_5" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 522
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(523): object "wr_buff_6" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 523
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(524): object "wr_buff_7" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 524
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(525): object "wr_buff_8" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 525
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(526): object "wr_buff_9" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 526
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(527): object "wr_buff_10" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 527
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(528): object "wr_buff_11" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 528
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(529): object "wr_buff_12" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 529
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(530): object "wr_buff_13" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 530
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(531): object "wr_buff_14" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 531
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(532): object "wr_buff_15" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 532
Warning (10036): Verilog HDL or VHDL warning at omsp_qwark.v(582): object "wr_match_addr" assigned a value but never read File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 582
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(225): truncated value with size 32 to match size of target (4) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 225
Warning (10762): Verilog HDL Case Statement warning at omsp_qwark.v(286): can't check case statement for completeness because the case expression has too many possible states File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 286
Warning (10235): Verilog HDL Always Construct warning at omsp_qwark.v(319): variable "en" is read inside the Always Construct but isn't in the Always Construct's Event Control File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 319
Warning (10230): Verilog HDL assignment warning at omsp_qwark.v(406): truncated value with size 32 to match size of target (4) File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_qwark.v Line: 406
Info (12128): Elaborating entity "omsp_uart" for hierarchy "omsp_uart:uart_0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 418
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|Mult0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v Line: 396
Info (12130): Elaborated megafunction instantiation "openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v Line: 396
Info (12133): Instantiated megafunction "openMSP430:openmsp430_0|omsp_multiplier:multiplier_0|lpm_mult:Mult0" with the following parameter: File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_multiplier.v Line: 396
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_p4t.tdf
    Info (12023): Found entity 1: mult_p4t File: /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/db/mult_p4t.tdf Line: 28
Info (13000): Registers with preset signals will power-up high File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openmsp430/omsp_dbg_uart.v Line: 75
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "FPGA_CLK2_50" File: /home/hiram/master/Qwark_stack/altera_de0_nano/rtl/verilog/openMSP430_fpga.v Line: 43
Info (21057): Implemented 5069 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 4996 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 2 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 1055 megabytes
    Info: Processing ended: Wed Jun 12 02:17:56 2019
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:24


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/hiram/master/Qwark_stack/altera_de0_nano/synthesis/altera/WORK/output_files/openMSP430_fpga.map.smsg.


