# FULL ADDER

Q. Write VHDL code for a full adder using two half adders and one OR gate.

# Block Diagram

![VHDL](fulladder.png)

# Output

![VHDL](full_adder.png)
