// Seed: 3718392607
module module_0 #(
    parameter id_1 = 32'd19
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout tri1 id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire _id_1;
  logic [-1 : id_1] id_16, id_17, id_18, id_19;
  assign id_1 = id_6;
  assign id_7 = -1'b0;
endmodule
module module_1 #(
    parameter id_10 = 32'd89,
    parameter id_13 = 32'd44,
    parameter id_2  = 32'd69,
    parameter id_4  = 32'd38,
    parameter id_7  = 32'd51
) (
    id_1,
    _id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout logic [7:0] id_11;
  inout wire _id_10;
  input wire id_9;
  inout wire id_8;
  input wire _id_7;
  input wire id_6;
  input wire id_5;
  output wire _id_4;
  inout wire id_3;
  output wire _id_2;
  input wire id_1;
  parameter id_13 = 1;
  logic [id_2 : 1] id_14;
  wire id_15;
  logic [id_10 : id_13  *  id_7  +  id_4] id_16;
  ;
  logic id_17;
  parameter id_18 = id_13;
  wire id_19;
  wire id_20;
  module_0 modCall_1 (
      id_13,
      id_3,
      id_18,
      id_3,
      id_3,
      id_19,
      id_8,
      id_20,
      id_14,
      id_17,
      id_14,
      id_8,
      id_15,
      id_15,
      id_18
  );
  parameter id_21 = id_18#(
      .id_13(1),
      .id_18(1),
      .id_18(1),
      .id_18(-1),
      .id_13(1)
  ) - -1;
  wire id_22;
  assign id_16[1] = 1;
  parameter id_23 = id_18;
  assign id_8 = id_11 - id_11[(1)];
endmodule
