TimeQuest Timing Analyzer report for RegisterFile
Sat Nov 28 01:59:08 2015
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'Clk'
 12. Slow Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'
 13. Slow Model Setup: 'clksubad'
 14. Slow Model Setup: 'addsub:inst13|clock_generator:inst4|inst7'
 15. Slow Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'
 16. Slow Model Hold: 'clksubad'
 17. Slow Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'
 18. Slow Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'
 19. Slow Model Hold: 'addsub:inst13|clock_generator:inst4|inst7'
 20. Slow Model Hold: 'Clk'
 21. Slow Model Minimum Pulse Width: 'Clk'
 22. Slow Model Minimum Pulse Width: 'clksubad'
 23. Slow Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'
 24. Slow Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'
 25. Slow Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|inst7'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Fast Model Setup Summary
 31. Fast Model Hold Summary
 32. Fast Model Recovery Summary
 33. Fast Model Removal Summary
 34. Fast Model Minimum Pulse Width Summary
 35. Fast Model Setup: 'Clk'
 36. Fast Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'
 37. Fast Model Setup: 'clksubad'
 38. Fast Model Setup: 'addsub:inst13|clock_generator:inst4|inst7'
 39. Fast Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'
 40. Fast Model Hold: 'clksubad'
 41. Fast Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'
 42. Fast Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'
 43. Fast Model Hold: 'addsub:inst13|clock_generator:inst4|inst7'
 44. Fast Model Hold: 'Clk'
 45. Fast Model Minimum Pulse Width: 'Clk'
 46. Fast Model Minimum Pulse Width: 'clksubad'
 47. Fast Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'
 48. Fast Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'
 49. Fast Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|inst7'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Multicorner Timing Analysis Summary
 55. Setup Times
 56. Hold Times
 57. Clock to Output Times
 58. Minimum Clock to Output Times
 59. Setup Transfers
 60. Hold Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths
 64. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; RegisterFile                                                     ;
; Device Family      ; Cyclone II                                                       ;
; Device Name        ; EP2C35F672C6                                                     ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Unavailable                                                      ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                   ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 } ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 } ;
; addsub:inst13|clock_generator:inst4|inst7                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { addsub:inst13|clock_generator:inst4|inst7 }                             ;
; Clk                                                                   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clk }                                                                   ;
; clksubad                                                              ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clksubad }                                                              ;
+-----------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                              ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
; 570.78 MHz ; 500.0 MHz       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; limit due to high minimum pulse width violation (tch)         ;
; 573.07 MHz ; 420.17 MHz      ; clksubad                                                              ; limit due to minimum period restriction (max I/O toggle rate) ;
; 669.34 MHz ; 500.0 MHz       ; addsub:inst13|clock_generator:inst4|inst7                             ; limit due to high minimum pulse width violation (tch)         ;
; 688.23 MHz ; 500.0 MHz       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; limit due to high minimum pulse width violation (tch)         ;
+------------+-----------------+-----------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                       ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; Clk                                                                   ; -0.782 ; -11.176       ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.752 ; -3.781        ;
; clksubad                                                              ; -0.745 ; -3.795        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; -0.494 ; -0.779        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.453 ; -1.516        ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                        ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clksubad                                                              ; -2.541 ; -2.541        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -2.161 ; -2.161        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -2.051 ; -2.051        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; 0.391  ; 0.000         ;
; Clk                                                                   ; 1.217  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; Clk                                                                   ; -1.380 ; -17.380       ;
; clksubad                                                              ; -1.380 ; -11.380       ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; -0.500 ; -3.000        ;
+-----------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Clk'                                                                                                                                                  ;
+--------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                              ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -0.782 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 2.100      ;
; -0.782 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 2.100      ;
; -0.782 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 2.100      ;
; -0.782 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 2.100      ;
; -0.735 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.052      ;
; -0.735 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.052      ;
; -0.735 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.052      ;
; -0.735 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.052      ;
; -0.713 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.030      ;
; -0.713 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.030      ;
; -0.713 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.030      ;
; -0.713 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 2.030      ;
; -0.564 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.881      ;
; -0.564 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.881      ;
; -0.564 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.881      ;
; -0.564 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.881      ;
; -0.513 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.830      ;
; -0.513 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.830      ;
; -0.513 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.830      ;
; -0.513 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.830      ;
; -0.511 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 1.829      ;
; -0.511 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 1.829      ;
; -0.511 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 1.829      ;
; -0.511 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.282      ; 1.829      ;
; -0.468 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.785      ;
; -0.468 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.785      ;
; -0.468 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.785      ;
; -0.468 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.785      ;
; -0.447 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.764      ;
; -0.447 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.764      ;
; -0.447 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.764      ;
; -0.447 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.281      ; 1.764      ;
+--------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                                       ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.752 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.788      ;
; -0.739 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.775      ;
; -0.722 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.758      ;
; -0.615 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.651      ;
; -0.598 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.634      ;
; -0.592 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.628      ;
; -0.587 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.623      ;
; -0.581 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.617      ;
; -0.480 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.516      ;
; -0.479 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.515      ;
; -0.479 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.515      ;
; -0.476 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.512      ;
; -0.474 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.510      ;
; -0.473 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.509      ;
; -0.459 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.495      ;
; -0.450 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.486      ;
; -0.449 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.485      ;
; -0.449 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.485      ;
; -0.444 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.480      ;
; -0.443 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.479      ;
; -0.434 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.470      ;
; -0.326 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.362      ;
; -0.325 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.361      ;
; -0.325 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.361      ;
; -0.320 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.356      ;
; -0.319 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.355      ;
; -0.298 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.334      ;
; -0.244 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.280      ;
; -0.217 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.253      ;
; -0.215 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.251      ;
; -0.204 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.240      ;
; -0.203 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.239      ;
; -0.203 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.239      ;
; -0.199 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.235      ;
; -0.198 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.234      ;
; -0.197 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.233      ;
; -0.155 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.191      ;
; -0.078 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.114      ;
; -0.076 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.045 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.081      ;
; -0.044 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 1.080      ;
; 0.043  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.993      ;
; 0.045  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.991      ;
; 0.045  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.991      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.431  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.500        ; 2.302      ; 0.657      ;
; 2.931  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 2.302      ; 0.657      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clksubad'                                                                                                                                                                                                                                                          ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.745 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.781      ;
; -0.741 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.777      ;
; -0.736 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.772      ;
; -0.732 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.768      ;
; -0.626 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.662      ;
; -0.614 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.650      ;
; -0.610 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.646      ;
; -0.499 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.535      ;
; -0.494 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.530      ;
; -0.475 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.511      ;
; -0.474 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.510      ;
; -0.472 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.508      ;
; -0.471 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.507      ;
; -0.470 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.506      ;
; -0.468 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.504      ;
; -0.467 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.503      ;
; -0.466 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.502      ;
; -0.465 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.501      ;
; -0.464 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.500      ;
; -0.462 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.498      ;
; -0.458 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.494      ;
; -0.439 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.475      ;
; -0.344 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.380      ;
; -0.343 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.379      ;
; -0.340 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.376      ;
; -0.336 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.372      ;
; -0.323 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.359      ;
; -0.208 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.244      ;
; -0.202 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.238      ;
; -0.201 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.237      ;
; -0.198 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.234      ;
; -0.194 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.230      ;
; -0.192 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.228      ;
; -0.187 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.223      ;
; -0.082 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.118      ;
; -0.067 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.103      ;
; -0.065 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.101      ;
; -0.057 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.093      ;
; -0.056 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.092      ;
; -0.055 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.091      ;
; -0.054 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.090      ;
; -0.048 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 1.084      ;
; 0.043  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.993      ;
; 0.044  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.992      ;
; 0.044  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.992      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.657      ;
; 2.811  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; 0.500        ; 2.682      ; 0.657      ;
; 3.311  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; 1.000        ; 2.682      ; 0.657      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'addsub:inst13|clock_generator:inst4|inst7'                                                                                                                           ;
+--------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.494 ; addsub:inst13|inst1   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.530      ;
; -0.285 ; addsub:inst13|inst255 ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.321      ;
; -0.179 ; addsub:inst13|ins7t   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.215      ;
; -0.150 ; addsub:inst13|ins7t   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.186      ;
; -0.076 ; addsub:inst13|inst1   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 1.112      ;
; 0.073  ; addsub:inst13|inst255 ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.963      ;
; 0.203  ; addsub:inst13|inst1   ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.833      ;
; 0.379  ; addsub:inst13|inst255 ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                                                               ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.453 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.453 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.453 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.489      ;
; -0.409 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.445      ;
; -0.409 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.445      ;
; -0.409 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.445      ;
; -0.288 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.324      ;
; -0.288 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.324      ;
; -0.288 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.324      ;
; -0.202 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.238      ;
; -0.156 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.192      ;
; -0.156 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.192      ;
; -0.156 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.192      ;
; -0.081 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.117      ;
; -0.076 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.076 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.112      ;
; -0.073 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.109      ;
; -0.029 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 1.065      ;
; 0.041  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.995      ;
; 0.042  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.994      ;
; 0.046  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.990      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 2.321  ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.500        ; 2.192      ; 0.657      ;
; 2.821  ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 2.192      ; 0.657      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clksubad'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -2.541 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; 0.000        ; 2.682      ; 0.657      ;
; -2.041 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; -0.500       ; 2.682      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.657      ;
; 0.726  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.992      ;
; 0.726  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.992      ;
; 0.727  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.993      ;
; 0.818  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.084      ;
; 0.824  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.090      ;
; 0.825  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.091      ;
; 0.826  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.092      ;
; 0.827  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.093      ;
; 0.835  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.101      ;
; 0.837  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.103      ;
; 0.852  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.118      ;
; 0.957  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.223      ;
; 0.962  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.228      ;
; 0.964  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.230      ;
; 0.968  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.234      ;
; 0.971  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.237      ;
; 0.972  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.238      ;
; 0.978  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.244      ;
; 1.093  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.359      ;
; 1.106  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.372      ;
; 1.110  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.376      ;
; 1.113  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.379      ;
; 1.114  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.380      ;
; 1.209  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.475      ;
; 1.228  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.494      ;
; 1.232  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.498      ;
; 1.234  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.500      ;
; 1.235  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.501      ;
; 1.236  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.502      ;
; 1.237  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.503      ;
; 1.238  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.504      ;
; 1.240  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.506      ;
; 1.241  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.507      ;
; 1.242  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.508      ;
; 1.244  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.510      ;
; 1.245  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.511      ;
; 1.264  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.530      ;
; 1.269  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.535      ;
; 1.380  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.646      ;
; 1.384  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.650      ;
; 1.396  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.662      ;
; 1.502  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.768      ;
; 1.506  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.772      ;
; 1.511  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.777      ;
; 1.515  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 1.781      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.161 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 2.302      ; 0.657      ;
; -1.661 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500       ; 2.302      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.725  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.991      ;
; 0.725  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.991      ;
; 0.727  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.993      ;
; 0.814  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.080      ;
; 0.815  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.081      ;
; 0.846  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.848  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.114      ;
; 0.925  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.191      ;
; 0.967  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.233      ;
; 0.968  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.234      ;
; 0.969  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.235      ;
; 0.973  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.239      ;
; 0.973  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.239      ;
; 0.974  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.240      ;
; 0.985  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.251      ;
; 0.987  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.253      ;
; 1.014  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.280      ;
; 1.068  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.334      ;
; 1.089  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.355      ;
; 1.090  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.356      ;
; 1.095  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.361      ;
; 1.095  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.361      ;
; 1.096  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.362      ;
; 1.204  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.470      ;
; 1.213  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.479      ;
; 1.214  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.480      ;
; 1.219  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.485      ;
; 1.219  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.485      ;
; 1.220  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.486      ;
; 1.229  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.495      ;
; 1.243  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.509      ;
; 1.244  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.510      ;
; 1.246  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.512      ;
; 1.249  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.515      ;
; 1.249  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.515      ;
; 1.250  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.516      ;
; 1.351  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.617      ;
; 1.357  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.623      ;
; 1.362  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.628      ;
; 1.368  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.634      ;
; 1.385  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.651      ;
; 1.492  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.758      ;
; 1.509  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.775      ;
; 1.522  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 1.788      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.051 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 2.192      ; 0.657      ;
; -1.551 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500       ; 2.192      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.391  ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.724  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.990      ;
; 0.728  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.994      ;
; 0.729  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.995      ;
; 0.799  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.065      ;
; 0.843  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.109      ;
; 0.846  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.846  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.112      ;
; 0.851  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.117      ;
; 0.926  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.192      ;
; 0.926  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.192      ;
; 0.926  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.192      ;
; 0.972  ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.238      ;
; 1.058  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.324      ;
; 1.058  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.324      ;
; 1.058  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.324      ;
; 1.179  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.445      ;
; 1.179  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.445      ;
; 1.179  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.445      ;
; 1.223  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.489      ;
; 1.223  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.489      ;
; 1.223  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 1.489      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'addsub:inst13|clock_generator:inst4|inst7'                                                                                                                           ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.391 ; addsub:inst13|inst255 ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.657      ;
; 0.567 ; addsub:inst13|inst1   ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.833      ;
; 0.697 ; addsub:inst13|inst255 ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.963      ;
; 0.846 ; addsub:inst13|inst1   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.112      ;
; 0.920 ; addsub:inst13|ins7t   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.186      ;
; 0.949 ; addsub:inst13|ins7t   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.215      ;
; 1.055 ; addsub:inst13|inst255 ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.321      ;
; 1.264 ; addsub:inst13|inst1   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 1.530      ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Clk'                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                              ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 1.217 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.764      ;
; 1.217 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.764      ;
; 1.217 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.764      ;
; 1.217 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.764      ;
; 1.238 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.785      ;
; 1.238 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.785      ;
; 1.238 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.785      ;
; 1.238 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.785      ;
; 1.281 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 1.829      ;
; 1.281 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 1.829      ;
; 1.281 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 1.829      ;
; 1.281 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 1.829      ;
; 1.283 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.830      ;
; 1.283 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.830      ;
; 1.283 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.830      ;
; 1.283 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.830      ;
; 1.334 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.881      ;
; 1.334 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.881      ;
; 1.334 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.881      ;
; 1.334 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 1.881      ;
; 1.483 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.030      ;
; 1.483 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.030      ;
; 1.483 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.030      ;
; 1.483 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.030      ;
; 1.505 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.052      ;
; 1.505 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.052      ;
; 1.505 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.052      ;
; 1.505 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.281      ; 2.052      ;
; 1.552 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 2.100      ;
; 1.552 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 2.100      ;
; 1.552 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 2.100      ;
; 1.552 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.282      ; 2.100      ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clk   ; Rise       ; Clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst|inst   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst1|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst1|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst2|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst2|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst3|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst3|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst|inst|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst|inst|clk                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clksubad'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clksubad ; Rise       ; clksubad                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; clksubad|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; clksubad|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; clksubad~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; clksubad~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; clksubad~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; clksubad~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst9|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst9|clk                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst9|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst9|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst1    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst1    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst2    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst2    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst3    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst3    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst4    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst4    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst5    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst5    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst6    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst6    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst7|clk                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|inst7'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|ins7t                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|ins7t                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst1                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst1                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst255               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst255               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|ins7t|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|ins7t|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst255|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst255|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; D[*]      ; Clk                                       ; 5.290 ; 5.290 ; Rise       ; Clk                                       ;
;  D[0]     ; Clk                                       ; 5.290 ; 5.290 ; Rise       ; Clk                                       ;
;  D[1]     ; Clk                                       ; 5.019 ; 5.019 ; Rise       ; Clk                                       ;
;  D[2]     ; Clk                                       ; 5.061 ; 5.061 ; Rise       ; Clk                                       ;
;  D[3]     ; Clk                                       ; 5.142 ; 5.142 ; Rise       ; Clk                                       ;
; Enable    ; Clk                                       ; 1.554 ; 1.554 ; Rise       ; Clk                                       ;
; w11       ; addsub:inst13|clock_generator:inst4|inst7 ; 5.082 ; 5.082 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; w22       ; addsub:inst13|clock_generator:inst4|inst7 ; 4.367 ; 4.367 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; D[*]      ; Clk                                       ; -4.684 ; -4.684 ; Rise       ; Clk                                       ;
;  D[0]     ; Clk                                       ; -5.025 ; -5.025 ; Rise       ; Clk                                       ;
;  D[1]     ; Clk                                       ; -4.725 ; -4.725 ; Rise       ; Clk                                       ;
;  D[2]     ; Clk                                       ; -4.684 ; -4.684 ; Rise       ; Clk                                       ;
;  D[3]     ; Clk                                       ; -4.693 ; -4.693 ; Rise       ; Clk                                       ;
; Enable    ; Clk                                       ; -1.155 ; -1.155 ; Rise       ; Clk                                       ;
; w11       ; addsub:inst13|clock_generator:inst4|inst7 ; -4.430 ; -4.430 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; w22       ; addsub:inst13|clock_generator:inst4|inst7 ; -3.741 ; -3.741 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; F07n1     ; Clk                                       ; 7.837 ; 7.837 ; Rise       ; Clk                                       ;
; F07n2     ; Clk                                       ; 7.873 ; 7.873 ; Rise       ; Clk                                       ;
; F07n3     ; Clk                                       ; 7.870 ; 7.870 ; Rise       ; Clk                                       ;
; F07n4     ; Clk                                       ; 7.901 ; 7.901 ; Rise       ; Clk                                       ;
; F07n5     ; Clk                                       ; 7.907 ; 7.907 ; Rise       ; Clk                                       ;
; F07n6     ; Clk                                       ; 7.883 ; 7.883 ; Rise       ; Clk                                       ;
; F07n7     ; Clk                                       ; 7.868 ; 7.868 ; Rise       ; Clk                                       ;
; F17n1     ; Clk                                       ; 7.619 ; 7.619 ; Rise       ; Clk                                       ;
; F17n2     ; Clk                                       ; 7.223 ; 7.223 ; Rise       ; Clk                                       ;
; F17n3     ; Clk                                       ; 7.234 ; 7.234 ; Rise       ; Clk                                       ;
; F17n4     ; Clk                                       ; 7.273 ; 7.273 ; Rise       ; Clk                                       ;
; F17n5     ; Clk                                       ; 7.521 ; 7.521 ; Rise       ; Clk                                       ;
; F17n6     ; Clk                                       ; 7.229 ; 7.229 ; Rise       ; Clk                                       ;
; F17n7     ; Clk                                       ; 7.549 ; 7.549 ; Rise       ; Clk                                       ;
; F27n1     ; Clk                                       ; 7.486 ; 7.486 ; Rise       ; Clk                                       ;
; F27n2     ; Clk                                       ; 7.496 ; 7.496 ; Rise       ; Clk                                       ;
; F27n3     ; Clk                                       ; 7.248 ; 7.248 ; Rise       ; Clk                                       ;
; F27n4     ; Clk                                       ; 7.271 ; 7.271 ; Rise       ; Clk                                       ;
; F27n5     ; Clk                                       ; 7.289 ; 7.289 ; Rise       ; Clk                                       ;
; F27n6     ; Clk                                       ; 7.016 ; 7.016 ; Rise       ; Clk                                       ;
; F27n7     ; Clk                                       ; 7.283 ; 7.283 ; Rise       ; Clk                                       ;
; F37n1     ; Clk                                       ; 9.649 ; 9.649 ; Rise       ; Clk                                       ;
; F37n2     ; Clk                                       ; 9.605 ; 9.605 ; Rise       ; Clk                                       ;
; F37n3     ; Clk                                       ; 8.931 ; 8.931 ; Rise       ; Clk                                       ;
; F37n4     ; Clk                                       ; 9.200 ; 9.200 ; Rise       ; Clk                                       ;
; F37n5     ; Clk                                       ; 9.509 ; 9.509 ; Rise       ; Clk                                       ;
; F37n6     ; Clk                                       ; 9.330 ; 9.330 ; Rise       ; Clk                                       ;
; F37n7     ; Clk                                       ; 9.383 ; 9.383 ; Rise       ; Clk                                       ;
; y00       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.637 ; 6.637 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y11       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.637 ; 6.637 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y22       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.601 ; 6.601 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; F07n1     ; Clk                                       ; 7.135 ; 7.135 ; Rise       ; Clk                                       ;
; F07n2     ; Clk                                       ; 7.169 ; 7.169 ; Rise       ; Clk                                       ;
; F07n3     ; Clk                                       ; 7.173 ; 7.173 ; Rise       ; Clk                                       ;
; F07n4     ; Clk                                       ; 7.201 ; 7.201 ; Rise       ; Clk                                       ;
; F07n5     ; Clk                                       ; 7.205 ; 7.205 ; Rise       ; Clk                                       ;
; F07n6     ; Clk                                       ; 7.181 ; 7.181 ; Rise       ; Clk                                       ;
; F07n7     ; Clk                                       ; 7.165 ; 7.165 ; Rise       ; Clk                                       ;
; F17n1     ; Clk                                       ; 7.025 ; 7.025 ; Rise       ; Clk                                       ;
; F17n2     ; Clk                                       ; 6.751 ; 6.751 ; Rise       ; Clk                                       ;
; F17n3     ; Clk                                       ; 6.761 ; 6.761 ; Rise       ; Clk                                       ;
; F17n4     ; Clk                                       ; 6.751 ; 6.751 ; Rise       ; Clk                                       ;
; F17n5     ; Clk                                       ; 7.213 ; 7.213 ; Rise       ; Clk                                       ;
; F17n6     ; Clk                                       ; 6.924 ; 6.924 ; Rise       ; Clk                                       ;
; F17n7     ; Clk                                       ; 7.240 ; 7.240 ; Rise       ; Clk                                       ;
; F27n1     ; Clk                                       ; 7.213 ; 7.213 ; Rise       ; Clk                                       ;
; F27n2     ; Clk                                       ; 7.214 ; 7.214 ; Rise       ; Clk                                       ;
; F27n3     ; Clk                                       ; 6.986 ; 6.986 ; Rise       ; Clk                                       ;
; F27n4     ; Clk                                       ; 6.998 ; 6.998 ; Rise       ; Clk                                       ;
; F27n5     ; Clk                                       ; 7.010 ; 7.010 ; Rise       ; Clk                                       ;
; F27n6     ; Clk                                       ; 6.729 ; 6.729 ; Rise       ; Clk                                       ;
; F27n7     ; Clk                                       ; 7.001 ; 7.001 ; Rise       ; Clk                                       ;
; F37n1     ; Clk                                       ; 9.313 ; 9.313 ; Rise       ; Clk                                       ;
; F37n2     ; Clk                                       ; 9.269 ; 9.269 ; Rise       ; Clk                                       ;
; F37n3     ; Clk                                       ; 8.332 ; 8.332 ; Rise       ; Clk                                       ;
; F37n4     ; Clk                                       ; 8.602 ; 8.602 ; Rise       ; Clk                                       ;
; F37n5     ; Clk                                       ; 9.172 ; 9.172 ; Rise       ; Clk                                       ;
; F37n6     ; Clk                                       ; 9.042 ; 9.042 ; Rise       ; Clk                                       ;
; F37n7     ; Clk                                       ; 9.064 ; 9.064 ; Rise       ; Clk                                       ;
; y00       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.637 ; 6.637 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y11       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.637 ; 6.637 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y22       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.601 ; 6.601 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                      ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; Clk                                                                   ; 0.170 ; 0.000         ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.192 ; 0.000         ;
; clksubad                                                              ; 0.196 ; 0.000         ;
; addsub:inst13|clock_generator:inst4|inst7                             ; 0.313 ; 0.000         ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.323 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                        ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; clksubad                                                              ; -1.585 ; -1.585        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -1.327 ; -1.327        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -1.292 ; -1.292        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; 0.215  ; 0.000         ;
; Clk                                                                   ; 0.566  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; Clk                                                                   ; -1.380 ; -17.380       ;
; clksubad                                                              ; -1.380 ; -11.380       ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500 ; -10.000       ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500 ; -7.000        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; -0.500 ; -3.000        ;
+-----------------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Clk'                                                                                                                                                 ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                              ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.053      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.053      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.053      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.053      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 1.054      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 1.054      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 1.054      ;
; 0.170 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 1.054      ;
; 0.182 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.041      ;
; 0.182 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.041      ;
; 0.182 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.041      ;
; 0.182 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 1.041      ;
; 0.246 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.978      ;
; 0.246 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.978      ;
; 0.246 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.978      ;
; 0.246 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.978      ;
; 0.285 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.938      ;
; 0.285 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.938      ;
; 0.285 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.938      ;
; 0.285 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.938      ;
; 0.287 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.937      ;
; 0.287 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.937      ;
; 0.287 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.937      ;
; 0.287 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.937      ;
; 0.300 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.923      ;
; 0.300 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.923      ;
; 0.300 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.923      ;
; 0.300 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.191      ; 0.923      ;
; 0.314 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.910      ;
; 0.314 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.910      ;
; 0.314 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.910      ;
; 0.314 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 1.000        ; 0.192      ; 0.910      ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.192 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.840      ;
; 0.203 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.829      ;
; 0.212 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.820      ;
; 0.251 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.781      ;
; 0.253 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.779      ;
; 0.285 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.747      ;
; 0.286 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.746      ;
; 0.289 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.743      ;
; 0.309 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.723      ;
; 0.309 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.723      ;
; 0.310 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.722      ;
; 0.314 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.717      ;
; 0.320 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.320 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.712      ;
; 0.321 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.711      ;
; 0.325 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.707      ;
; 0.326 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.326 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.706      ;
; 0.353 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.679      ;
; 0.370 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.662      ;
; 0.370 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.662      ;
; 0.371 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.661      ;
; 0.375 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.657      ;
; 0.376 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.656      ;
; 0.414 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.618      ;
; 0.430 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.602      ;
; 0.436 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.596      ;
; 0.438 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.594      ;
; 0.443 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.443 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.589      ;
; 0.444 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.444 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.448 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.584      ;
; 0.449 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.583      ;
; 0.453 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.579      ;
; 0.499 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.533      ;
; 0.499 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.533      ;
; 0.501 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.531      ;
; 0.511 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.521      ;
; 0.512 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.520      ;
; 0.547 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.548 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.484      ;
; 0.548 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.484      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.707 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.500        ; 1.401      ; 0.367      ;
; 2.207 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1.000        ; 1.401      ; 0.367      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clksubad'                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.196 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.836      ;
; 0.197 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.835      ;
; 0.200 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.832      ;
; 0.201 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.831      ;
; 0.244 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.788      ;
; 0.248 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.784      ;
; 0.273 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.759      ;
; 0.302 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.730      ;
; 0.311 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.721      ;
; 0.312 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.720      ;
; 0.312 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.720      ;
; 0.313 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.719      ;
; 0.315 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.717      ;
; 0.316 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.716      ;
; 0.318 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.713      ;
; 0.319 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.713      ;
; 0.325 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.707      ;
; 0.327 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.705      ;
; 0.329 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.703      ;
; 0.334 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.698      ;
; 0.345 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.687      ;
; 0.359 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.673      ;
; 0.360 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.672      ;
; 0.363 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.669      ;
; 0.366 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.666      ;
; 0.399 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.633      ;
; 0.430 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.602      ;
; 0.431 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.601      ;
; 0.440 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.592      ;
; 0.440 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.592      ;
; 0.441 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.591      ;
; 0.444 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.588      ;
; 0.447 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.585      ;
; 0.498 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.534      ;
; 0.504 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.528      ;
; 0.504 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.528      ;
; 0.506 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.526      ;
; 0.507 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.525      ;
; 0.508 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.524      ;
; 0.509 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.523      ;
; 0.509 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.523      ;
; 0.546 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.486      ;
; 0.546 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.486      ;
; 0.547 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.485      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 1.000        ; 0.000      ; 0.367      ;
; 1.965 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; 0.500        ; 1.659      ; 0.367      ;
; 2.465 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; 1.000        ; 1.659      ; 0.367      ;
+-------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'addsub:inst13|clock_generator:inst4|inst7'                                                                                                                          ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.313 ; addsub:inst13|inst1   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.719      ;
; 0.409 ; addsub:inst13|inst255 ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.623      ;
; 0.456 ; addsub:inst13|ins7t   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.576      ;
; 0.475 ; addsub:inst13|ins7t   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.557      ;
; 0.493 ; addsub:inst13|inst1   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.539      ;
; 0.568 ; addsub:inst13|inst255 ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.464      ;
; 0.615 ; addsub:inst13|inst1   ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.417      ;
; 0.665 ; addsub:inst13|inst255 ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                                                              ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                 ; To Node                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.323 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.709      ;
; 0.324 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.324 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.708      ;
; 0.345 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.687      ;
; 0.346 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.686      ;
; 0.346 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.686      ;
; 0.393 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.639      ;
; 0.394 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.638      ;
; 0.394 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.638      ;
; 0.444 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.588      ;
; 0.470 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.562      ;
; 0.471 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.561      ;
; 0.471 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.561      ;
; 0.497 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.535      ;
; 0.501 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.531      ;
; 0.501 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.531      ;
; 0.504 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.528      ;
; 0.519 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.513      ;
; 0.545 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.487      ;
; 0.547 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.485      ;
; 0.549 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.483      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 0.000      ; 0.367      ;
; 1.672 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.500        ; 1.366      ; 0.367      ;
; 2.172 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1.000        ; 1.366      ; 0.367      ;
+-------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clksubad'                                                                                                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.585 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; 0.000        ; 1.659      ; 0.367      ;
; -1.085 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad    ; -0.500       ; 1.659      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.367      ;
; 0.333  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.485      ;
; 0.334  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.486      ;
; 0.334  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.486      ;
; 0.371  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.523      ;
; 0.371  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.523      ;
; 0.372  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.524      ;
; 0.373  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.525      ;
; 0.374  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.526      ;
; 0.376  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.528      ;
; 0.376  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.528      ;
; 0.382  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.534      ;
; 0.433  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.585      ;
; 0.436  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.588      ;
; 0.439  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.591      ;
; 0.440  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.592      ;
; 0.440  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.592      ;
; 0.449  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.601      ;
; 0.450  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.602      ;
; 0.481  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.633      ;
; 0.514  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.666      ;
; 0.517  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.669      ;
; 0.520  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.672      ;
; 0.521  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.673      ;
; 0.535  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.687      ;
; 0.546  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.698      ;
; 0.551  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.703      ;
; 0.553  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.705      ;
; 0.555  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.707      ;
; 0.561  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.713      ;
; 0.561  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.713      ;
; 0.562  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.714      ;
; 0.564  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.716      ;
; 0.565  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.717      ;
; 0.567  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.719      ;
; 0.568  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.720      ;
; 0.568  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.720      ;
; 0.569  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.721      ;
; 0.578  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.730      ;
; 0.607  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.759      ;
; 0.632  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.784      ;
; 0.636  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.788      ;
; 0.679  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.831      ;
; 0.680  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.832      ;
; 0.683  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.835      ;
; 0.684  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ; clksubad                                                              ; clksubad    ; 0.000        ; 0.000      ; 0.836      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                               ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.327 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 1.401      ; 0.367      ;
; -0.827 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.500       ; 1.401      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.332  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.484      ;
; 0.332  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.484      ;
; 0.333  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.368  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.520      ;
; 0.369  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.521      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.531      ;
; 0.381  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.533      ;
; 0.381  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.533      ;
; 0.427  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.579      ;
; 0.431  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.583      ;
; 0.432  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.584      ;
; 0.436  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.436  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.437  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.437  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.589      ;
; 0.442  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.594      ;
; 0.444  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.596      ;
; 0.450  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.602      ;
; 0.466  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.618      ;
; 0.504  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.656      ;
; 0.505  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.657      ;
; 0.509  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.661      ;
; 0.510  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.662      ;
; 0.510  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.662      ;
; 0.527  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.679      ;
; 0.554  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.554  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.706      ;
; 0.555  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.707      ;
; 0.559  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.711      ;
; 0.560  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.560  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.712      ;
; 0.565  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.717      ;
; 0.566  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.718      ;
; 0.570  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.722      ;
; 0.571  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.723      ;
; 0.571  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.723      ;
; 0.591  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.743      ;
; 0.594  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.746      ;
; 0.595  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.747      ;
; 0.627  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.779      ;
; 0.629  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.781      ;
; 0.668  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.820      ;
; 0.677  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.829      ;
; 0.688  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 0.000        ; 0.000      ; 0.840      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                                                                                                                                ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                 ; To Node                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.292 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 1.366      ; 0.367      ;
; -0.792 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.500       ; 1.366      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.215  ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.367      ;
; 0.331  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.483      ;
; 0.333  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.485      ;
; 0.335  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.487      ;
; 0.361  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.513      ;
; 0.376  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.528      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.531      ;
; 0.379  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.531      ;
; 0.383  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.535      ;
; 0.409  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.561      ;
; 0.409  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.561      ;
; 0.410  ; addsub:inst13|clock_generator:inst4|inst3 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.562      ;
; 0.436  ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.588      ;
; 0.486  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.638      ;
; 0.486  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.638      ;
; 0.487  ; addsub:inst13|clock_generator:inst4|inst4 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.639      ;
; 0.534  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.686      ;
; 0.534  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.686      ;
; 0.535  ; addsub:inst13|clock_generator:inst4|inst1 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.687      ;
; 0.556  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst5 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.556  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst6 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.708      ;
; 0.557  ; addsub:inst13|clock_generator:inst4|inst2 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 0.000        ; 0.000      ; 0.709      ;
+--------+-------------------------------------------+-------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'addsub:inst13|clock_generator:inst4|inst7'                                                                                                                           ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.215 ; addsub:inst13|inst255 ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.367      ;
; 0.265 ; addsub:inst13|inst1   ; addsub:inst13|inst255 ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.417      ;
; 0.312 ; addsub:inst13|inst255 ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.464      ;
; 0.387 ; addsub:inst13|inst1   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.539      ;
; 0.405 ; addsub:inst13|ins7t   ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.557      ;
; 0.424 ; addsub:inst13|ins7t   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.576      ;
; 0.471 ; addsub:inst13|inst255 ; addsub:inst13|ins7t   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.623      ;
; 0.567 ; addsub:inst13|inst1   ; addsub:inst13|inst1   ; addsub:inst13|clock_generator:inst4|inst7 ; addsub:inst13|clock_generator:inst4|inst7 ; 0.000        ; 0.000      ; 0.719      ;
+-------+-----------------------+-----------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Clk'                                                                                                                                                  ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                              ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 0.566 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.910      ;
; 0.566 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.910      ;
; 0.566 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.910      ;
; 0.566 ; addsub:inst13|inst255 ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.910      ;
; 0.580 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.923      ;
; 0.580 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.923      ;
; 0.580 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.923      ;
; 0.580 ; addsub:inst13|inst1   ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.923      ;
; 0.593 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.937      ;
; 0.593 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.937      ;
; 0.593 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.937      ;
; 0.593 ; addsub:inst13|inst1   ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.937      ;
; 0.595 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.938      ;
; 0.595 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.938      ;
; 0.595 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.938      ;
; 0.595 ; addsub:inst13|inst1   ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 0.938      ;
; 0.634 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.978      ;
; 0.634 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.978      ;
; 0.634 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.978      ;
; 0.634 ; addsub:inst13|inst1   ; 4bitregister:inst3|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 0.978      ;
; 0.698 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst3|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.041      ;
; 0.698 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst2|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.041      ;
; 0.698 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst1|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.041      ;
; 0.698 ; addsub:inst13|inst255 ; 4bitregister:inst|onebit:inst|inst   ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.041      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 1.054      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 1.054      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 1.054      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst1|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.192      ; 1.054      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst3|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.053      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst2|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.053      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst1|inst ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.053      ;
; 0.710 ; addsub:inst13|inst255 ; 4bitregister:inst2|onebit:inst|inst  ; addsub:inst13|clock_generator:inst4|inst7 ; Clk         ; 0.000        ; 0.191      ; 1.053      ;
+-------+-----------------------+--------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Clk'                                                                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; Clk   ; Rise       ; Clk                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst1|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst2|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst1|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst2|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst3|inst ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst3|onebit:inst|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst1|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst2|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst3|inst  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst|inst   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Clk   ; Rise       ; 4bitregister:inst|onebit:inst|inst   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk|combout                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~clkctrl|inclk[0]                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; Clk~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; Clk~clkctrl|outclk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst1|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst1|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst2|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst2|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst1|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst2|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst3|inst|clk                 ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst3|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst3|inst|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst1|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst1|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst2|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst2|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst3|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst3|inst|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clk   ; Rise       ; inst|inst|inst|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clk   ; Rise       ; inst|inst|inst|clk                   ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clksubad'                                                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; clksubad ; Rise       ; clksubad                                                              ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; clksubad ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; clksubad|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; clksubad|combout                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; clksubad~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; clksubad~clkctrl|inclk[0]                                             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; clksubad~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; clksubad~clkctrl|outclk                                               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; clksubad ; Rise       ; inst13|inst4|inst101|inst9|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; clksubad ; Rise       ; inst13|inst4|inst101|inst9|clk                                        ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10'                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst1  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst2  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst3  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst4  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst5  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst6  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst7  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst8  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst9  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10|regout                                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|inclk[0]                          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst101|inst10~clkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst10|clk                                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst1|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst2|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst3|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst4|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst5|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst6|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst7|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst8|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst9|clk                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; Rise       ; inst13|inst4|inst102|inst9|clk                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst1    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst1    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst2    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst2    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst3    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst3    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst4    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst4    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst5    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst5    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst6    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst6    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst102|inst10~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst1|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst2|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst3|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst4|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst5|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst6|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst7|clk                       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; Rise       ; inst13|inst4|inst7|clk                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'addsub:inst13|clock_generator:inst4|inst7'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|ins7t                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|ins7t                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst1                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst1                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst255               ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; addsub:inst13|inst255               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|ins7t|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|ins7t|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst1|clk                    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst255|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst255|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; addsub:inst13|clock_generator:inst4|inst7 ; Rise       ; inst13|inst4|inst7~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+-------------------------------------------+------------+-------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; D[*]      ; Clk                                       ; 2.852 ; 2.852 ; Rise       ; Clk                                       ;
;  D[0]     ; Clk                                       ; 2.852 ; 2.852 ; Rise       ; Clk                                       ;
;  D[1]     ; Clk                                       ; 2.713 ; 2.713 ; Rise       ; Clk                                       ;
;  D[2]     ; Clk                                       ; 2.764 ; 2.764 ; Rise       ; Clk                                       ;
;  D[3]     ; Clk                                       ; 2.777 ; 2.777 ; Rise       ; Clk                                       ;
; Enable    ; Clk                                       ; 0.517 ; 0.517 ; Rise       ; Clk                                       ;
; w11       ; addsub:inst13|clock_generator:inst4|inst7 ; 2.689 ; 2.689 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; w22       ; addsub:inst13|clock_generator:inst4|inst7 ; 2.347 ; 2.347 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; D[*]      ; Clk                                       ; -2.555 ; -2.555 ; Rise       ; Clk                                       ;
;  D[0]     ; Clk                                       ; -2.722 ; -2.722 ; Rise       ; Clk                                       ;
;  D[1]     ; Clk                                       ; -2.583 ; -2.583 ; Rise       ; Clk                                       ;
;  D[2]     ; Clk                                       ; -2.555 ; -2.555 ; Rise       ; Clk                                       ;
;  D[3]     ; Clk                                       ; -2.561 ; -2.561 ; Rise       ; Clk                                       ;
; Enable    ; Clk                                       ; -0.323 ; -0.323 ; Rise       ; Clk                                       ;
; w11       ; addsub:inst13|clock_generator:inst4|inst7 ; -2.384 ; -2.384 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; w22       ; addsub:inst13|clock_generator:inst4|inst7 ; -2.062 ; -2.062 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; F07n1     ; Clk                                       ; 4.228 ; 4.228 ; Rise       ; Clk                                       ;
; F07n2     ; Clk                                       ; 4.260 ; 4.260 ; Rise       ; Clk                                       ;
; F07n3     ; Clk                                       ; 4.256 ; 4.256 ; Rise       ; Clk                                       ;
; F07n4     ; Clk                                       ; 4.282 ; 4.282 ; Rise       ; Clk                                       ;
; F07n5     ; Clk                                       ; 4.283 ; 4.283 ; Rise       ; Clk                                       ;
; F07n6     ; Clk                                       ; 4.260 ; 4.260 ; Rise       ; Clk                                       ;
; F07n7     ; Clk                                       ; 4.250 ; 4.250 ; Rise       ; Clk                                       ;
; F17n1     ; Clk                                       ; 4.140 ; 4.140 ; Rise       ; Clk                                       ;
; F17n2     ; Clk                                       ; 3.955 ; 3.955 ; Rise       ; Clk                                       ;
; F17n3     ; Clk                                       ; 3.979 ; 3.979 ; Rise       ; Clk                                       ;
; F17n4     ; Clk                                       ; 4.002 ; 4.002 ; Rise       ; Clk                                       ;
; F17n5     ; Clk                                       ; 4.098 ; 4.098 ; Rise       ; Clk                                       ;
; F17n6     ; Clk                                       ; 3.965 ; 3.965 ; Rise       ; Clk                                       ;
; F17n7     ; Clk                                       ; 4.113 ; 4.113 ; Rise       ; Clk                                       ;
; F27n1     ; Clk                                       ; 4.143 ; 4.143 ; Rise       ; Clk                                       ;
; F27n2     ; Clk                                       ; 4.153 ; 4.153 ; Rise       ; Clk                                       ;
; F27n3     ; Clk                                       ; 3.971 ; 3.971 ; Rise       ; Clk                                       ;
; F27n4     ; Clk                                       ; 3.978 ; 3.978 ; Rise       ; Clk                                       ;
; F27n5     ; Clk                                       ; 4.003 ; 4.003 ; Rise       ; Clk                                       ;
; F27n6     ; Clk                                       ; 3.878 ; 3.878 ; Rise       ; Clk                                       ;
; F27n7     ; Clk                                       ; 3.998 ; 3.998 ; Rise       ; Clk                                       ;
; F37n1     ; Clk                                       ; 5.146 ; 5.146 ; Rise       ; Clk                                       ;
; F37n2     ; Clk                                       ; 5.102 ; 5.102 ; Rise       ; Clk                                       ;
; F37n3     ; Clk                                       ; 4.852 ; 4.852 ; Rise       ; Clk                                       ;
; F37n4     ; Clk                                       ; 4.958 ; 4.958 ; Rise       ; Clk                                       ;
; F37n5     ; Clk                                       ; 5.231 ; 5.231 ; Rise       ; Clk                                       ;
; F37n6     ; Clk                                       ; 4.993 ; 4.993 ; Rise       ; Clk                                       ;
; F37n7     ; Clk                                       ; 5.015 ; 5.015 ; Rise       ; Clk                                       ;
; y00       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.720 ; 3.720 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y11       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.718 ; 3.718 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y22       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.675 ; 3.675 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; F07n1     ; Clk                                       ; 3.916 ; 3.916 ; Rise       ; Clk                                       ;
; F07n2     ; Clk                                       ; 3.950 ; 3.950 ; Rise       ; Clk                                       ;
; F07n3     ; Clk                                       ; 3.952 ; 3.952 ; Rise       ; Clk                                       ;
; F07n4     ; Clk                                       ; 3.973 ; 3.973 ; Rise       ; Clk                                       ;
; F07n5     ; Clk                                       ; 3.975 ; 3.975 ; Rise       ; Clk                                       ;
; F07n6     ; Clk                                       ; 3.951 ; 3.951 ; Rise       ; Clk                                       ;
; F07n7     ; Clk                                       ; 3.940 ; 3.940 ; Rise       ; Clk                                       ;
; F17n1     ; Clk                                       ; 3.908 ; 3.908 ; Rise       ; Clk                                       ;
; F17n2     ; Clk                                       ; 3.780 ; 3.780 ; Rise       ; Clk                                       ;
; F17n3     ; Clk                                       ; 3.803 ; 3.803 ; Rise       ; Clk                                       ;
; F17n4     ; Clk                                       ; 3.798 ; 3.798 ; Rise       ; Clk                                       ;
; F17n5     ; Clk                                       ; 3.968 ; 3.968 ; Rise       ; Clk                                       ;
; F17n6     ; Clk                                       ; 3.839 ; 3.839 ; Rise       ; Clk                                       ;
; F17n7     ; Clk                                       ; 3.983 ; 3.983 ; Rise       ; Clk                                       ;
; F27n1     ; Clk                                       ; 4.030 ; 4.030 ; Rise       ; Clk                                       ;
; F27n2     ; Clk                                       ; 4.028 ; 4.028 ; Rise       ; Clk                                       ;
; F27n3     ; Clk                                       ; 3.861 ; 3.861 ; Rise       ; Clk                                       ;
; F27n4     ; Clk                                       ; 3.865 ; 3.865 ; Rise       ; Clk                                       ;
; F27n5     ; Clk                                       ; 3.878 ; 3.878 ; Rise       ; Clk                                       ;
; F27n6     ; Clk                                       ; 3.750 ; 3.750 ; Rise       ; Clk                                       ;
; F27n7     ; Clk                                       ; 3.873 ; 3.873 ; Rise       ; Clk                                       ;
; F37n1     ; Clk                                       ; 4.996 ; 4.996 ; Rise       ; Clk                                       ;
; F37n2     ; Clk                                       ; 4.953 ; 4.953 ; Rise       ; Clk                                       ;
; F37n3     ; Clk                                       ; 4.620 ; 4.620 ; Rise       ; Clk                                       ;
; F37n4     ; Clk                                       ; 4.727 ; 4.727 ; Rise       ; Clk                                       ;
; F37n5     ; Clk                                       ; 5.082 ; 5.082 ; Rise       ; Clk                                       ;
; F37n6     ; Clk                                       ; 4.861 ; 4.861 ; Rise       ; Clk                                       ;
; F37n7     ; Clk                                       ; 4.882 ; 4.882 ; Rise       ; Clk                                       ;
; y00       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.720 ; 3.720 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y11       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.718 ; 3.718 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y22       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.675 ; 3.675 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                  ;
+------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                                       ; -0.782  ; -2.541 ; N/A      ; N/A     ; -1.380              ;
;  Clk                                                                   ; -0.782  ; 0.566  ; N/A      ; N/A     ; -1.380              ;
;  addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -0.752  ; -2.161 ; N/A      ; N/A     ; -0.500              ;
;  addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -0.453  ; -2.051 ; N/A      ; N/A     ; -0.500              ;
;  addsub:inst13|clock_generator:inst4|inst7                             ; -0.494  ; 0.215  ; N/A      ; N/A     ; -0.500              ;
;  clksubad                                                              ; -0.745  ; -2.541 ; N/A      ; N/A     ; -1.380              ;
; Design-wide TNS                                                        ; -21.047 ; -6.753 ; 0.0      ; 0.0     ; -48.76              ;
;  Clk                                                                   ; -11.176 ; 0.000  ; N/A      ; N/A     ; -17.380             ;
;  addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; -3.781  ; -2.161 ; N/A      ; N/A     ; -10.000             ;
;  addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; -1.516  ; -2.051 ; N/A      ; N/A     ; -7.000              ;
;  addsub:inst13|clock_generator:inst4|inst7                             ; -0.779  ; 0.000  ; N/A      ; N/A     ; -3.000              ;
;  clksubad                                                              ; -3.795  ; -2.541 ; N/A      ; N/A     ; -11.380             ;
+------------------------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; D[*]      ; Clk                                       ; 5.290 ; 5.290 ; Rise       ; Clk                                       ;
;  D[0]     ; Clk                                       ; 5.290 ; 5.290 ; Rise       ; Clk                                       ;
;  D[1]     ; Clk                                       ; 5.019 ; 5.019 ; Rise       ; Clk                                       ;
;  D[2]     ; Clk                                       ; 5.061 ; 5.061 ; Rise       ; Clk                                       ;
;  D[3]     ; Clk                                       ; 5.142 ; 5.142 ; Rise       ; Clk                                       ;
; Enable    ; Clk                                       ; 1.554 ; 1.554 ; Rise       ; Clk                                       ;
; w11       ; addsub:inst13|clock_generator:inst4|inst7 ; 5.082 ; 5.082 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; w22       ; addsub:inst13|clock_generator:inst4|inst7 ; 4.367 ; 4.367 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; D[*]      ; Clk                                       ; -2.555 ; -2.555 ; Rise       ; Clk                                       ;
;  D[0]     ; Clk                                       ; -2.722 ; -2.722 ; Rise       ; Clk                                       ;
;  D[1]     ; Clk                                       ; -2.583 ; -2.583 ; Rise       ; Clk                                       ;
;  D[2]     ; Clk                                       ; -2.555 ; -2.555 ; Rise       ; Clk                                       ;
;  D[3]     ; Clk                                       ; -2.561 ; -2.561 ; Rise       ; Clk                                       ;
; Enable    ; Clk                                       ; -0.323 ; -0.323 ; Rise       ; Clk                                       ;
; w11       ; addsub:inst13|clock_generator:inst4|inst7 ; -2.384 ; -2.384 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; w22       ; addsub:inst13|clock_generator:inst4|inst7 ; -2.062 ; -2.062 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                          ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; F07n1     ; Clk                                       ; 7.837 ; 7.837 ; Rise       ; Clk                                       ;
; F07n2     ; Clk                                       ; 7.873 ; 7.873 ; Rise       ; Clk                                       ;
; F07n3     ; Clk                                       ; 7.870 ; 7.870 ; Rise       ; Clk                                       ;
; F07n4     ; Clk                                       ; 7.901 ; 7.901 ; Rise       ; Clk                                       ;
; F07n5     ; Clk                                       ; 7.907 ; 7.907 ; Rise       ; Clk                                       ;
; F07n6     ; Clk                                       ; 7.883 ; 7.883 ; Rise       ; Clk                                       ;
; F07n7     ; Clk                                       ; 7.868 ; 7.868 ; Rise       ; Clk                                       ;
; F17n1     ; Clk                                       ; 7.619 ; 7.619 ; Rise       ; Clk                                       ;
; F17n2     ; Clk                                       ; 7.223 ; 7.223 ; Rise       ; Clk                                       ;
; F17n3     ; Clk                                       ; 7.234 ; 7.234 ; Rise       ; Clk                                       ;
; F17n4     ; Clk                                       ; 7.273 ; 7.273 ; Rise       ; Clk                                       ;
; F17n5     ; Clk                                       ; 7.521 ; 7.521 ; Rise       ; Clk                                       ;
; F17n6     ; Clk                                       ; 7.229 ; 7.229 ; Rise       ; Clk                                       ;
; F17n7     ; Clk                                       ; 7.549 ; 7.549 ; Rise       ; Clk                                       ;
; F27n1     ; Clk                                       ; 7.486 ; 7.486 ; Rise       ; Clk                                       ;
; F27n2     ; Clk                                       ; 7.496 ; 7.496 ; Rise       ; Clk                                       ;
; F27n3     ; Clk                                       ; 7.248 ; 7.248 ; Rise       ; Clk                                       ;
; F27n4     ; Clk                                       ; 7.271 ; 7.271 ; Rise       ; Clk                                       ;
; F27n5     ; Clk                                       ; 7.289 ; 7.289 ; Rise       ; Clk                                       ;
; F27n6     ; Clk                                       ; 7.016 ; 7.016 ; Rise       ; Clk                                       ;
; F27n7     ; Clk                                       ; 7.283 ; 7.283 ; Rise       ; Clk                                       ;
; F37n1     ; Clk                                       ; 9.649 ; 9.649 ; Rise       ; Clk                                       ;
; F37n2     ; Clk                                       ; 9.605 ; 9.605 ; Rise       ; Clk                                       ;
; F37n3     ; Clk                                       ; 8.931 ; 8.931 ; Rise       ; Clk                                       ;
; F37n4     ; Clk                                       ; 9.200 ; 9.200 ; Rise       ; Clk                                       ;
; F37n5     ; Clk                                       ; 9.509 ; 9.509 ; Rise       ; Clk                                       ;
; F37n6     ; Clk                                       ; 9.330 ; 9.330 ; Rise       ; Clk                                       ;
; F37n7     ; Clk                                       ; 9.383 ; 9.383 ; Rise       ; Clk                                       ;
; y00       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.637 ; 6.637 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y11       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.637 ; 6.637 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y22       ; addsub:inst13|clock_generator:inst4|inst7 ; 6.601 ; 6.601 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                  ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; F07n1     ; Clk                                       ; 3.916 ; 3.916 ; Rise       ; Clk                                       ;
; F07n2     ; Clk                                       ; 3.950 ; 3.950 ; Rise       ; Clk                                       ;
; F07n3     ; Clk                                       ; 3.952 ; 3.952 ; Rise       ; Clk                                       ;
; F07n4     ; Clk                                       ; 3.973 ; 3.973 ; Rise       ; Clk                                       ;
; F07n5     ; Clk                                       ; 3.975 ; 3.975 ; Rise       ; Clk                                       ;
; F07n6     ; Clk                                       ; 3.951 ; 3.951 ; Rise       ; Clk                                       ;
; F07n7     ; Clk                                       ; 3.940 ; 3.940 ; Rise       ; Clk                                       ;
; F17n1     ; Clk                                       ; 3.908 ; 3.908 ; Rise       ; Clk                                       ;
; F17n2     ; Clk                                       ; 3.780 ; 3.780 ; Rise       ; Clk                                       ;
; F17n3     ; Clk                                       ; 3.803 ; 3.803 ; Rise       ; Clk                                       ;
; F17n4     ; Clk                                       ; 3.798 ; 3.798 ; Rise       ; Clk                                       ;
; F17n5     ; Clk                                       ; 3.968 ; 3.968 ; Rise       ; Clk                                       ;
; F17n6     ; Clk                                       ; 3.839 ; 3.839 ; Rise       ; Clk                                       ;
; F17n7     ; Clk                                       ; 3.983 ; 3.983 ; Rise       ; Clk                                       ;
; F27n1     ; Clk                                       ; 4.030 ; 4.030 ; Rise       ; Clk                                       ;
; F27n2     ; Clk                                       ; 4.028 ; 4.028 ; Rise       ; Clk                                       ;
; F27n3     ; Clk                                       ; 3.861 ; 3.861 ; Rise       ; Clk                                       ;
; F27n4     ; Clk                                       ; 3.865 ; 3.865 ; Rise       ; Clk                                       ;
; F27n5     ; Clk                                       ; 3.878 ; 3.878 ; Rise       ; Clk                                       ;
; F27n6     ; Clk                                       ; 3.750 ; 3.750 ; Rise       ; Clk                                       ;
; F27n7     ; Clk                                       ; 3.873 ; 3.873 ; Rise       ; Clk                                       ;
; F37n1     ; Clk                                       ; 4.996 ; 4.996 ; Rise       ; Clk                                       ;
; F37n2     ; Clk                                       ; 4.953 ; 4.953 ; Rise       ; Clk                                       ;
; F37n3     ; Clk                                       ; 4.620 ; 4.620 ; Rise       ; Clk                                       ;
; F37n4     ; Clk                                       ; 4.727 ; 4.727 ; Rise       ; Clk                                       ;
; F37n5     ; Clk                                       ; 5.082 ; 5.082 ; Rise       ; Clk                                       ;
; F37n6     ; Clk                                       ; 4.861 ; 4.861 ; Rise       ; Clk                                       ;
; F37n7     ; Clk                                       ; 4.882 ; 4.882 ; Rise       ; Clk                                       ;
; y00       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.720 ; 3.720 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y11       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.718 ; 3.718 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
; y22       ; addsub:inst13|clock_generator:inst4|inst7 ; 3.675 ; 3.675 ; Rise       ; addsub:inst13|clock_generator:inst4|inst7 ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|inst7                             ; 8        ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; Clk                                                                   ; 32       ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; 1        ; 1        ; 0        ; 0        ;
; clksubad                                                              ; clksubad                                                              ; 54       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 54       ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; 1        ; 1        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 27       ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 ; 1        ; 1        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; addsub:inst13|clock_generator:inst4|inst7                             ; 8        ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|inst7                             ; Clk                                                                   ; 32       ; 0        ; 0        ; 0        ;
; addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 ; clksubad                                                              ; 1        ; 1        ; 0        ; 0        ;
; clksubad                                                              ; clksubad                                                              ; 54       ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 41    ; 41   ;
; Unconstrained Output Ports      ; 31    ; 31   ;
; Unconstrained Output Port Paths ; 115   ; 115  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sat Nov 28 01:59:05 2015
Info: Command: quartus_sta RegisterFile -c RegisterFile
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'RegisterFile.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clk Clk
    Info (332105): create_clock -period 1.000 -name addsub:inst13|clock_generator:inst4|inst7 addsub:inst13|clock_generator:inst4|inst7
    Info (332105): create_clock -period 1.000 -name addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10
    Info (332105): create_clock -period 1.000 -name addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10
    Info (332105): create_clock -period 1.000 -name clksubad clksubad
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.782
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.782       -11.176 Clk 
    Info (332119):    -0.752        -3.781 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.745        -3.795 clksubad 
    Info (332119):    -0.494        -0.779 addsub:inst13|clock_generator:inst4|inst7 
    Info (332119):    -0.453        -1.516 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 
Info (332146): Worst-case hold slack is -2.541
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.541        -2.541 clksubad 
    Info (332119):    -2.161        -2.161 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -2.051        -2.051 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):     0.391         0.000 addsub:inst13|clock_generator:inst4|inst7 
    Info (332119):     1.217         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 Clk 
    Info (332119):    -1.380       -11.380 clksubad 
    Info (332119):    -0.500       -10.000 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 addsub:inst13|clock_generator:inst4|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 0.170
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.170         0.000 Clk 
    Info (332119):     0.192         0.000 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):     0.196         0.000 clksubad 
    Info (332119):     0.313         0.000 addsub:inst13|clock_generator:inst4|inst7 
    Info (332119):     0.323         0.000 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case hold slack is -1.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.585        -1.585 clksubad 
    Info (332119):    -1.327        -1.327 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -1.292        -1.292 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):     0.215         0.000 addsub:inst13|clock_generator:inst4|inst7 
    Info (332119):     0.566         0.000 Clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -17.380 Clk 
    Info (332119):    -1.380       -11.380 clksubad 
    Info (332119):    -0.500       -10.000 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst101|inst10 
    Info (332119):    -0.500        -7.000 addsub:inst13|clock_generator:inst4|clock_divider_1024:inst102|inst10 
    Info (332119):    -0.500        -3.000 addsub:inst13|clock_generator:inst4|inst7 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 601 megabytes
    Info: Processing ended: Sat Nov 28 01:59:08 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


