
Buff_SU_MX.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009310  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000448  08009420  08009420  00019420  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009868  08009868  00019868  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800986c  0800986c  0001986c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000001dc  20000000  08009870  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          0000027c  200001dc  08009a4c  000201dc  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000458  08009a4c  00020458  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
  9 .debug_info   00014362  00000000  00000000  00020205  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002b17  00000000  00000000  00034567  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000012e0  00000000  00000000  00037080  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000011e0  00000000  00000000  00038360  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00009991  00000000  00000000  00039540  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000054d0  00000000  00000000  00042ed1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  000483a1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00005ee4  00000000  00000000  00048420  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001dc 	.word	0x200001dc
 800012c:	00000000 	.word	0x00000000
 8000130:	08009408 	.word	0x08009408

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e0 	.word	0x200001e0
 800014c:	08009408 	.word	0x08009408

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	; 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bdc:	f1a2 0201 	sub.w	r2, r2, #1
 8000be0:	d1ed      	bne.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d8e:	2afd      	cmp	r2, #253	; 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	; 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	; 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	; 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__gesf2>:
 8000fdc:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe0:	e006      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fe2:	bf00      	nop

08000fe4 <__lesf2>:
 8000fe4:	f04f 0c01 	mov.w	ip, #1
 8000fe8:	e002      	b.n	8000ff0 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__cmpsf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ff4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000ff8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000ffc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001000:	bf18      	it	ne
 8001002:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001006:	d011      	beq.n	800102c <__cmpsf2+0x40>
 8001008:	b001      	add	sp, #4
 800100a:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800100e:	bf18      	it	ne
 8001010:	ea90 0f01 	teqne	r0, r1
 8001014:	bf58      	it	pl
 8001016:	ebb2 0003 	subspl.w	r0, r2, r3
 800101a:	bf88      	it	hi
 800101c:	17c8      	asrhi	r0, r1, #31
 800101e:	bf38      	it	cc
 8001020:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001024:	bf18      	it	ne
 8001026:	f040 0001 	orrne.w	r0, r0, #1
 800102a:	4770      	bx	lr
 800102c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001030:	d102      	bne.n	8001038 <__cmpsf2+0x4c>
 8001032:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001036:	d105      	bne.n	8001044 <__cmpsf2+0x58>
 8001038:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800103c:	d1e4      	bne.n	8001008 <__cmpsf2+0x1c>
 800103e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8001042:	d0e1      	beq.n	8001008 <__cmpsf2+0x1c>
 8001044:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001048:	4770      	bx	lr
 800104a:	bf00      	nop

0800104c <__aeabi_cfrcmple>:
 800104c:	4684      	mov	ip, r0
 800104e:	4608      	mov	r0, r1
 8001050:	4661      	mov	r1, ip
 8001052:	e7ff      	b.n	8001054 <__aeabi_cfcmpeq>

08001054 <__aeabi_cfcmpeq>:
 8001054:	b50f      	push	{r0, r1, r2, r3, lr}
 8001056:	f7ff ffc9 	bl	8000fec <__cmpsf2>
 800105a:	2800      	cmp	r0, #0
 800105c:	bf48      	it	mi
 800105e:	f110 0f00 	cmnmi.w	r0, #0
 8001062:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001064 <__aeabi_fcmpeq>:
 8001064:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001068:	f7ff fff4 	bl	8001054 <__aeabi_cfcmpeq>
 800106c:	bf0c      	ite	eq
 800106e:	2001      	moveq	r0, #1
 8001070:	2000      	movne	r0, #0
 8001072:	f85d fb08 	ldr.w	pc, [sp], #8
 8001076:	bf00      	nop

08001078 <__aeabi_fcmplt>:
 8001078:	f84d ed08 	str.w	lr, [sp, #-8]!
 800107c:	f7ff ffea 	bl	8001054 <__aeabi_cfcmpeq>
 8001080:	bf34      	ite	cc
 8001082:	2001      	movcc	r0, #1
 8001084:	2000      	movcs	r0, #0
 8001086:	f85d fb08 	ldr.w	pc, [sp], #8
 800108a:	bf00      	nop

0800108c <__aeabi_fcmple>:
 800108c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001090:	f7ff ffe0 	bl	8001054 <__aeabi_cfcmpeq>
 8001094:	bf94      	ite	ls
 8001096:	2001      	movls	r0, #1
 8001098:	2000      	movhi	r0, #0
 800109a:	f85d fb08 	ldr.w	pc, [sp], #8
 800109e:	bf00      	nop

080010a0 <__aeabi_fcmpge>:
 80010a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010a4:	f7ff ffd2 	bl	800104c <__aeabi_cfrcmple>
 80010a8:	bf94      	ite	ls
 80010aa:	2001      	movls	r0, #1
 80010ac:	2000      	movhi	r0, #0
 80010ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80010b2:	bf00      	nop

080010b4 <__aeabi_fcmpgt>:
 80010b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b8:	f7ff ffc8 	bl	800104c <__aeabi_cfrcmple>
 80010bc:	bf34      	ite	cc
 80010be:	2001      	movcc	r0, #1
 80010c0:	2000      	movcs	r0, #0
 80010c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010c6:	bf00      	nop

080010c8 <__aeabi_f2uiz>:
 80010c8:	0042      	lsls	r2, r0, #1
 80010ca:	d20e      	bcs.n	80010ea <__aeabi_f2uiz+0x22>
 80010cc:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010d0:	d30b      	bcc.n	80010ea <__aeabi_f2uiz+0x22>
 80010d2:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010d6:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010da:	d409      	bmi.n	80010f0 <__aeabi_f2uiz+0x28>
 80010dc:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010e4:	fa23 f002 	lsr.w	r0, r3, r2
 80010e8:	4770      	bx	lr
 80010ea:	f04f 0000 	mov.w	r0, #0
 80010ee:	4770      	bx	lr
 80010f0:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010f4:	d101      	bne.n	80010fa <__aeabi_f2uiz+0x32>
 80010f6:	0242      	lsls	r2, r0, #9
 80010f8:	d102      	bne.n	8001100 <__aeabi_f2uiz+0x38>
 80010fa:	f04f 30ff 	mov.w	r0, #4294967295
 80010fe:	4770      	bx	lr
 8001100:	f04f 0000 	mov.w	r0, #0
 8001104:	4770      	bx	lr
 8001106:	bf00      	nop

08001108 <ADC_DMA_Start>:
volatile uint16_t adc_data[50];

volatile float filt=0;

void ADC_DMA_Start()
{
 8001108:	b580      	push	{r7, lr}
 800110a:	af00      	add	r7, sp, #0
	  HAL_ADCEx_Calibration_Start(&hadc1);                    // kalibracja ADC
 800110c:	4806      	ldr	r0, [pc, #24]	; (8001128 <ADC_DMA_Start+0x20>)
 800110e:	f002 f83f 	bl	8003190 <HAL_ADCEx_Calibration_Start>
	  HAL_Delay(10);
 8001112:	200a      	movs	r0, #10
 8001114:	f001 fc4e 	bl	80029b4 <HAL_Delay>
	  HAL_ADC_Start_DMA(&hadc1, (uint32_t *) adc_data, 50);   // start ADC DMA (dla 10 kanalow po 1 odczycie na kana)
 8001118:	2232      	movs	r2, #50	; 0x32
 800111a:	4904      	ldr	r1, [pc, #16]	; (800112c <ADC_DMA_Start+0x24>)
 800111c:	4802      	ldr	r0, [pc, #8]	; (8001128 <ADC_DMA_Start+0x20>)
 800111e:	f001 fd43 	bl	8002ba8 <HAL_ADC_Start_DMA>
}
 8001122:	bf00      	nop
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	20000364 	.word	0x20000364
 800112c:	20000214 	.word	0x20000214

08001130 <GET_Buff_Temp>:
		}
		printf("\n");
}

float GET_Buff_Temp()
{
 8001130:	b590      	push	{r4, r7, lr}
 8001132:	b083      	sub	sp, #12
 8001134:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001136:	2300      	movs	r3, #0
 8001138:	80fb      	strh	r3, [r7, #6]
	    float temperature;

	  	for(uint8_t i=0; i<50;i+=10)
 800113a:	2300      	movs	r3, #0
 800113c:	717b      	strb	r3, [r7, #5]
 800113e:	e00a      	b.n	8001156 <GET_Buff_Temp+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001140:	797b      	ldrb	r3, [r7, #5]
 8001142:	4a2f      	ldr	r2, [pc, #188]	; (8001200 <GET_Buff_Temp+0xd0>)
 8001144:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001148:	b29a      	uxth	r2, r3
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	4413      	add	r3, r2
 800114e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=0; i<50;i+=10)
 8001150:	797b      	ldrb	r3, [r7, #5]
 8001152:	330a      	adds	r3, #10
 8001154:	717b      	strb	r3, [r7, #5]
 8001156:	797b      	ldrb	r3, [r7, #5]
 8001158:	2b31      	cmp	r3, #49	; 0x31
 800115a:	d9f1      	bls.n	8001140 <GET_Buff_Temp+0x10>
	  	}
	  	tmp*=0.2f;
 800115c:	88fb      	ldrh	r3, [r7, #6]
 800115e:	4618      	mov	r0, r3
 8001160:	f7ff fd98 	bl	8000c94 <__aeabi_i2f>
 8001164:	4603      	mov	r3, r0
 8001166:	4927      	ldr	r1, [pc, #156]	; (8001204 <GET_Buff_Temp+0xd4>)
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fde7 	bl	8000d3c <__aeabi_fmul>
 800116e:	4603      	mov	r3, r0
 8001170:	4618      	mov	r0, r3
 8001172:	f7ff ffa9 	bl	80010c8 <__aeabi_f2uiz>
 8001176:	4603      	mov	r3, r0
 8001178:	80fb      	strh	r3, [r7, #6]

	  	temperature = ((1.43-(tmp*(3.3/4096)))/4.3E-03) + 25.0f;
 800117a:	88fb      	ldrh	r3, [r7, #6]
 800117c:	4618      	mov	r0, r3
 800117e:	f7ff f941 	bl	8000404 <__aeabi_i2d>
 8001182:	a319      	add	r3, pc, #100	; (adr r3, 80011e8 <GET_Buff_Temp+0xb8>)
 8001184:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001188:	f7ff f9a2 	bl	80004d0 <__aeabi_dmul>
 800118c:	4603      	mov	r3, r0
 800118e:	460c      	mov	r4, r1
 8001190:	461a      	mov	r2, r3
 8001192:	4623      	mov	r3, r4
 8001194:	a116      	add	r1, pc, #88	; (adr r1, 80011f0 <GET_Buff_Temp+0xc0>)
 8001196:	e9d1 0100 	ldrd	r0, r1, [r1]
 800119a:	f7fe ffe5 	bl	8000168 <__aeabi_dsub>
 800119e:	4603      	mov	r3, r0
 80011a0:	460c      	mov	r4, r1
 80011a2:	4618      	mov	r0, r3
 80011a4:	4621      	mov	r1, r4
 80011a6:	a314      	add	r3, pc, #80	; (adr r3, 80011f8 <GET_Buff_Temp+0xc8>)
 80011a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ac:	f7ff faba 	bl	8000724 <__aeabi_ddiv>
 80011b0:	4603      	mov	r3, r0
 80011b2:	460c      	mov	r4, r1
 80011b4:	4618      	mov	r0, r3
 80011b6:	4621      	mov	r1, r4
 80011b8:	f04f 0200 	mov.w	r2, #0
 80011bc:	4b12      	ldr	r3, [pc, #72]	; (8001208 <GET_Buff_Temp+0xd8>)
 80011be:	f7fe ffd5 	bl	800016c <__adddf3>
 80011c2:	4603      	mov	r3, r0
 80011c4:	460c      	mov	r4, r1
 80011c6:	4618      	mov	r0, r3
 80011c8:	4621      	mov	r1, r4
 80011ca:	f7ff fc59 	bl	8000a80 <__aeabi_d2f>
 80011ce:	4603      	mov	r3, r0
 80011d0:	603b      	str	r3, [r7, #0]
	  	return temperature+TEMP_OFFSET;
 80011d2:	490e      	ldr	r1, [pc, #56]	; (800120c <GET_Buff_Temp+0xdc>)
 80011d4:	6838      	ldr	r0, [r7, #0]
 80011d6:	f7ff fca7 	bl	8000b28 <__aeabi_fsub>
 80011da:	4603      	mov	r3, r0

}
 80011dc:	4618      	mov	r0, r3
 80011de:	370c      	adds	r7, #12
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd90      	pop	{r4, r7, pc}
 80011e4:	f3af 8000 	nop.w
 80011e8:	66666666 	.word	0x66666666
 80011ec:	3f4a6666 	.word	0x3f4a6666
 80011f0:	ae147ae1 	.word	0xae147ae1
 80011f4:	3ff6e147 	.word	0x3ff6e147
 80011f8:	75f6fd22 	.word	0x75f6fd22
 80011fc:	3f719ce0 	.word	0x3f719ce0
 8001200:	20000214 	.word	0x20000214
 8001204:	3e4ccccd 	.word	0x3e4ccccd
 8001208:	40390000 	.word	0x40390000
 800120c:	41100000 	.word	0x41100000

08001210 <GET_SYS_5V>:


float GET_SYS_5V()
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001216:	2300      	movs	r3, #0
 8001218:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=5; i<50;i+=10)
 800121a:	2305      	movs	r3, #5
 800121c:	717b      	strb	r3, [r7, #5]
 800121e:	e00a      	b.n	8001236 <GET_SYS_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001220:	797b      	ldrb	r3, [r7, #5]
 8001222:	4a1b      	ldr	r2, [pc, #108]	; (8001290 <GET_SYS_5V+0x80>)
 8001224:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001228:	b29a      	uxth	r2, r3
 800122a:	88fb      	ldrh	r3, [r7, #6]
 800122c:	4413      	add	r3, r2
 800122e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=5; i<50;i+=10)
 8001230:	797b      	ldrb	r3, [r7, #5]
 8001232:	330a      	adds	r3, #10
 8001234:	717b      	strb	r3, [r7, #5]
 8001236:	797b      	ldrb	r3, [r7, #5]
 8001238:	2b31      	cmp	r3, #49	; 0x31
 800123a:	d9f1      	bls.n	8001220 <GET_SYS_5V+0x10>
	  	}
	  	tmp*=0.2f;
 800123c:	88fb      	ldrh	r3, [r7, #6]
 800123e:	4618      	mov	r0, r3
 8001240:	f7ff fd28 	bl	8000c94 <__aeabi_i2f>
 8001244:	4603      	mov	r3, r0
 8001246:	4913      	ldr	r1, [pc, #76]	; (8001294 <GET_SYS_5V+0x84>)
 8001248:	4618      	mov	r0, r3
 800124a:	f7ff fd77 	bl	8000d3c <__aeabi_fmul>
 800124e:	4603      	mov	r3, r0
 8001250:	4618      	mov	r0, r3
 8001252:	f7ff ff39 	bl	80010c8 <__aeabi_f2uiz>
 8001256:	4603      	mov	r3, r0
 8001258:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 800125a:	88fb      	ldrh	r3, [r7, #6]
 800125c:	4618      	mov	r0, r3
 800125e:	f7ff fd19 	bl	8000c94 <__aeabi_i2f>
 8001262:	4603      	mov	r3, r0
 8001264:	490c      	ldr	r1, [pc, #48]	; (8001298 <GET_SYS_5V+0x88>)
 8001266:	4618      	mov	r0, r3
 8001268:	f7ff fd68 	bl	8000d3c <__aeabi_fmul>
 800126c:	4603      	mov	r3, r0
 800126e:	490b      	ldr	r1, [pc, #44]	; (800129c <GET_SYS_5V+0x8c>)
 8001270:	4618      	mov	r0, r3
 8001272:	f7ff fd63 	bl	8000d3c <__aeabi_fmul>
 8001276:	4603      	mov	r3, r0
 8001278:	603b      	str	r3, [r7, #0]
	  	return voltage+SYS5V_OFFSET;
 800127a:	f04f 0100 	mov.w	r1, #0
 800127e:	6838      	ldr	r0, [r7, #0]
 8001280:	f7ff fc54 	bl	8000b2c <__addsf3>
 8001284:	4603      	mov	r3, r0
}
 8001286:	4618      	mov	r0, r3
 8001288:	3708      	adds	r7, #8
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	20000214 	.word	0x20000214
 8001294:	3e4ccccd 	.word	0x3e4ccccd
 8001298:	3a533333 	.word	0x3a533333
 800129c:	3fe8f5c3 	.word	0x3fe8f5c3

080012a0 <GET_DC_5V>:

float GET_DC_5V()
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b082      	sub	sp, #8
 80012a4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80012a6:	2300      	movs	r3, #0
 80012a8:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=8; i<50;i+=10)
 80012aa:	2308      	movs	r3, #8
 80012ac:	717b      	strb	r3, [r7, #5]
 80012ae:	e00a      	b.n	80012c6 <GET_DC_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 80012b0:	797b      	ldrb	r3, [r7, #5]
 80012b2:	4a1b      	ldr	r2, [pc, #108]	; (8001320 <GET_DC_5V+0x80>)
 80012b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	4413      	add	r3, r2
 80012be:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=8; i<50;i+=10)
 80012c0:	797b      	ldrb	r3, [r7, #5]
 80012c2:	330a      	adds	r3, #10
 80012c4:	717b      	strb	r3, [r7, #5]
 80012c6:	797b      	ldrb	r3, [r7, #5]
 80012c8:	2b31      	cmp	r3, #49	; 0x31
 80012ca:	d9f1      	bls.n	80012b0 <GET_DC_5V+0x10>
	  	}
	  	tmp*=0.2f;
 80012cc:	88fb      	ldrh	r3, [r7, #6]
 80012ce:	4618      	mov	r0, r3
 80012d0:	f7ff fce0 	bl	8000c94 <__aeabi_i2f>
 80012d4:	4603      	mov	r3, r0
 80012d6:	4913      	ldr	r1, [pc, #76]	; (8001324 <GET_DC_5V+0x84>)
 80012d8:	4618      	mov	r0, r3
 80012da:	f7ff fd2f 	bl	8000d3c <__aeabi_fmul>
 80012de:	4603      	mov	r3, r0
 80012e0:	4618      	mov	r0, r3
 80012e2:	f7ff fef1 	bl	80010c8 <__aeabi_f2uiz>
 80012e6:	4603      	mov	r3, r0
 80012e8:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 80012ea:	88fb      	ldrh	r3, [r7, #6]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fcd1 	bl	8000c94 <__aeabi_i2f>
 80012f2:	4603      	mov	r3, r0
 80012f4:	490c      	ldr	r1, [pc, #48]	; (8001328 <GET_DC_5V+0x88>)
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff fd20 	bl	8000d3c <__aeabi_fmul>
 80012fc:	4603      	mov	r3, r0
 80012fe:	490b      	ldr	r1, [pc, #44]	; (800132c <GET_DC_5V+0x8c>)
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fd1b 	bl	8000d3c <__aeabi_fmul>
 8001306:	4603      	mov	r3, r0
 8001308:	603b      	str	r3, [r7, #0]
	  	return voltage+DC5V_OFFSET;
 800130a:	f04f 0100 	mov.w	r1, #0
 800130e:	6838      	ldr	r0, [r7, #0]
 8001310:	f7ff fc0c 	bl	8000b2c <__addsf3>
 8001314:	4603      	mov	r3, r0
}
 8001316:	4618      	mov	r0, r3
 8001318:	3708      	adds	r7, #8
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	20000214 	.word	0x20000214
 8001324:	3e4ccccd 	.word	0x3e4ccccd
 8001328:	3a533333 	.word	0x3a533333
 800132c:	3fe8f5c3 	.word	0x3fe8f5c3

08001330 <GET_STB_5V>:

float GET_STB_5V()
{
 8001330:	b580      	push	{r7, lr}
 8001332:	b082      	sub	sp, #8
 8001334:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001336:	2300      	movs	r3, #0
 8001338:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=9; i<50;i+=10)
 800133a:	2309      	movs	r3, #9
 800133c:	717b      	strb	r3, [r7, #5]
 800133e:	e00a      	b.n	8001356 <GET_STB_5V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001340:	797b      	ldrb	r3, [r7, #5]
 8001342:	4a1b      	ldr	r2, [pc, #108]	; (80013b0 <GET_STB_5V+0x80>)
 8001344:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001348:	b29a      	uxth	r2, r3
 800134a:	88fb      	ldrh	r3, [r7, #6]
 800134c:	4413      	add	r3, r2
 800134e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=9; i<50;i+=10)
 8001350:	797b      	ldrb	r3, [r7, #5]
 8001352:	330a      	adds	r3, #10
 8001354:	717b      	strb	r3, [r7, #5]
 8001356:	797b      	ldrb	r3, [r7, #5]
 8001358:	2b31      	cmp	r3, #49	; 0x31
 800135a:	d9f1      	bls.n	8001340 <GET_STB_5V+0x10>
	  	}
	  	tmp*=0.2f;
 800135c:	88fb      	ldrh	r3, [r7, #6]
 800135e:	4618      	mov	r0, r3
 8001360:	f7ff fc98 	bl	8000c94 <__aeabi_i2f>
 8001364:	4603      	mov	r3, r0
 8001366:	4913      	ldr	r1, [pc, #76]	; (80013b4 <GET_STB_5V+0x84>)
 8001368:	4618      	mov	r0, r3
 800136a:	f7ff fce7 	bl	8000d3c <__aeabi_fmul>
 800136e:	4603      	mov	r3, r0
 8001370:	4618      	mov	r0, r3
 8001372:	f7ff fea9 	bl	80010c8 <__aeabi_f2uiz>
 8001376:	4603      	mov	r3, r0
 8001378:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 1.82f;
 800137a:	88fb      	ldrh	r3, [r7, #6]
 800137c:	4618      	mov	r0, r3
 800137e:	f7ff fc89 	bl	8000c94 <__aeabi_i2f>
 8001382:	4603      	mov	r3, r0
 8001384:	490c      	ldr	r1, [pc, #48]	; (80013b8 <GET_STB_5V+0x88>)
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff fcd8 	bl	8000d3c <__aeabi_fmul>
 800138c:	4603      	mov	r3, r0
 800138e:	490b      	ldr	r1, [pc, #44]	; (80013bc <GET_STB_5V+0x8c>)
 8001390:	4618      	mov	r0, r3
 8001392:	f7ff fcd3 	bl	8000d3c <__aeabi_fmul>
 8001396:	4603      	mov	r3, r0
 8001398:	603b      	str	r3, [r7, #0]
	  	return voltage+STB5V_OFFSET;
 800139a:	f04f 0100 	mov.w	r1, #0
 800139e:	6838      	ldr	r0, [r7, #0]
 80013a0:	f7ff fbc4 	bl	8000b2c <__addsf3>
 80013a4:	4603      	mov	r3, r0
}
 80013a6:	4618      	mov	r0, r3
 80013a8:	3708      	adds	r7, #8
 80013aa:	46bd      	mov	sp, r7
 80013ac:	bd80      	pop	{r7, pc}
 80013ae:	bf00      	nop
 80013b0:	20000214 	.word	0x20000214
 80013b4:	3e4ccccd 	.word	0x3e4ccccd
 80013b8:	3a533333 	.word	0x3a533333
 80013bc:	3fe8f5c3 	.word	0x3fe8f5c3

080013c0 <GET_SYS_12V>:

float GET_SYS_12V()
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b082      	sub	sp, #8
 80013c4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80013c6:	2300      	movs	r3, #0
 80013c8:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=6; i<50;i+=10)
 80013ca:	2306      	movs	r3, #6
 80013cc:	717b      	strb	r3, [r7, #5]
 80013ce:	e00a      	b.n	80013e6 <GET_SYS_12V+0x26>
	  	{
	  		tmp+=adc_data[i];
 80013d0:	797b      	ldrb	r3, [r7, #5]
 80013d2:	4a1b      	ldr	r2, [pc, #108]	; (8001440 <GET_SYS_12V+0x80>)
 80013d4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80013d8:	b29a      	uxth	r2, r3
 80013da:	88fb      	ldrh	r3, [r7, #6]
 80013dc:	4413      	add	r3, r2
 80013de:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=6; i<50;i+=10)
 80013e0:	797b      	ldrb	r3, [r7, #5]
 80013e2:	330a      	adds	r3, #10
 80013e4:	717b      	strb	r3, [r7, #5]
 80013e6:	797b      	ldrb	r3, [r7, #5]
 80013e8:	2b31      	cmp	r3, #49	; 0x31
 80013ea:	d9f1      	bls.n	80013d0 <GET_SYS_12V+0x10>
	  	}
	  	tmp*=0.2f;
 80013ec:	88fb      	ldrh	r3, [r7, #6]
 80013ee:	4618      	mov	r0, r3
 80013f0:	f7ff fc50 	bl	8000c94 <__aeabi_i2f>
 80013f4:	4603      	mov	r3, r0
 80013f6:	4913      	ldr	r1, [pc, #76]	; (8001444 <GET_SYS_12V+0x84>)
 80013f8:	4618      	mov	r0, r3
 80013fa:	f7ff fc9f 	bl	8000d3c <__aeabi_fmul>
 80013fe:	4603      	mov	r3, r0
 8001400:	4618      	mov	r0, r3
 8001402:	f7ff fe61 	bl	80010c8 <__aeabi_f2uiz>
 8001406:	4603      	mov	r3, r0
 8001408:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 4.6f;
 800140a:	88fb      	ldrh	r3, [r7, #6]
 800140c:	4618      	mov	r0, r3
 800140e:	f7ff fc41 	bl	8000c94 <__aeabi_i2f>
 8001412:	4603      	mov	r3, r0
 8001414:	490c      	ldr	r1, [pc, #48]	; (8001448 <GET_SYS_12V+0x88>)
 8001416:	4618      	mov	r0, r3
 8001418:	f7ff fc90 	bl	8000d3c <__aeabi_fmul>
 800141c:	4603      	mov	r3, r0
 800141e:	490b      	ldr	r1, [pc, #44]	; (800144c <GET_SYS_12V+0x8c>)
 8001420:	4618      	mov	r0, r3
 8001422:	f7ff fc8b 	bl	8000d3c <__aeabi_fmul>
 8001426:	4603      	mov	r3, r0
 8001428:	603b      	str	r3, [r7, #0]
	  	return voltage+SYS12V_OFFSET;
 800142a:	f04f 0100 	mov.w	r1, #0
 800142e:	6838      	ldr	r0, [r7, #0]
 8001430:	f7ff fb7c 	bl	8000b2c <__addsf3>
 8001434:	4603      	mov	r3, r0
}
 8001436:	4618      	mov	r0, r3
 8001438:	3708      	adds	r7, #8
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	20000214 	.word	0x20000214
 8001444:	3e4ccccd 	.word	0x3e4ccccd
 8001448:	3a533333 	.word	0x3a533333
 800144c:	40933333 	.word	0x40933333

08001450 <GET_DC_12V>:

float GET_DC_12V()
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001456:	2300      	movs	r3, #0
 8001458:	80fb      	strh	r3, [r7, #6]
	    float voltage;

	  	for(uint8_t i=7; i<50;i+=10)
 800145a:	2307      	movs	r3, #7
 800145c:	717b      	strb	r3, [r7, #5]
 800145e:	e00a      	b.n	8001476 <GET_DC_12V+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001460:	797b      	ldrb	r3, [r7, #5]
 8001462:	4a1b      	ldr	r2, [pc, #108]	; (80014d0 <GET_DC_12V+0x80>)
 8001464:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001468:	b29a      	uxth	r2, r3
 800146a:	88fb      	ldrh	r3, [r7, #6]
 800146c:	4413      	add	r3, r2
 800146e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=7; i<50;i+=10)
 8001470:	797b      	ldrb	r3, [r7, #5]
 8001472:	330a      	adds	r3, #10
 8001474:	717b      	strb	r3, [r7, #5]
 8001476:	797b      	ldrb	r3, [r7, #5]
 8001478:	2b31      	cmp	r3, #49	; 0x31
 800147a:	d9f1      	bls.n	8001460 <GET_DC_12V+0x10>
	  	}
	  	tmp*=0.2f;
 800147c:	88fb      	ldrh	r3, [r7, #6]
 800147e:	4618      	mov	r0, r3
 8001480:	f7ff fc08 	bl	8000c94 <__aeabi_i2f>
 8001484:	4603      	mov	r3, r0
 8001486:	4913      	ldr	r1, [pc, #76]	; (80014d4 <GET_DC_12V+0x84>)
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff fc57 	bl	8000d3c <__aeabi_fmul>
 800148e:	4603      	mov	r3, r0
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff fe19 	bl	80010c8 <__aeabi_f2uiz>
 8001496:	4603      	mov	r3, r0
 8001498:	80fb      	strh	r3, [r7, #6]

	  	voltage = tmp * (3.3f/4096) * 4.6f;
 800149a:	88fb      	ldrh	r3, [r7, #6]
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff fbf9 	bl	8000c94 <__aeabi_i2f>
 80014a2:	4603      	mov	r3, r0
 80014a4:	490c      	ldr	r1, [pc, #48]	; (80014d8 <GET_DC_12V+0x88>)
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fc48 	bl	8000d3c <__aeabi_fmul>
 80014ac:	4603      	mov	r3, r0
 80014ae:	490b      	ldr	r1, [pc, #44]	; (80014dc <GET_DC_12V+0x8c>)
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff fc43 	bl	8000d3c <__aeabi_fmul>
 80014b6:	4603      	mov	r3, r0
 80014b8:	603b      	str	r3, [r7, #0]
	  	return voltage+DC12V_OFFSET;
 80014ba:	f04f 0100 	mov.w	r1, #0
 80014be:	6838      	ldr	r0, [r7, #0]
 80014c0:	f7ff fb34 	bl	8000b2c <__addsf3>
 80014c4:	4603      	mov	r3, r0
}
 80014c6:	4618      	mov	r0, r3
 80014c8:	3708      	adds	r7, #8
 80014ca:	46bd      	mov	sp, r7
 80014cc:	bd80      	pop	{r7, pc}
 80014ce:	bf00      	nop
 80014d0:	20000214 	.word	0x20000214
 80014d4:	3e4ccccd 	.word	0x3e4ccccd
 80014d8:	3a533333 	.word	0x3a533333
 80014dc:	40933333 	.word	0x40933333

080014e0 <GET_HDD_12V_CURR>:

uint16_t GET_HDD_12V_CURR()
{
 80014e0:	b480      	push	{r7}
 80014e2:	b083      	sub	sp, #12
 80014e4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80014e6:	2300      	movs	r3, #0
 80014e8:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=2; i<50;i+=10)
 80014ea:	2302      	movs	r3, #2
 80014ec:	717b      	strb	r3, [r7, #5]
 80014ee:	e00a      	b.n	8001506 <GET_HDD_12V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 80014f0:	797b      	ldrb	r3, [r7, #5]
 80014f2:	4a11      	ldr	r2, [pc, #68]	; (8001538 <GET_HDD_12V_CURR+0x58>)
 80014f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	88fb      	ldrh	r3, [r7, #6]
 80014fc:	4413      	add	r3, r2
 80014fe:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=2; i<50;i+=10)
 8001500:	797b      	ldrb	r3, [r7, #5]
 8001502:	330a      	adds	r3, #10
 8001504:	717b      	strb	r3, [r7, #5]
 8001506:	797b      	ldrb	r3, [r7, #5]
 8001508:	2b31      	cmp	r3, #49	; 0x31
 800150a:	d9f1      	bls.n	80014f0 <GET_HDD_12V_CURR+0x10>
	  	}
	  	tmp/=5;
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	4a0b      	ldr	r2, [pc, #44]	; (800153c <GET_HDD_12V_CURR+0x5c>)
 8001510:	fba2 2303 	umull	r2, r3, r2, r3
 8001514:	089b      	lsrs	r3, r3, #2
 8001516:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001518:	88fb      	ldrh	r3, [r7, #6]
 800151a:	f248 02e8 	movw	r2, #33000	; 0x80e8
 800151e:	fb02 f303 	mul.w	r3, r2, r3
 8001522:	0b1b      	lsrs	r3, r3, #12
 8001524:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 8001528:	085b      	lsrs	r3, r3, #1
 800152a:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800152c:	887b      	ldrh	r3, [r7, #2]
}
 800152e:	4618      	mov	r0, r3
 8001530:	370c      	adds	r7, #12
 8001532:	46bd      	mov	sp, r7
 8001534:	bc80      	pop	{r7}
 8001536:	4770      	bx	lr
 8001538:	20000214 	.word	0x20000214
 800153c:	cccccccd 	.word	0xcccccccd

08001540 <GET_HDD_5V_CURR>:

uint16_t GET_HDD_5V_CURR()
{
 8001540:	b480      	push	{r7}
 8001542:	b083      	sub	sp, #12
 8001544:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001546:	2300      	movs	r3, #0
 8001548:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=1; i<50;i+=10)
 800154a:	2301      	movs	r3, #1
 800154c:	717b      	strb	r3, [r7, #5]
 800154e:	e00a      	b.n	8001566 <GET_HDD_5V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001550:	797b      	ldrb	r3, [r7, #5]
 8001552:	4a11      	ldr	r2, [pc, #68]	; (8001598 <GET_HDD_5V_CURR+0x58>)
 8001554:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001558:	b29a      	uxth	r2, r3
 800155a:	88fb      	ldrh	r3, [r7, #6]
 800155c:	4413      	add	r3, r2
 800155e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=1; i<50;i+=10)
 8001560:	797b      	ldrb	r3, [r7, #5]
 8001562:	330a      	adds	r3, #10
 8001564:	717b      	strb	r3, [r7, #5]
 8001566:	797b      	ldrb	r3, [r7, #5]
 8001568:	2b31      	cmp	r3, #49	; 0x31
 800156a:	d9f1      	bls.n	8001550 <GET_HDD_5V_CURR+0x10>
	  	}
	  	tmp/=5;
 800156c:	88fb      	ldrh	r3, [r7, #6]
 800156e:	4a0b      	ldr	r2, [pc, #44]	; (800159c <GET_HDD_5V_CURR+0x5c>)
 8001570:	fba2 2303 	umull	r2, r3, r2, r3
 8001574:	089b      	lsrs	r3, r3, #2
 8001576:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001578:	88fb      	ldrh	r3, [r7, #6]
 800157a:	f248 02e8 	movw	r2, #33000	; 0x80e8
 800157e:	fb02 f303 	mul.w	r3, r2, r3
 8001582:	0b1b      	lsrs	r3, r3, #12
 8001584:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 8001588:	085b      	lsrs	r3, r3, #1
 800158a:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800158c:	887b      	ldrh	r3, [r7, #2]
}
 800158e:	4618      	mov	r0, r3
 8001590:	370c      	adds	r7, #12
 8001592:	46bd      	mov	sp, r7
 8001594:	bc80      	pop	{r7}
 8001596:	4770      	bx	lr
 8001598:	20000214 	.word	0x20000214
 800159c:	cccccccd 	.word	0xcccccccd

080015a0 <GET_SYS_12V_CURR>:

uint16_t GET_SYS_12V_CURR()
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 80015a6:	2300      	movs	r3, #0
 80015a8:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=4; i<50;i+=10)
 80015aa:	2304      	movs	r3, #4
 80015ac:	717b      	strb	r3, [r7, #5]
 80015ae:	e00a      	b.n	80015c6 <GET_SYS_12V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 80015b0:	797b      	ldrb	r3, [r7, #5]
 80015b2:	4a11      	ldr	r2, [pc, #68]	; (80015f8 <GET_SYS_12V_CURR+0x58>)
 80015b4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	88fb      	ldrh	r3, [r7, #6]
 80015bc:	4413      	add	r3, r2
 80015be:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=4; i<50;i+=10)
 80015c0:	797b      	ldrb	r3, [r7, #5]
 80015c2:	330a      	adds	r3, #10
 80015c4:	717b      	strb	r3, [r7, #5]
 80015c6:	797b      	ldrb	r3, [r7, #5]
 80015c8:	2b31      	cmp	r3, #49	; 0x31
 80015ca:	d9f1      	bls.n	80015b0 <GET_SYS_12V_CURR+0x10>
	  	}
	  	tmp/=5;
 80015cc:	88fb      	ldrh	r3, [r7, #6]
 80015ce:	4a0b      	ldr	r2, [pc, #44]	; (80015fc <GET_SYS_12V_CURR+0x5c>)
 80015d0:	fba2 2303 	umull	r2, r3, r2, r3
 80015d4:	089b      	lsrs	r3, r3, #2
 80015d6:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 80015d8:	88fb      	ldrh	r3, [r7, #6]
 80015da:	f248 02e8 	movw	r2, #33000	; 0x80e8
 80015de:	fb02 f303 	mul.w	r3, r2, r3
 80015e2:	0b1b      	lsrs	r3, r3, #12
 80015e4:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 80015e8:	085b      	lsrs	r3, r3, #1
 80015ea:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 80015ec:	887b      	ldrh	r3, [r7, #2]
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	370c      	adds	r7, #12
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bc80      	pop	{r7}
 80015f6:	4770      	bx	lr
 80015f8:	20000214 	.word	0x20000214
 80015fc:	cccccccd 	.word	0xcccccccd

08001600 <GET_SYS_5V_CURR>:

uint16_t GET_SYS_5V_CURR()
{
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
	    uint16_t tmp=0;
 8001606:	2300      	movs	r3, #0
 8001608:	80fb      	strh	r3, [r7, #6]
	    uint16_t current;

	  	for(uint8_t i=3; i<50;i+=10)
 800160a:	2303      	movs	r3, #3
 800160c:	717b      	strb	r3, [r7, #5]
 800160e:	e00a      	b.n	8001626 <GET_SYS_5V_CURR+0x26>
	  	{
	  		tmp+=adc_data[i];
 8001610:	797b      	ldrb	r3, [r7, #5]
 8001612:	4a11      	ldr	r2, [pc, #68]	; (8001658 <GET_SYS_5V_CURR+0x58>)
 8001614:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001618:	b29a      	uxth	r2, r3
 800161a:	88fb      	ldrh	r3, [r7, #6]
 800161c:	4413      	add	r3, r2
 800161e:	80fb      	strh	r3, [r7, #6]
	  	for(uint8_t i=3; i<50;i+=10)
 8001620:	797b      	ldrb	r3, [r7, #5]
 8001622:	330a      	adds	r3, #10
 8001624:	717b      	strb	r3, [r7, #5]
 8001626:	797b      	ldrb	r3, [r7, #5]
 8001628:	2b31      	cmp	r3, #49	; 0x31
 800162a:	d9f1      	bls.n	8001610 <GET_SYS_5V_CURR+0x10>
	  	}
	  	tmp/=5;
 800162c:	88fb      	ldrh	r3, [r7, #6]
 800162e:	4a0b      	ldr	r2, [pc, #44]	; (800165c <GET_SYS_5V_CURR+0x5c>)
 8001630:	fba2 2303 	umull	r2, r3, r2, r3
 8001634:	089b      	lsrs	r3, r3, #2
 8001636:	80fb      	strh	r3, [r7, #6]

	  	current = (((33000U * tmp) / 4096) - 3300) / 2;
 8001638:	88fb      	ldrh	r3, [r7, #6]
 800163a:	f248 02e8 	movw	r2, #33000	; 0x80e8
 800163e:	fb02 f303 	mul.w	r3, r2, r3
 8001642:	0b1b      	lsrs	r3, r3, #12
 8001644:	f6a3 43e4 	subw	r3, r3, #3300	; 0xce4
 8001648:	085b      	lsrs	r3, r3, #1
 800164a:	807b      	strh	r3, [r7, #2]
	  	return current; // mA
 800164c:	887b      	ldrh	r3, [r7, #2]
}
 800164e:	4618      	mov	r0, r3
 8001650:	370c      	adds	r7, #12
 8001652:	46bd      	mov	sp, r7
 8001654:	bc80      	pop	{r7}
 8001656:	4770      	bx	lr
 8001658:	20000214 	.word	0x20000214
 800165c:	cccccccd 	.word	0xcccccccd

08001660 <_write>:



  // printf redirection to UART1
  int _write(int file, char *ptr, int len)
  {
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	60f8      	str	r0, [r7, #12]
 8001668:	60b9      	str	r1, [r7, #8]
 800166a:	607a      	str	r2, [r7, #4]
      HAL_UART_Transmit(&huart1, (uint8_t *)ptr, len, len+1);  // debug uart
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	b29a      	uxth	r2, r3
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	3301      	adds	r3, #1
 8001674:	68b9      	ldr	r1, [r7, #8]
 8001676:	4804      	ldr	r0, [pc, #16]	; (8001688 <_write+0x28>)
 8001678:	f004 fe2f 	bl	80062da <HAL_UART_Transmit>
      return len;
 800167c:	687b      	ldr	r3, [r7, #4]
  }
 800167e:	4618      	mov	r0, r3
 8001680:	3710      	adds	r7, #16
 8001682:	46bd      	mov	sp, r7
 8001684:	bd80      	pop	{r7, pc}
 8001686:	bf00      	nop
 8001688:	20000398 	.word	0x20000398

0800168c <Round_filter_fl>:
      HAL_UART_Transmit(&huart1, &ch, 1, 2);  // debug uart
  }


float Round_filter_fl(uint8_t index, float value)      // index filtru
{
 800168c:	b5b0      	push	{r4, r5, r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
   static float filter[MAX_FILTERS_FL];
   if(index > MAX_FILTERS_FL-1) index = MAX_FILTERS_FL-1;  // zabezpieczenie
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <Round_filter_fl+0x16>
 800169e:	2300      	movs	r3, #0
 80016a0:	71fb      	strb	r3, [r7, #7]
   if(filter[index] == 0) filter[index] = value * FILTSTR_FL;   // inicjalizacja pustego filtru
 80016a2:	79fb      	ldrb	r3, [r7, #7]
 80016a4:	4a23      	ldr	r2, [pc, #140]	; (8001734 <Round_filter_fl+0xa8>)
 80016a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016aa:	f04f 0100 	mov.w	r1, #0
 80016ae:	4618      	mov	r0, r3
 80016b0:	f7ff fcd8 	bl	8001064 <__aeabi_fcmpeq>
 80016b4:	4603      	mov	r3, r0
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d009      	beq.n	80016ce <Round_filter_fl+0x42>
 80016ba:	79fc      	ldrb	r4, [r7, #7]
 80016bc:	491e      	ldr	r1, [pc, #120]	; (8001738 <Round_filter_fl+0xac>)
 80016be:	6838      	ldr	r0, [r7, #0]
 80016c0:	f7ff fb3c 	bl	8000d3c <__aeabi_fmul>
 80016c4:	4603      	mov	r3, r0
 80016c6:	461a      	mov	r2, r3
 80016c8:	4b1a      	ldr	r3, [pc, #104]	; (8001734 <Round_filter_fl+0xa8>)
 80016ca:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] -= filter[index] / FILTSTR_FL;
 80016ce:	79fc      	ldrb	r4, [r7, #7]
 80016d0:	79fb      	ldrb	r3, [r7, #7]
 80016d2:	4a18      	ldr	r2, [pc, #96]	; (8001734 <Round_filter_fl+0xa8>)
 80016d4:	f852 5023 	ldr.w	r5, [r2, r3, lsl #2]
 80016d8:	79fb      	ldrb	r3, [r7, #7]
 80016da:	4a16      	ldr	r2, [pc, #88]	; (8001734 <Round_filter_fl+0xa8>)
 80016dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e0:	4915      	ldr	r1, [pc, #84]	; (8001738 <Round_filter_fl+0xac>)
 80016e2:	4618      	mov	r0, r3
 80016e4:	f7ff fbde 	bl	8000ea4 <__aeabi_fdiv>
 80016e8:	4603      	mov	r3, r0
 80016ea:	4619      	mov	r1, r3
 80016ec:	4628      	mov	r0, r5
 80016ee:	f7ff fa1b 	bl	8000b28 <__aeabi_fsub>
 80016f2:	4603      	mov	r3, r0
 80016f4:	461a      	mov	r2, r3
 80016f6:	4b0f      	ldr	r3, [pc, #60]	; (8001734 <Round_filter_fl+0xa8>)
 80016f8:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   filter[index] += value;
 80016fc:	79fc      	ldrb	r4, [r7, #7]
 80016fe:	79fb      	ldrb	r3, [r7, #7]
 8001700:	4a0c      	ldr	r2, [pc, #48]	; (8001734 <Round_filter_fl+0xa8>)
 8001702:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001706:	6839      	ldr	r1, [r7, #0]
 8001708:	4618      	mov	r0, r3
 800170a:	f7ff fa0f 	bl	8000b2c <__addsf3>
 800170e:	4603      	mov	r3, r0
 8001710:	461a      	mov	r2, r3
 8001712:	4b08      	ldr	r3, [pc, #32]	; (8001734 <Round_filter_fl+0xa8>)
 8001714:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
   return (filter[index] / FILTSTR_FL);
 8001718:	79fb      	ldrb	r3, [r7, #7]
 800171a:	4a06      	ldr	r2, [pc, #24]	; (8001734 <Round_filter_fl+0xa8>)
 800171c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001720:	4905      	ldr	r1, [pc, #20]	; (8001738 <Round_filter_fl+0xac>)
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fbbe 	bl	8000ea4 <__aeabi_fdiv>
 8001728:	4603      	mov	r3, r0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bdb0      	pop	{r4, r5, r7, pc}
 8001732:	bf00      	nop
 8001734:	200001f8 	.word	0x200001f8
 8001738:	41a00000 	.word	0x41a00000

0800173c <checkPowerOff>:
   filter[index] += value;
   return (filter[index] / FILTSTR_INT);
}

void checkPowerOff()
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
  static uint32_t checktim = 0;
  static uint32_t presscnt = 0;
  uint32_t currtim = HAL_GetTick();
 8001742:	f001 f92d 	bl	80029a0 <HAL_GetTick>
 8001746:	6078      	str	r0, [r7, #4]
  if(currtim-checktim >= 100)          // wykonuj co 100ms
 8001748:	4b20      	ldr	r3, [pc, #128]	; (80017cc <checkPowerOff+0x90>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	687a      	ldr	r2, [r7, #4]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b63      	cmp	r3, #99	; 0x63
 8001752:	d936      	bls.n	80017c2 <checkPowerOff+0x86>
  {
     checktim = currtim;
 8001754:	4a1d      	ldr	r2, [pc, #116]	; (80017cc <checkPowerOff+0x90>)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	6013      	str	r3, [r2, #0]
     if(Power_SW_READ() == GPIO_PIN_SET)  presscnt++; else presscnt = 0;
 800175a:	2110      	movs	r1, #16
 800175c:	481c      	ldr	r0, [pc, #112]	; (80017d0 <checkPowerOff+0x94>)
 800175e:	f002 fad9 	bl	8003d14 <HAL_GPIO_ReadPin>
 8001762:	4603      	mov	r3, r0
 8001764:	2b01      	cmp	r3, #1
 8001766:	d105      	bne.n	8001774 <checkPowerOff+0x38>
 8001768:	4b1a      	ldr	r3, [pc, #104]	; (80017d4 <checkPowerOff+0x98>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	4a19      	ldr	r2, [pc, #100]	; (80017d4 <checkPowerOff+0x98>)
 8001770:	6013      	str	r3, [r2, #0]
 8001772:	e002      	b.n	800177a <checkPowerOff+0x3e>
 8001774:	4b17      	ldr	r3, [pc, #92]	; (80017d4 <checkPowerOff+0x98>)
 8001776:	2200      	movs	r2, #0
 8001778:	601a      	str	r2, [r3, #0]
     if(presscnt > 20)          // 2 sekundy naciskania
 800177a:	4b16      	ldr	r3, [pc, #88]	; (80017d4 <checkPowerOff+0x98>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2b14      	cmp	r3, #20
 8001780:	d91f      	bls.n	80017c2 <checkPowerOff+0x86>
     {
         POWER_OFF();
 8001782:	2200      	movs	r2, #0
 8001784:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001788:	4811      	ldr	r0, [pc, #68]	; (80017d0 <checkPowerOff+0x94>)
 800178a:	f002 fada 	bl	8003d42 <HAL_GPIO_WritePin>
         printf("Power OFF\r\n");
 800178e:	4812      	ldr	r0, [pc, #72]	; (80017d8 <checkPowerOff+0x9c>)
 8001790:	f005 ff5c 	bl	800764c <puts>
         // przygotowanie pinu wakeup
         HAL_Delay(3000);
 8001794:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001798:	f001 f90c 	bl	80029b4 <HAL_Delay>
         HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 800179c:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017a0:	f003 fc36 	bl	8005010 <HAL_PWR_DisableWakeUpPin>
         __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 80017a4:	4a0d      	ldr	r2, [pc, #52]	; (80017dc <checkPowerOff+0xa0>)
 80017a6:	4b0d      	ldr	r3, [pc, #52]	; (80017dc <checkPowerOff+0xa0>)
 80017a8:	681b      	ldr	r3, [r3, #0]
 80017aa:	f043 0304 	orr.w	r3, r3, #4
 80017ae:	6013      	str	r3, [r2, #0]
         HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80017b0:	f44f 7080 	mov.w	r0, #256	; 0x100
 80017b4:	f003 fc10 	bl	8004fd8 <HAL_PWR_EnableWakeUpPin>
         // dobranoc
         printf("Sleep\r\n");
 80017b8:	4809      	ldr	r0, [pc, #36]	; (80017e0 <checkPowerOff+0xa4>)
 80017ba:	f005 ff47 	bl	800764c <puts>
         HAL_PWR_EnterSTANDBYMode();
 80017be:	f003 fc43 	bl	8005048 <HAL_PWR_EnterSTANDBYMode>
     }
  }
}
 80017c2:	bf00      	nop
 80017c4:	3708      	adds	r7, #8
 80017c6:	46bd      	mov	sp, r7
 80017c8:	bd80      	pop	{r7, pc}
 80017ca:	bf00      	nop
 80017cc:	200001fc 	.word	0x200001fc
 80017d0:	40010c00 	.word	0x40010c00
 80017d4:	20000200 	.word	0x20000200
 80017d8:	08009420 	.word	0x08009420
 80017dc:	40007000 	.word	0x40007000
 80017e0:	0800942c 	.word	0x0800942c

080017e4 <i2c_read16>:
#include <stdio.h>

#define LTC_ADDR 0xD0

uint8_t i2c_read16(uint16_t offset, uint16_t *value)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b088      	sub	sp, #32
 80017e8:	af04      	add	r7, sp, #16
 80017ea:	4603      	mov	r3, r0
 80017ec:	6039      	str	r1, [r7, #0]
 80017ee:	80fb      	strh	r3, [r7, #6]
	uint16_t tmp;
    uint8_t res = HAL_I2C_Mem_Read(&hi2c1, LTC_ADDR, offset, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&tmp, 2, 8);
 80017f0:	88fa      	ldrh	r2, [r7, #6]
 80017f2:	2308      	movs	r3, #8
 80017f4:	9302      	str	r3, [sp, #8]
 80017f6:	2302      	movs	r3, #2
 80017f8:	9301      	str	r3, [sp, #4]
 80017fa:	f107 030c 	add.w	r3, r7, #12
 80017fe:	9300      	str	r3, [sp, #0]
 8001800:	2301      	movs	r3, #1
 8001802:	21d0      	movs	r1, #208	; 0xd0
 8001804:	4806      	ldr	r0, [pc, #24]	; (8001820 <i2c_read16+0x3c>)
 8001806:	f002 fcff 	bl	8004208 <HAL_I2C_Mem_Read>
 800180a:	4603      	mov	r3, r0
 800180c:	73fb      	strb	r3, [r7, #15]
    *value = tmp;
 800180e:	89ba      	ldrh	r2, [r7, #12]
 8001810:	683b      	ldr	r3, [r7, #0]
 8001812:	801a      	strh	r2, [r3, #0]
    return res;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000304 	.word	0x20000304

08001824 <i2c_write16>:

uint8_t i2c_write16(uint16_t offset, uint16_t value)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b088      	sub	sp, #32
 8001828:	af04      	add	r7, sp, #16
 800182a:	4603      	mov	r3, r0
 800182c:	460a      	mov	r2, r1
 800182e:	80fb      	strh	r3, [r7, #6]
 8001830:	4613      	mov	r3, r2
 8001832:	80bb      	strh	r3, [r7, #4]
	uint16_t tmp = value;
 8001834:	88bb      	ldrh	r3, [r7, #4]
 8001836:	81bb      	strh	r3, [r7, #12]
    uint8_t res = HAL_I2C_Mem_Write(&hi2c1, LTC_ADDR, offset, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&tmp, 2, 8);
 8001838:	88fa      	ldrh	r2, [r7, #6]
 800183a:	2308      	movs	r3, #8
 800183c:	9302      	str	r3, [sp, #8]
 800183e:	2302      	movs	r3, #2
 8001840:	9301      	str	r3, [sp, #4]
 8001842:	f107 030c 	add.w	r3, r7, #12
 8001846:	9300      	str	r3, [sp, #0]
 8001848:	2301      	movs	r3, #1
 800184a:	21d0      	movs	r1, #208	; 0xd0
 800184c:	4804      	ldr	r0, [pc, #16]	; (8001860 <i2c_write16+0x3c>)
 800184e:	f002 fbe1 	bl	8004014 <HAL_I2C_Mem_Write>
 8001852:	4603      	mov	r3, r0
 8001854:	73fb      	strb	r3, [r7, #15]
    return res;
 8001856:	7bfb      	ldrb	r3, [r7, #15]
}
 8001858:	4618      	mov	r0, r3
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}
 8001860:	20000304 	.word	0x20000304

08001864 <LTC4015_check>:


// Checking
uint8_t LTC4015_check()
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b084      	sub	sp, #16
 8001868:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef status;
	uint8_t res;
	printf("Checking LTC4015 ... ");
 800186a:	4815      	ldr	r0, [pc, #84]	; (80018c0 <LTC4015_check+0x5c>)
 800186c:	f005 fe7a 	bl	8007564 <iprintf>
	for (int i = 0; i < 10; i++) {
 8001870:	2300      	movs	r3, #0
 8001872:	60bb      	str	r3, [r7, #8]
 8001874:	e01c      	b.n	80018b0 <LTC4015_check+0x4c>
		status = HAL_I2C_IsDeviceReady(&hi2c1, LTC_ADDR, 3, 1500);
 8001876:	f240 53dc 	movw	r3, #1500	; 0x5dc
 800187a:	2203      	movs	r2, #3
 800187c:	21d0      	movs	r1, #208	; 0xd0
 800187e:	4811      	ldr	r0, [pc, #68]	; (80018c4 <LTC4015_check+0x60>)
 8001880:	f002 ff24 	bl	80046cc <HAL_I2C_IsDeviceReady>
 8001884:	4603      	mov	r3, r0
 8001886:	71fb      	strb	r3, [r7, #7]
		HAL_Delay(100);
 8001888:	2064      	movs	r0, #100	; 0x64
 800188a:	f001 f893 	bl	80029b4 <HAL_Delay>
	    if (status == HAL_OK) {
 800188e:	79fb      	ldrb	r3, [r7, #7]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d105      	bne.n	80018a0 <LTC4015_check+0x3c>
	    	printf("OK !\r\n");
 8001894:	480c      	ldr	r0, [pc, #48]	; (80018c8 <LTC4015_check+0x64>)
 8001896:	f005 fed9 	bl	800764c <puts>
	    	res = 1;
 800189a:	2301      	movs	r3, #1
 800189c:	73fb      	strb	r3, [r7, #15]
	        break;
 800189e:	e00a      	b.n	80018b6 <LTC4015_check+0x52>
	    } else {
	    	printf("not ready\r\n");
 80018a0:	480a      	ldr	r0, [pc, #40]	; (80018cc <LTC4015_check+0x68>)
 80018a2:	f005 fed3 	bl	800764c <puts>
	    	res = 0;
 80018a6:	2300      	movs	r3, #0
 80018a8:	73fb      	strb	r3, [r7, #15]
	for (int i = 0; i < 10; i++) {
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	3301      	adds	r3, #1
 80018ae:	60bb      	str	r3, [r7, #8]
 80018b0:	68bb      	ldr	r3, [r7, #8]
 80018b2:	2b09      	cmp	r3, #9
 80018b4:	dddf      	ble.n	8001876 <LTC4015_check+0x12>
	    }
	}
	return res;
 80018b6:	7bfb      	ldrb	r3, [r7, #15]
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	08009434 	.word	0x08009434
 80018c4:	20000304 	.word	0x20000304
 80018c8:	0800944c 	.word	0x0800944c
 80018cc:	08009454 	.word	0x08009454

080018d0 <LTC4015_VBAT_limits>:

// LTC4015 configuration

void LTC4015_VBAT_limits (float lo, float hi, uint8_t _cells, uint8_t _chem)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b086      	sub	sp, #24
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	60f8      	str	r0, [r7, #12]
 80018d8:	60b9      	str	r1, [r7, #8]
 80018da:	4611      	mov	r1, r2
 80018dc:	461a      	mov	r2, r3
 80018de:	460b      	mov	r3, r1
 80018e0:	71fb      	strb	r3, [r7, #7]
 80018e2:	4613      	mov	r3, r2
 80018e4:	71bb      	strb	r3, [r7, #6]
	uint16_t val_l,val_h;
	float chem_const;

	if(_chem >= 0 && _chem <=6) chem_const = 0.000192264f;
 80018e6:	79bb      	ldrb	r3, [r7, #6]
 80018e8:	2b06      	cmp	r3, #6
 80018ea:	d802      	bhi.n	80018f2 <LTC4015_VBAT_limits+0x22>
 80018ec:	4b20      	ldr	r3, [pc, #128]	; (8001970 <LTC4015_VBAT_limits+0xa0>)
 80018ee:	617b      	str	r3, [r7, #20]
 80018f0:	e001      	b.n	80018f6 <LTC4015_VBAT_limits+0x26>
	else chem_const = 0.000128176f;
 80018f2:	4b20      	ldr	r3, [pc, #128]	; (8001974 <LTC4015_VBAT_limits+0xa4>)
 80018f4:	617b      	str	r3, [r7, #20]

	val_l = (uint16_t)(lo / (_cells * chem_const));
 80018f6:	79fb      	ldrb	r3, [r7, #7]
 80018f8:	4618      	mov	r0, r3
 80018fa:	f7ff f9cb 	bl	8000c94 <__aeabi_i2f>
 80018fe:	4603      	mov	r3, r0
 8001900:	6979      	ldr	r1, [r7, #20]
 8001902:	4618      	mov	r0, r3
 8001904:	f7ff fa1a 	bl	8000d3c <__aeabi_fmul>
 8001908:	4603      	mov	r3, r0
 800190a:	4619      	mov	r1, r3
 800190c:	68f8      	ldr	r0, [r7, #12]
 800190e:	f7ff fac9 	bl	8000ea4 <__aeabi_fdiv>
 8001912:	4603      	mov	r3, r0
 8001914:	4618      	mov	r0, r3
 8001916:	f7ff fbd7 	bl	80010c8 <__aeabi_f2uiz>
 800191a:	4603      	mov	r3, r0
 800191c:	827b      	strh	r3, [r7, #18]
	val_h = (uint16_t)(hi / (_cells * chem_const));
 800191e:	79fb      	ldrb	r3, [r7, #7]
 8001920:	4618      	mov	r0, r3
 8001922:	f7ff f9b7 	bl	8000c94 <__aeabi_i2f>
 8001926:	4603      	mov	r3, r0
 8001928:	6979      	ldr	r1, [r7, #20]
 800192a:	4618      	mov	r0, r3
 800192c:	f7ff fa06 	bl	8000d3c <__aeabi_fmul>
 8001930:	4603      	mov	r3, r0
 8001932:	4619      	mov	r1, r3
 8001934:	68b8      	ldr	r0, [r7, #8]
 8001936:	f7ff fab5 	bl	8000ea4 <__aeabi_fdiv>
 800193a:	4603      	mov	r3, r0
 800193c:	4618      	mov	r0, r3
 800193e:	f7ff fbc3 	bl	80010c8 <__aeabi_f2uiz>
 8001942:	4603      	mov	r3, r0
 8001944:	823b      	strh	r3, [r7, #16]

	printf("VBAT LO: %d   VBAT HI: %d \r\n", val_l, val_h);
 8001946:	8a7b      	ldrh	r3, [r7, #18]
 8001948:	8a3a      	ldrh	r2, [r7, #16]
 800194a:	4619      	mov	r1, r3
 800194c:	480a      	ldr	r0, [pc, #40]	; (8001978 <LTC4015_VBAT_limits+0xa8>)
 800194e:	f005 fe09 	bl	8007564 <iprintf>
	i2c_write16(VBAT_LO_ALERT_LIMIT, val_l);
 8001952:	8a7b      	ldrh	r3, [r7, #18]
 8001954:	4619      	mov	r1, r3
 8001956:	2001      	movs	r0, #1
 8001958:	f7ff ff64 	bl	8001824 <i2c_write16>
	i2c_write16(VBAT_HI_ALERT_LIMIT, val_h);
 800195c:	8a3b      	ldrh	r3, [r7, #16]
 800195e:	4619      	mov	r1, r3
 8001960:	2002      	movs	r0, #2
 8001962:	f7ff ff5f 	bl	8001824 <i2c_write16>
}
 8001966:	bf00      	nop
 8001968:	3718      	adds	r7, #24
 800196a:	46bd      	mov	sp, r7
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	39499a79 	.word	0x39499a79
 8001974:	390666fc 	.word	0x390666fc
 8001978:	08009460 	.word	0x08009460

0800197c <LTC4015_get_cells>:
    return status;
}


uint8_t LTC4015_get_cells()
{
 800197c:	b580      	push	{r7, lr}
 800197e:	b082      	sub	sp, #8
 8001980:	af00      	add	r7, sp, #0
	uint16_t tmp;
	i2c_read16(CHEM_CELLS, &tmp);
 8001982:	1d3b      	adds	r3, r7, #4
 8001984:	4619      	mov	r1, r3
 8001986:	2043      	movs	r0, #67	; 0x43
 8001988:	f7ff ff2c 	bl	80017e4 <i2c_read16>
	uint8_t cell_count = tmp & 0x0F;
 800198c:	88bb      	ldrh	r3, [r7, #4]
 800198e:	b2db      	uxtb	r3, r3
 8001990:	f003 030f 	and.w	r3, r3, #15
 8001994:	71fb      	strb	r3, [r7, #7]
	return cell_count;
 8001996:	79fb      	ldrb	r3, [r7, #7]
}
 8001998:	4618      	mov	r0, r3
 800199a:	3708      	adds	r7, #8
 800199c:	46bd      	mov	sp, r7
 800199e:	bd80      	pop	{r7, pc}

080019a0 <LTC4015_get_chem>:

uint8_t LTC4015_get_chem()
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	b082      	sub	sp, #8
 80019a4:	af00      	add	r7, sp, #0
	uint16_t tmp;
	uint8_t chem;
	i2c_read16(CHEM_CELLS, &tmp);
 80019a6:	1d3b      	adds	r3, r7, #4
 80019a8:	4619      	mov	r1, r3
 80019aa:	2043      	movs	r0, #67	; 0x43
 80019ac:	f7ff ff1a 	bl	80017e4 <i2c_read16>
	chem = (tmp >> chem) & 0x0F;
 80019b0:	88bb      	ldrh	r3, [r7, #4]
 80019b2:	461a      	mov	r2, r3
 80019b4:	79fb      	ldrb	r3, [r7, #7]
 80019b6:	fa42 f303 	asr.w	r3, r2, r3
 80019ba:	b2db      	uxtb	r3, r3
 80019bc:	f003 030f 	and.w	r3, r3, #15
 80019c0:	71fb      	strb	r3, [r7, #7]
	return chem;
 80019c2:	79fb      	ldrb	r3, [r7, #7]
}
 80019c4:	4618      	mov	r0, r3
 80019c6:	3708      	adds	r7, #8
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <LTC4015_init>:

void LTC4015_init()
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
//	LTC4015_VBAT_limits(0,0);
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	bc80      	pop	{r7}
 80019d6:	4770      	bx	lr

080019d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019d8:	b590      	push	{r4, r7, lr}
 80019da:	b083      	sub	sp, #12
 80019dc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019de:	f000 ff87 	bl	80028f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019e2:	f000 fa3f 	bl	8001e64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019e6:	f000 fc57 	bl	8002298 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80019ea:	f000 fbe3 	bl	80021b4 <MX_USART1_UART_Init>
  printf("Initializing ...\r\n");
 80019ee:	4896      	ldr	r0, [pc, #600]	; (8001c48 <main+0x270>)
 80019f0:	f005 fe2c 	bl	800764c <puts>
  MX_USART3_UART_Init();
 80019f4:	f000 fc08 	bl	8002208 <MX_USART3_UART_Init>
  //  MX_IWDG_Init();
  POWER_OFF();
 80019f8:	2200      	movs	r2, #0
 80019fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019fe:	4893      	ldr	r0, [pc, #588]	; (8001c4c <main+0x274>)
 8001a00:	f002 f99f 	bl	8003d42 <HAL_GPIO_WritePin>
  if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8001a04:	4b92      	ldr	r3, [pc, #584]	; (8001c50 <main+0x278>)
 8001a06:	685b      	ldr	r3, [r3, #4]
 8001a08:	f003 0302 	and.w	r3, r3, #2
 8001a0c:	2b02      	cmp	r3, #2
 8001a0e:	d105      	bne.n	8001a1c <main+0x44>
  {
    /* Clear Standby flag */
    __HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8001a10:	4a8f      	ldr	r2, [pc, #572]	; (8001c50 <main+0x278>)
 8001a12:	4b8f      	ldr	r3, [pc, #572]	; (8001c50 <main+0x278>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f043 0308 	orr.w	r3, r3, #8
 8001a1a:	6013      	str	r3, [r2, #0]
  }
  uint32_t timon = HAL_GetTick();
 8001a1c:	f000 ffc0 	bl	80029a0 <HAL_GetTick>
 8001a20:	6078      	str	r0, [r7, #4]
  while(Power_SW_READ() == GPIO_PIN_SET)
 8001a22:	e017      	b.n	8001a54 <main+0x7c>
  {
    if(HAL_GetTick() - timon > 1000)     // 1 sekunda naciskania
 8001a24:	f000 ffbc 	bl	80029a0 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001a32:	d90f      	bls.n	8001a54 <main+0x7c>
    {
    	timon = HAL_GetTick();
 8001a34:	f000 ffb4 	bl	80029a0 <HAL_GetTick>
 8001a38:	6078      	str	r0, [r7, #4]
        POWER_ON();    // podtrzymaj zasilanie
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a40:	4882      	ldr	r0, [pc, #520]	; (8001c4c <main+0x274>)
 8001a42:	f002 f97e 	bl	8003d42 <HAL_GPIO_WritePin>
    	printf("Power ON\r\n");
 8001a46:	4883      	ldr	r0, [pc, #524]	; (8001c54 <main+0x27c>)
 8001a48:	f005 fe00 	bl	800764c <puts>
    	run_state = CHECKING;
 8001a4c:	4b82      	ldr	r3, [pc, #520]	; (8001c58 <main+0x280>)
 8001a4e:	2201      	movs	r2, #1
 8001a50:	701a      	strb	r2, [r3, #0]
        break;                // przerwij petle while
 8001a52:	e006      	b.n	8001a62 <main+0x8a>
  while(Power_SW_READ() == GPIO_PIN_SET)
 8001a54:	2110      	movs	r1, #16
 8001a56:	487d      	ldr	r0, [pc, #500]	; (8001c4c <main+0x274>)
 8001a58:	f002 f95c 	bl	8003d14 <HAL_GPIO_ReadPin>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	2b01      	cmp	r3, #1
 8001a60:	d0e0      	beq.n	8001a24 <main+0x4c>
    }

  //  WDR();    // reset watchdoga
  }
  if(run_state == WARMUP)
 8001a62:	4b7d      	ldr	r3, [pc, #500]	; (8001c58 <main+0x280>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d116      	bne.n	8001a98 <main+0xc0>
  {
      HAL_Delay(300);
 8001a6a:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8001a6e:	f000 ffa1 	bl	80029b4 <HAL_Delay>
      HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);
 8001a72:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a76:	f003 facb 	bl	8005010 <HAL_PWR_DisableWakeUpPin>
      __HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8001a7a:	4a75      	ldr	r2, [pc, #468]	; (8001c50 <main+0x278>)
 8001a7c:	4b74      	ldr	r3, [pc, #464]	; (8001c50 <main+0x278>)
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f043 0304 	orr.w	r3, r3, #4
 8001a84:	6013      	str	r3, [r2, #0]
      HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001a86:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001a8a:	f003 faa5 	bl	8004fd8 <HAL_PWR_EnableWakeUpPin>
      printf("Sleep !\r\n");
 8001a8e:	4873      	ldr	r0, [pc, #460]	; (8001c5c <main+0x284>)
 8001a90:	f005 fddc 	bl	800764c <puts>
      HAL_PWR_EnterSTANDBYMode();
 8001a94:	f003 fad8 	bl	8005048 <HAL_PWR_EnterSTANDBYMode>
  }

  MX_DMA_Init();
 8001a98:	f000 fbe0 	bl	800225c <MX_DMA_Init>
  MX_ADC1_Init();
 8001a9c:	f000 fa40 	bl	8001f20 <MX_ADC1_Init>
  MX_I2C1_Init();
 8001aa0:	f000 fafe 	bl	80020a0 <MX_I2C1_Init>

  MX_TIM4_Init();
 8001aa4:	f000 fb2c 	bl	8002100 <MX_TIM4_Init>

  /* USER CODE BEGIN 2 */

  ADC_DMA_Start();
 8001aa8:	f7ff fb2e 	bl	8001108 <ADC_DMA_Start>
  HAL_Delay(10);
 8001aac:	200a      	movs	r0, #10
 8001aae:	f000 ff81 	bl	80029b4 <HAL_Delay>


  if (LTC4015_check())
 8001ab2:	f7ff fed7 	bl	8001864 <LTC4015_check>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d01e      	beq.n	8001afa <main+0x122>
  {
	num_cells = LTC4015_get_cells();
 8001abc:	f7ff ff5e 	bl	800197c <LTC4015_get_cells>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	4b66      	ldr	r3, [pc, #408]	; (8001c60 <main+0x288>)
 8001ac6:	701a      	strb	r2, [r3, #0]
	chem_type = LTC4015_get_chem();
 8001ac8:	f7ff ff6a 	bl	80019a0 <LTC4015_get_chem>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	4b64      	ldr	r3, [pc, #400]	; (8001c64 <main+0x28c>)
 8001ad2:	701a      	strb	r2, [r3, #0]
	printf("Chem type : %d   Num cells : %d \r\n", chem_type, num_cells);
 8001ad4:	4b63      	ldr	r3, [pc, #396]	; (8001c64 <main+0x28c>)
 8001ad6:	781b      	ldrb	r3, [r3, #0]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4b61      	ldr	r3, [pc, #388]	; (8001c60 <main+0x288>)
 8001adc:	781b      	ldrb	r3, [r3, #0]
 8001ade:	461a      	mov	r2, r3
 8001ae0:	4861      	ldr	r0, [pc, #388]	; (8001c68 <main+0x290>)
 8001ae2:	f005 fd3f 	bl	8007564 <iprintf>
	LTC4015_init(); //pusta
 8001ae6:	f7ff ff71 	bl	80019cc <LTC4015_init>
	LTC4015_VBAT_limits(7.6, 12.7, num_cells, chem_type);
 8001aea:	4b5d      	ldr	r3, [pc, #372]	; (8001c60 <main+0x288>)
 8001aec:	781a      	ldrb	r2, [r3, #0]
 8001aee:	4b5d      	ldr	r3, [pc, #372]	; (8001c64 <main+0x28c>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	495e      	ldr	r1, [pc, #376]	; (8001c6c <main+0x294>)
 8001af4:	485e      	ldr	r0, [pc, #376]	; (8001c70 <main+0x298>)
 8001af6:	f7ff feeb 	bl	80018d0 <LTC4015_VBAT_limits>
  }

  ticks = HAL_GetTick();
 8001afa:	f000 ff51 	bl	80029a0 <HAL_GetTick>
 8001afe:	4602      	mov	r2, r0
 8001b00:	4b5c      	ldr	r3, [pc, #368]	; (8001c74 <main+0x29c>)
 8001b02:	601a      	str	r2, [r3, #0]
  ticks20 = HAL_GetTick();
 8001b04:	f000 ff4c 	bl	80029a0 <HAL_GetTick>
 8001b08:	4602      	mov	r2, r0
 8001b0a:	4b5b      	ldr	r3, [pc, #364]	; (8001c78 <main+0x2a0>)
 8001b0c:	601a      	str	r2, [r3, #0]
  ticks5s = HAL_GetTick();
 8001b0e:	f000 ff47 	bl	80029a0 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	4b59      	ldr	r3, [pc, #356]	; (8001c7c <main+0x2a4>)
 8001b16:	601a      	str	r2, [r3, #0]

  while (1)
  {
    /* USER CODE END WHILE */

	  checkPowerOff();
 8001b18:	f7ff fe10 	bl	800173c <checkPowerOff>

	  if(HAL_GetTick()-ticks20 >= 10)
 8001b1c:	f000 ff40 	bl	80029a0 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	4b55      	ldr	r3, [pc, #340]	; (8001c78 <main+0x2a0>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	2b09      	cmp	r3, #9
 8001b2a:	d926      	bls.n	8001b7a <main+0x1a2>
	  {
	      ticks20 = HAL_GetTick();
 8001b2c:	f000 ff38 	bl	80029a0 <HAL_GetTick>
 8001b30:	4602      	mov	r2, r0
 8001b32:	4b51      	ldr	r3, [pc, #324]	; (8001c78 <main+0x2a0>)
 8001b34:	601a      	str	r2, [r3, #0]
	      sys_temp = Round_filter_fl(1,GET_Buff_Temp());
 8001b36:	f7ff fafb 	bl	8001130 <GET_Buff_Temp>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	2001      	movs	r0, #1
 8001b40:	f7ff fda4 	bl	800168c <Round_filter_fl>
 8001b44:	4602      	mov	r2, r0
 8001b46:	4b4e      	ldr	r3, [pc, #312]	; (8001c80 <main+0x2a8>)
 8001b48:	601a      	str	r2, [r3, #0]
	      fill_voltage_table();
 8001b4a:	f000 f8ad 	bl	8001ca8 <fill_voltage_table>
	      fill_current_table();
 8001b4e:	f000 f8cb 	bl	8001ce8 <fill_current_table>
	      ps_pg_state = PS_PG_READ();
 8001b52:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b56:	483d      	ldr	r0, [pc, #244]	; (8001c4c <main+0x274>)
 8001b58:	f002 f8dc 	bl	8003d14 <HAL_GPIO_ReadPin>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4b48      	ldr	r3, [pc, #288]	; (8001c84 <main+0x2ac>)
 8001b62:	701a      	strb	r2, [r3, #0]
	      rpi_feedback = RPI_FB_READ();
 8001b64:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b68:	4838      	ldr	r0, [pc, #224]	; (8001c4c <main+0x274>)
 8001b6a:	f002 f8d3 	bl	8003d14 <HAL_GPIO_ReadPin>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	461a      	mov	r2, r3
 8001b72:	4b45      	ldr	r3, [pc, #276]	; (8001c88 <main+0x2b0>)
 8001b74:	701a      	strb	r2, [r3, #0]
	      supply_check_select();
 8001b76:	f000 f8d5 	bl	8001d24 <supply_check_select>
	  }

	  if(HAL_GetTick()-ticks >= 1000)
 8001b7a:	f000 ff11 	bl	80029a0 <HAL_GetTick>
 8001b7e:	4602      	mov	r2, r0
 8001b80:	4b3c      	ldr	r3, [pc, #240]	; (8001c74 <main+0x29c>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	1ad3      	subs	r3, r2, r3
 8001b86:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001b8a:	d34b      	bcc.n	8001c24 <main+0x24c>
	  {
		  LED1_TOGGLE();
 8001b8c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b90:	482e      	ldr	r0, [pc, #184]	; (8001c4c <main+0x274>)
 8001b92:	f002 f8ee 	bl	8003d72 <HAL_GPIO_TogglePin>
	      ticks = HAL_GetTick();
 8001b96:	f000 ff03 	bl	80029a0 <HAL_GetTick>
 8001b9a:	4602      	mov	r2, r0
 8001b9c:	4b35      	ldr	r3, [pc, #212]	; (8001c74 <main+0x29c>)
 8001b9e:	601a      	str	r2, [r3, #0]
	      printf("Temp round: %3.1f\r\n", sys_temp);
 8001ba0:	4b37      	ldr	r3, [pc, #220]	; (8001c80 <main+0x2a8>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7fe fc3f 	bl	8000428 <__aeabi_f2d>
 8001baa:	4603      	mov	r3, r0
 8001bac:	460c      	mov	r4, r1
 8001bae:	461a      	mov	r2, r3
 8001bb0:	4623      	mov	r3, r4
 8001bb2:	4836      	ldr	r0, [pc, #216]	; (8001c8c <main+0x2b4>)
 8001bb4:	f005 fcd6 	bl	8007564 <iprintf>
	      printf("5V SYS: %2.2f  ", volt_table[0]);
 8001bb8:	4b35      	ldr	r3, [pc, #212]	; (8001c90 <main+0x2b8>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7fe fc33 	bl	8000428 <__aeabi_f2d>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	460c      	mov	r4, r1
 8001bc6:	461a      	mov	r2, r3
 8001bc8:	4623      	mov	r3, r4
 8001bca:	4832      	ldr	r0, [pc, #200]	; (8001c94 <main+0x2bc>)
 8001bcc:	f005 fcca 	bl	8007564 <iprintf>
	      printf("5V DC: %2.2f \r\n", volt_table[1]);
 8001bd0:	4b2f      	ldr	r3, [pc, #188]	; (8001c90 <main+0x2b8>)
 8001bd2:	685b      	ldr	r3, [r3, #4]
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7fe fc27 	bl	8000428 <__aeabi_f2d>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	460c      	mov	r4, r1
 8001bde:	461a      	mov	r2, r3
 8001be0:	4623      	mov	r3, r4
 8001be2:	482d      	ldr	r0, [pc, #180]	; (8001c98 <main+0x2c0>)
 8001be4:	f005 fcbe 	bl	8007564 <iprintf>
	      printf("12V SYS: %2.2f \r\n", volt_table[3]);
 8001be8:	4b29      	ldr	r3, [pc, #164]	; (8001c90 <main+0x2b8>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7fe fc1b 	bl	8000428 <__aeabi_f2d>
 8001bf2:	4603      	mov	r3, r0
 8001bf4:	460c      	mov	r4, r1
 8001bf6:	461a      	mov	r2, r3
 8001bf8:	4623      	mov	r3, r4
 8001bfa:	4828      	ldr	r0, [pc, #160]	; (8001c9c <main+0x2c4>)
 8001bfc:	f005 fcb2 	bl	8007564 <iprintf>
	      printf("5V STB: %2.2f \r\n", volt_table[2]);
 8001c00:	4b23      	ldr	r3, [pc, #140]	; (8001c90 <main+0x2b8>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7fe fc0f 	bl	8000428 <__aeabi_f2d>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	460c      	mov	r4, r1
 8001c0e:	461a      	mov	r2, r3
 8001c10:	4623      	mov	r3, r4
 8001c12:	4823      	ldr	r0, [pc, #140]	; (8001ca0 <main+0x2c8>)
 8001c14:	f005 fca6 	bl	8007564 <iprintf>
	      printf("Power Good : %d \r\n", ps_pg_state);
 8001c18:	4b1a      	ldr	r3, [pc, #104]	; (8001c84 <main+0x2ac>)
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	4619      	mov	r1, r3
 8001c1e:	4821      	ldr	r0, [pc, #132]	; (8001ca4 <main+0x2cc>)
 8001c20:	f005 fca0 	bl	8007564 <iprintf>
	   }
	  if(HAL_GetTick()-ticks5s >= 5000)
 8001c24:	f000 febc 	bl	80029a0 <HAL_GetTick>
 8001c28:	4602      	mov	r2, r0
 8001c2a:	4b14      	ldr	r3, [pc, #80]	; (8001c7c <main+0x2a4>)
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	f241 3287 	movw	r2, #4999	; 0x1387
 8001c34:	4293      	cmp	r3, r2
 8001c36:	f67f af6f 	bls.w	8001b18 <main+0x140>
	  {
		  ticks5s = HAL_GetTick();
 8001c3a:	f000 feb1 	bl	80029a0 <HAL_GetTick>
 8001c3e:	4602      	mov	r2, r0
 8001c40:	4b0e      	ldr	r3, [pc, #56]	; (8001c7c <main+0x2a4>)
 8001c42:	601a      	str	r2, [r3, #0]
	  checkPowerOff();
 8001c44:	e768      	b.n	8001b18 <main+0x140>
 8001c46:	bf00      	nop
 8001c48:	08009480 	.word	0x08009480
 8001c4c:	40010c00 	.word	0x40010c00
 8001c50:	40007000 	.word	0x40007000
 8001c54:	08009494 	.word	0x08009494
 8001c58:	20000204 	.word	0x20000204
 8001c5c:	080094a0 	.word	0x080094a0
 8001c60:	2000044d 	.word	0x2000044d
 8001c64:	2000044e 	.word	0x2000044e
 8001c68:	080094ac 	.word	0x080094ac
 8001c6c:	414b3333 	.word	0x414b3333
 8001c70:	40f33333 	.word	0x40f33333
 8001c74:	20000444 	.word	0x20000444
 8001c78:	20000394 	.word	0x20000394
 8001c7c:	20000448 	.word	0x20000448
 8001c80:	20000440 	.word	0x20000440
 8001c84:	200003f0 	.word	0x200003f0
 8001c88:	2000044c 	.word	0x2000044c
 8001c8c:	080094d0 	.word	0x080094d0
 8001c90:	200003dc 	.word	0x200003dc
 8001c94:	080094e4 	.word	0x080094e4
 8001c98:	080094f4 	.word	0x080094f4
 8001c9c:	08009504 	.word	0x08009504
 8001ca0:	08009518 	.word	0x08009518
 8001ca4:	0800952c 	.word	0x0800952c

08001ca8 <fill_voltage_table>:
  }
  /* USER CODE END 3 */
}

void fill_voltage_table(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
    volt_table[0] = GET_SYS_5V();
 8001cac:	f7ff fab0 	bl	8001210 <GET_SYS_5V>
 8001cb0:	4602      	mov	r2, r0
 8001cb2:	4b0c      	ldr	r3, [pc, #48]	; (8001ce4 <fill_voltage_table+0x3c>)
 8001cb4:	601a      	str	r2, [r3, #0]
    volt_table[1] = GET_DC_5V();
 8001cb6:	f7ff faf3 	bl	80012a0 <GET_DC_5V>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	4b09      	ldr	r3, [pc, #36]	; (8001ce4 <fill_voltage_table+0x3c>)
 8001cbe:	605a      	str	r2, [r3, #4]
    volt_table[2] = GET_STB_5V();
 8001cc0:	f7ff fb36 	bl	8001330 <GET_STB_5V>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	4b07      	ldr	r3, [pc, #28]	; (8001ce4 <fill_voltage_table+0x3c>)
 8001cc8:	609a      	str	r2, [r3, #8]
    volt_table[3] = GET_SYS_12V();
 8001cca:	f7ff fb79 	bl	80013c0 <GET_SYS_12V>
 8001cce:	4602      	mov	r2, r0
 8001cd0:	4b04      	ldr	r3, [pc, #16]	; (8001ce4 <fill_voltage_table+0x3c>)
 8001cd2:	60da      	str	r2, [r3, #12]
    volt_table[4] = GET_DC_12V();
 8001cd4:	f7ff fbbc 	bl	8001450 <GET_DC_12V>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	4b02      	ldr	r3, [pc, #8]	; (8001ce4 <fill_voltage_table+0x3c>)
 8001cdc:	611a      	str	r2, [r3, #16]
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	200003dc 	.word	0x200003dc

08001ce8 <fill_current_table>:

void fill_current_table(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
    curr_table[0] = GET_SYS_5V_CURR();
 8001cec:	f7ff fc88 	bl	8001600 <GET_SYS_5V_CURR>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	b29a      	uxth	r2, r3
 8001cf4:	4b0a      	ldr	r3, [pc, #40]	; (8001d20 <fill_current_table+0x38>)
 8001cf6:	801a      	strh	r2, [r3, #0]
    curr_table[1] = GET_SYS_12V_CURR();
 8001cf8:	f7ff fc52 	bl	80015a0 <GET_SYS_12V_CURR>
 8001cfc:	4603      	mov	r3, r0
 8001cfe:	b29a      	uxth	r2, r3
 8001d00:	4b07      	ldr	r3, [pc, #28]	; (8001d20 <fill_current_table+0x38>)
 8001d02:	805a      	strh	r2, [r3, #2]
    curr_table[2] = GET_HDD_5V_CURR();
 8001d04:	f7ff fc1c 	bl	8001540 <GET_HDD_5V_CURR>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	b29a      	uxth	r2, r3
 8001d0c:	4b04      	ldr	r3, [pc, #16]	; (8001d20 <fill_current_table+0x38>)
 8001d0e:	809a      	strh	r2, [r3, #4]
    curr_table[3] = GET_HDD_12V_CURR();
 8001d10:	f7ff fbe6 	bl	80014e0 <GET_HDD_12V_CURR>
 8001d14:	4603      	mov	r3, r0
 8001d16:	b29a      	uxth	r2, r3
 8001d18:	4b01      	ldr	r3, [pc, #4]	; (8001d20 <fill_current_table+0x38>)
 8001d1a:	80da      	strh	r2, [r3, #6]
}
 8001d1c:	bf00      	nop
 8001d1e:	bd80      	pop	{r7, pc}
 8001d20:	20000438 	.word	0x20000438

08001d24 <supply_check_select>:

void supply_check_select()
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
	if((volt_table[2] <= 5.4f && volt_table[2] >= 4.5f) && ps_pg_state == 0 && (run_state == RUNNING_BUFFER || run_state == CHECKING)) ps_count++;
 8001d28:	4b42      	ldr	r3, [pc, #264]	; (8001e34 <supply_check_select+0x110>)
 8001d2a:	689b      	ldr	r3, [r3, #8]
 8001d2c:	4942      	ldr	r1, [pc, #264]	; (8001e38 <supply_check_select+0x114>)
 8001d2e:	4618      	mov	r0, r3
 8001d30:	f7ff f9ac 	bl	800108c <__aeabi_fcmple>
 8001d34:	4603      	mov	r3, r0
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d01b      	beq.n	8001d72 <supply_check_select+0x4e>
 8001d3a:	4b3e      	ldr	r3, [pc, #248]	; (8001e34 <supply_check_select+0x110>)
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	493f      	ldr	r1, [pc, #252]	; (8001e3c <supply_check_select+0x118>)
 8001d40:	4618      	mov	r0, r3
 8001d42:	f7ff f9ad 	bl	80010a0 <__aeabi_fcmpge>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d012      	beq.n	8001d72 <supply_check_select+0x4e>
 8001d4c:	4b3c      	ldr	r3, [pc, #240]	; (8001e40 <supply_check_select+0x11c>)
 8001d4e:	781b      	ldrb	r3, [r3, #0]
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d10e      	bne.n	8001d72 <supply_check_select+0x4e>
 8001d54:	4b3b      	ldr	r3, [pc, #236]	; (8001e44 <supply_check_select+0x120>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	2b04      	cmp	r3, #4
 8001d5a:	d003      	beq.n	8001d64 <supply_check_select+0x40>
 8001d5c:	4b39      	ldr	r3, [pc, #228]	; (8001e44 <supply_check_select+0x120>)
 8001d5e:	781b      	ldrb	r3, [r3, #0]
 8001d60:	2b01      	cmp	r3, #1
 8001d62:	d106      	bne.n	8001d72 <supply_check_select+0x4e>
 8001d64:	4b38      	ldr	r3, [pc, #224]	; (8001e48 <supply_check_select+0x124>)
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	3301      	adds	r3, #1
 8001d6a:	b2da      	uxtb	r2, r3
 8001d6c:	4b36      	ldr	r3, [pc, #216]	; (8001e48 <supply_check_select+0x124>)
 8001d6e:	701a      	strb	r2, [r3, #0]
 8001d70:	e002      	b.n	8001d78 <supply_check_select+0x54>
	else ps_count = 0;
 8001d72:	4b35      	ldr	r3, [pc, #212]	; (8001e48 <supply_check_select+0x124>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	701a      	strb	r2, [r3, #0]
	if(ps_count > 8 && ps_count < 12) { PS_ON(); printf("PS-ON ! \r\n"); }
 8001d78:	4b33      	ldr	r3, [pc, #204]	; (8001e48 <supply_check_select+0x124>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	2b08      	cmp	r3, #8
 8001d7e:	d90c      	bls.n	8001d9a <supply_check_select+0x76>
 8001d80:	4b31      	ldr	r3, [pc, #196]	; (8001e48 <supply_check_select+0x124>)
 8001d82:	781b      	ldrb	r3, [r3, #0]
 8001d84:	2b0b      	cmp	r3, #11
 8001d86:	d808      	bhi.n	8001d9a <supply_check_select+0x76>
 8001d88:	2201      	movs	r2, #1
 8001d8a:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d8e:	482f      	ldr	r0, [pc, #188]	; (8001e4c <supply_check_select+0x128>)
 8001d90:	f001 ffd7 	bl	8003d42 <HAL_GPIO_WritePin>
 8001d94:	482e      	ldr	r0, [pc, #184]	; (8001e50 <supply_check_select+0x12c>)
 8001d96:	f005 fc59 	bl	800764c <puts>
	if (ps_pg_state == 1) pg_count++;
 8001d9a:	4b29      	ldr	r3, [pc, #164]	; (8001e40 <supply_check_select+0x11c>)
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	2b01      	cmp	r3, #1
 8001da0:	d106      	bne.n	8001db0 <supply_check_select+0x8c>
 8001da2:	4b2c      	ldr	r3, [pc, #176]	; (8001e54 <supply_check_select+0x130>)
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	3301      	adds	r3, #1
 8001da8:	b2da      	uxtb	r2, r3
 8001daa:	4b2a      	ldr	r3, [pc, #168]	; (8001e54 <supply_check_select+0x130>)
 8001dac:	701a      	strb	r2, [r3, #0]
 8001dae:	e002      	b.n	8001db6 <supply_check_select+0x92>
	else pg_count = 0;
 8001db0:	4b28      	ldr	r3, [pc, #160]	; (8001e54 <supply_check_select+0x130>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
	if(pg_count > 10 && run_state == RUNNING_BUFFER)
 8001db6:	4b27      	ldr	r3, [pc, #156]	; (8001e54 <supply_check_select+0x130>)
 8001db8:	781b      	ldrb	r3, [r3, #0]
 8001dba:	2b0a      	cmp	r3, #10
 8001dbc:	d91a      	bls.n	8001df4 <supply_check_select+0xd0>
 8001dbe:	4b21      	ldr	r3, [pc, #132]	; (8001e44 <supply_check_select+0x120>)
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b04      	cmp	r3, #4
 8001dc4:	d116      	bne.n	8001df4 <supply_check_select+0xd0>
	{
		ps_count = 0;
 8001dc6:	4b20      	ldr	r3, [pc, #128]	; (8001e48 <supply_check_select+0x124>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	701a      	strb	r2, [r3, #0]
		pg_count = 0;
 8001dcc:	4b21      	ldr	r3, [pc, #132]	; (8001e54 <supply_check_select+0x130>)
 8001dce:	2200      	movs	r2, #0
 8001dd0:	701a      	strb	r2, [r3, #0]
		_5V_SEL_PS();
 8001dd2:	2201      	movs	r2, #1
 8001dd4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001dd8:	481c      	ldr	r0, [pc, #112]	; (8001e4c <supply_check_select+0x128>)
 8001dda:	f001 ffb2 	bl	8003d42 <HAL_GPIO_WritePin>
		_12V_SEL_PS();
 8001dde:	2201      	movs	r2, #1
 8001de0:	2104      	movs	r1, #4
 8001de2:	481d      	ldr	r0, [pc, #116]	; (8001e58 <supply_check_select+0x134>)
 8001de4:	f001 ffad 	bl	8003d42 <HAL_GPIO_WritePin>
		run_state = RUNNING_PS;
 8001de8:	4b16      	ldr	r3, [pc, #88]	; (8001e44 <supply_check_select+0x120>)
 8001dea:	2203      	movs	r2, #3
 8001dec:	701a      	strb	r2, [r3, #0]
		printf("PS select \r\n");
 8001dee:	481b      	ldr	r0, [pc, #108]	; (8001e5c <supply_check_select+0x138>)
 8001df0:	f005 fc2c 	bl	800764c <puts>
	}


	if (ps_pg_state == 0 && (run_state == RUNNING_PS || run_state == CHECKING))
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <supply_check_select+0x11c>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d118      	bne.n	8001e2e <supply_check_select+0x10a>
 8001dfc:	4b11      	ldr	r3, [pc, #68]	; (8001e44 <supply_check_select+0x120>)
 8001dfe:	781b      	ldrb	r3, [r3, #0]
 8001e00:	2b03      	cmp	r3, #3
 8001e02:	d003      	beq.n	8001e0c <supply_check_select+0xe8>
 8001e04:	4b0f      	ldr	r3, [pc, #60]	; (8001e44 <supply_check_select+0x120>)
 8001e06:	781b      	ldrb	r3, [r3, #0]
 8001e08:	2b01      	cmp	r3, #1
 8001e0a:	d110      	bne.n	8001e2e <supply_check_select+0x10a>
	{
		_5V_SEL_BUF();
 8001e0c:	2200      	movs	r2, #0
 8001e0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001e12:	480e      	ldr	r0, [pc, #56]	; (8001e4c <supply_check_select+0x128>)
 8001e14:	f001 ff95 	bl	8003d42 <HAL_GPIO_WritePin>
		_12V_SEL_BUF();
 8001e18:	2200      	movs	r2, #0
 8001e1a:	2104      	movs	r1, #4
 8001e1c:	480e      	ldr	r0, [pc, #56]	; (8001e58 <supply_check_select+0x134>)
 8001e1e:	f001 ff90 	bl	8003d42 <HAL_GPIO_WritePin>
		run_state = RUNNING_BUFFER;
 8001e22:	4b08      	ldr	r3, [pc, #32]	; (8001e44 <supply_check_select+0x120>)
 8001e24:	2204      	movs	r2, #4
 8001e26:	701a      	strb	r2, [r3, #0]
		printf("Buffer select \r\n");
 8001e28:	480d      	ldr	r0, [pc, #52]	; (8001e60 <supply_check_select+0x13c>)
 8001e2a:	f005 fc0f 	bl	800764c <puts>
	}
}
 8001e2e:	bf00      	nop
 8001e30:	bd80      	pop	{r7, pc}
 8001e32:	bf00      	nop
 8001e34:	200003dc 	.word	0x200003dc
 8001e38:	40accccd 	.word	0x40accccd
 8001e3c:	40900000 	.word	0x40900000
 8001e40:	200003f0 	.word	0x200003f0
 8001e44:	20000204 	.word	0x20000204
 8001e48:	20000205 	.word	0x20000205
 8001e4c:	40010800 	.word	0x40010800
 8001e50:	08009540 	.word	0x08009540
 8001e54:	20000206 	.word	0x20000206
 8001e58:	40010c00 	.word	0x40010c00
 8001e5c:	0800954c 	.word	0x0800954c
 8001e60:	08009558 	.word	0x08009558

08001e64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e64:	b580      	push	{r7, lr}
 8001e66:	b094      	sub	sp, #80	; 0x50
 8001e68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e6a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e6e:	2228      	movs	r2, #40	; 0x28
 8001e70:	2100      	movs	r1, #0
 8001e72:	4618      	mov	r0, r3
 8001e74:	f004 ff0c 	bl	8006c90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001e94:	2309      	movs	r3, #9
 8001e96:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e9c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001eaa:	2302      	movs	r3, #2
 8001eac:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001eae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001eb2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001eb4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001eb8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eba:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ebe:	4618      	mov	r0, r3
 8001ec0:	f003 f8da 	bl	8005078 <HAL_RCC_OscConfig>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <SystemClock_Config+0x6a>
  {
    Error_Handler();
 8001eca:	f000 fa6d 	bl	80023a8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ece:	230f      	movs	r3, #15
 8001ed0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ed2:	2302      	movs	r3, #2
 8001ed4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ede:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	2102      	movs	r1, #2
 8001eea:	4618      	mov	r0, r3
 8001eec:	f003 fb44 	bl	8005578 <HAL_RCC_ClockConfig>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d001      	beq.n	8001efa <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001ef6:	f000 fa57 	bl	80023a8 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001efa:	2302      	movs	r3, #2
 8001efc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001efe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f02:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001f04:	1d3b      	adds	r3, r7, #4
 8001f06:	4618      	mov	r0, r3
 8001f08:	f003 fcd2 	bl	80058b0 <HAL_RCCEx_PeriphCLKConfig>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d001      	beq.n	8001f16 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001f12:	f000 fa49 	bl	80023a8 <Error_Handler>
  }
}
 8001f16:	bf00      	nop
 8001f18:	3750      	adds	r7, #80	; 0x50
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	bd80      	pop	{r7, pc}
	...

08001f20 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b084      	sub	sp, #16
 8001f24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001f26:	1d3b      	adds	r3, r7, #4
 8001f28:	2200      	movs	r2, #0
 8001f2a:	601a      	str	r2, [r3, #0]
 8001f2c:	605a      	str	r2, [r3, #4]
 8001f2e:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f30:	4b59      	ldr	r3, [pc, #356]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f32:	4a5a      	ldr	r2, [pc, #360]	; (800209c <MX_ADC1_Init+0x17c>)
 8001f34:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001f36:	4b58      	ldr	r3, [pc, #352]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f38:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001f3c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001f3e:	4b56      	ldr	r3, [pc, #344]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f40:	2201      	movs	r2, #1
 8001f42:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f44:	4b54      	ldr	r3, [pc, #336]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f4a:	4b53      	ldr	r3, [pc, #332]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f4c:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f50:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f52:	4b51      	ldr	r3, [pc, #324]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f54:	2200      	movs	r2, #0
 8001f56:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 10;
 8001f58:	4b4f      	ldr	r3, [pc, #316]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f5a:	220a      	movs	r2, #10
 8001f5c:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f5e:	484e      	ldr	r0, [pc, #312]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f60:	f000 fd4a 	bl	80029f8 <HAL_ADC_Init>
 8001f64:	4603      	mov	r3, r0
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d001      	beq.n	8001f6e <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 8001f6a:	f000 fa1d 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8001f6e:	2310      	movs	r3, #16
 8001f70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f72:	2301      	movs	r3, #1
 8001f74:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001f76:	2307      	movs	r3, #7
 8001f78:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f7a:	1d3b      	adds	r3, r7, #4
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4846      	ldr	r0, [pc, #280]	; (8002098 <MX_ADC1_Init+0x178>)
 8001f80:	f000 ff0c 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001f8a:	f000 fa0d 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f8e:	2301      	movs	r3, #1
 8001f90:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001f92:	2302      	movs	r3, #2
 8001f94:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_28CYCLES_5;
 8001f96:	2303      	movs	r3, #3
 8001f98:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	483e      	ldr	r0, [pc, #248]	; (8002098 <MX_ADC1_Init+0x178>)
 8001fa0:	f000 fefc 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d001      	beq.n	8001fae <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001faa:	f000 f9fd 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001fae:	2302      	movs	r3, #2
 8001fb0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001fb2:	2303      	movs	r3, #3
 8001fb4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fb6:	1d3b      	adds	r3, r7, #4
 8001fb8:	4619      	mov	r1, r3
 8001fba:	4837      	ldr	r0, [pc, #220]	; (8002098 <MX_ADC1_Init+0x178>)
 8001fbc:	f000 feee 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d001      	beq.n	8001fca <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8001fc6:	f000 f9ef 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001fce:	2304      	movs	r3, #4
 8001fd0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fd2:	1d3b      	adds	r3, r7, #4
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4830      	ldr	r0, [pc, #192]	; (8002098 <MX_ADC1_Init+0x178>)
 8001fd8:	f000 fee0 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d001      	beq.n	8001fe6 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8001fe2:	f000 f9e1 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001fe6:	2304      	movs	r3, #4
 8001fe8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001fea:	2305      	movs	r3, #5
 8001fec:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001fee:	1d3b      	adds	r3, r7, #4
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4829      	ldr	r0, [pc, #164]	; (8002098 <MX_ADC1_Init+0x178>)
 8001ff4:	f000 fed2 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8001ff8:	4603      	mov	r3, r0
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d001      	beq.n	8002002 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8001ffe:	f000 f9d3 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8002002:	2305      	movs	r3, #5
 8002004:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 8002006:	2306      	movs	r3, #6
 8002008:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800200a:	1d3b      	adds	r3, r7, #4
 800200c:	4619      	mov	r1, r3
 800200e:	4822      	ldr	r0, [pc, #136]	; (8002098 <MX_ADC1_Init+0x178>)
 8002010:	f000 fec4 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8002014:	4603      	mov	r3, r0
 8002016:	2b00      	cmp	r3, #0
 8002018:	d001      	beq.n	800201e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 800201a:	f000 f9c5 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 800201e:	2306      	movs	r3, #6
 8002020:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_7;
 8002022:	2307      	movs	r3, #7
 8002024:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002026:	1d3b      	adds	r3, r7, #4
 8002028:	4619      	mov	r1, r3
 800202a:	481b      	ldr	r0, [pc, #108]	; (8002098 <MX_ADC1_Init+0x178>)
 800202c:	f000 feb6 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8002030:	4603      	mov	r3, r0
 8002032:	2b00      	cmp	r3, #0
 8002034:	d001      	beq.n	800203a <MX_ADC1_Init+0x11a>
  {
    Error_Handler();
 8002036:	f000 f9b7 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 800203a:	2307      	movs	r3, #7
 800203c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_8;
 800203e:	2308      	movs	r3, #8
 8002040:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002042:	1d3b      	adds	r3, r7, #4
 8002044:	4619      	mov	r1, r3
 8002046:	4814      	ldr	r0, [pc, #80]	; (8002098 <MX_ADC1_Init+0x178>)
 8002048:	f000 fea8 	bl	8002d9c <HAL_ADC_ConfigChannel>
 800204c:	4603      	mov	r3, r0
 800204e:	2b00      	cmp	r3, #0
 8002050:	d001      	beq.n	8002056 <MX_ADC1_Init+0x136>
  {
    Error_Handler();
 8002052:	f000 f9a9 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8002056:	2308      	movs	r3, #8
 8002058:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_9;
 800205a:	2309      	movs	r3, #9
 800205c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800205e:	1d3b      	adds	r3, r7, #4
 8002060:	4619      	mov	r1, r3
 8002062:	480d      	ldr	r0, [pc, #52]	; (8002098 <MX_ADC1_Init+0x178>)
 8002064:	f000 fe9a 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d001      	beq.n	8002072 <MX_ADC1_Init+0x152>
  {
    Error_Handler();
 800206e:	f000 f99b 	bl	80023a8 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8002072:	2309      	movs	r3, #9
 8002074:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_10;
 8002076:	230a      	movs	r3, #10
 8002078:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800207a:	1d3b      	adds	r3, r7, #4
 800207c:	4619      	mov	r1, r3
 800207e:	4806      	ldr	r0, [pc, #24]	; (8002098 <MX_ADC1_Init+0x178>)
 8002080:	f000 fe8c 	bl	8002d9c <HAL_ADC_ConfigChannel>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d001      	beq.n	800208e <MX_ADC1_Init+0x16e>
  {
    Error_Handler();
 800208a:	f000 f98d 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800208e:	bf00      	nop
 8002090:	3710      	adds	r7, #16
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	20000364 	.word	0x20000364
 800209c:	40012400 	.word	0x40012400

080020a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020a4:	4b13      	ldr	r3, [pc, #76]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020a6:	4a14      	ldr	r2, [pc, #80]	; (80020f8 <MX_I2C1_Init+0x58>)
 80020a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80020aa:	4b12      	ldr	r3, [pc, #72]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020ac:	4a13      	ldr	r2, [pc, #76]	; (80020fc <MX_I2C1_Init+0x5c>)
 80020ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 80020b0:	4b10      	ldr	r3, [pc, #64]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020b2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020b6:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020b8:	4b0e      	ldr	r3, [pc, #56]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020be:	4b0d      	ldr	r3, [pc, #52]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020c0:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020c4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020c6:	4b0b      	ldr	r3, [pc, #44]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020cc:	4b09      	ldr	r3, [pc, #36]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020d2:	4b08      	ldr	r3, [pc, #32]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020d8:	4b06      	ldr	r3, [pc, #24]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020da:	2200      	movs	r2, #0
 80020dc:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020de:	4805      	ldr	r0, [pc, #20]	; (80020f4 <MX_I2C1_Init+0x54>)
 80020e0:	f001 fe60 	bl	8003da4 <HAL_I2C_Init>
 80020e4:	4603      	mov	r3, r0
 80020e6:	2b00      	cmp	r3, #0
 80020e8:	d001      	beq.n	80020ee <MX_I2C1_Init+0x4e>
  {
    Error_Handler();
 80020ea:	f000 f95d 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80020ee:	bf00      	nop
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	20000304 	.word	0x20000304
 80020f8:	40005400 	.word	0x40005400
 80020fc:	00061a80 	.word	0x00061a80

08002100 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b08a      	sub	sp, #40	; 0x28
 8002104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002106:	f107 0320 	add.w	r3, r7, #32
 800210a:	2200      	movs	r2, #0
 800210c:	601a      	str	r2, [r3, #0]
 800210e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002110:	1d3b      	adds	r3, r7, #4
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	60da      	str	r2, [r3, #12]
 800211c:	611a      	str	r2, [r3, #16]
 800211e:	615a      	str	r2, [r3, #20]
 8002120:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002122:	4b22      	ldr	r3, [pc, #136]	; (80021ac <MX_TIM4_Init+0xac>)
 8002124:	4a22      	ldr	r2, [pc, #136]	; (80021b0 <MX_TIM4_Init+0xb0>)
 8002126:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002128:	4b20      	ldr	r3, [pc, #128]	; (80021ac <MX_TIM4_Init+0xac>)
 800212a:	2200      	movs	r2, #0
 800212c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800212e:	4b1f      	ldr	r3, [pc, #124]	; (80021ac <MX_TIM4_Init+0xac>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002134:	4b1d      	ldr	r3, [pc, #116]	; (80021ac <MX_TIM4_Init+0xac>)
 8002136:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800213a:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800213c:	4b1b      	ldr	r3, [pc, #108]	; (80021ac <MX_TIM4_Init+0xac>)
 800213e:	2200      	movs	r2, #0
 8002140:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002142:	4b1a      	ldr	r3, [pc, #104]	; (80021ac <MX_TIM4_Init+0xac>)
 8002144:	2200      	movs	r2, #0
 8002146:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002148:	4818      	ldr	r0, [pc, #96]	; (80021ac <MX_TIM4_Init+0xac>)
 800214a:	f003 fd23 	bl	8005b94 <HAL_TIM_PWM_Init>
 800214e:	4603      	mov	r3, r0
 8002150:	2b00      	cmp	r3, #0
 8002152:	d001      	beq.n	8002158 <MX_TIM4_Init+0x58>
  {
    Error_Handler();
 8002154:	f000 f928 	bl	80023a8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002158:	2300      	movs	r3, #0
 800215a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800215c:	2300      	movs	r3, #0
 800215e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002160:	f107 0320 	add.w	r3, r7, #32
 8002164:	4619      	mov	r1, r3
 8002166:	4811      	ldr	r0, [pc, #68]	; (80021ac <MX_TIM4_Init+0xac>)
 8002168:	f004 f80c 	bl	8006184 <HAL_TIMEx_MasterConfigSynchronization>
 800216c:	4603      	mov	r3, r0
 800216e:	2b00      	cmp	r3, #0
 8002170:	d001      	beq.n	8002176 <MX_TIM4_Init+0x76>
  {
    Error_Handler();
 8002172:	f000 f919 	bl	80023a8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002176:	2360      	movs	r3, #96	; 0x60
 8002178:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800217a:	2300      	movs	r3, #0
 800217c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800217e:	2300      	movs	r3, #0
 8002180:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002182:	2300      	movs	r3, #0
 8002184:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002186:	1d3b      	adds	r3, r7, #4
 8002188:	2208      	movs	r2, #8
 800218a:	4619      	mov	r1, r3
 800218c:	4807      	ldr	r0, [pc, #28]	; (80021ac <MX_TIM4_Init+0xac>)
 800218e:	f003 fd51 	bl	8005c34 <HAL_TIM_PWM_ConfigChannel>
 8002192:	4603      	mov	r3, r0
 8002194:	2b00      	cmp	r3, #0
 8002196:	d001      	beq.n	800219c <MX_TIM4_Init+0x9c>
  {
    Error_Handler();
 8002198:	f000 f906 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 800219c:	4803      	ldr	r0, [pc, #12]	; (80021ac <MX_TIM4_Init+0xac>)
 800219e:	f000 fa15 	bl	80025cc <HAL_TIM_MspPostInit>

}
 80021a2:	bf00      	nop
 80021a4:	3728      	adds	r7, #40	; 0x28
 80021a6:	46bd      	mov	sp, r7
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000278 	.word	0x20000278
 80021b0:	40000800 	.word	0x40000800

080021b4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80021b8:	4b11      	ldr	r3, [pc, #68]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021ba:	4a12      	ldr	r2, [pc, #72]	; (8002204 <MX_USART1_UART_Init+0x50>)
 80021bc:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80021be:	4b10      	ldr	r3, [pc, #64]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021c4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80021c6:	4b0e      	ldr	r3, [pc, #56]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021c8:	2200      	movs	r2, #0
 80021ca:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021ce:	2200      	movs	r2, #0
 80021d0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80021d2:	4b0b      	ldr	r3, [pc, #44]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80021d8:	4b09      	ldr	r3, [pc, #36]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021da:	220c      	movs	r2, #12
 80021dc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021de:	4b08      	ldr	r3, [pc, #32]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021e0:	2200      	movs	r2, #0
 80021e2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80021e4:	4b06      	ldr	r3, [pc, #24]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021e6:	2200      	movs	r2, #0
 80021e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80021ea:	4805      	ldr	r0, [pc, #20]	; (8002200 <MX_USART1_UART_Init+0x4c>)
 80021ec:	f004 f828 	bl	8006240 <HAL_UART_Init>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d001      	beq.n	80021fa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80021f6:	f000 f8d7 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	20000398 	.word	0x20000398
 8002204:	40013800 	.word	0x40013800

08002208 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800220c:	4b11      	ldr	r3, [pc, #68]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 800220e:	4a12      	ldr	r2, [pc, #72]	; (8002258 <MX_USART3_UART_Init+0x50>)
 8002210:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002212:	4b10      	ldr	r3, [pc, #64]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 8002214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002218:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800221a:	4b0e      	ldr	r3, [pc, #56]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 800221c:	2200      	movs	r2, #0
 800221e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002220:	4b0c      	ldr	r3, [pc, #48]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 8002222:	2200      	movs	r2, #0
 8002224:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002226:	4b0b      	ldr	r3, [pc, #44]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 8002228:	2200      	movs	r2, #0
 800222a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800222c:	4b09      	ldr	r3, [pc, #36]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 800222e:	220c      	movs	r2, #12
 8002230:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002232:	4b08      	ldr	r3, [pc, #32]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 8002234:	2200      	movs	r2, #0
 8002236:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002238:	4b06      	ldr	r3, [pc, #24]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 800223a:	2200      	movs	r2, #0
 800223c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800223e:	4805      	ldr	r0, [pc, #20]	; (8002254 <MX_USART3_UART_Init+0x4c>)
 8002240:	f003 fffe 	bl	8006240 <HAL_UART_Init>
 8002244:	4603      	mov	r3, r0
 8002246:	2b00      	cmp	r3, #0
 8002248:	d001      	beq.n	800224e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800224a:	f000 f8ad 	bl	80023a8 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800224e:	bf00      	nop
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	200002c0 	.word	0x200002c0
 8002258:	40004800 	.word	0x40004800

0800225c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800225c:	b580      	push	{r7, lr}
 800225e:	b082      	sub	sp, #8
 8002260:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002262:	4a0c      	ldr	r2, [pc, #48]	; (8002294 <MX_DMA_Init+0x38>)
 8002264:	4b0b      	ldr	r3, [pc, #44]	; (8002294 <MX_DMA_Init+0x38>)
 8002266:	695b      	ldr	r3, [r3, #20]
 8002268:	f043 0301 	orr.w	r3, r3, #1
 800226c:	6153      	str	r3, [r2, #20]
 800226e:	4b09      	ldr	r3, [pc, #36]	; (8002294 <MX_DMA_Init+0x38>)
 8002270:	695b      	ldr	r3, [r3, #20]
 8002272:	f003 0301 	and.w	r3, r3, #1
 8002276:	607b      	str	r3, [r7, #4]
 8002278:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 12, 0);
 800227a:	2200      	movs	r2, #0
 800227c:	210c      	movs	r1, #12
 800227e:	200b      	movs	r0, #11
 8002280:	f001 f907 	bl	8003492 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002284:	200b      	movs	r0, #11
 8002286:	f001 f920 	bl	80034ca <HAL_NVIC_EnableIRQ>

}
 800228a:	bf00      	nop
 800228c:	3708      	adds	r7, #8
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40021000 	.word	0x40021000

08002298 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	b088      	sub	sp, #32
 800229c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800229e:	f107 0310 	add.w	r3, r7, #16
 80022a2:	2200      	movs	r2, #0
 80022a4:	601a      	str	r2, [r3, #0]
 80022a6:	605a      	str	r2, [r3, #4]
 80022a8:	609a      	str	r2, [r3, #8]
 80022aa:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80022ac:	4a3a      	ldr	r2, [pc, #232]	; (8002398 <MX_GPIO_Init+0x100>)
 80022ae:	4b3a      	ldr	r3, [pc, #232]	; (8002398 <MX_GPIO_Init+0x100>)
 80022b0:	699b      	ldr	r3, [r3, #24]
 80022b2:	f043 0310 	orr.w	r3, r3, #16
 80022b6:	6193      	str	r3, [r2, #24]
 80022b8:	4b37      	ldr	r3, [pc, #220]	; (8002398 <MX_GPIO_Init+0x100>)
 80022ba:	699b      	ldr	r3, [r3, #24]
 80022bc:	f003 0310 	and.w	r3, r3, #16
 80022c0:	60fb      	str	r3, [r7, #12]
 80022c2:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80022c4:	4a34      	ldr	r2, [pc, #208]	; (8002398 <MX_GPIO_Init+0x100>)
 80022c6:	4b34      	ldr	r3, [pc, #208]	; (8002398 <MX_GPIO_Init+0x100>)
 80022c8:	699b      	ldr	r3, [r3, #24]
 80022ca:	f043 0320 	orr.w	r3, r3, #32
 80022ce:	6193      	str	r3, [r2, #24]
 80022d0:	4b31      	ldr	r3, [pc, #196]	; (8002398 <MX_GPIO_Init+0x100>)
 80022d2:	699b      	ldr	r3, [r3, #24]
 80022d4:	f003 0320 	and.w	r3, r3, #32
 80022d8:	60bb      	str	r3, [r7, #8]
 80022da:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80022dc:	4a2e      	ldr	r2, [pc, #184]	; (8002398 <MX_GPIO_Init+0x100>)
 80022de:	4b2e      	ldr	r3, [pc, #184]	; (8002398 <MX_GPIO_Init+0x100>)
 80022e0:	699b      	ldr	r3, [r3, #24]
 80022e2:	f043 0304 	orr.w	r3, r3, #4
 80022e6:	6193      	str	r3, [r2, #24]
 80022e8:	4b2b      	ldr	r3, [pc, #172]	; (8002398 <MX_GPIO_Init+0x100>)
 80022ea:	699b      	ldr	r3, [r3, #24]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	607b      	str	r3, [r7, #4]
 80022f2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f4:	4a28      	ldr	r2, [pc, #160]	; (8002398 <MX_GPIO_Init+0x100>)
 80022f6:	4b28      	ldr	r3, [pc, #160]	; (8002398 <MX_GPIO_Init+0x100>)
 80022f8:	699b      	ldr	r3, [r3, #24]
 80022fa:	f043 0308 	orr.w	r3, r3, #8
 80022fe:	6193      	str	r3, [r2, #24]
 8002300:	4b25      	ldr	r3, [pc, #148]	; (8002398 <MX_GPIO_Init+0x100>)
 8002302:	699b      	ldr	r3, [r3, #24]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	603b      	str	r3, [r7, #0]
 800230a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, _12V_SEL_Pin|MAIN_SW_Pin|RPI_OFF_Pin|PWR_LED_Pin
 800230c:	2200      	movs	r2, #0
 800230e:	f246 210c 	movw	r1, #25100	; 0x620c
 8002312:	4822      	ldr	r0, [pc, #136]	; (800239c <MX_GPIO_Init+0x104>)
 8002314:	f001 fd15 	bl	8003d42 <HAL_GPIO_WritePin>
                          |LED1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TP2_Pin|PS_ONOFF_Pin|_5V_SEL_Pin|STAT_LED_Pin, GPIO_PIN_RESET);
 8002318:	2200      	movs	r2, #0
 800231a:	f44f 4119 	mov.w	r1, #39168	; 0x9900
 800231e:	4820      	ldr	r0, [pc, #128]	; (80023a0 <MX_GPIO_Init+0x108>)
 8002320:	f001 fd0f 	bl	8003d42 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8002324:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8002328:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800232a:	2303      	movs	r3, #3
 800232c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800232e:	f107 0310 	add.w	r3, r7, #16
 8002332:	4619      	mov	r1, r3
 8002334:	481b      	ldr	r0, [pc, #108]	; (80023a4 <MX_GPIO_Init+0x10c>)
 8002336:	f001 fb93 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : _12V_SEL_Pin MAIN_SW_Pin RPI_OFF_Pin PWR_LED_Pin
                           LED1_Pin */
  GPIO_InitStruct.Pin = _12V_SEL_Pin|MAIN_SW_Pin|RPI_OFF_Pin|PWR_LED_Pin
 800233a:	f246 230c 	movw	r3, #25100	; 0x620c
 800233e:	613b      	str	r3, [r7, #16]
                          |LED1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002340:	2301      	movs	r3, #1
 8002342:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002344:	2300      	movs	r3, #0
 8002346:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002348:	2302      	movs	r3, #2
 800234a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4812      	ldr	r0, [pc, #72]	; (800239c <MX_GPIO_Init+0x104>)
 8002354:	f001 fb84 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : PS_PG_Pin RPI_FB_Pin But_ONOFF_Pin SMBALERT_Pin */
  GPIO_InitStruct.Pin = PS_PG_Pin|RPI_FB_Pin|But_ONOFF_Pin|SMBALERT_Pin;
 8002358:	f249 0330 	movw	r3, #36912	; 0x9030
 800235c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800235e:	2300      	movs	r3, #0
 8002360:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002366:	f107 0310 	add.w	r3, r7, #16
 800236a:	4619      	mov	r1, r3
 800236c:	480b      	ldr	r0, [pc, #44]	; (800239c <MX_GPIO_Init+0x104>)
 800236e:	f001 fb77 	bl	8003a60 <HAL_GPIO_Init>

  /*Configure GPIO pins : TP2_Pin PS_ONOFF_Pin _5V_SEL_Pin STAT_LED_Pin */
  GPIO_InitStruct.Pin = TP2_Pin|PS_ONOFF_Pin|_5V_SEL_Pin|STAT_LED_Pin;
 8002372:	f44f 4319 	mov.w	r3, #39168	; 0x9900
 8002376:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002378:	2301      	movs	r3, #1
 800237a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2302      	movs	r3, #2
 8002382:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002384:	f107 0310 	add.w	r3, r7, #16
 8002388:	4619      	mov	r1, r3
 800238a:	4805      	ldr	r0, [pc, #20]	; (80023a0 <MX_GPIO_Init+0x108>)
 800238c:	f001 fb68 	bl	8003a60 <HAL_GPIO_Init>

}
 8002390:	bf00      	nop
 8002392:	3720      	adds	r7, #32
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40021000 	.word	0x40021000
 800239c:	40010c00 	.word	0x40010c00
 80023a0:	40010800 	.word	0x40010800
 80023a4:	40011000 	.word	0x40011000

080023a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023ac:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023ae:	e7fe      	b.n	80023ae <Error_Handler+0x6>

080023b0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b085      	sub	sp, #20
 80023b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80023b6:	4a15      	ldr	r2, [pc, #84]	; (800240c <HAL_MspInit+0x5c>)
 80023b8:	4b14      	ldr	r3, [pc, #80]	; (800240c <HAL_MspInit+0x5c>)
 80023ba:	699b      	ldr	r3, [r3, #24]
 80023bc:	f043 0301 	orr.w	r3, r3, #1
 80023c0:	6193      	str	r3, [r2, #24]
 80023c2:	4b12      	ldr	r3, [pc, #72]	; (800240c <HAL_MspInit+0x5c>)
 80023c4:	699b      	ldr	r3, [r3, #24]
 80023c6:	f003 0301 	and.w	r3, r3, #1
 80023ca:	60bb      	str	r3, [r7, #8]
 80023cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	4a0f      	ldr	r2, [pc, #60]	; (800240c <HAL_MspInit+0x5c>)
 80023d0:	4b0e      	ldr	r3, [pc, #56]	; (800240c <HAL_MspInit+0x5c>)
 80023d2:	69db      	ldr	r3, [r3, #28]
 80023d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023d8:	61d3      	str	r3, [r2, #28]
 80023da:	4b0c      	ldr	r3, [pc, #48]	; (800240c <HAL_MspInit+0x5c>)
 80023dc:	69db      	ldr	r3, [r3, #28]
 80023de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e2:	607b      	str	r3, [r7, #4]
 80023e4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80023e6:	4b0a      	ldr	r3, [pc, #40]	; (8002410 <HAL_MspInit+0x60>)
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	60fb      	str	r3, [r7, #12]
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80023f2:	60fb      	str	r3, [r7, #12]
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80023fa:	60fb      	str	r3, [r7, #12]
 80023fc:	4a04      	ldr	r2, [pc, #16]	; (8002410 <HAL_MspInit+0x60>)
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002402:	bf00      	nop
 8002404:	3714      	adds	r7, #20
 8002406:	46bd      	mov	sp, r7
 8002408:	bc80      	pop	{r7}
 800240a:	4770      	bx	lr
 800240c:	40021000 	.word	0x40021000
 8002410:	40010000 	.word	0x40010000

08002414 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b08a      	sub	sp, #40	; 0x28
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800241c:	f107 0318 	add.w	r3, r7, #24
 8002420:	2200      	movs	r2, #0
 8002422:	601a      	str	r2, [r3, #0]
 8002424:	605a      	str	r2, [r3, #4]
 8002426:	609a      	str	r2, [r3, #8]
 8002428:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a33      	ldr	r2, [pc, #204]	; (80024fc <HAL_ADC_MspInit+0xe8>)
 8002430:	4293      	cmp	r3, r2
 8002432:	d15f      	bne.n	80024f4 <HAL_ADC_MspInit+0xe0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002434:	4a32      	ldr	r2, [pc, #200]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002436:	4b32      	ldr	r3, [pc, #200]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002438:	699b      	ldr	r3, [r3, #24]
 800243a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800243e:	6193      	str	r3, [r2, #24]
 8002440:	4b2f      	ldr	r3, [pc, #188]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002442:	699b      	ldr	r3, [r3, #24]
 8002444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002448:	617b      	str	r3, [r7, #20]
 800244a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800244c:	4a2c      	ldr	r2, [pc, #176]	; (8002500 <HAL_ADC_MspInit+0xec>)
 800244e:	4b2c      	ldr	r3, [pc, #176]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002450:	699b      	ldr	r3, [r3, #24]
 8002452:	f043 0304 	orr.w	r3, r3, #4
 8002456:	6193      	str	r3, [r2, #24]
 8002458:	4b29      	ldr	r3, [pc, #164]	; (8002500 <HAL_ADC_MspInit+0xec>)
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	613b      	str	r3, [r7, #16]
 8002462:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002464:	4a26      	ldr	r2, [pc, #152]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002466:	4b26      	ldr	r3, [pc, #152]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002468:	699b      	ldr	r3, [r3, #24]
 800246a:	f043 0308 	orr.w	r3, r3, #8
 800246e:	6193      	str	r3, [r2, #24]
 8002470:	4b23      	ldr	r3, [pc, #140]	; (8002500 <HAL_ADC_MspInit+0xec>)
 8002472:	699b      	ldr	r3, [r3, #24]
 8002474:	f003 0308 	and.w	r3, r3, #8
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	68fb      	ldr	r3, [r7, #12]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = HDD_5V_CURR_Pin|HDD_12V_CURR_Pin|SYS_5V_CURR_Pin|SYS_12V_CURR_Pin
 800247c:	23fe      	movs	r3, #254	; 0xfe
 800247e:	61bb      	str	r3, [r7, #24]
                          |SYS_5V_V_Pin|SYS_12V_V_Pin|DC_12V_V_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002480:	2303      	movs	r3, #3
 8002482:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002484:	f107 0318 	add.w	r3, r7, #24
 8002488:	4619      	mov	r1, r3
 800248a:	481e      	ldr	r0, [pc, #120]	; (8002504 <HAL_ADC_MspInit+0xf0>)
 800248c:	f001 fae8 	bl	8003a60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = DC_5V_V_Pin|PS_5V_stb_V_Pin;
 8002490:	2303      	movs	r3, #3
 8002492:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002494:	2303      	movs	r3, #3
 8002496:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002498:	f107 0318 	add.w	r3, r7, #24
 800249c:	4619      	mov	r1, r3
 800249e:	481a      	ldr	r0, [pc, #104]	; (8002508 <HAL_ADC_MspInit+0xf4>)
 80024a0:	f001 fade 	bl	8003a60 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80024a4:	4b19      	ldr	r3, [pc, #100]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024a6:	4a1a      	ldr	r2, [pc, #104]	; (8002510 <HAL_ADC_MspInit+0xfc>)
 80024a8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024aa:	4b18      	ldr	r3, [pc, #96]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024ac:	2200      	movs	r2, #0
 80024ae:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80024b0:	4b16      	ldr	r3, [pc, #88]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024b2:	2200      	movs	r2, #0
 80024b4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80024b6:	4b15      	ldr	r3, [pc, #84]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024b8:	2280      	movs	r2, #128	; 0x80
 80024ba:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80024bc:	4b13      	ldr	r3, [pc, #76]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80024c2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80024c4:	4b11      	ldr	r3, [pc, #68]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80024ca:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80024cc:	4b0f      	ldr	r3, [pc, #60]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024ce:	2220      	movs	r2, #32
 80024d0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80024d2:	4b0e      	ldr	r3, [pc, #56]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80024d8:	480c      	ldr	r0, [pc, #48]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024da:	f001 f811 	bl	8003500 <HAL_DMA_Init>
 80024de:	4603      	mov	r3, r0
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d001      	beq.n	80024e8 <HAL_ADC_MspInit+0xd4>
    {
      Error_Handler();
 80024e4:	f7ff ff60 	bl	80023a8 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4a08      	ldr	r2, [pc, #32]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024ec:	621a      	str	r2, [r3, #32]
 80024ee:	4a07      	ldr	r2, [pc, #28]	; (800250c <HAL_ADC_MspInit+0xf8>)
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80024f4:	bf00      	nop
 80024f6:	3728      	adds	r7, #40	; 0x28
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	40012400 	.word	0x40012400
 8002500:	40021000 	.word	0x40021000
 8002504:	40010800 	.word	0x40010800
 8002508:	40010c00 	.word	0x40010c00
 800250c:	200003f4 	.word	0x200003f4
 8002510:	40020008 	.word	0x40020008

08002514 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b088      	sub	sp, #32
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800251c:	f107 0310 	add.w	r3, r7, #16
 8002520:	2200      	movs	r2, #0
 8002522:	601a      	str	r2, [r3, #0]
 8002524:	605a      	str	r2, [r3, #4]
 8002526:	609a      	str	r2, [r3, #8]
 8002528:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4a15      	ldr	r2, [pc, #84]	; (8002584 <HAL_I2C_MspInit+0x70>)
 8002530:	4293      	cmp	r3, r2
 8002532:	d123      	bne.n	800257c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002534:	4a14      	ldr	r2, [pc, #80]	; (8002588 <HAL_I2C_MspInit+0x74>)
 8002536:	4b14      	ldr	r3, [pc, #80]	; (8002588 <HAL_I2C_MspInit+0x74>)
 8002538:	699b      	ldr	r3, [r3, #24]
 800253a:	f043 0308 	orr.w	r3, r3, #8
 800253e:	6193      	str	r3, [r2, #24]
 8002540:	4b11      	ldr	r3, [pc, #68]	; (8002588 <HAL_I2C_MspInit+0x74>)
 8002542:	699b      	ldr	r3, [r3, #24]
 8002544:	f003 0308 	and.w	r3, r3, #8
 8002548:	60fb      	str	r3, [r7, #12]
 800254a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800254c:	23c0      	movs	r3, #192	; 0xc0
 800254e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002550:	2312      	movs	r3, #18
 8002552:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002554:	2303      	movs	r3, #3
 8002556:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002558:	f107 0310 	add.w	r3, r7, #16
 800255c:	4619      	mov	r1, r3
 800255e:	480b      	ldr	r0, [pc, #44]	; (800258c <HAL_I2C_MspInit+0x78>)
 8002560:	f001 fa7e 	bl	8003a60 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002564:	4a08      	ldr	r2, [pc, #32]	; (8002588 <HAL_I2C_MspInit+0x74>)
 8002566:	4b08      	ldr	r3, [pc, #32]	; (8002588 <HAL_I2C_MspInit+0x74>)
 8002568:	69db      	ldr	r3, [r3, #28]
 800256a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800256e:	61d3      	str	r3, [r2, #28]
 8002570:	4b05      	ldr	r3, [pc, #20]	; (8002588 <HAL_I2C_MspInit+0x74>)
 8002572:	69db      	ldr	r3, [r3, #28]
 8002574:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800257c:	bf00      	nop
 800257e:	3720      	adds	r7, #32
 8002580:	46bd      	mov	sp, r7
 8002582:	bd80      	pop	{r7, pc}
 8002584:	40005400 	.word	0x40005400
 8002588:	40021000 	.word	0x40021000
 800258c:	40010c00 	.word	0x40010c00

08002590 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM4)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a09      	ldr	r2, [pc, #36]	; (80025c4 <HAL_TIM_PWM_MspInit+0x34>)
 800259e:	4293      	cmp	r3, r2
 80025a0:	d10b      	bne.n	80025ba <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025a2:	4a09      	ldr	r2, [pc, #36]	; (80025c8 <HAL_TIM_PWM_MspInit+0x38>)
 80025a4:	4b08      	ldr	r3, [pc, #32]	; (80025c8 <HAL_TIM_PWM_MspInit+0x38>)
 80025a6:	69db      	ldr	r3, [r3, #28]
 80025a8:	f043 0304 	orr.w	r3, r3, #4
 80025ac:	61d3      	str	r3, [r2, #28]
 80025ae:	4b06      	ldr	r3, [pc, #24]	; (80025c8 <HAL_TIM_PWM_MspInit+0x38>)
 80025b0:	69db      	ldr	r3, [r3, #28]
 80025b2:	f003 0304 	and.w	r3, r3, #4
 80025b6:	60fb      	str	r3, [r7, #12]
 80025b8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 80025ba:	bf00      	nop
 80025bc:	3714      	adds	r7, #20
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr
 80025c4:	40000800 	.word	0x40000800
 80025c8:	40021000 	.word	0x40021000

080025cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b088      	sub	sp, #32
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025d4:	f107 0310 	add.w	r3, r7, #16
 80025d8:	2200      	movs	r2, #0
 80025da:	601a      	str	r2, [r3, #0]
 80025dc:	605a      	str	r2, [r3, #4]
 80025de:	609a      	str	r2, [r3, #8]
 80025e0:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM4)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	4a10      	ldr	r2, [pc, #64]	; (8002628 <HAL_TIM_MspPostInit+0x5c>)
 80025e8:	4293      	cmp	r3, r2
 80025ea:	d118      	bne.n	800261e <HAL_TIM_MspPostInit+0x52>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025ec:	4a0f      	ldr	r2, [pc, #60]	; (800262c <HAL_TIM_MspPostInit+0x60>)
 80025ee:	4b0f      	ldr	r3, [pc, #60]	; (800262c <HAL_TIM_MspPostInit+0x60>)
 80025f0:	699b      	ldr	r3, [r3, #24]
 80025f2:	f043 0308 	orr.w	r3, r3, #8
 80025f6:	6193      	str	r3, [r2, #24]
 80025f8:	4b0c      	ldr	r3, [pc, #48]	; (800262c <HAL_TIM_MspPostInit+0x60>)
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0308 	and.w	r3, r3, #8
 8002600:	60fb      	str	r3, [r7, #12]
 8002602:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PB8     ------> TIM4_CH3
    */
    GPIO_InitStruct.Pin = Buzz_Pin;
 8002604:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002608:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800260a:	2302      	movs	r3, #2
 800260c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800260e:	2302      	movs	r3, #2
 8002610:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzz_GPIO_Port, &GPIO_InitStruct);
 8002612:	f107 0310 	add.w	r3, r7, #16
 8002616:	4619      	mov	r1, r3
 8002618:	4805      	ldr	r0, [pc, #20]	; (8002630 <HAL_TIM_MspPostInit+0x64>)
 800261a:	f001 fa21 	bl	8003a60 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 800261e:	bf00      	nop
 8002620:	3720      	adds	r7, #32
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	40000800 	.word	0x40000800
 800262c:	40021000 	.word	0x40021000
 8002630:	40010c00 	.word	0x40010c00

08002634 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b08a      	sub	sp, #40	; 0x28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263c:	f107 0318 	add.w	r3, r7, #24
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	4a40      	ldr	r2, [pc, #256]	; (8002750 <HAL_UART_MspInit+0x11c>)
 8002650:	4293      	cmp	r3, r2
 8002652:	d13a      	bne.n	80026ca <HAL_UART_MspInit+0x96>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002654:	4a3f      	ldr	r2, [pc, #252]	; (8002754 <HAL_UART_MspInit+0x120>)
 8002656:	4b3f      	ldr	r3, [pc, #252]	; (8002754 <HAL_UART_MspInit+0x120>)
 8002658:	699b      	ldr	r3, [r3, #24]
 800265a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800265e:	6193      	str	r3, [r2, #24]
 8002660:	4b3c      	ldr	r3, [pc, #240]	; (8002754 <HAL_UART_MspInit+0x120>)
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002668:	617b      	str	r3, [r7, #20]
 800266a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800266c:	4a39      	ldr	r2, [pc, #228]	; (8002754 <HAL_UART_MspInit+0x120>)
 800266e:	4b39      	ldr	r3, [pc, #228]	; (8002754 <HAL_UART_MspInit+0x120>)
 8002670:	699b      	ldr	r3, [r3, #24]
 8002672:	f043 0304 	orr.w	r3, r3, #4
 8002676:	6193      	str	r3, [r2, #24]
 8002678:	4b36      	ldr	r3, [pc, #216]	; (8002754 <HAL_UART_MspInit+0x120>)
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	f003 0304 	and.w	r3, r3, #4
 8002680:	613b      	str	r3, [r7, #16]
 8002682:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Debug_TX_Pin;
 8002684:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002688:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800268a:	2302      	movs	r3, #2
 800268c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800268e:	2303      	movs	r3, #3
 8002690:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Debug_TX_GPIO_Port, &GPIO_InitStruct);
 8002692:	f107 0318 	add.w	r3, r7, #24
 8002696:	4619      	mov	r1, r3
 8002698:	482f      	ldr	r0, [pc, #188]	; (8002758 <HAL_UART_MspInit+0x124>)
 800269a:	f001 f9e1 	bl	8003a60 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Debug_RX_Pin;
 800269e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80026a2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80026a4:	2300      	movs	r3, #0
 80026a6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026a8:	2300      	movs	r3, #0
 80026aa:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(Debug_RX_GPIO_Port, &GPIO_InitStruct);
 80026ac:	f107 0318 	add.w	r3, r7, #24
 80026b0:	4619      	mov	r1, r3
 80026b2:	4829      	ldr	r0, [pc, #164]	; (8002758 <HAL_UART_MspInit+0x124>)
 80026b4:	f001 f9d4 	bl	8003a60 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80026b8:	2200      	movs	r2, #0
 80026ba:	2100      	movs	r1, #0
 80026bc:	2025      	movs	r0, #37	; 0x25
 80026be:	f000 fee8 	bl	8003492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80026c2:	2025      	movs	r0, #37	; 0x25
 80026c4:	f000 ff01 	bl	80034ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80026c8:	e03e      	b.n	8002748 <HAL_UART_MspInit+0x114>
  else if(huart->Instance==USART3)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a23      	ldr	r2, [pc, #140]	; (800275c <HAL_UART_MspInit+0x128>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d139      	bne.n	8002748 <HAL_UART_MspInit+0x114>
    __HAL_RCC_USART3_CLK_ENABLE();
 80026d4:	4a1f      	ldr	r2, [pc, #124]	; (8002754 <HAL_UART_MspInit+0x120>)
 80026d6:	4b1f      	ldr	r3, [pc, #124]	; (8002754 <HAL_UART_MspInit+0x120>)
 80026d8:	69db      	ldr	r3, [r3, #28]
 80026da:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80026de:	61d3      	str	r3, [r2, #28]
 80026e0:	4b1c      	ldr	r3, [pc, #112]	; (8002754 <HAL_UART_MspInit+0x120>)
 80026e2:	69db      	ldr	r3, [r3, #28]
 80026e4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80026e8:	60fb      	str	r3, [r7, #12]
 80026ea:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ec:	4a19      	ldr	r2, [pc, #100]	; (8002754 <HAL_UART_MspInit+0x120>)
 80026ee:	4b19      	ldr	r3, [pc, #100]	; (8002754 <HAL_UART_MspInit+0x120>)
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	f043 0308 	orr.w	r3, r3, #8
 80026f6:	6193      	str	r3, [r2, #24]
 80026f8:	4b16      	ldr	r3, [pc, #88]	; (8002754 <HAL_UART_MspInit+0x120>)
 80026fa:	699b      	ldr	r3, [r3, #24]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	60bb      	str	r3, [r7, #8]
 8002702:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = RPI_TX_Pin;
 8002704:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002708:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270a:	2302      	movs	r3, #2
 800270c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800270e:	2303      	movs	r3, #3
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(RPI_TX_GPIO_Port, &GPIO_InitStruct);
 8002712:	f107 0318 	add.w	r3, r7, #24
 8002716:	4619      	mov	r1, r3
 8002718:	4811      	ldr	r0, [pc, #68]	; (8002760 <HAL_UART_MspInit+0x12c>)
 800271a:	f001 f9a1 	bl	8003a60 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = RPI_RX_Pin;
 800271e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8002722:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002724:	2300      	movs	r3, #0
 8002726:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002728:	2300      	movs	r3, #0
 800272a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(RPI_RX_GPIO_Port, &GPIO_InitStruct);
 800272c:	f107 0318 	add.w	r3, r7, #24
 8002730:	4619      	mov	r1, r3
 8002732:	480b      	ldr	r0, [pc, #44]	; (8002760 <HAL_UART_MspInit+0x12c>)
 8002734:	f001 f994 	bl	8003a60 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8002738:	2200      	movs	r2, #0
 800273a:	2100      	movs	r1, #0
 800273c:	2027      	movs	r0, #39	; 0x27
 800273e:	f000 fea8 	bl	8003492 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002742:	2027      	movs	r0, #39	; 0x27
 8002744:	f000 fec1 	bl	80034ca <HAL_NVIC_EnableIRQ>
}
 8002748:	bf00      	nop
 800274a:	3728      	adds	r7, #40	; 0x28
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}
 8002750:	40013800 	.word	0x40013800
 8002754:	40021000 	.word	0x40021000
 8002758:	40010800 	.word	0x40010800
 800275c:	40004800 	.word	0x40004800
 8002760:	40010c00 	.word	0x40010c00

08002764 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002764:	b480      	push	{r7}
 8002766:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002768:	e7fe      	b.n	8002768 <NMI_Handler+0x4>

0800276a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800276a:	b480      	push	{r7}
 800276c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800276e:	e7fe      	b.n	800276e <HardFault_Handler+0x4>

08002770 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002770:	b480      	push	{r7}
 8002772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002774:	e7fe      	b.n	8002774 <MemManage_Handler+0x4>

08002776 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002776:	b480      	push	{r7}
 8002778:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800277a:	e7fe      	b.n	800277a <BusFault_Handler+0x4>

0800277c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800277c:	b480      	push	{r7}
 800277e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002780:	e7fe      	b.n	8002780 <UsageFault_Handler+0x4>

08002782 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002782:	b480      	push	{r7}
 8002784:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002786:	bf00      	nop
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002792:	bf00      	nop
 8002794:	46bd      	mov	sp, r7
 8002796:	bc80      	pop	{r7}
 8002798:	4770      	bx	lr

0800279a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800279a:	b480      	push	{r7}
 800279c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800279e:	bf00      	nop
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bc80      	pop	{r7}
 80027a4:	4770      	bx	lr

080027a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027a6:	b580      	push	{r7, lr}
 80027a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027aa:	f000 f8e7 	bl	800297c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027ae:	bf00      	nop
 80027b0:	bd80      	pop	{r7, pc}
	...

080027b4 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80027b8:	4802      	ldr	r0, [pc, #8]	; (80027c4 <DMA1_Channel1_IRQHandler+0x10>)
 80027ba:	f001 f811 	bl	80037e0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80027be:	bf00      	nop
 80027c0:	bd80      	pop	{r7, pc}
 80027c2:	bf00      	nop
 80027c4:	200003f4 	.word	0x200003f4

080027c8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80027c8:	b580      	push	{r7, lr}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80027cc:	4802      	ldr	r0, [pc, #8]	; (80027d8 <USART1_IRQHandler+0x10>)
 80027ce:	f003 fe15 	bl	80063fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000398 	.word	0x20000398

080027dc <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80027dc:	b580      	push	{r7, lr}
 80027de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80027e0:	4802      	ldr	r0, [pc, #8]	; (80027ec <USART3_IRQHandler+0x10>)
 80027e2:	f003 fe0b 	bl	80063fc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80027e6:	bf00      	nop
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	200002c0 	.word	0x200002c0

080027f0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80027f0:	b590      	push	{r4, r7, lr}
 80027f2:	b087      	sub	sp, #28
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	60f8      	str	r0, [r7, #12]
 80027f8:	60b9      	str	r1, [r7, #8]
 80027fa:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027fc:	2300      	movs	r3, #0
 80027fe:	617b      	str	r3, [r7, #20]
 8002800:	e00a      	b.n	8002818 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002802:	68bc      	ldr	r4, [r7, #8]
 8002804:	1c63      	adds	r3, r4, #1
 8002806:	60bb      	str	r3, [r7, #8]
 8002808:	f3af 8000 	nop.w
 800280c:	4603      	mov	r3, r0
 800280e:	b2db      	uxtb	r3, r3
 8002810:	7023      	strb	r3, [r4, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	3301      	adds	r3, #1
 8002816:	617b      	str	r3, [r7, #20]
 8002818:	697a      	ldr	r2, [r7, #20]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	429a      	cmp	r2, r3
 800281e:	dbf0      	blt.n	8002802 <_read+0x12>
	}

return len;
 8002820:	687b      	ldr	r3, [r7, #4]
}
 8002822:	4618      	mov	r0, r3
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	bd90      	pop	{r4, r7, pc}
	...

0800282c <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b084      	sub	sp, #16
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8002834:	4b11      	ldr	r3, [pc, #68]	; (800287c <_sbrk+0x50>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d102      	bne.n	8002842 <_sbrk+0x16>
		heap_end = &end;
 800283c:	4b0f      	ldr	r3, [pc, #60]	; (800287c <_sbrk+0x50>)
 800283e:	4a10      	ldr	r2, [pc, #64]	; (8002880 <_sbrk+0x54>)
 8002840:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8002842:	4b0e      	ldr	r3, [pc, #56]	; (800287c <_sbrk+0x50>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8002848:	4b0c      	ldr	r3, [pc, #48]	; (800287c <_sbrk+0x50>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	4413      	add	r3, r2
 8002850:	466a      	mov	r2, sp
 8002852:	4293      	cmp	r3, r2
 8002854:	d907      	bls.n	8002866 <_sbrk+0x3a>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8002856:	f004 f9f1 	bl	8006c3c <__errno>
 800285a:	4602      	mov	r2, r0
 800285c:	230c      	movs	r3, #12
 800285e:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8002860:	f04f 33ff 	mov.w	r3, #4294967295
 8002864:	e006      	b.n	8002874 <_sbrk+0x48>
	}

	heap_end += incr;
 8002866:	4b05      	ldr	r3, [pc, #20]	; (800287c <_sbrk+0x50>)
 8002868:	681a      	ldr	r2, [r3, #0]
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4413      	add	r3, r2
 800286e:	4a03      	ldr	r2, [pc, #12]	; (800287c <_sbrk+0x50>)
 8002870:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8002872:	68fb      	ldr	r3, [r7, #12]
}
 8002874:	4618      	mov	r0, r3
 8002876:	3710      	adds	r7, #16
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}
 800287c:	20000208 	.word	0x20000208
 8002880:	20000458 	.word	0x20000458

08002884 <_close>:

int _close(int file)
{
 8002884:	b480      	push	{r7}
 8002886:	b083      	sub	sp, #12
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
	return -1;
 800288c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002890:	4618      	mov	r0, r3
 8002892:	370c      	adds	r7, #12
 8002894:	46bd      	mov	sp, r7
 8002896:	bc80      	pop	{r7}
 8002898:	4770      	bx	lr

0800289a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800289a:	b480      	push	{r7}
 800289c:	b083      	sub	sp, #12
 800289e:	af00      	add	r7, sp, #0
 80028a0:	6078      	str	r0, [r7, #4]
 80028a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80028aa:	605a      	str	r2, [r3, #4]
	return 0;
 80028ac:	2300      	movs	r3, #0
}
 80028ae:	4618      	mov	r0, r3
 80028b0:	370c      	adds	r7, #12
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <_isatty>:

int _isatty(int file)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	return 1;
 80028c0:	2301      	movs	r3, #1
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	370c      	adds	r7, #12
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bc80      	pop	{r7}
 80028ca:	4770      	bx	lr

080028cc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b085      	sub	sp, #20
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
	return 0;
 80028d8:	2300      	movs	r3, #0
}
 80028da:	4618      	mov	r0, r3
 80028dc:	3714      	adds	r7, #20
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028e8:	bf00      	nop
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bc80      	pop	{r7}
 80028ee:	4770      	bx	lr

080028f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f4:	4a08      	ldr	r2, [pc, #32]	; (8002918 <HAL_Init+0x28>)
 80028f6:	4b08      	ldr	r3, [pc, #32]	; (8002918 <HAL_Init+0x28>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	f043 0310 	orr.w	r3, r3, #16
 80028fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002900:	2003      	movs	r0, #3
 8002902:	f000 fdbb 	bl	800347c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002906:	2000      	movs	r0, #0
 8002908:	f000 f808 	bl	800291c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800290c:	f7ff fd50 	bl	80023b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	40022000 	.word	0x40022000

0800291c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800291c:	b580      	push	{r7, lr}
 800291e:	b082      	sub	sp, #8
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002924:	4b12      	ldr	r3, [pc, #72]	; (8002970 <HAL_InitTick+0x54>)
 8002926:	681a      	ldr	r2, [r3, #0]
 8002928:	4b12      	ldr	r3, [pc, #72]	; (8002974 <HAL_InitTick+0x58>)
 800292a:	781b      	ldrb	r3, [r3, #0]
 800292c:	4619      	mov	r1, r3
 800292e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002932:	fbb3 f3f1 	udiv	r3, r3, r1
 8002936:	fbb2 f3f3 	udiv	r3, r2, r3
 800293a:	4618      	mov	r0, r3
 800293c:	f000 fdd3 	bl	80034e6 <HAL_SYSTICK_Config>
 8002940:	4603      	mov	r3, r0
 8002942:	2b00      	cmp	r3, #0
 8002944:	d001      	beq.n	800294a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002946:	2301      	movs	r3, #1
 8002948:	e00e      	b.n	8002968 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2b0f      	cmp	r3, #15
 800294e:	d80a      	bhi.n	8002966 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002950:	2200      	movs	r2, #0
 8002952:	6879      	ldr	r1, [r7, #4]
 8002954:	f04f 30ff 	mov.w	r0, #4294967295
 8002958:	f000 fd9b 	bl	8003492 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800295c:	4a06      	ldr	r2, [pc, #24]	; (8002978 <HAL_InitTick+0x5c>)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002962:	2300      	movs	r3, #0
 8002964:	e000      	b.n	8002968 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
}
 8002968:	4618      	mov	r0, r3
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}
 8002970:	20000000 	.word	0x20000000
 8002974:	20000008 	.word	0x20000008
 8002978:	20000004 	.word	0x20000004

0800297c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002980:	4b05      	ldr	r3, [pc, #20]	; (8002998 <HAL_IncTick+0x1c>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	461a      	mov	r2, r3
 8002986:	4b05      	ldr	r3, [pc, #20]	; (800299c <HAL_IncTick+0x20>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4413      	add	r3, r2
 800298c:	4a03      	ldr	r2, [pc, #12]	; (800299c <HAL_IncTick+0x20>)
 800298e:	6013      	str	r3, [r2, #0]
}
 8002990:	bf00      	nop
 8002992:	46bd      	mov	sp, r7
 8002994:	bc80      	pop	{r7}
 8002996:	4770      	bx	lr
 8002998:	20000008 	.word	0x20000008
 800299c:	20000450 	.word	0x20000450

080029a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  return uwTick;
 80029a4:	4b02      	ldr	r3, [pc, #8]	; (80029b0 <HAL_GetTick+0x10>)
 80029a6:	681b      	ldr	r3, [r3, #0]
}
 80029a8:	4618      	mov	r0, r3
 80029aa:	46bd      	mov	sp, r7
 80029ac:	bc80      	pop	{r7}
 80029ae:	4770      	bx	lr
 80029b0:	20000450 	.word	0x20000450

080029b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b084      	sub	sp, #16
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029bc:	f7ff fff0 	bl	80029a0 <HAL_GetTick>
 80029c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80029cc:	d005      	beq.n	80029da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80029ce:	4b09      	ldr	r3, [pc, #36]	; (80029f4 <HAL_Delay+0x40>)
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	461a      	mov	r2, r3
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	4413      	add	r3, r2
 80029d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80029da:	bf00      	nop
 80029dc:	f7ff ffe0 	bl	80029a0 <HAL_GetTick>
 80029e0:	4602      	mov	r2, r0
 80029e2:	68bb      	ldr	r3, [r7, #8]
 80029e4:	1ad2      	subs	r2, r2, r3
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d3f7      	bcc.n	80029dc <HAL_Delay+0x28>
  {
  }
}
 80029ec:	bf00      	nop
 80029ee:	3710      	adds	r7, #16
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	20000008 	.word	0x20000008

080029f8 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80029f8:	b580      	push	{r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af00      	add	r7, sp, #0
 80029fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a00:	2300      	movs	r3, #0
 8002a02:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d101      	bne.n	8002a1a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002a16:	2301      	movs	r3, #1
 8002a18:	e0be      	b.n	8002b98 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	689b      	ldr	r3, [r3, #8]
 8002a1e:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d109      	bne.n	8002a3c <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a36:	6878      	ldr	r0, [r7, #4]
 8002a38:	f7ff fcec 	bl	8002414 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002a3c:	6878      	ldr	r0, [r7, #4]
 8002a3e:	f000 faff 	bl	8003040 <ADC_ConversionStop_Disable>
 8002a42:	4603      	mov	r3, r0
 8002a44:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a4a:	f003 0310 	and.w	r3, r3, #16
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	f040 8099 	bne.w	8002b86 <HAL_ADC_Init+0x18e>
 8002a54:	7dfb      	ldrb	r3, [r7, #23]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	f040 8095 	bne.w	8002b86 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a60:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002a64:	f023 0302 	bic.w	r3, r3, #2
 8002a68:	f043 0202 	orr.w	r2, r3, #2
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a78:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	7b1b      	ldrb	r3, [r3, #12]
 8002a7e:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002a80:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002a82:	68ba      	ldr	r2, [r7, #8]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002a90:	d003      	beq.n	8002a9a <HAL_ADC_Init+0xa2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	689b      	ldr	r3, [r3, #8]
 8002a96:	2b01      	cmp	r3, #1
 8002a98:	d102      	bne.n	8002aa0 <HAL_ADC_Init+0xa8>
 8002a9a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a9e:	e000      	b.n	8002aa2 <HAL_ADC_Init+0xaa>
 8002aa0:	2300      	movs	r3, #0
 8002aa2:	693a      	ldr	r2, [r7, #16]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	7d1b      	ldrb	r3, [r3, #20]
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d119      	bne.n	8002ae4 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	7b1b      	ldrb	r3, [r3, #12]
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d109      	bne.n	8002acc <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	699b      	ldr	r3, [r3, #24]
 8002abc:	3b01      	subs	r3, #1
 8002abe:	035a      	lsls	r2, r3, #13
 8002ac0:	693b      	ldr	r3, [r7, #16]
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ac8:	613b      	str	r3, [r7, #16]
 8002aca:	e00b      	b.n	8002ae4 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ad0:	f043 0220 	orr.w	r2, r3, #32
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002adc:	f043 0201 	orr.w	r2, r3, #1
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	687a      	ldr	r2, [r7, #4]
 8002aea:	6812      	ldr	r2, [r2, #0]
 8002aec:	6852      	ldr	r2, [r2, #4]
 8002aee:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 8002af2:	693a      	ldr	r2, [r7, #16]
 8002af4:	430a      	orrs	r2, r1
 8002af6:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681a      	ldr	r2, [r3, #0]
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	6899      	ldr	r1, [r3, #8]
 8002b02:	4b27      	ldr	r3, [pc, #156]	; (8002ba0 <HAL_ADC_Init+0x1a8>)
 8002b04:	400b      	ands	r3, r1
 8002b06:	68b9      	ldr	r1, [r7, #8]
 8002b08:	430b      	orrs	r3, r1
 8002b0a:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	689b      	ldr	r3, [r3, #8]
 8002b10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002b14:	d003      	beq.n	8002b1e <HAL_ADC_Init+0x126>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	2b01      	cmp	r3, #1
 8002b1c:	d104      	bne.n	8002b28 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	3b01      	subs	r3, #1
 8002b24:	051b      	lsls	r3, r3, #20
 8002b26:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	687a      	ldr	r2, [r7, #4]
 8002b2e:	6812      	ldr	r2, [r2, #0]
 8002b30:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8002b32:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 8002b36:	68fa      	ldr	r2, [r7, #12]
 8002b38:	430a      	orrs	r2, r1
 8002b3a:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	689a      	ldr	r2, [r3, #8]
 8002b42:	4b18      	ldr	r3, [pc, #96]	; (8002ba4 <HAL_ADC_Init+0x1ac>)
 8002b44:	4013      	ands	r3, r2
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	d10b      	bne.n	8002b64 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	f043 0201 	orr.w	r2, r3, #1
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b62:	e018      	b.n	8002b96 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b68:	f023 0312 	bic.w	r3, r3, #18
 8002b6c:	f043 0210 	orr.w	r2, r3, #16
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b78:	f043 0201 	orr.w	r2, r3, #1
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002b80:	2301      	movs	r3, #1
 8002b82:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002b84:	e007      	b.n	8002b96 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b8a:	f043 0210 	orr.w	r2, r3, #16
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002b92:	2301      	movs	r3, #1
 8002b94:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002b96:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b98:	4618      	mov	r0, r3
 8002b9a:	3718      	adds	r7, #24
 8002b9c:	46bd      	mov	sp, r7
 8002b9e:	bd80      	pop	{r7, pc}
 8002ba0:	ffe1f7fd 	.word	0xffe1f7fd
 8002ba4:	ff1f0efe 	.word	0xff1f0efe

08002ba8 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b086      	sub	sp, #24
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	60f8      	str	r0, [r7, #12]
 8002bb0:	60b9      	str	r1, [r7, #8]
 8002bb2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a64      	ldr	r2, [pc, #400]	; (8002d50 <HAL_ADC_Start_DMA+0x1a8>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d004      	beq.n	8002bcc <HAL_ADC_Start_DMA+0x24>
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a63      	ldr	r2, [pc, #396]	; (8002d54 <HAL_ADC_Start_DMA+0x1ac>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d106      	bne.n	8002bda <HAL_ADC_Start_DMA+0x32>
 8002bcc:	4b60      	ldr	r3, [pc, #384]	; (8002d50 <HAL_ADC_Start_DMA+0x1a8>)
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	f040 80b3 	bne.w	8002d40 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d101      	bne.n	8002be8 <HAL_ADC_Start_DMA+0x40>
 8002be4:	2302      	movs	r3, #2
 8002be6:	e0ae      	b.n	8002d46 <HAL_ADC_Start_DMA+0x19e>
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	2201      	movs	r2, #1
 8002bec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002bf0:	68f8      	ldr	r0, [r7, #12]
 8002bf2:	f000 f9cb 	bl	8002f8c <ADC_Enable>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002bfa:	7dfb      	ldrb	r3, [r7, #23]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	f040 809a 	bne.w	8002d36 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002c02:	68fb      	ldr	r3, [r7, #12]
 8002c04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c06:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002c0a:	f023 0301 	bic.w	r3, r3, #1
 8002c0e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	4a4e      	ldr	r2, [pc, #312]	; (8002d54 <HAL_ADC_Start_DMA+0x1ac>)
 8002c1c:	4293      	cmp	r3, r2
 8002c1e:	d105      	bne.n	8002c2c <HAL_ADC_Start_DMA+0x84>
 8002c20:	4b4b      	ldr	r3, [pc, #300]	; (8002d50 <HAL_ADC_Start_DMA+0x1a8>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d115      	bne.n	8002c58 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c30:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	685b      	ldr	r3, [r3, #4]
 8002c3e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d026      	beq.n	8002c94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c4a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c4e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002c56:	e01d      	b.n	8002c94 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c5c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a39      	ldr	r2, [pc, #228]	; (8002d50 <HAL_ADC_Start_DMA+0x1a8>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d004      	beq.n	8002c78 <HAL_ADC_Start_DMA+0xd0>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	4a38      	ldr	r2, [pc, #224]	; (8002d54 <HAL_ADC_Start_DMA+0x1ac>)
 8002c74:	4293      	cmp	r3, r2
 8002c76:	d10d      	bne.n	8002c94 <HAL_ADC_Start_DMA+0xec>
 8002c78:	4b35      	ldr	r3, [pc, #212]	; (8002d50 <HAL_ADC_Start_DMA+0x1a8>)
 8002c7a:	685b      	ldr	r3, [r3, #4]
 8002c7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d007      	beq.n	8002c94 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c88:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002c8c:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c98:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d006      	beq.n	8002cae <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ca4:	f023 0206 	bic.w	r2, r3, #6
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	62da      	str	r2, [r3, #44]	; 0x2c
 8002cac:	e002      	b.n	8002cb4 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6a1b      	ldr	r3, [r3, #32]
 8002cc0:	4a25      	ldr	r2, [pc, #148]	; (8002d58 <HAL_ADC_Start_DMA+0x1b0>)
 8002cc2:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	6a1b      	ldr	r3, [r3, #32]
 8002cc8:	4a24      	ldr	r2, [pc, #144]	; (8002d5c <HAL_ADC_Start_DMA+0x1b4>)
 8002cca:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6a1b      	ldr	r3, [r3, #32]
 8002cd0:	4a23      	ldr	r2, [pc, #140]	; (8002d60 <HAL_ADC_Start_DMA+0x1b8>)
 8002cd2:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f06f 0202 	mvn.w	r2, #2
 8002cdc:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	6812      	ldr	r2, [r2, #0]
 8002ce6:	6892      	ldr	r2, [r2, #8]
 8002ce8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002cec:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6a18      	ldr	r0, [r3, #32]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	334c      	adds	r3, #76	; 0x4c
 8002cf8:	4619      	mov	r1, r3
 8002cfa:	68ba      	ldr	r2, [r7, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	f000 fc59 	bl	80035b4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	689b      	ldr	r3, [r3, #8]
 8002d08:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002d0c:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002d10:	d108      	bne.n	8002d24 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	68fa      	ldr	r2, [r7, #12]
 8002d18:	6812      	ldr	r2, [r2, #0]
 8002d1a:	6892      	ldr	r2, [r2, #8]
 8002d1c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8002d20:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002d22:	e00f      	b.n	8002d44 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	6812      	ldr	r2, [r2, #0]
 8002d2c:	6892      	ldr	r2, [r2, #8]
 8002d2e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8002d32:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8002d34:	e006      	b.n	8002d44 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	2200      	movs	r2, #0
 8002d3a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 8002d3e:	e001      	b.n	8002d44 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002d44:	7dfb      	ldrb	r3, [r7, #23]
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3718      	adds	r7, #24
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	40012400 	.word	0x40012400
 8002d54:	40012800 	.word	0x40012800
 8002d58:	080030c3 	.word	0x080030c3
 8002d5c:	0800313f 	.word	0x0800313f
 8002d60:	0800315b 	.word	0x0800315b

08002d64 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b083      	sub	sp, #12
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002d6c:	bf00      	nop
 8002d6e:	370c      	adds	r7, #12
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bc80      	pop	{r7}
 8002d74:	4770      	bx	lr

08002d76 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002d76:	b480      	push	{r7}
 8002d78:	b083      	sub	sp, #12
 8002d7a:	af00      	add	r7, sp, #0
 8002d7c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bc80      	pop	{r7}
 8002d86:	4770      	bx	lr

08002d88 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bc80      	pop	{r7}
 8002d98:	4770      	bx	lr
	...

08002d9c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002d9c:	b490      	push	{r4, r7}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
 8002da4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002da6:	2300      	movs	r3, #0
 8002da8:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002daa:	2300      	movs	r3, #0
 8002dac:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002db4:	2b01      	cmp	r3, #1
 8002db6:	d101      	bne.n	8002dbc <HAL_ADC_ConfigChannel+0x20>
 8002db8:	2302      	movs	r3, #2
 8002dba:	e0dc      	b.n	8002f76 <HAL_ADC_ConfigChannel+0x1da>
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2201      	movs	r2, #1
 8002dc0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002dc4:	683b      	ldr	r3, [r7, #0]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	2b06      	cmp	r3, #6
 8002dca:	d81c      	bhi.n	8002e06 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6819      	ldr	r1, [r3, #0]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8002dd6:	683b      	ldr	r3, [r7, #0]
 8002dd8:	685a      	ldr	r2, [r3, #4]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	3b05      	subs	r3, #5
 8002de2:	221f      	movs	r2, #31
 8002de4:	fa02 f303 	lsl.w	r3, r2, r3
 8002de8:	43db      	mvns	r3, r3
 8002dea:	4018      	ands	r0, r3
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	681c      	ldr	r4, [r3, #0]
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	685a      	ldr	r2, [r3, #4]
 8002df4:	4613      	mov	r3, r2
 8002df6:	009b      	lsls	r3, r3, #2
 8002df8:	4413      	add	r3, r2
 8002dfa:	3b05      	subs	r3, #5
 8002dfc:	fa04 f303 	lsl.w	r3, r4, r3
 8002e00:	4303      	orrs	r3, r0
 8002e02:	634b      	str	r3, [r1, #52]	; 0x34
 8002e04:	e03c      	b.n	8002e80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002e06:	683b      	ldr	r3, [r7, #0]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	2b0c      	cmp	r3, #12
 8002e0c:	d81c      	bhi.n	8002e48 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	6819      	ldr	r1, [r3, #0]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	3b23      	subs	r3, #35	; 0x23
 8002e24:	221f      	movs	r2, #31
 8002e26:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2a:	43db      	mvns	r3, r3
 8002e2c:	4018      	ands	r0, r3
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681c      	ldr	r4, [r3, #0]
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	685a      	ldr	r2, [r3, #4]
 8002e36:	4613      	mov	r3, r2
 8002e38:	009b      	lsls	r3, r3, #2
 8002e3a:	4413      	add	r3, r2
 8002e3c:	3b23      	subs	r3, #35	; 0x23
 8002e3e:	fa04 f303 	lsl.w	r3, r4, r3
 8002e42:	4303      	orrs	r3, r0
 8002e44:	630b      	str	r3, [r1, #48]	; 0x30
 8002e46:	e01b      	b.n	8002e80 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	6819      	ldr	r1, [r3, #0]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685a      	ldr	r2, [r3, #4]
 8002e56:	4613      	mov	r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	4413      	add	r3, r2
 8002e5c:	3b41      	subs	r3, #65	; 0x41
 8002e5e:	221f      	movs	r2, #31
 8002e60:	fa02 f303 	lsl.w	r3, r2, r3
 8002e64:	43db      	mvns	r3, r3
 8002e66:	4018      	ands	r0, r3
 8002e68:	683b      	ldr	r3, [r7, #0]
 8002e6a:	681c      	ldr	r4, [r3, #0]
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	685a      	ldr	r2, [r3, #4]
 8002e70:	4613      	mov	r3, r2
 8002e72:	009b      	lsls	r3, r3, #2
 8002e74:	4413      	add	r3, r2
 8002e76:	3b41      	subs	r3, #65	; 0x41
 8002e78:	fa04 f303 	lsl.w	r3, r4, r3
 8002e7c:	4303      	orrs	r3, r0
 8002e7e:	62cb      	str	r3, [r1, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002e80:	683b      	ldr	r3, [r7, #0]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	2b09      	cmp	r3, #9
 8002e86:	d91c      	bls.n	8002ec2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	6819      	ldr	r1, [r3, #0]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	68d8      	ldr	r0, [r3, #12]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	681a      	ldr	r2, [r3, #0]
 8002e96:	4613      	mov	r3, r2
 8002e98:	005b      	lsls	r3, r3, #1
 8002e9a:	4413      	add	r3, r2
 8002e9c:	3b1e      	subs	r3, #30
 8002e9e:	2207      	movs	r2, #7
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	4018      	ands	r0, r3
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	689c      	ldr	r4, [r3, #8]
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	4613      	mov	r3, r2
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	4413      	add	r3, r2
 8002eb6:	3b1e      	subs	r3, #30
 8002eb8:	fa04 f303 	lsl.w	r3, r4, r3
 8002ebc:	4303      	orrs	r3, r0
 8002ebe:	60cb      	str	r3, [r1, #12]
 8002ec0:	e019      	b.n	8002ef6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6819      	ldr	r1, [r3, #0]
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	6918      	ldr	r0, [r3, #16]
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	681a      	ldr	r2, [r3, #0]
 8002ed0:	4613      	mov	r3, r2
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	4413      	add	r3, r2
 8002ed6:	2207      	movs	r2, #7
 8002ed8:	fa02 f303 	lsl.w	r3, r2, r3
 8002edc:	43db      	mvns	r3, r3
 8002ede:	4018      	ands	r0, r3
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	689c      	ldr	r4, [r3, #8]
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681a      	ldr	r2, [r3, #0]
 8002ee8:	4613      	mov	r3, r2
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	4413      	add	r3, r2
 8002eee:	fa04 f303 	lsl.w	r3, r4, r3
 8002ef2:	4303      	orrs	r3, r0
 8002ef4:	610b      	str	r3, [r1, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	2b10      	cmp	r3, #16
 8002efc:	d003      	beq.n	8002f06 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002f02:	2b11      	cmp	r3, #17
 8002f04:	d132      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	4a1d      	ldr	r2, [pc, #116]	; (8002f80 <HAL_ADC_ConfigChannel+0x1e4>)
 8002f0c:	4293      	cmp	r3, r2
 8002f0e:	d125      	bne.n	8002f5c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	689b      	ldr	r3, [r3, #8]
 8002f16:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d126      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	6812      	ldr	r2, [r2, #0]
 8002f26:	6892      	ldr	r2, [r2, #8]
 8002f28:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002f2c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	2b10      	cmp	r3, #16
 8002f34:	d11a      	bne.n	8002f6c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002f36:	4b13      	ldr	r3, [pc, #76]	; (8002f84 <HAL_ADC_ConfigChannel+0x1e8>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a13      	ldr	r2, [pc, #76]	; (8002f88 <HAL_ADC_ConfigChannel+0x1ec>)
 8002f3c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f40:	0c9a      	lsrs	r2, r3, #18
 8002f42:	4613      	mov	r3, r2
 8002f44:	009b      	lsls	r3, r3, #2
 8002f46:	4413      	add	r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f4c:	e002      	b.n	8002f54 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	3b01      	subs	r3, #1
 8002f52:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1f9      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x1b2>
 8002f5a:	e007      	b.n	8002f6c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f60:	f043 0220 	orr.w	r2, r3, #32
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002f68:	2301      	movs	r3, #1
 8002f6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	2200      	movs	r2, #0
 8002f70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002f74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f76:	4618      	mov	r0, r3
 8002f78:	3710      	adds	r7, #16
 8002f7a:	46bd      	mov	sp, r7
 8002f7c:	bc90      	pop	{r4, r7}
 8002f7e:	4770      	bx	lr
 8002f80:	40012400 	.word	0x40012400
 8002f84:	20000000 	.word	0x20000000
 8002f88:	431bde83 	.word	0x431bde83

08002f8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002f94:	2300      	movs	r3, #0
 8002f96:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002f98:	2300      	movs	r3, #0
 8002f9a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	2b01      	cmp	r3, #1
 8002fa8:	d040      	beq.n	800302c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6812      	ldr	r2, [r2, #0]
 8002fb2:	6892      	ldr	r2, [r2, #8]
 8002fb4:	f042 0201 	orr.w	r2, r2, #1
 8002fb8:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fba:	4b1f      	ldr	r3, [pc, #124]	; (8003038 <ADC_Enable+0xac>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	4a1f      	ldr	r2, [pc, #124]	; (800303c <ADC_Enable+0xb0>)
 8002fc0:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc4:	0c9b      	lsrs	r3, r3, #18
 8002fc6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002fc8:	e002      	b.n	8002fd0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002fca:	68bb      	ldr	r3, [r7, #8]
 8002fcc:	3b01      	subs	r3, #1
 8002fce:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d1f9      	bne.n	8002fca <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002fd6:	f7ff fce3 	bl	80029a0 <HAL_GetTick>
 8002fda:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002fdc:	e01f      	b.n	800301e <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002fde:	f7ff fcdf 	bl	80029a0 <HAL_GetTick>
 8002fe2:	4602      	mov	r2, r0
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	1ad3      	subs	r3, r2, r3
 8002fe8:	2b02      	cmp	r3, #2
 8002fea:	d918      	bls.n	800301e <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b01      	cmp	r3, #1
 8002ff8:	d011      	beq.n	800301e <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ffe:	f043 0210 	orr.w	r2, r3, #16
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800300a:	f043 0201 	orr.w	r2, r3, #1
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	2200      	movs	r2, #0
 8003016:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800301a:	2301      	movs	r3, #1
 800301c:	e007      	b.n	800302e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	689b      	ldr	r3, [r3, #8]
 8003024:	f003 0301 	and.w	r3, r3, #1
 8003028:	2b01      	cmp	r3, #1
 800302a:	d1d8      	bne.n	8002fde <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 800302c:	2300      	movs	r3, #0
}
 800302e:	4618      	mov	r0, r3
 8003030:	3710      	adds	r7, #16
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	20000000 	.word	0x20000000
 800303c:	431bde83 	.word	0x431bde83

08003040 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003048:	2300      	movs	r3, #0
 800304a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	689b      	ldr	r3, [r3, #8]
 8003052:	f003 0301 	and.w	r3, r3, #1
 8003056:	2b01      	cmp	r3, #1
 8003058:	d12e      	bne.n	80030b8 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	687a      	ldr	r2, [r7, #4]
 8003060:	6812      	ldr	r2, [r2, #0]
 8003062:	6892      	ldr	r2, [r2, #8]
 8003064:	f022 0201 	bic.w	r2, r2, #1
 8003068:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800306a:	f7ff fc99 	bl	80029a0 <HAL_GetTick>
 800306e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003070:	e01b      	b.n	80030aa <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003072:	f7ff fc95 	bl	80029a0 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	68fb      	ldr	r3, [r7, #12]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d914      	bls.n	80030aa <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 0301 	and.w	r3, r3, #1
 800308a:	2b01      	cmp	r3, #1
 800308c:	d10d      	bne.n	80030aa <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003092:	f043 0210 	orr.w	r2, r3, #16
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800309e:	f043 0201 	orr.w	r2, r3, #1
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80030a6:	2301      	movs	r3, #1
 80030a8:	e007      	b.n	80030ba <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 0301 	and.w	r3, r3, #1
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	d0dc      	beq.n	8003072 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80030b8:	2300      	movs	r3, #0
}
 80030ba:	4618      	mov	r0, r3
 80030bc:	3710      	adds	r7, #16
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}

080030c2 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80030c2:	b580      	push	{r7, lr}
 80030c4:	b084      	sub	sp, #16
 80030c6:	af00      	add	r7, sp, #0
 80030c8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ce:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030d4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80030d8:	2b00      	cmp	r3, #0
 80030da:	d127      	bne.n	800312c <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	689b      	ldr	r3, [r3, #8]
 80030ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80030f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80030f6:	d115      	bne.n	8003124 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d111      	bne.n	8003124 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003104:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003108:	68fb      	ldr	r3, [r7, #12]
 800310a:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003110:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d105      	bne.n	8003124 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800311c:	f043 0201 	orr.w	r2, r3, #1
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003124:	68f8      	ldr	r0, [r7, #12]
 8003126:	f7ff fe1d 	bl	8002d64 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800312a:	e004      	b.n	8003136 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6a1b      	ldr	r3, [r3, #32]
 8003130:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	4798      	blx	r3
}
 8003136:	bf00      	nop
 8003138:	3710      	adds	r7, #16
 800313a:	46bd      	mov	sp, r7
 800313c:	bd80      	pop	{r7, pc}

0800313e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800313e:	b580      	push	{r7, lr}
 8003140:	b084      	sub	sp, #16
 8003142:	af00      	add	r7, sp, #0
 8003144:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800314a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800314c:	68f8      	ldr	r0, [r7, #12]
 800314e:	f7ff fe12 	bl	8002d76 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003152:	bf00      	nop
 8003154:	3710      	adds	r7, #16
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}

0800315a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800315a:	b580      	push	{r7, lr}
 800315c:	b084      	sub	sp, #16
 800315e:	af00      	add	r7, sp, #0
 8003160:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003166:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800316c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003178:	f043 0204 	orr.w	r2, r3, #4
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003180:	68f8      	ldr	r0, [r7, #12]
 8003182:	f7ff fe01 	bl	8002d88 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003186:	bf00      	nop
 8003188:	3710      	adds	r7, #16
 800318a:	46bd      	mov	sp, r7
 800318c:	bd80      	pop	{r7, pc}
	...

08003190 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8003190:	b590      	push	{r4, r7, lr}
 8003192:	b087      	sub	sp, #28
 8003194:	af00      	add	r7, sp, #0
 8003196:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003198:	2300      	movs	r3, #0
 800319a:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 800319c:	2300      	movs	r3, #0
 800319e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d101      	bne.n	80031ae <HAL_ADCEx_Calibration_Start+0x1e>
 80031aa:	2302      	movs	r3, #2
 80031ac:	e095      	b.n	80032da <HAL_ADCEx_Calibration_Start+0x14a>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	2201      	movs	r2, #1
 80031b2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80031b6:	6878      	ldr	r0, [r7, #4]
 80031b8:	f7ff ff42 	bl	8003040 <ADC_ConversionStop_Disable>
 80031bc:	4603      	mov	r3, r0
 80031be:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 80031c0:	7dfb      	ldrb	r3, [r7, #23]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f040 8084 	bne.w	80032d0 <HAL_ADCEx_Calibration_Start+0x140>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031cc:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80031d0:	f023 0302 	bic.w	r3, r3, #2
 80031d4:	f043 0202 	orr.w	r2, r3, #2
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 80031dc:	4b41      	ldr	r3, [pc, #260]	; (80032e4 <HAL_ADCEx_Calibration_Start+0x154>)
 80031de:	681c      	ldr	r4, [r3, #0]
 80031e0:	2002      	movs	r0, #2
 80031e2:	f002 fc1b 	bl	8005a1c <HAL_RCCEx_GetPeriphCLKFreq>
 80031e6:	4603      	mov	r3, r0
 80031e8:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 80031ec:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 80031ee:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 80031f0:	e002      	b.n	80031f8 <HAL_ADCEx_Calibration_Start+0x68>
    {
      wait_loop_index--;
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	3b01      	subs	r3, #1
 80031f6:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d1f9      	bne.n	80031f2 <HAL_ADCEx_Calibration_Start+0x62>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 80031fe:	6878      	ldr	r0, [r7, #4]
 8003200:	f7ff fec4 	bl	8002f8c <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	687a      	ldr	r2, [r7, #4]
 800320a:	6812      	ldr	r2, [r2, #0]
 800320c:	6892      	ldr	r2, [r2, #8]
 800320e:	f042 0208 	orr.w	r2, r2, #8
 8003212:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003214:	f7ff fbc4 	bl	80029a0 <HAL_GetTick>
 8003218:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800321a:	e01b      	b.n	8003254 <HAL_ADCEx_Calibration_Start+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800321c:	f7ff fbc0 	bl	80029a0 <HAL_GetTick>
 8003220:	4602      	mov	r2, r0
 8003222:	693b      	ldr	r3, [r7, #16]
 8003224:	1ad3      	subs	r3, r2, r3
 8003226:	2b0a      	cmp	r3, #10
 8003228:	d914      	bls.n	8003254 <HAL_ADCEx_Calibration_Start+0xc4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	689b      	ldr	r3, [r3, #8]
 8003230:	f003 0308 	and.w	r3, r3, #8
 8003234:	2b00      	cmp	r3, #0
 8003236:	d00d      	beq.n	8003254 <HAL_ADCEx_Calibration_Start+0xc4>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800323c:	f023 0312 	bic.w	r3, r3, #18
 8003240:	f043 0210 	orr.w	r2, r3, #16
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8003250:	2301      	movs	r3, #1
 8003252:	e042      	b.n	80032da <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f003 0308 	and.w	r3, r3, #8
 800325e:	2b00      	cmp	r3, #0
 8003260:	d1dc      	bne.n	800321c <HAL_ADCEx_Calibration_Start+0x8c>
        }
      }
    }
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	687a      	ldr	r2, [r7, #4]
 8003268:	6812      	ldr	r2, [r2, #0]
 800326a:	6892      	ldr	r2, [r2, #8]
 800326c:	f042 0204 	orr.w	r2, r2, #4
 8003270:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8003272:	f7ff fb95 	bl	80029a0 <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003278:	e01b      	b.n	80032b2 <HAL_ADCEx_Calibration_Start+0x122>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 800327a:	f7ff fb91 	bl	80029a0 <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b0a      	cmp	r3, #10
 8003286:	d914      	bls.n	80032b2 <HAL_ADCEx_Calibration_Start+0x122>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	689b      	ldr	r3, [r3, #8]
 800328e:	f003 0304 	and.w	r3, r3, #4
 8003292:	2b00      	cmp	r3, #0
 8003294:	d00d      	beq.n	80032b2 <HAL_ADCEx_Calibration_Start+0x122>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800329a:	f023 0312 	bic.w	r3, r3, #18
 800329e:	f043 0210 	orr.w	r2, r3, #16
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	629a      	str	r2, [r3, #40]	; 0x28
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2200      	movs	r2, #0
 80032aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80032ae:	2301      	movs	r3, #1
 80032b0:	e013      	b.n	80032da <HAL_ADCEx_Calibration_Start+0x14a>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	f003 0304 	and.w	r3, r3, #4
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d1dc      	bne.n	800327a <HAL_ADCEx_Calibration_Start+0xea>
        }
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032c4:	f023 0303 	bic.w	r3, r3, #3
 80032c8:	f043 0201 	orr.w	r2, r3, #1
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80032d8:	7dfb      	ldrb	r3, [r7, #23]
}
 80032da:	4618      	mov	r0, r3
 80032dc:	371c      	adds	r7, #28
 80032de:	46bd      	mov	sp, r7
 80032e0:	bd90      	pop	{r4, r7, pc}
 80032e2:	bf00      	nop
 80032e4:	20000000 	.word	0x20000000

080032e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f003 0307 	and.w	r3, r3, #7
 80032f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032f8:	4b0c      	ldr	r3, [pc, #48]	; (800332c <__NVIC_SetPriorityGrouping+0x44>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032fe:	68ba      	ldr	r2, [r7, #8]
 8003300:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003304:	4013      	ands	r3, r2
 8003306:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800330c:	68bb      	ldr	r3, [r7, #8]
 800330e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003310:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003318:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800331a:	4a04      	ldr	r2, [pc, #16]	; (800332c <__NVIC_SetPriorityGrouping+0x44>)
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	60d3      	str	r3, [r2, #12]
}
 8003320:	bf00      	nop
 8003322:	3714      	adds	r7, #20
 8003324:	46bd      	mov	sp, r7
 8003326:	bc80      	pop	{r7}
 8003328:	4770      	bx	lr
 800332a:	bf00      	nop
 800332c:	e000ed00 	.word	0xe000ed00

08003330 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003330:	b480      	push	{r7}
 8003332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003334:	4b04      	ldr	r3, [pc, #16]	; (8003348 <__NVIC_GetPriorityGrouping+0x18>)
 8003336:	68db      	ldr	r3, [r3, #12]
 8003338:	0a1b      	lsrs	r3, r3, #8
 800333a:	f003 0307 	and.w	r3, r3, #7
}
 800333e:	4618      	mov	r0, r3
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	e000ed00 	.word	0xe000ed00

0800334c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	4603      	mov	r3, r0
 8003354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800335a:	2b00      	cmp	r3, #0
 800335c:	db0b      	blt.n	8003376 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800335e:	4908      	ldr	r1, [pc, #32]	; (8003380 <__NVIC_EnableIRQ+0x34>)
 8003360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003364:	095b      	lsrs	r3, r3, #5
 8003366:	79fa      	ldrb	r2, [r7, #7]
 8003368:	f002 021f 	and.w	r2, r2, #31
 800336c:	2001      	movs	r0, #1
 800336e:	fa00 f202 	lsl.w	r2, r0, r2
 8003372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003376:	bf00      	nop
 8003378:	370c      	adds	r7, #12
 800337a:	46bd      	mov	sp, r7
 800337c:	bc80      	pop	{r7}
 800337e:	4770      	bx	lr
 8003380:	e000e100 	.word	0xe000e100

08003384 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	4603      	mov	r3, r0
 800338c:	6039      	str	r1, [r7, #0]
 800338e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003390:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003394:	2b00      	cmp	r3, #0
 8003396:	db0a      	blt.n	80033ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003398:	490d      	ldr	r1, [pc, #52]	; (80033d0 <__NVIC_SetPriority+0x4c>)
 800339a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339e:	683a      	ldr	r2, [r7, #0]
 80033a0:	b2d2      	uxtb	r2, r2
 80033a2:	0112      	lsls	r2, r2, #4
 80033a4:	b2d2      	uxtb	r2, r2
 80033a6:	440b      	add	r3, r1
 80033a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033ac:	e00a      	b.n	80033c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033ae:	4909      	ldr	r1, [pc, #36]	; (80033d4 <__NVIC_SetPriority+0x50>)
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	f003 030f 	and.w	r3, r3, #15
 80033b6:	3b04      	subs	r3, #4
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	b2d2      	uxtb	r2, r2
 80033bc:	0112      	lsls	r2, r2, #4
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	440b      	add	r3, r1
 80033c2:	761a      	strb	r2, [r3, #24]
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr
 80033ce:	bf00      	nop
 80033d0:	e000e100 	.word	0xe000e100
 80033d4:	e000ed00 	.word	0xe000ed00

080033d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033d8:	b480      	push	{r7}
 80033da:	b089      	sub	sp, #36	; 0x24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	60f8      	str	r0, [r7, #12]
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	f003 0307 	and.w	r3, r3, #7
 80033ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033ec:	69fb      	ldr	r3, [r7, #28]
 80033ee:	f1c3 0307 	rsb	r3, r3, #7
 80033f2:	2b04      	cmp	r3, #4
 80033f4:	bf28      	it	cs
 80033f6:	2304      	movcs	r3, #4
 80033f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	3304      	adds	r3, #4
 80033fe:	2b06      	cmp	r3, #6
 8003400:	d902      	bls.n	8003408 <NVIC_EncodePriority+0x30>
 8003402:	69fb      	ldr	r3, [r7, #28]
 8003404:	3b03      	subs	r3, #3
 8003406:	e000      	b.n	800340a <NVIC_EncodePriority+0x32>
 8003408:	2300      	movs	r3, #0
 800340a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800340c:	2201      	movs	r2, #1
 800340e:	69bb      	ldr	r3, [r7, #24]
 8003410:	fa02 f303 	lsl.w	r3, r2, r3
 8003414:	1e5a      	subs	r2, r3, #1
 8003416:	68bb      	ldr	r3, [r7, #8]
 8003418:	401a      	ands	r2, r3
 800341a:	697b      	ldr	r3, [r7, #20]
 800341c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800341e:	2101      	movs	r1, #1
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	fa01 f303 	lsl.w	r3, r1, r3
 8003426:	1e59      	subs	r1, r3, #1
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800342c:	4313      	orrs	r3, r2
         );
}
 800342e:	4618      	mov	r0, r3
 8003430:	3724      	adds	r7, #36	; 0x24
 8003432:	46bd      	mov	sp, r7
 8003434:	bc80      	pop	{r7}
 8003436:	4770      	bx	lr

08003438 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003438:	b580      	push	{r7, lr}
 800343a:	b082      	sub	sp, #8
 800343c:	af00      	add	r7, sp, #0
 800343e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	3b01      	subs	r3, #1
 8003444:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003448:	d301      	bcc.n	800344e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800344a:	2301      	movs	r3, #1
 800344c:	e00f      	b.n	800346e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800344e:	4a0a      	ldr	r2, [pc, #40]	; (8003478 <SysTick_Config+0x40>)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	3b01      	subs	r3, #1
 8003454:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003456:	210f      	movs	r1, #15
 8003458:	f04f 30ff 	mov.w	r0, #4294967295
 800345c:	f7ff ff92 	bl	8003384 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003460:	4b05      	ldr	r3, [pc, #20]	; (8003478 <SysTick_Config+0x40>)
 8003462:	2200      	movs	r2, #0
 8003464:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003466:	4b04      	ldr	r3, [pc, #16]	; (8003478 <SysTick_Config+0x40>)
 8003468:	2207      	movs	r2, #7
 800346a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800346c:	2300      	movs	r3, #0
}
 800346e:	4618      	mov	r0, r3
 8003470:	3708      	adds	r7, #8
 8003472:	46bd      	mov	sp, r7
 8003474:	bd80      	pop	{r7, pc}
 8003476:	bf00      	nop
 8003478:	e000e010 	.word	0xe000e010

0800347c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800347c:	b580      	push	{r7, lr}
 800347e:	b082      	sub	sp, #8
 8003480:	af00      	add	r7, sp, #0
 8003482:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	f7ff ff2f 	bl	80032e8 <__NVIC_SetPriorityGrouping>
}
 800348a:	bf00      	nop
 800348c:	3708      	adds	r7, #8
 800348e:	46bd      	mov	sp, r7
 8003490:	bd80      	pop	{r7, pc}

08003492 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003492:	b580      	push	{r7, lr}
 8003494:	b086      	sub	sp, #24
 8003496:	af00      	add	r7, sp, #0
 8003498:	4603      	mov	r3, r0
 800349a:	60b9      	str	r1, [r7, #8]
 800349c:	607a      	str	r2, [r7, #4]
 800349e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034a0:	2300      	movs	r3, #0
 80034a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034a4:	f7ff ff44 	bl	8003330 <__NVIC_GetPriorityGrouping>
 80034a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034aa:	687a      	ldr	r2, [r7, #4]
 80034ac:	68b9      	ldr	r1, [r7, #8]
 80034ae:	6978      	ldr	r0, [r7, #20]
 80034b0:	f7ff ff92 	bl	80033d8 <NVIC_EncodePriority>
 80034b4:	4602      	mov	r2, r0
 80034b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034ba:	4611      	mov	r1, r2
 80034bc:	4618      	mov	r0, r3
 80034be:	f7ff ff61 	bl	8003384 <__NVIC_SetPriority>
}
 80034c2:	bf00      	nop
 80034c4:	3718      	adds	r7, #24
 80034c6:	46bd      	mov	sp, r7
 80034c8:	bd80      	pop	{r7, pc}

080034ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034ca:	b580      	push	{r7, lr}
 80034cc:	b082      	sub	sp, #8
 80034ce:	af00      	add	r7, sp, #0
 80034d0:	4603      	mov	r3, r0
 80034d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7ff ff37 	bl	800334c <__NVIC_EnableIRQ>
}
 80034de:	bf00      	nop
 80034e0:	3708      	adds	r7, #8
 80034e2:	46bd      	mov	sp, r7
 80034e4:	bd80      	pop	{r7, pc}

080034e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034e6:	b580      	push	{r7, lr}
 80034e8:	b082      	sub	sp, #8
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034ee:	6878      	ldr	r0, [r7, #4]
 80034f0:	f7ff ffa2 	bl	8003438 <SysTick_Config>
 80034f4:	4603      	mov	r3, r0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3708      	adds	r7, #8
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}
	...

08003500 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003508:	2300      	movs	r3, #0
 800350a:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d101      	bne.n	8003516 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8003512:	2301      	movs	r3, #1
 8003514:	e043      	b.n	800359e <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	461a      	mov	r2, r3
 800351c:	4b22      	ldr	r3, [pc, #136]	; (80035a8 <HAL_DMA_Init+0xa8>)
 800351e:	4413      	add	r3, r2
 8003520:	4a22      	ldr	r2, [pc, #136]	; (80035ac <HAL_DMA_Init+0xac>)
 8003522:	fba2 2303 	umull	r2, r3, r2, r3
 8003526:	091b      	lsrs	r3, r3, #4
 8003528:	009a      	lsls	r2, r3, #2
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	4a1f      	ldr	r2, [pc, #124]	; (80035b0 <HAL_DMA_Init+0xb0>)
 8003532:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	2202      	movs	r2, #2
 8003538:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800354a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 800354e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8003558:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	68db      	ldr	r3, [r3, #12]
 800355e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003564:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003570:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	69db      	ldr	r3, [r3, #28]
 8003576:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003578:	68fa      	ldr	r2, [r7, #12]
 800357a:	4313      	orrs	r3, r2
 800357c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	68fa      	ldr	r2, [r7, #12]
 8003584:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	2201      	movs	r2, #1
 8003590:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2200      	movs	r2, #0
 8003598:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3714      	adds	r7, #20
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr
 80035a8:	bffdfff8 	.word	0xbffdfff8
 80035ac:	cccccccd 	.word	0xcccccccd
 80035b0:	40020000 	.word	0x40020000

080035b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80035b4:	b580      	push	{r7, lr}
 80035b6:	b086      	sub	sp, #24
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	60f8      	str	r0, [r7, #12]
 80035bc:	60b9      	str	r1, [r7, #8]
 80035be:	607a      	str	r2, [r7, #4]
 80035c0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80035c2:	2300      	movs	r3, #0
 80035c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80035cc:	2b01      	cmp	r3, #1
 80035ce:	d101      	bne.n	80035d4 <HAL_DMA_Start_IT+0x20>
 80035d0:	2302      	movs	r3, #2
 80035d2:	e04a      	b.n	800366a <HAL_DMA_Start_IT+0xb6>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	2201      	movs	r2, #1
 80035d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d13a      	bne.n	800365c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	2202      	movs	r2, #2
 80035ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	2200      	movs	r2, #0
 80035f2:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	68fa      	ldr	r2, [r7, #12]
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	6812      	ldr	r2, [r2, #0]
 80035fe:	f022 0201 	bic.w	r2, r2, #1
 8003602:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	687a      	ldr	r2, [r7, #4]
 8003608:	68b9      	ldr	r1, [r7, #8]
 800360a:	68f8      	ldr	r0, [r7, #12]
 800360c:	f000 f9fa 	bl	8003a04 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003614:	2b00      	cmp	r3, #0
 8003616:	d008      	beq.n	800362a <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68fa      	ldr	r2, [r7, #12]
 800361e:	6812      	ldr	r2, [r2, #0]
 8003620:	6812      	ldr	r2, [r2, #0]
 8003622:	f042 020e 	orr.w	r2, r2, #14
 8003626:	601a      	str	r2, [r3, #0]
 8003628:	e00f      	b.n	800364a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	6812      	ldr	r2, [r2, #0]
 8003632:	6812      	ldr	r2, [r2, #0]
 8003634:	f022 0204 	bic.w	r2, r2, #4
 8003638:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	68fa      	ldr	r2, [r7, #12]
 8003640:	6812      	ldr	r2, [r2, #0]
 8003642:	6812      	ldr	r2, [r2, #0]
 8003644:	f042 020a 	orr.w	r2, r2, #10
 8003648:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	68fa      	ldr	r2, [r7, #12]
 8003650:	6812      	ldr	r2, [r2, #0]
 8003652:	6812      	ldr	r2, [r2, #0]
 8003654:	f042 0201 	orr.w	r2, r2, #1
 8003658:	601a      	str	r2, [r3, #0]
 800365a:	e005      	b.n	8003668 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8003664:	2302      	movs	r3, #2
 8003666:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8003668:	7dfb      	ldrb	r3, [r7, #23]
}
 800366a:	4618      	mov	r0, r3
 800366c:	3718      	adds	r7, #24
 800366e:	46bd      	mov	sp, r7
 8003670:	bd80      	pop	{r7, pc}

08003672 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003672:	b480      	push	{r7}
 8003674:	b085      	sub	sp, #20
 8003676:	af00      	add	r7, sp, #0
 8003678:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800367a:	2300      	movs	r3, #0
 800367c:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003684:	2b02      	cmp	r3, #2
 8003686:	d008      	beq.n	800369a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2204      	movs	r2, #4
 800368c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
 8003698:	e020      	b.n	80036dc <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	6812      	ldr	r2, [r2, #0]
 80036a2:	6812      	ldr	r2, [r2, #0]
 80036a4:	f022 020e 	bic.w	r2, r2, #14
 80036a8:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	687a      	ldr	r2, [r7, #4]
 80036b0:	6812      	ldr	r2, [r2, #0]
 80036b2:	6812      	ldr	r2, [r2, #0]
 80036b4:	f022 0201 	bic.w	r2, r2, #1
 80036b8:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80036be:	687a      	ldr	r2, [r7, #4]
 80036c0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80036c2:	2101      	movs	r1, #1
 80036c4:	fa01 f202 	lsl.w	r2, r1, r2
 80036c8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2200      	movs	r2, #0
 80036d6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80036da:	7bfb      	ldrb	r3, [r7, #15]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	3714      	adds	r7, #20
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bc80      	pop	{r7}
 80036e4:	4770      	bx	lr
	...

080036e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80036e8:	b580      	push	{r7, lr}
 80036ea:	b084      	sub	sp, #16
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80036f0:	2300      	movs	r3, #0
 80036f2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80036fa:	2b02      	cmp	r3, #2
 80036fc:	d005      	beq.n	800370a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	2204      	movs	r2, #4
 8003702:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8003704:	2301      	movs	r3, #1
 8003706:	73fb      	strb	r3, [r7, #15]
 8003708:	e057      	b.n	80037ba <HAL_DMA_Abort_IT+0xd2>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	687a      	ldr	r2, [r7, #4]
 8003710:	6812      	ldr	r2, [r2, #0]
 8003712:	6812      	ldr	r2, [r2, #0]
 8003714:	f022 020e 	bic.w	r2, r2, #14
 8003718:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6812      	ldr	r2, [r2, #0]
 8003722:	6812      	ldr	r2, [r2, #0]
 8003724:	f022 0201 	bic.w	r2, r2, #1
 8003728:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800372a:	4a26      	ldr	r2, [pc, #152]	; (80037c4 <HAL_DMA_Abort_IT+0xdc>)
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4619      	mov	r1, r3
 8003732:	4b25      	ldr	r3, [pc, #148]	; (80037c8 <HAL_DMA_Abort_IT+0xe0>)
 8003734:	4299      	cmp	r1, r3
 8003736:	d02e      	beq.n	8003796 <HAL_DMA_Abort_IT+0xae>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	4619      	mov	r1, r3
 800373e:	4b23      	ldr	r3, [pc, #140]	; (80037cc <HAL_DMA_Abort_IT+0xe4>)
 8003740:	4299      	cmp	r1, r3
 8003742:	d026      	beq.n	8003792 <HAL_DMA_Abort_IT+0xaa>
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4619      	mov	r1, r3
 800374a:	4b21      	ldr	r3, [pc, #132]	; (80037d0 <HAL_DMA_Abort_IT+0xe8>)
 800374c:	4299      	cmp	r1, r3
 800374e:	d01d      	beq.n	800378c <HAL_DMA_Abort_IT+0xa4>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	4619      	mov	r1, r3
 8003756:	4b1f      	ldr	r3, [pc, #124]	; (80037d4 <HAL_DMA_Abort_IT+0xec>)
 8003758:	4299      	cmp	r1, r3
 800375a:	d014      	beq.n	8003786 <HAL_DMA_Abort_IT+0x9e>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	4619      	mov	r1, r3
 8003762:	4b1d      	ldr	r3, [pc, #116]	; (80037d8 <HAL_DMA_Abort_IT+0xf0>)
 8003764:	4299      	cmp	r1, r3
 8003766:	d00b      	beq.n	8003780 <HAL_DMA_Abort_IT+0x98>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4619      	mov	r1, r3
 800376e:	4b1b      	ldr	r3, [pc, #108]	; (80037dc <HAL_DMA_Abort_IT+0xf4>)
 8003770:	4299      	cmp	r1, r3
 8003772:	d102      	bne.n	800377a <HAL_DMA_Abort_IT+0x92>
 8003774:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8003778:	e00e      	b.n	8003798 <HAL_DMA_Abort_IT+0xb0>
 800377a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800377e:	e00b      	b.n	8003798 <HAL_DMA_Abort_IT+0xb0>
 8003780:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003784:	e008      	b.n	8003798 <HAL_DMA_Abort_IT+0xb0>
 8003786:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800378a:	e005      	b.n	8003798 <HAL_DMA_Abort_IT+0xb0>
 800378c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003790:	e002      	b.n	8003798 <HAL_DMA_Abort_IT+0xb0>
 8003792:	2310      	movs	r3, #16
 8003794:	e000      	b.n	8003798 <HAL_DMA_Abort_IT+0xb0>
 8003796:	2301      	movs	r3, #1
 8003798:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	2200      	movs	r2, #0
 80037a6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_DMA_Abort_IT+0xd2>
    {
      hdma->XferAbortCallback(hdma);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	4798      	blx	r3
    } 
  }
  return status;
 80037ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80037bc:	4618      	mov	r0, r3
 80037be:	3710      	adds	r7, #16
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}
 80037c4:	40020000 	.word	0x40020000
 80037c8:	40020008 	.word	0x40020008
 80037cc:	4002001c 	.word	0x4002001c
 80037d0:	40020030 	.word	0x40020030
 80037d4:	40020044 	.word	0x40020044
 80037d8:	40020058 	.word	0x40020058
 80037dc:	4002006c 	.word	0x4002006c

080037e0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80037e0:	b580      	push	{r7, lr}
 80037e2:	b084      	sub	sp, #16
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037fc:	2204      	movs	r2, #4
 80037fe:	409a      	lsls	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	4013      	ands	r3, r2
 8003804:	2b00      	cmp	r3, #0
 8003806:	d055      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd4>
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	f003 0304 	and.w	r3, r3, #4
 800380e:	2b00      	cmp	r3, #0
 8003810:	d050      	beq.n	80038b4 <HAL_DMA_IRQHandler+0xd4>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0320 	and.w	r3, r3, #32
 800381c:	2b00      	cmp	r3, #0
 800381e:	d107      	bne.n	8003830 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	687a      	ldr	r2, [r7, #4]
 8003826:	6812      	ldr	r2, [r2, #0]
 8003828:	6812      	ldr	r2, [r2, #0]
 800382a:	f022 0204 	bic.w	r2, r2, #4
 800382e:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8003830:	4a6d      	ldr	r2, [pc, #436]	; (80039e8 <HAL_DMA_IRQHandler+0x208>)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4619      	mov	r1, r3
 8003838:	4b6c      	ldr	r3, [pc, #432]	; (80039ec <HAL_DMA_IRQHandler+0x20c>)
 800383a:	4299      	cmp	r1, r3
 800383c:	d02e      	beq.n	800389c <HAL_DMA_IRQHandler+0xbc>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	4619      	mov	r1, r3
 8003844:	4b6a      	ldr	r3, [pc, #424]	; (80039f0 <HAL_DMA_IRQHandler+0x210>)
 8003846:	4299      	cmp	r1, r3
 8003848:	d026      	beq.n	8003898 <HAL_DMA_IRQHandler+0xb8>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	4619      	mov	r1, r3
 8003850:	4b68      	ldr	r3, [pc, #416]	; (80039f4 <HAL_DMA_IRQHandler+0x214>)
 8003852:	4299      	cmp	r1, r3
 8003854:	d01d      	beq.n	8003892 <HAL_DMA_IRQHandler+0xb2>
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4619      	mov	r1, r3
 800385c:	4b66      	ldr	r3, [pc, #408]	; (80039f8 <HAL_DMA_IRQHandler+0x218>)
 800385e:	4299      	cmp	r1, r3
 8003860:	d014      	beq.n	800388c <HAL_DMA_IRQHandler+0xac>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4619      	mov	r1, r3
 8003868:	4b64      	ldr	r3, [pc, #400]	; (80039fc <HAL_DMA_IRQHandler+0x21c>)
 800386a:	4299      	cmp	r1, r3
 800386c:	d00b      	beq.n	8003886 <HAL_DMA_IRQHandler+0xa6>
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	4619      	mov	r1, r3
 8003874:	4b62      	ldr	r3, [pc, #392]	; (8003a00 <HAL_DMA_IRQHandler+0x220>)
 8003876:	4299      	cmp	r1, r3
 8003878:	d102      	bne.n	8003880 <HAL_DMA_IRQHandler+0xa0>
 800387a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800387e:	e00e      	b.n	800389e <HAL_DMA_IRQHandler+0xbe>
 8003880:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8003884:	e00b      	b.n	800389e <HAL_DMA_IRQHandler+0xbe>
 8003886:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800388a:	e008      	b.n	800389e <HAL_DMA_IRQHandler+0xbe>
 800388c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003890:	e005      	b.n	800389e <HAL_DMA_IRQHandler+0xbe>
 8003892:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003896:	e002      	b.n	800389e <HAL_DMA_IRQHandler+0xbe>
 8003898:	2340      	movs	r3, #64	; 0x40
 800389a:	e000      	b.n	800389e <HAL_DMA_IRQHandler+0xbe>
 800389c:	2304      	movs	r3, #4
 800389e:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	f000 809a 	beq.w	80039de <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80038b2:	e094      	b.n	80039de <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038b8:	2202      	movs	r2, #2
 80038ba:	409a      	lsls	r2, r3
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	4013      	ands	r3, r2
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d05c      	beq.n	800397e <HAL_DMA_IRQHandler+0x19e>
 80038c4:	68bb      	ldr	r3, [r7, #8]
 80038c6:	f003 0302 	and.w	r3, r3, #2
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d057      	beq.n	800397e <HAL_DMA_IRQHandler+0x19e>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0320 	and.w	r3, r3, #32
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d10b      	bne.n	80038f4 <HAL_DMA_IRQHandler+0x114>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	687a      	ldr	r2, [r7, #4]
 80038e2:	6812      	ldr	r2, [r2, #0]
 80038e4:	6812      	ldr	r2, [r2, #0]
 80038e6:	f022 020a 	bic.w	r2, r2, #10
 80038ea:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2201      	movs	r2, #1
 80038f0:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80038f4:	4a3c      	ldr	r2, [pc, #240]	; (80039e8 <HAL_DMA_IRQHandler+0x208>)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	4619      	mov	r1, r3
 80038fc:	4b3b      	ldr	r3, [pc, #236]	; (80039ec <HAL_DMA_IRQHandler+0x20c>)
 80038fe:	4299      	cmp	r1, r3
 8003900:	d02e      	beq.n	8003960 <HAL_DMA_IRQHandler+0x180>
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4619      	mov	r1, r3
 8003908:	4b39      	ldr	r3, [pc, #228]	; (80039f0 <HAL_DMA_IRQHandler+0x210>)
 800390a:	4299      	cmp	r1, r3
 800390c:	d026      	beq.n	800395c <HAL_DMA_IRQHandler+0x17c>
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	4619      	mov	r1, r3
 8003914:	4b37      	ldr	r3, [pc, #220]	; (80039f4 <HAL_DMA_IRQHandler+0x214>)
 8003916:	4299      	cmp	r1, r3
 8003918:	d01d      	beq.n	8003956 <HAL_DMA_IRQHandler+0x176>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4619      	mov	r1, r3
 8003920:	4b35      	ldr	r3, [pc, #212]	; (80039f8 <HAL_DMA_IRQHandler+0x218>)
 8003922:	4299      	cmp	r1, r3
 8003924:	d014      	beq.n	8003950 <HAL_DMA_IRQHandler+0x170>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4619      	mov	r1, r3
 800392c:	4b33      	ldr	r3, [pc, #204]	; (80039fc <HAL_DMA_IRQHandler+0x21c>)
 800392e:	4299      	cmp	r1, r3
 8003930:	d00b      	beq.n	800394a <HAL_DMA_IRQHandler+0x16a>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	4619      	mov	r1, r3
 8003938:	4b31      	ldr	r3, [pc, #196]	; (8003a00 <HAL_DMA_IRQHandler+0x220>)
 800393a:	4299      	cmp	r1, r3
 800393c:	d102      	bne.n	8003944 <HAL_DMA_IRQHandler+0x164>
 800393e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8003942:	e00e      	b.n	8003962 <HAL_DMA_IRQHandler+0x182>
 8003944:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003948:	e00b      	b.n	8003962 <HAL_DMA_IRQHandler+0x182>
 800394a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800394e:	e008      	b.n	8003962 <HAL_DMA_IRQHandler+0x182>
 8003950:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003954:	e005      	b.n	8003962 <HAL_DMA_IRQHandler+0x182>
 8003956:	f44f 7300 	mov.w	r3, #512	; 0x200
 800395a:	e002      	b.n	8003962 <HAL_DMA_IRQHandler+0x182>
 800395c:	2320      	movs	r3, #32
 800395e:	e000      	b.n	8003962 <HAL_DMA_IRQHandler+0x182>
 8003960:	2302      	movs	r3, #2
 8003962:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003970:	2b00      	cmp	r3, #0
 8003972:	d034      	beq.n	80039de <HAL_DMA_IRQHandler+0x1fe>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003978:	6878      	ldr	r0, [r7, #4]
 800397a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800397c:	e02f      	b.n	80039de <HAL_DMA_IRQHandler+0x1fe>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003982:	2208      	movs	r2, #8
 8003984:	409a      	lsls	r2, r3
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	4013      	ands	r3, r2
 800398a:	2b00      	cmp	r3, #0
 800398c:	d028      	beq.n	80039e0 <HAL_DMA_IRQHandler+0x200>
 800398e:	68bb      	ldr	r3, [r7, #8]
 8003990:	f003 0308 	and.w	r3, r3, #8
 8003994:	2b00      	cmp	r3, #0
 8003996:	d023      	beq.n	80039e0 <HAL_DMA_IRQHandler+0x200>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	687a      	ldr	r2, [r7, #4]
 800399e:	6812      	ldr	r2, [r2, #0]
 80039a0:	6812      	ldr	r2, [r2, #0]
 80039a2:	f022 020e 	bic.w	r2, r2, #14
 80039a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80039ac:	687a      	ldr	r2, [r7, #4]
 80039ae:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80039b0:	2101      	movs	r1, #1
 80039b2:	fa01 f202 	lsl.w	r2, r1, r2
 80039b6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	2201      	movs	r2, #1
 80039bc:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d004      	beq.n	80039e0 <HAL_DMA_IRQHandler+0x200>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	6878      	ldr	r0, [r7, #4]
 80039dc:	4798      	blx	r3
    }
  }
  return;
 80039de:	bf00      	nop
 80039e0:	bf00      	nop
}
 80039e2:	3710      	adds	r7, #16
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	40020000 	.word	0x40020000
 80039ec:	40020008 	.word	0x40020008
 80039f0:	4002001c 	.word	0x4002001c
 80039f4:	40020030 	.word	0x40020030
 80039f8:	40020044 	.word	0x40020044
 80039fc:	40020058 	.word	0x40020058
 8003a00:	4002006c 	.word	0x4002006c

08003a04 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003a04:	b480      	push	{r7}
 8003a06:	b085      	sub	sp, #20
 8003a08:	af00      	add	r7, sp, #0
 8003a0a:	60f8      	str	r0, [r7, #12]
 8003a0c:	60b9      	str	r1, [r7, #8]
 8003a0e:	607a      	str	r2, [r7, #4]
 8003a10:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a16:	68fa      	ldr	r2, [r7, #12]
 8003a18:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a1a:	2101      	movs	r1, #1
 8003a1c:	fa01 f202 	lsl.w	r2, r1, r2
 8003a20:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	683a      	ldr	r2, [r7, #0]
 8003a28:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	685b      	ldr	r3, [r3, #4]
 8003a2e:	2b10      	cmp	r3, #16
 8003a30:	d108      	bne.n	8003a44 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	687a      	ldr	r2, [r7, #4]
 8003a38:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	68ba      	ldr	r2, [r7, #8]
 8003a40:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003a42:	e007      	b.n	8003a54 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	68ba      	ldr	r2, [r7, #8]
 8003a4a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	687a      	ldr	r2, [r7, #4]
 8003a52:	60da      	str	r2, [r3, #12]
}
 8003a54:	bf00      	nop
 8003a56:	3714      	adds	r7, #20
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bc80      	pop	{r7}
 8003a5c:	4770      	bx	lr
	...

08003a60 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b08b      	sub	sp, #44	; 0x2c
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003a72:	e127      	b.n	8003cc4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8003a74:	2201      	movs	r2, #1
 8003a76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a78:	fa02 f303 	lsl.w	r3, r2, r3
 8003a7c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003a7e:	683b      	ldr	r3, [r7, #0]
 8003a80:	681a      	ldr	r2, [r3, #0]
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	4013      	ands	r3, r2
 8003a86:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8003a88:	69ba      	ldr	r2, [r7, #24]
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	f040 8116 	bne.w	8003cbe <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	685b      	ldr	r3, [r3, #4]
 8003a96:	2b12      	cmp	r3, #18
 8003a98:	d034      	beq.n	8003b04 <HAL_GPIO_Init+0xa4>
 8003a9a:	2b12      	cmp	r3, #18
 8003a9c:	d80d      	bhi.n	8003aba <HAL_GPIO_Init+0x5a>
 8003a9e:	2b02      	cmp	r3, #2
 8003aa0:	d02b      	beq.n	8003afa <HAL_GPIO_Init+0x9a>
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d804      	bhi.n	8003ab0 <HAL_GPIO_Init+0x50>
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d031      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
 8003aaa:	2b01      	cmp	r3, #1
 8003aac:	d01c      	beq.n	8003ae8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8003aae:	e048      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003ab0:	2b03      	cmp	r3, #3
 8003ab2:	d043      	beq.n	8003b3c <HAL_GPIO_Init+0xdc>
 8003ab4:	2b11      	cmp	r3, #17
 8003ab6:	d01b      	beq.n	8003af0 <HAL_GPIO_Init+0x90>
          break;
 8003ab8:	e043      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003aba:	4a89      	ldr	r2, [pc, #548]	; (8003ce0 <HAL_GPIO_Init+0x280>)
 8003abc:	4293      	cmp	r3, r2
 8003abe:	d026      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
 8003ac0:	4a87      	ldr	r2, [pc, #540]	; (8003ce0 <HAL_GPIO_Init+0x280>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d806      	bhi.n	8003ad4 <HAL_GPIO_Init+0x74>
 8003ac6:	4a87      	ldr	r2, [pc, #540]	; (8003ce4 <HAL_GPIO_Init+0x284>)
 8003ac8:	4293      	cmp	r3, r2
 8003aca:	d020      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
 8003acc:	4a86      	ldr	r2, [pc, #536]	; (8003ce8 <HAL_GPIO_Init+0x288>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d01d      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
          break;
 8003ad2:	e036      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8003ad4:	4a85      	ldr	r2, [pc, #532]	; (8003cec <HAL_GPIO_Init+0x28c>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d019      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
 8003ada:	4a85      	ldr	r2, [pc, #532]	; (8003cf0 <HAL_GPIO_Init+0x290>)
 8003adc:	4293      	cmp	r3, r2
 8003ade:	d016      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
 8003ae0:	4a84      	ldr	r2, [pc, #528]	; (8003cf4 <HAL_GPIO_Init+0x294>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d013      	beq.n	8003b0e <HAL_GPIO_Init+0xae>
          break;
 8003ae6:	e02c      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8003ae8:	683b      	ldr	r3, [r7, #0]
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	623b      	str	r3, [r7, #32]
          break;
 8003aee:	e028      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8003af0:	683b      	ldr	r3, [r7, #0]
 8003af2:	68db      	ldr	r3, [r3, #12]
 8003af4:	3304      	adds	r3, #4
 8003af6:	623b      	str	r3, [r7, #32]
          break;
 8003af8:	e023      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	68db      	ldr	r3, [r3, #12]
 8003afe:	3308      	adds	r3, #8
 8003b00:	623b      	str	r3, [r7, #32]
          break;
 8003b02:	e01e      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8003b04:	683b      	ldr	r3, [r7, #0]
 8003b06:	68db      	ldr	r3, [r3, #12]
 8003b08:	330c      	adds	r3, #12
 8003b0a:	623b      	str	r3, [r7, #32]
          break;
 8003b0c:	e019      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d102      	bne.n	8003b1c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8003b16:	2304      	movs	r3, #4
 8003b18:	623b      	str	r3, [r7, #32]
          break;
 8003b1a:	e012      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8003b1c:	683b      	ldr	r3, [r7, #0]
 8003b1e:	689b      	ldr	r3, [r3, #8]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d105      	bne.n	8003b30 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b24:	2308      	movs	r3, #8
 8003b26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69fa      	ldr	r2, [r7, #28]
 8003b2c:	611a      	str	r2, [r3, #16]
          break;
 8003b2e:	e008      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8003b30:	2308      	movs	r3, #8
 8003b32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	69fa      	ldr	r2, [r7, #28]
 8003b38:	615a      	str	r2, [r3, #20]
          break;
 8003b3a:	e002      	b.n	8003b42 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	623b      	str	r3, [r7, #32]
          break;
 8003b40:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	2bff      	cmp	r3, #255	; 0xff
 8003b46:	d801      	bhi.n	8003b4c <HAL_GPIO_Init+0xec>
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	e001      	b.n	8003b50 <HAL_GPIO_Init+0xf0>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	3304      	adds	r3, #4
 8003b50:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8003b52:	69bb      	ldr	r3, [r7, #24]
 8003b54:	2bff      	cmp	r3, #255	; 0xff
 8003b56:	d802      	bhi.n	8003b5e <HAL_GPIO_Init+0xfe>
 8003b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	e002      	b.n	8003b64 <HAL_GPIO_Init+0x104>
 8003b5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b60:	3b08      	subs	r3, #8
 8003b62:	009b      	lsls	r3, r3, #2
 8003b64:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8003b66:	697b      	ldr	r3, [r7, #20]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	210f      	movs	r1, #15
 8003b6c:	693b      	ldr	r3, [r7, #16]
 8003b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8003b72:	43db      	mvns	r3, r3
 8003b74:	401a      	ands	r2, r3
 8003b76:	6a39      	ldr	r1, [r7, #32]
 8003b78:	693b      	ldr	r3, [r7, #16]
 8003b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8003b7e:	431a      	orrs	r2, r3
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003b84:	683b      	ldr	r3, [r7, #0]
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 8096 	beq.w	8003cbe <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8003b92:	4a59      	ldr	r2, [pc, #356]	; (8003cf8 <HAL_GPIO_Init+0x298>)
 8003b94:	4b58      	ldr	r3, [pc, #352]	; (8003cf8 <HAL_GPIO_Init+0x298>)
 8003b96:	699b      	ldr	r3, [r3, #24]
 8003b98:	f043 0301 	orr.w	r3, r3, #1
 8003b9c:	6193      	str	r3, [r2, #24]
 8003b9e:	4b56      	ldr	r3, [pc, #344]	; (8003cf8 <HAL_GPIO_Init+0x298>)
 8003ba0:	699b      	ldr	r3, [r3, #24]
 8003ba2:	f003 0301 	and.w	r3, r3, #1
 8003ba6:	60bb      	str	r3, [r7, #8]
 8003ba8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8003baa:	4a54      	ldr	r2, [pc, #336]	; (8003cfc <HAL_GPIO_Init+0x29c>)
 8003bac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bae:	089b      	lsrs	r3, r3, #2
 8003bb0:	3302      	adds	r3, #2
 8003bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bb6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8003bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bba:	f003 0303 	and.w	r3, r3, #3
 8003bbe:	009b      	lsls	r3, r3, #2
 8003bc0:	220f      	movs	r2, #15
 8003bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8003bc6:	43db      	mvns	r3, r3
 8003bc8:	68fa      	ldr	r2, [r7, #12]
 8003bca:	4013      	ands	r3, r2
 8003bcc:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	4a4b      	ldr	r2, [pc, #300]	; (8003d00 <HAL_GPIO_Init+0x2a0>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d013      	beq.n	8003bfe <HAL_GPIO_Init+0x19e>
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	4a4a      	ldr	r2, [pc, #296]	; (8003d04 <HAL_GPIO_Init+0x2a4>)
 8003bda:	4293      	cmp	r3, r2
 8003bdc:	d00d      	beq.n	8003bfa <HAL_GPIO_Init+0x19a>
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	4a49      	ldr	r2, [pc, #292]	; (8003d08 <HAL_GPIO_Init+0x2a8>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d007      	beq.n	8003bf6 <HAL_GPIO_Init+0x196>
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	4a48      	ldr	r2, [pc, #288]	; (8003d0c <HAL_GPIO_Init+0x2ac>)
 8003bea:	4293      	cmp	r3, r2
 8003bec:	d101      	bne.n	8003bf2 <HAL_GPIO_Init+0x192>
 8003bee:	2303      	movs	r3, #3
 8003bf0:	e006      	b.n	8003c00 <HAL_GPIO_Init+0x1a0>
 8003bf2:	2304      	movs	r3, #4
 8003bf4:	e004      	b.n	8003c00 <HAL_GPIO_Init+0x1a0>
 8003bf6:	2302      	movs	r3, #2
 8003bf8:	e002      	b.n	8003c00 <HAL_GPIO_Init+0x1a0>
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e000      	b.n	8003c00 <HAL_GPIO_Init+0x1a0>
 8003bfe:	2300      	movs	r3, #0
 8003c00:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c02:	f002 0203 	and.w	r2, r2, #3
 8003c06:	0092      	lsls	r2, r2, #2
 8003c08:	4093      	lsls	r3, r2
 8003c0a:	68fa      	ldr	r2, [r7, #12]
 8003c0c:	4313      	orrs	r3, r2
 8003c0e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8003c10:	493a      	ldr	r1, [pc, #232]	; (8003cfc <HAL_GPIO_Init+0x29c>)
 8003c12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c14:	089b      	lsrs	r3, r3, #2
 8003c16:	3302      	adds	r3, #2
 8003c18:	68fa      	ldr	r2, [r7, #12]
 8003c1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d006      	beq.n	8003c38 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003c2a:	4939      	ldr	r1, [pc, #228]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c2c:	4b38      	ldr	r3, [pc, #224]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c2e:	681a      	ldr	r2, [r3, #0]
 8003c30:	69bb      	ldr	r3, [r7, #24]
 8003c32:	4313      	orrs	r3, r2
 8003c34:	600b      	str	r3, [r1, #0]
 8003c36:	e006      	b.n	8003c46 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003c38:	4935      	ldr	r1, [pc, #212]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c3a:	4b35      	ldr	r3, [pc, #212]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c3c:	681a      	ldr	r2, [r3, #0]
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	43db      	mvns	r3, r3
 8003c42:	4013      	ands	r3, r2
 8003c44:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	685b      	ldr	r3, [r3, #4]
 8003c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d006      	beq.n	8003c60 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003c52:	492f      	ldr	r1, [pc, #188]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c54:	4b2e      	ldr	r3, [pc, #184]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	69bb      	ldr	r3, [r7, #24]
 8003c5a:	4313      	orrs	r3, r2
 8003c5c:	604b      	str	r3, [r1, #4]
 8003c5e:	e006      	b.n	8003c6e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003c60:	492b      	ldr	r1, [pc, #172]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c62:	4b2b      	ldr	r3, [pc, #172]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c64:	685a      	ldr	r2, [r3, #4]
 8003c66:	69bb      	ldr	r3, [r7, #24]
 8003c68:	43db      	mvns	r3, r3
 8003c6a:	4013      	ands	r3, r2
 8003c6c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d006      	beq.n	8003c88 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8003c7a:	4925      	ldr	r1, [pc, #148]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c7c:	4b24      	ldr	r3, [pc, #144]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c7e:	689a      	ldr	r2, [r3, #8]
 8003c80:	69bb      	ldr	r3, [r7, #24]
 8003c82:	4313      	orrs	r3, r2
 8003c84:	608b      	str	r3, [r1, #8]
 8003c86:	e006      	b.n	8003c96 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8003c88:	4921      	ldr	r1, [pc, #132]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c8a:	4b21      	ldr	r3, [pc, #132]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003c8c:	689a      	ldr	r2, [r3, #8]
 8003c8e:	69bb      	ldr	r3, [r7, #24]
 8003c90:	43db      	mvns	r3, r3
 8003c92:	4013      	ands	r3, r2
 8003c94:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003c96:	683b      	ldr	r3, [r7, #0]
 8003c98:	685b      	ldr	r3, [r3, #4]
 8003c9a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d006      	beq.n	8003cb0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003ca2:	491b      	ldr	r1, [pc, #108]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003ca4:	4b1a      	ldr	r3, [pc, #104]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	69bb      	ldr	r3, [r7, #24]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	60cb      	str	r3, [r1, #12]
 8003cae:	e006      	b.n	8003cbe <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003cb0:	4917      	ldr	r1, [pc, #92]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003cb2:	4b17      	ldr	r3, [pc, #92]	; (8003d10 <HAL_GPIO_Init+0x2b0>)
 8003cb4:	68da      	ldr	r2, [r3, #12]
 8003cb6:	69bb      	ldr	r3, [r7, #24]
 8003cb8:	43db      	mvns	r3, r3
 8003cba:	4013      	ands	r3, r2
 8003cbc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cc0:	3301      	adds	r3, #1
 8003cc2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681a      	ldr	r2, [r3, #0]
 8003cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cca:	fa22 f303 	lsr.w	r3, r2, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	f47f aed0 	bne.w	8003a74 <HAL_GPIO_Init+0x14>
  }
}
 8003cd4:	bf00      	nop
 8003cd6:	372c      	adds	r7, #44	; 0x2c
 8003cd8:	46bd      	mov	sp, r7
 8003cda:	bc80      	pop	{r7}
 8003cdc:	4770      	bx	lr
 8003cde:	bf00      	nop
 8003ce0:	10210000 	.word	0x10210000
 8003ce4:	10110000 	.word	0x10110000
 8003ce8:	10120000 	.word	0x10120000
 8003cec:	10310000 	.word	0x10310000
 8003cf0:	10320000 	.word	0x10320000
 8003cf4:	10220000 	.word	0x10220000
 8003cf8:	40021000 	.word	0x40021000
 8003cfc:	40010000 	.word	0x40010000
 8003d00:	40010800 	.word	0x40010800
 8003d04:	40010c00 	.word	0x40010c00
 8003d08:	40011000 	.word	0x40011000
 8003d0c:	40011400 	.word	0x40011400
 8003d10:	40010400 	.word	0x40010400

08003d14 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d14:	b480      	push	{r7}
 8003d16:	b085      	sub	sp, #20
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	887b      	ldrh	r3, [r7, #2]
 8003d26:	4013      	ands	r3, r2
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d002      	beq.n	8003d32 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003d2c:	2301      	movs	r3, #1
 8003d2e:	73fb      	strb	r3, [r7, #15]
 8003d30:	e001      	b.n	8003d36 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003d32:	2300      	movs	r3, #0
 8003d34:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003d36:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d38:	4618      	mov	r0, r3
 8003d3a:	3714      	adds	r7, #20
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	bc80      	pop	{r7}
 8003d40:	4770      	bx	lr

08003d42 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003d42:	b480      	push	{r7}
 8003d44:	b083      	sub	sp, #12
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	460b      	mov	r3, r1
 8003d4c:	807b      	strh	r3, [r7, #2]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003d52:	787b      	ldrb	r3, [r7, #1]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d003      	beq.n	8003d60 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003d58:	887a      	ldrh	r2, [r7, #2]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003d5e:	e003      	b.n	8003d68 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8003d60:	887b      	ldrh	r3, [r7, #2]
 8003d62:	041a      	lsls	r2, r3, #16
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	611a      	str	r2, [r3, #16]
}
 8003d68:	bf00      	nop
 8003d6a:	370c      	adds	r7, #12
 8003d6c:	46bd      	mov	sp, r7
 8003d6e:	bc80      	pop	{r7}
 8003d70:	4770      	bx	lr

08003d72 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003d72:	b480      	push	{r7}
 8003d74:	b085      	sub	sp, #20
 8003d76:	af00      	add	r7, sp, #0
 8003d78:	6078      	str	r0, [r7, #4]
 8003d7a:	460b      	mov	r3, r1
 8003d7c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003d84:	887a      	ldrh	r2, [r7, #2]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	4013      	ands	r3, r2
 8003d8a:	041a      	lsls	r2, r3, #16
 8003d8c:	68fb      	ldr	r3, [r7, #12]
 8003d8e:	43d9      	mvns	r1, r3
 8003d90:	887b      	ldrh	r3, [r7, #2]
 8003d92:	400b      	ands	r3, r1
 8003d94:	431a      	orrs	r2, r3
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	611a      	str	r2, [r3, #16]
}
 8003d9a:	bf00      	nop
 8003d9c:	3714      	adds	r7, #20
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	bc80      	pop	{r7}
 8003da2:	4770      	bx	lr

08003da4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003da4:	b590      	push	{r4, r7, lr}
 8003da6:	b085      	sub	sp, #20
 8003da8:	af00      	add	r7, sp, #0
 8003daa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d101      	bne.n	8003db6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	e11f      	b.n	8003ff6 <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003dbc:	b2db      	uxtb	r3, r3
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d106      	bne.n	8003dd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003dca:	6878      	ldr	r0, [r7, #4]
 8003dcc:	f7fe fba2 	bl	8002514 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2224      	movs	r2, #36	; 0x24
 8003dd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	687a      	ldr	r2, [r7, #4]
 8003dde:	6812      	ldr	r2, [r2, #0]
 8003de0:	6812      	ldr	r2, [r2, #0]
 8003de2:	f022 0201 	bic.w	r2, r2, #1
 8003de6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	687a      	ldr	r2, [r7, #4]
 8003dee:	6812      	ldr	r2, [r2, #0]
 8003df0:	6812      	ldr	r2, [r2, #0]
 8003df2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003df6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	687a      	ldr	r2, [r7, #4]
 8003dfe:	6812      	ldr	r2, [r2, #0]
 8003e00:	6812      	ldr	r2, [r2, #0]
 8003e02:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e06:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003e08:	f001 fd0c 	bl	8005824 <HAL_RCC_GetPCLK1Freq>
 8003e0c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	4a7b      	ldr	r2, [pc, #492]	; (8004000 <HAL_I2C_Init+0x25c>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d807      	bhi.n	8003e28 <HAL_I2C_Init+0x84>
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	4a7a      	ldr	r2, [pc, #488]	; (8004004 <HAL_I2C_Init+0x260>)
 8003e1c:	4293      	cmp	r3, r2
 8003e1e:	bf94      	ite	ls
 8003e20:	2301      	movls	r3, #1
 8003e22:	2300      	movhi	r3, #0
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	e006      	b.n	8003e36 <HAL_I2C_Init+0x92>
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	4a77      	ldr	r2, [pc, #476]	; (8004008 <HAL_I2C_Init+0x264>)
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	bf94      	ite	ls
 8003e30:	2301      	movls	r3, #1
 8003e32:	2300      	movhi	r3, #0
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d001      	beq.n	8003e3e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003e3a:	2301      	movs	r3, #1
 8003e3c:	e0db      	b.n	8003ff6 <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	4a72      	ldr	r2, [pc, #456]	; (800400c <HAL_I2C_Init+0x268>)
 8003e42:	fba2 2303 	umull	r2, r3, r2, r3
 8003e46:	0c9b      	lsrs	r3, r3, #18
 8003e48:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	6812      	ldr	r2, [r2, #0]
 8003e52:	6852      	ldr	r2, [r2, #4]
 8003e54:	f022 013f 	bic.w	r1, r2, #63	; 0x3f
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	430a      	orrs	r2, r1
 8003e5c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681a      	ldr	r2, [r3, #0]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	6a1b      	ldr	r3, [r3, #32]
 8003e68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	4863      	ldr	r0, [pc, #396]	; (8004000 <HAL_I2C_Init+0x25c>)
 8003e72:	4283      	cmp	r3, r0
 8003e74:	d802      	bhi.n	8003e7c <HAL_I2C_Init+0xd8>
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	3301      	adds	r3, #1
 8003e7a:	e009      	b.n	8003e90 <HAL_I2C_Init+0xec>
 8003e7c:	68bb      	ldr	r3, [r7, #8]
 8003e7e:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8003e82:	fb00 f303 	mul.w	r3, r0, r3
 8003e86:	4862      	ldr	r0, [pc, #392]	; (8004010 <HAL_I2C_Init+0x26c>)
 8003e88:	fba0 0303 	umull	r0, r3, r0, r3
 8003e8c:	099b      	lsrs	r3, r3, #6
 8003e8e:	3301      	adds	r3, #1
 8003e90:	430b      	orrs	r3, r1
 8003e92:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6818      	ldr	r0, [r3, #0]
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	69db      	ldr	r3, [r3, #28]
 8003e9e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003ea2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	685b      	ldr	r3, [r3, #4]
 8003eaa:	4955      	ldr	r1, [pc, #340]	; (8004000 <HAL_I2C_Init+0x25c>)
 8003eac:	428b      	cmp	r3, r1
 8003eae:	d80d      	bhi.n	8003ecc <HAL_I2C_Init+0x128>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	1e59      	subs	r1, r3, #1
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	685b      	ldr	r3, [r3, #4]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ebe:	3301      	adds	r3, #1
 8003ec0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ec4:	2b04      	cmp	r3, #4
 8003ec6:	bf38      	it	cc
 8003ec8:	2304      	movcc	r3, #4
 8003eca:	e04f      	b.n	8003f6c <HAL_I2C_Init+0x1c8>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d111      	bne.n	8003ef8 <HAL_I2C_Init+0x154>
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	1e5c      	subs	r4, r3, #1
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6859      	ldr	r1, [r3, #4]
 8003edc:	460b      	mov	r3, r1
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	440b      	add	r3, r1
 8003ee2:	fbb4 f3f3 	udiv	r3, r4, r3
 8003ee6:	3301      	adds	r3, #1
 8003ee8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	bf0c      	ite	eq
 8003ef0:	2301      	moveq	r3, #1
 8003ef2:	2300      	movne	r3, #0
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	e012      	b.n	8003f1e <HAL_I2C_Init+0x17a>
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	1e5c      	subs	r4, r3, #1
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	6859      	ldr	r1, [r3, #4]
 8003f00:	460b      	mov	r3, r1
 8003f02:	009b      	lsls	r3, r3, #2
 8003f04:	440b      	add	r3, r1
 8003f06:	0099      	lsls	r1, r3, #2
 8003f08:	440b      	add	r3, r1
 8003f0a:	fbb4 f3f3 	udiv	r3, r4, r3
 8003f0e:	3301      	adds	r3, #1
 8003f10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d001      	beq.n	8003f26 <HAL_I2C_Init+0x182>
 8003f22:	2301      	movs	r3, #1
 8003f24:	e022      	b.n	8003f6c <HAL_I2C_Init+0x1c8>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	689b      	ldr	r3, [r3, #8]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d10e      	bne.n	8003f4c <HAL_I2C_Init+0x1a8>
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	1e5c      	subs	r4, r3, #1
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	6859      	ldr	r1, [r3, #4]
 8003f36:	460b      	mov	r3, r1
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	440b      	add	r3, r1
 8003f3c:	fbb4 f3f3 	udiv	r3, r4, r3
 8003f40:	3301      	adds	r3, #1
 8003f42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003f4a:	e00f      	b.n	8003f6c <HAL_I2C_Init+0x1c8>
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	1e5c      	subs	r4, r3, #1
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	6859      	ldr	r1, [r3, #4]
 8003f54:	460b      	mov	r3, r1
 8003f56:	009b      	lsls	r3, r3, #2
 8003f58:	440b      	add	r3, r1
 8003f5a:	0099      	lsls	r1, r3, #2
 8003f5c:	440b      	add	r3, r1
 8003f5e:	fbb4 f3f3 	udiv	r3, r4, r3
 8003f62:	3301      	adds	r3, #1
 8003f64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003f68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003f6c:	4313      	orrs	r3, r2
 8003f6e:	61c3      	str	r3, [r0, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	687a      	ldr	r2, [r7, #4]
 8003f76:	6812      	ldr	r2, [r2, #0]
 8003f78:	6812      	ldr	r2, [r2, #0]
 8003f7a:	f022 01c0 	bic.w	r1, r2, #192	; 0xc0
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	69d0      	ldr	r0, [r2, #28]
 8003f82:	687a      	ldr	r2, [r7, #4]
 8003f84:	6a12      	ldr	r2, [r2, #32]
 8003f86:	4302      	orrs	r2, r0
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003f9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003f9e:	6879      	ldr	r1, [r7, #4]
 8003fa0:	6908      	ldr	r0, [r1, #16]
 8003fa2:	6879      	ldr	r1, [r7, #4]
 8003fa4:	68c9      	ldr	r1, [r1, #12]
 8003fa6:	4301      	orrs	r1, r0
 8003fa8:	430b      	orrs	r3, r1
 8003faa:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6812      	ldr	r2, [r2, #0]
 8003fb4:	68d2      	ldr	r2, [r2, #12]
 8003fb6:	f022 01ff 	bic.w	r1, r2, #255	; 0xff
 8003fba:	687a      	ldr	r2, [r7, #4]
 8003fbc:	6950      	ldr	r0, [r2, #20]
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	6992      	ldr	r2, [r2, #24]
 8003fc2:	4302      	orrs	r2, r0
 8003fc4:	430a      	orrs	r2, r1
 8003fc6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6812      	ldr	r2, [r2, #0]
 8003fd0:	6812      	ldr	r2, [r2, #0]
 8003fd2:	f042 0201 	orr.w	r2, r2, #1
 8003fd6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	2200      	movs	r2, #0
 8003fdc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2220      	movs	r2, #32
 8003fe2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2200      	movs	r2, #0
 8003fea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd90      	pop	{r4, r7, pc}
 8003ffe:	bf00      	nop
 8004000:	000186a0 	.word	0x000186a0
 8004004:	001e847f 	.word	0x001e847f
 8004008:	003d08ff 	.word	0x003d08ff
 800400c:	431bde83 	.word	0x431bde83
 8004010:	10624dd3 	.word	0x10624dd3

08004014 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	b088      	sub	sp, #32
 8004018:	af02      	add	r7, sp, #8
 800401a:	60f8      	str	r0, [r7, #12]
 800401c:	4608      	mov	r0, r1
 800401e:	4611      	mov	r1, r2
 8004020:	461a      	mov	r2, r3
 8004022:	4603      	mov	r3, r0
 8004024:	817b      	strh	r3, [r7, #10]
 8004026:	460b      	mov	r3, r1
 8004028:	813b      	strh	r3, [r7, #8]
 800402a:	4613      	mov	r3, r2
 800402c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800402e:	f7fe fcb7 	bl	80029a0 <HAL_GetTick>
 8004032:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800403a:	b2db      	uxtb	r3, r3
 800403c:	2b20      	cmp	r3, #32
 800403e:	f040 80d9 	bne.w	80041f4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	2319      	movs	r3, #25
 8004048:	2201      	movs	r2, #1
 800404a:	496d      	ldr	r1, [pc, #436]	; (8004200 <HAL_I2C_Mem_Write+0x1ec>)
 800404c:	68f8      	ldr	r0, [r7, #12]
 800404e:	f000 fde7 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004058:	2302      	movs	r3, #2
 800405a:	e0cc      	b.n	80041f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004062:	2b01      	cmp	r3, #1
 8004064:	d101      	bne.n	800406a <HAL_I2C_Mem_Write+0x56>
 8004066:	2302      	movs	r3, #2
 8004068:	e0c5      	b.n	80041f6 <HAL_I2C_Mem_Write+0x1e2>
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f003 0301 	and.w	r3, r3, #1
 800407c:	2b01      	cmp	r3, #1
 800407e:	d007      	beq.n	8004090 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	6812      	ldr	r2, [r2, #0]
 8004088:	6812      	ldr	r2, [r2, #0]
 800408a:	f042 0201 	orr.w	r2, r2, #1
 800408e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	6812      	ldr	r2, [r2, #0]
 8004098:	6812      	ldr	r2, [r2, #0]
 800409a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800409e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	2221      	movs	r2, #33	; 0x21
 80040a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	2240      	movs	r2, #64	; 0x40
 80040ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	2200      	movs	r2, #0
 80040b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	6a3a      	ldr	r2, [r7, #32]
 80040ba:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80040c0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040c6:	b29a      	uxth	r2, r3
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	4a4d      	ldr	r2, [pc, #308]	; (8004204 <HAL_I2C_Mem_Write+0x1f0>)
 80040d0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80040d2:	88f8      	ldrh	r0, [r7, #6]
 80040d4:	893a      	ldrh	r2, [r7, #8]
 80040d6:	8979      	ldrh	r1, [r7, #10]
 80040d8:	697b      	ldr	r3, [r7, #20]
 80040da:	9301      	str	r3, [sp, #4]
 80040dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	4603      	mov	r3, r0
 80040e2:	68f8      	ldr	r0, [r7, #12]
 80040e4:	f000 fc20 	bl	8004928 <I2C_RequestMemoryWrite>
 80040e8:	4603      	mov	r3, r0
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d052      	beq.n	8004194 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80040ee:	2301      	movs	r3, #1
 80040f0:	e081      	b.n	80041f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80040f6:	68f8      	ldr	r0, [r7, #12]
 80040f8:	f000 fe68 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 80040fc:	4603      	mov	r3, r0
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d00d      	beq.n	800411e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004106:	2b04      	cmp	r3, #4
 8004108:	d107      	bne.n	800411a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	6812      	ldr	r2, [r2, #0]
 8004112:	6812      	ldr	r2, [r2, #0]
 8004114:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004118:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e06b      	b.n	80041f6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	68fa      	ldr	r2, [r7, #12]
 8004124:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004126:	7812      	ldrb	r2, [r2, #0]
 8004128:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800412e:	1c5a      	adds	r2, r3, #1
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004138:	3b01      	subs	r3, #1
 800413a:	b29a      	uxth	r2, r3
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004144:	b29b      	uxth	r3, r3
 8004146:	3b01      	subs	r3, #1
 8004148:	b29a      	uxth	r2, r3
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	695b      	ldr	r3, [r3, #20]
 8004154:	f003 0304 	and.w	r3, r3, #4
 8004158:	2b04      	cmp	r3, #4
 800415a:	d11b      	bne.n	8004194 <HAL_I2C_Mem_Write+0x180>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004160:	2b00      	cmp	r3, #0
 8004162:	d017      	beq.n	8004194 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004164:	68fb      	ldr	r3, [r7, #12]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	68fa      	ldr	r2, [r7, #12]
 800416a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800416c:	7812      	ldrb	r2, [r2, #0]
 800416e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004170:	68fb      	ldr	r3, [r7, #12]
 8004172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004174:	1c5a      	adds	r2, r3, #1
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800417a:	68fb      	ldr	r3, [r7, #12]
 800417c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800418a:	b29b      	uxth	r3, r3
 800418c:	3b01      	subs	r3, #1
 800418e:	b29a      	uxth	r2, r3
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004198:	2b00      	cmp	r3, #0
 800419a:	d1aa      	bne.n	80040f2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800419c:	697a      	ldr	r2, [r7, #20]
 800419e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80041a0:	68f8      	ldr	r0, [r7, #12]
 80041a2:	f000 fe54 	bl	8004e4e <I2C_WaitOnBTFFlagUntilTimeout>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d00d      	beq.n	80041c8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041b0:	2b04      	cmp	r3, #4
 80041b2:	d107      	bne.n	80041c4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	68fa      	ldr	r2, [r7, #12]
 80041ba:	6812      	ldr	r2, [r2, #0]
 80041bc:	6812      	ldr	r2, [r2, #0]
 80041be:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041c2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80041c4:	2301      	movs	r3, #1
 80041c6:	e016      	b.n	80041f6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	68fa      	ldr	r2, [r7, #12]
 80041ce:	6812      	ldr	r2, [r2, #0]
 80041d0:	6812      	ldr	r2, [r2, #0]
 80041d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80041d6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2220      	movs	r2, #32
 80041dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2200      	movs	r2, #0
 80041e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	e000      	b.n	80041f6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80041f4:	2302      	movs	r3, #2
  }
}
 80041f6:	4618      	mov	r0, r3
 80041f8:	3718      	adds	r7, #24
 80041fa:	46bd      	mov	sp, r7
 80041fc:	bd80      	pop	{r7, pc}
 80041fe:	bf00      	nop
 8004200:	00100002 	.word	0x00100002
 8004204:	ffff0000 	.word	0xffff0000

08004208 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b08c      	sub	sp, #48	; 0x30
 800420c:	af02      	add	r7, sp, #8
 800420e:	60f8      	str	r0, [r7, #12]
 8004210:	4608      	mov	r0, r1
 8004212:	4611      	mov	r1, r2
 8004214:	461a      	mov	r2, r3
 8004216:	4603      	mov	r3, r0
 8004218:	817b      	strh	r3, [r7, #10]
 800421a:	460b      	mov	r3, r1
 800421c:	813b      	strh	r3, [r7, #8]
 800421e:	4613      	mov	r3, r2
 8004220:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 8004222:	2300      	movs	r3, #0
 8004224:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004226:	f7fe fbbb 	bl	80029a0 <HAL_GetTick>
 800422a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b20      	cmp	r3, #32
 8004236:	f040 823d 	bne.w	80046b4 <HAL_I2C_Mem_Read+0x4ac>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	9300      	str	r3, [sp, #0]
 800423e:	2319      	movs	r3, #25
 8004240:	2201      	movs	r2, #1
 8004242:	4981      	ldr	r1, [pc, #516]	; (8004448 <HAL_I2C_Mem_Read+0x240>)
 8004244:	68f8      	ldr	r0, [r7, #12]
 8004246:	f000 fceb 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 800424a:	4603      	mov	r3, r0
 800424c:	2b00      	cmp	r3, #0
 800424e:	d001      	beq.n	8004254 <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8004250:	2302      	movs	r3, #2
 8004252:	e230      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800425a:	2b01      	cmp	r3, #1
 800425c:	d101      	bne.n	8004262 <HAL_I2C_Mem_Read+0x5a>
 800425e:	2302      	movs	r3, #2
 8004260:	e229      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	2201      	movs	r2, #1
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f003 0301 	and.w	r3, r3, #1
 8004274:	2b01      	cmp	r3, #1
 8004276:	d007      	beq.n	8004288 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	68fa      	ldr	r2, [r7, #12]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	6812      	ldr	r2, [r2, #0]
 8004282:	f042 0201 	orr.w	r2, r2, #1
 8004286:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68fa      	ldr	r2, [r7, #12]
 800428e:	6812      	ldr	r2, [r2, #0]
 8004290:	6812      	ldr	r2, [r2, #0]
 8004292:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004296:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2222      	movs	r2, #34	; 0x22
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2240      	movs	r2, #64	; 0x40
 80042a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042b2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80042b8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042be:	b29a      	uxth	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	4a61      	ldr	r2, [pc, #388]	; (800444c <HAL_I2C_Mem_Read+0x244>)
 80042c8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80042ca:	88f8      	ldrh	r0, [r7, #6]
 80042cc:	893a      	ldrh	r2, [r7, #8]
 80042ce:	8979      	ldrh	r1, [r7, #10]
 80042d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042d2:	9301      	str	r3, [sp, #4]
 80042d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042d6:	9300      	str	r3, [sp, #0]
 80042d8:	4603      	mov	r3, r0
 80042da:	68f8      	ldr	r0, [r7, #12]
 80042dc:	f000 fbb8 	bl	8004a50 <I2C_RequestMemoryRead>
 80042e0:	4603      	mov	r3, r0
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d001      	beq.n	80042ea <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e1e5      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
    }

    if (hi2c->XferSize == 0U)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d113      	bne.n	800431a <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80042f2:	2300      	movs	r3, #0
 80042f4:	61fb      	str	r3, [r7, #28]
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	695b      	ldr	r3, [r3, #20]
 80042fc:	61fb      	str	r3, [r7, #28]
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	699b      	ldr	r3, [r3, #24]
 8004304:	61fb      	str	r3, [r7, #28]
 8004306:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	68fa      	ldr	r2, [r7, #12]
 800430e:	6812      	ldr	r2, [r2, #0]
 8004310:	6812      	ldr	r2, [r2, #0]
 8004312:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004316:	601a      	str	r2, [r3, #0]
 8004318:	e1b9      	b.n	800468e <HAL_I2C_Mem_Read+0x486>
    }
    else if (hi2c->XferSize == 1U)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800431e:	2b01      	cmp	r3, #1
 8004320:	d11d      	bne.n	800435e <HAL_I2C_Mem_Read+0x156>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	68fa      	ldr	r2, [r7, #12]
 8004328:	6812      	ldr	r2, [r2, #0]
 800432a:	6812      	ldr	r2, [r2, #0]
 800432c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004330:	601a      	str	r2, [r3, #0]
 8004332:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004334:	2300      	movs	r3, #0
 8004336:	61bb      	str	r3, [r7, #24]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	695b      	ldr	r3, [r3, #20]
 800433e:	61bb      	str	r3, [r7, #24]
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	699b      	ldr	r3, [r3, #24]
 8004346:	61bb      	str	r3, [r7, #24]
 8004348:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	68fa      	ldr	r2, [r7, #12]
 8004350:	6812      	ldr	r2, [r2, #0]
 8004352:	6812      	ldr	r2, [r2, #0]
 8004354:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004358:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800435a:	b662      	cpsie	i
 800435c:	e197      	b.n	800468e <HAL_I2C_Mem_Read+0x486>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004362:	2b02      	cmp	r3, #2
 8004364:	d11d      	bne.n	80043a2 <HAL_I2C_Mem_Read+0x19a>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68fa      	ldr	r2, [r7, #12]
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	6812      	ldr	r2, [r2, #0]
 8004370:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004374:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8004376:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004378:	2300      	movs	r3, #0
 800437a:	617b      	str	r3, [r7, #20]
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	617b      	str	r3, [r7, #20]
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	699b      	ldr	r3, [r3, #24]
 800438a:	617b      	str	r3, [r7, #20]
 800438c:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	68fa      	ldr	r2, [r7, #12]
 8004394:	6812      	ldr	r2, [r2, #0]
 8004396:	6812      	ldr	r2, [r2, #0]
 8004398:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800439c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800439e:	b662      	cpsie	i
 80043a0:	e175      	b.n	800468e <HAL_I2C_Mem_Read+0x486>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	68fa      	ldr	r2, [r7, #12]
 80043a8:	6812      	ldr	r2, [r2, #0]
 80043aa:	6812      	ldr	r2, [r2, #0]
 80043ac:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80043b0:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80043b2:	2300      	movs	r3, #0
 80043b4:	613b      	str	r3, [r7, #16]
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	695b      	ldr	r3, [r3, #20]
 80043bc:	613b      	str	r3, [r7, #16]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	699b      	ldr	r3, [r3, #24]
 80043c4:	613b      	str	r3, [r7, #16]
 80043c6:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80043c8:	e161      	b.n	800468e <HAL_I2C_Mem_Read+0x486>
    {
      if (hi2c->XferSize <= 3U)
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043ce:	2b03      	cmp	r3, #3
 80043d0:	f200 811a 	bhi.w	8004608 <HAL_I2C_Mem_Read+0x400>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d123      	bne.n	8004424 <HAL_I2C_Mem_Read+0x21c>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80043dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80043de:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80043e0:	68f8      	ldr	r0, [r7, #12]
 80043e2:	f000 fd75 	bl	8004ed0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80043e6:	4603      	mov	r3, r0
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d001      	beq.n	80043f0 <HAL_I2C_Mem_Read+0x1e8>
          {
            return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e162      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	6812      	ldr	r2, [r2, #0]
 80043f8:	6912      	ldr	r2, [r2, #16]
 80043fa:	b2d2      	uxtb	r2, r2
 80043fc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004402:	1c5a      	adds	r2, r3, #1
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800440c:	3b01      	subs	r3, #1
 800440e:	b29a      	uxth	r2, r3
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004418:	b29b      	uxth	r3, r3
 800441a:	3b01      	subs	r3, #1
 800441c:	b29a      	uxth	r2, r3
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004422:	e134      	b.n	800468e <HAL_I2C_Mem_Read+0x486>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004428:	2b02      	cmp	r3, #2
 800442a:	d150      	bne.n	80044ce <HAL_I2C_Mem_Read+0x2c6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800442c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800442e:	9300      	str	r3, [sp, #0]
 8004430:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004432:	2200      	movs	r2, #0
 8004434:	4906      	ldr	r1, [pc, #24]	; (8004450 <HAL_I2C_Mem_Read+0x248>)
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f000 fbf2 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d008      	beq.n	8004454 <HAL_I2C_Mem_Read+0x24c>
          {
            return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e137      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
 8004446:	bf00      	nop
 8004448:	00100002 	.word	0x00100002
 800444c:	ffff0000 	.word	0xffff0000
 8004450:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8004454:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	68fa      	ldr	r2, [r7, #12]
 800445c:	6812      	ldr	r2, [r2, #0]
 800445e:	6812      	ldr	r2, [r2, #0]
 8004460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004464:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	6812      	ldr	r2, [r2, #0]
 800446e:	6912      	ldr	r2, [r2, #16]
 8004470:	b2d2      	uxtb	r2, r2
 8004472:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004478:	1c5a      	adds	r2, r3, #1
 800447a:	68fb      	ldr	r3, [r7, #12]
 800447c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004482:	3b01      	subs	r3, #1
 8004484:	b29a      	uxth	r2, r3
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800448e:	b29b      	uxth	r3, r3
 8004490:	3b01      	subs	r3, #1
 8004492:	b29a      	uxth	r2, r3
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8004498:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800449e:	68fa      	ldr	r2, [r7, #12]
 80044a0:	6812      	ldr	r2, [r2, #0]
 80044a2:	6912      	ldr	r2, [r2, #16]
 80044a4:	b2d2      	uxtb	r2, r2
 80044a6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ac:	1c5a      	adds	r2, r3, #1
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80044b6:	3b01      	subs	r3, #1
 80044b8:	b29a      	uxth	r2, r3
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80044c2:	b29b      	uxth	r3, r3
 80044c4:	3b01      	subs	r3, #1
 80044c6:	b29a      	uxth	r2, r3
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	855a      	strh	r2, [r3, #42]	; 0x2a
 80044cc:	e0df      	b.n	800468e <HAL_I2C_Mem_Read+0x486>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80044ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80044d0:	9300      	str	r3, [sp, #0]
 80044d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044d4:	2200      	movs	r2, #0
 80044d6:	497a      	ldr	r1, [pc, #488]	; (80046c0 <HAL_I2C_Mem_Read+0x4b8>)
 80044d8:	68f8      	ldr	r0, [r7, #12]
 80044da:	f000 fba1 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 80044de:	4603      	mov	r3, r0
 80044e0:	2b00      	cmp	r3, #0
 80044e2:	d001      	beq.n	80044e8 <HAL_I2C_Mem_Read+0x2e0>
          {
            return HAL_ERROR;
 80044e4:	2301      	movs	r3, #1
 80044e6:	e0e6      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	68fa      	ldr	r2, [r7, #12]
 80044ee:	6812      	ldr	r2, [r2, #0]
 80044f0:	6812      	ldr	r2, [r2, #0]
 80044f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f6:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80044f8:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044fe:	68fa      	ldr	r2, [r7, #12]
 8004500:	6812      	ldr	r2, [r2, #0]
 8004502:	6912      	ldr	r2, [r2, #16]
 8004504:	b2d2      	uxtb	r2, r2
 8004506:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	1c5a      	adds	r2, r3, #1
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004516:	3b01      	subs	r3, #1
 8004518:	b29a      	uxth	r2, r3
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004522:	b29b      	uxth	r3, r3
 8004524:	3b01      	subs	r3, #1
 8004526:	b29a      	uxth	r2, r3
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800452c:	4b65      	ldr	r3, [pc, #404]	; (80046c4 <HAL_I2C_Mem_Read+0x4bc>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	08db      	lsrs	r3, r3, #3
 8004532:	4a65      	ldr	r2, [pc, #404]	; (80046c8 <HAL_I2C_Mem_Read+0x4c0>)
 8004534:	fba2 2303 	umull	r2, r3, r2, r3
 8004538:	0a1a      	lsrs	r2, r3, #8
 800453a:	4613      	mov	r3, r2
 800453c:	009b      	lsls	r3, r3, #2
 800453e:	4413      	add	r3, r2
 8004540:	00da      	lsls	r2, r3, #3
 8004542:	1ad3      	subs	r3, r2, r3
 8004544:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8004546:	6a3b      	ldr	r3, [r7, #32]
 8004548:	3b01      	subs	r3, #1
 800454a:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800454c:	6a3b      	ldr	r3, [r7, #32]
 800454e:	2b00      	cmp	r3, #0
 8004550:	d117      	bne.n	8004582 <HAL_I2C_Mem_Read+0x37a>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	2200      	movs	r2, #0
 8004556:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	2220      	movs	r2, #32
 800455c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	2200      	movs	r2, #0
 8004564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800456c:	f043 0220 	orr.w	r2, r3, #32
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8004574:	b662      	cpsie	i

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e099      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	695b      	ldr	r3, [r3, #20]
 8004588:	f003 0304 	and.w	r3, r3, #4
 800458c:	2b04      	cmp	r3, #4
 800458e:	d1da      	bne.n	8004546 <HAL_I2C_Mem_Read+0x33e>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	68fa      	ldr	r2, [r7, #12]
 8004596:	6812      	ldr	r2, [r2, #0]
 8004598:	6812      	ldr	r2, [r2, #0]
 800459a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800459e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a4:	68fa      	ldr	r2, [r7, #12]
 80045a6:	6812      	ldr	r2, [r2, #0]
 80045a8:	6912      	ldr	r2, [r2, #16]
 80045aa:	b2d2      	uxtb	r2, r2
 80045ac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045b2:	1c5a      	adds	r2, r3, #1
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045bc:	3b01      	subs	r3, #1
 80045be:	b29a      	uxth	r2, r3
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045c4:	68fb      	ldr	r3, [r7, #12]
 80045c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045c8:	b29b      	uxth	r3, r3
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b29a      	uxth	r2, r3
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80045d2:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045d8:	68fa      	ldr	r2, [r7, #12]
 80045da:	6812      	ldr	r2, [r2, #0]
 80045dc:	6912      	ldr	r2, [r2, #16]
 80045de:	b2d2      	uxtb	r2, r2
 80045e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045e6:	1c5a      	adds	r2, r3, #1
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b29a      	uxth	r2, r3
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045fc:	b29b      	uxth	r3, r3
 80045fe:	3b01      	subs	r3, #1
 8004600:	b29a      	uxth	r2, r3
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004606:	e042      	b.n	800468e <HAL_I2C_Mem_Read+0x486>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004608:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800460a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800460c:	68f8      	ldr	r0, [r7, #12]
 800460e:	f000 fc5f 	bl	8004ed0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004612:	4603      	mov	r3, r0
 8004614:	2b00      	cmp	r3, #0
 8004616:	d001      	beq.n	800461c <HAL_I2C_Mem_Read+0x414>
        {
          return HAL_ERROR;
 8004618:	2301      	movs	r3, #1
 800461a:	e04c      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	6912      	ldr	r2, [r2, #16]
 8004626:	b2d2      	uxtb	r2, r2
 8004628:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800462e:	1c5a      	adds	r2, r3, #1
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004638:	3b01      	subs	r3, #1
 800463a:	b29a      	uxth	r2, r3
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004644:	b29b      	uxth	r3, r3
 8004646:	3b01      	subs	r3, #1
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	695b      	ldr	r3, [r3, #20]
 8004654:	f003 0304 	and.w	r3, r3, #4
 8004658:	2b04      	cmp	r3, #4
 800465a:	d118      	bne.n	800468e <HAL_I2C_Mem_Read+0x486>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004660:	68fa      	ldr	r2, [r7, #12]
 8004662:	6812      	ldr	r2, [r2, #0]
 8004664:	6912      	ldr	r2, [r2, #16]
 8004666:	b2d2      	uxtb	r2, r2
 8004668:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800466e:	1c5a      	adds	r2, r3, #1
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004678:	3b01      	subs	r3, #1
 800467a:	b29a      	uxth	r2, r3
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004684:	b29b      	uxth	r3, r3
 8004686:	3b01      	subs	r3, #1
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004692:	2b00      	cmp	r3, #0
 8004694:	f47f ae99 	bne.w	80043ca <HAL_I2C_Mem_Read+0x1c2>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	2220      	movs	r2, #32
 800469c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	2200      	movs	r2, #0
 80046a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	2200      	movs	r2, #0
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80046b0:	2300      	movs	r3, #0
 80046b2:	e000      	b.n	80046b6 <HAL_I2C_Mem_Read+0x4ae>
  }
  else
  {
    return HAL_BUSY;
 80046b4:	2302      	movs	r3, #2
  }
}
 80046b6:	4618      	mov	r0, r3
 80046b8:	3728      	adds	r7, #40	; 0x28
 80046ba:	46bd      	mov	sp, r7
 80046bc:	bd80      	pop	{r7, pc}
 80046be:	bf00      	nop
 80046c0:	00010004 	.word	0x00010004
 80046c4:	20000000 	.word	0x20000000
 80046c8:	14f8b589 	.word	0x14f8b589

080046cc <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80046cc:	b580      	push	{r7, lr}
 80046ce:	b08a      	sub	sp, #40	; 0x28
 80046d0:	af02      	add	r7, sp, #8
 80046d2:	60f8      	str	r0, [r7, #12]
 80046d4:	607a      	str	r2, [r7, #4]
 80046d6:	603b      	str	r3, [r7, #0]
 80046d8:	460b      	mov	r3, r1
 80046da:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 80046dc:	f7fe f960 	bl	80029a0 <HAL_GetTick>
 80046e0:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 80046e2:	2301      	movs	r3, #1
 80046e4:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80046ec:	b2db      	uxtb	r3, r3
 80046ee:	2b20      	cmp	r3, #32
 80046f0:	f040 8110 	bne.w	8004914 <HAL_I2C_IsDeviceReady+0x248>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80046f4:	69fb      	ldr	r3, [r7, #28]
 80046f6:	9300      	str	r3, [sp, #0]
 80046f8:	2319      	movs	r3, #25
 80046fa:	2201      	movs	r2, #1
 80046fc:	4988      	ldr	r1, [pc, #544]	; (8004920 <HAL_I2C_IsDeviceReady+0x254>)
 80046fe:	68f8      	ldr	r0, [r7, #12]
 8004700:	f000 fa8e 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004704:	4603      	mov	r3, r0
 8004706:	2b00      	cmp	r3, #0
 8004708:	d001      	beq.n	800470e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800470a:	2302      	movs	r3, #2
 800470c:	e103      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004714:	2b01      	cmp	r3, #1
 8004716:	d101      	bne.n	800471c <HAL_I2C_IsDeviceReady+0x50>
 8004718:	2302      	movs	r3, #2
 800471a:	e0fc      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	2201      	movs	r2, #1
 8004720:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b01      	cmp	r3, #1
 8004730:	d007      	beq.n	8004742 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68fa      	ldr	r2, [r7, #12]
 8004738:	6812      	ldr	r2, [r2, #0]
 800473a:	6812      	ldr	r2, [r2, #0]
 800473c:	f042 0201 	orr.w	r2, r2, #1
 8004740:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	68fa      	ldr	r2, [r7, #12]
 8004748:	6812      	ldr	r2, [r2, #0]
 800474a:	6812      	ldr	r2, [r2, #0]
 800474c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004750:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2224      	movs	r2, #36	; 0x24
 8004756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	4a70      	ldr	r2, [pc, #448]	; (8004924 <HAL_I2C_IsDeviceReady+0x258>)
 8004764:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	68fa      	ldr	r2, [r7, #12]
 800476c:	6812      	ldr	r2, [r2, #0]
 800476e:	6812      	ldr	r2, [r2, #0]
 8004770:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004774:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	683b      	ldr	r3, [r7, #0]
 800477c:	2200      	movs	r2, #0
 800477e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004782:	68f8      	ldr	r0, [r7, #12]
 8004784:	f000 fa4c 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004788:	4603      	mov	r3, r0
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00d      	beq.n	80047aa <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004798:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800479c:	d103      	bne.n	80047a6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047a4:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e0b5      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	897a      	ldrh	r2, [r7, #10]
 80047b0:	b2d2      	uxtb	r2, r2
 80047b2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80047b6:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80047b8:	f7fe f8f2 	bl	80029a0 <HAL_GetTick>
 80047bc:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	695b      	ldr	r3, [r3, #20]
 80047c4:	f003 0302 	and.w	r3, r3, #2
 80047c8:	2b02      	cmp	r3, #2
 80047ca:	bf0c      	ite	eq
 80047cc:	2301      	moveq	r3, #1
 80047ce:	2300      	movne	r3, #0
 80047d0:	b2db      	uxtb	r3, r3
 80047d2:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047de:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047e2:	bf0c      	ite	eq
 80047e4:	2301      	moveq	r3, #1
 80047e6:	2300      	movne	r3, #0
 80047e8:	b2db      	uxtb	r3, r3
 80047ea:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80047ec:	e025      	b.n	800483a <HAL_I2C_IsDeviceReady+0x16e>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80047ee:	f7fe f8d7 	bl	80029a0 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	69fb      	ldr	r3, [r7, #28]
 80047f6:	1ad2      	subs	r2, r2, r3
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d802      	bhi.n	8004804 <HAL_I2C_IsDeviceReady+0x138>
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d103      	bne.n	800480c <HAL_I2C_IsDeviceReady+0x140>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	22a0      	movs	r2, #160	; 0xa0
 8004808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	695b      	ldr	r3, [r3, #20]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	2b02      	cmp	r3, #2
 8004818:	bf0c      	ite	eq
 800481a:	2301      	moveq	r3, #1
 800481c:	2300      	movne	r3, #0
 800481e:	b2db      	uxtb	r3, r3
 8004820:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	695b      	ldr	r3, [r3, #20]
 8004828:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800482c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004830:	bf0c      	ite	eq
 8004832:	2301      	moveq	r3, #1
 8004834:	2300      	movne	r3, #0
 8004836:	b2db      	uxtb	r3, r3
 8004838:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004840:	b2db      	uxtb	r3, r3
 8004842:	2ba0      	cmp	r3, #160	; 0xa0
 8004844:	d005      	beq.n	8004852 <HAL_I2C_IsDeviceReady+0x186>
 8004846:	7dfb      	ldrb	r3, [r7, #23]
 8004848:	2b00      	cmp	r3, #0
 800484a:	d102      	bne.n	8004852 <HAL_I2C_IsDeviceReady+0x186>
 800484c:	7dbb      	ldrb	r3, [r7, #22]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d0cd      	beq.n	80047ee <HAL_I2C_IsDeviceReady+0x122>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	2220      	movs	r2, #32
 8004856:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	695b      	ldr	r3, [r3, #20]
 8004860:	f003 0302 	and.w	r3, r3, #2
 8004864:	2b02      	cmp	r3, #2
 8004866:	d129      	bne.n	80048bc <HAL_I2C_IsDeviceReady+0x1f0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	68fa      	ldr	r2, [r7, #12]
 800486e:	6812      	ldr	r2, [r2, #0]
 8004870:	6812      	ldr	r2, [r2, #0]
 8004872:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004876:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004878:	2300      	movs	r3, #0
 800487a:	613b      	str	r3, [r7, #16]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	695b      	ldr	r3, [r3, #20]
 8004882:	613b      	str	r3, [r7, #16]
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	613b      	str	r3, [r7, #16]
 800488c:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800488e:	69fb      	ldr	r3, [r7, #28]
 8004890:	9300      	str	r3, [sp, #0]
 8004892:	2319      	movs	r3, #25
 8004894:	2201      	movs	r2, #1
 8004896:	4922      	ldr	r1, [pc, #136]	; (8004920 <HAL_I2C_IsDeviceReady+0x254>)
 8004898:	68f8      	ldr	r0, [r7, #12]
 800489a:	f000 f9c1 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 800489e:	4603      	mov	r3, r0
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d001      	beq.n	80048a8 <HAL_I2C_IsDeviceReady+0x1dc>
        {
          return HAL_ERROR;
 80048a4:	2301      	movs	r3, #1
 80048a6:	e036      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2220      	movs	r2, #32
 80048ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 80048b8:	2300      	movs	r3, #0
 80048ba:	e02c      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	68fa      	ldr	r2, [r7, #12]
 80048c2:	6812      	ldr	r2, [r2, #0]
 80048c4:	6812      	ldr	r2, [r2, #0]
 80048c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048ca:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80048d4:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80048d6:	69fb      	ldr	r3, [r7, #28]
 80048d8:	9300      	str	r3, [sp, #0]
 80048da:	2319      	movs	r3, #25
 80048dc:	2201      	movs	r2, #1
 80048de:	4910      	ldr	r1, [pc, #64]	; (8004920 <HAL_I2C_IsDeviceReady+0x254>)
 80048e0:	68f8      	ldr	r0, [r7, #12]
 80048e2:	f000 f99d 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 80048e6:	4603      	mov	r3, r0
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d001      	beq.n	80048f0 <HAL_I2C_IsDeviceReady+0x224>
        {
          return HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	e012      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80048f0:	69bb      	ldr	r3, [r7, #24]
 80048f2:	3301      	adds	r3, #1
 80048f4:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80048f6:	69ba      	ldr	r2, [r7, #24]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	429a      	cmp	r2, r3
 80048fc:	f4ff af33 	bcc.w	8004766 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2220      	movs	r2, #32
 8004904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	2200      	movs	r2, #0
 800490c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004910:	2301      	movs	r3, #1
 8004912:	e000      	b.n	8004916 <HAL_I2C_IsDeviceReady+0x24a>
  }
  else
  {
    return HAL_BUSY;
 8004914:	2302      	movs	r3, #2
  }
}
 8004916:	4618      	mov	r0, r3
 8004918:	3720      	adds	r7, #32
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	00100002 	.word	0x00100002
 8004924:	ffff0000 	.word	0xffff0000

08004928 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004928:	b580      	push	{r7, lr}
 800492a:	b088      	sub	sp, #32
 800492c:	af02      	add	r7, sp, #8
 800492e:	60f8      	str	r0, [r7, #12]
 8004930:	4608      	mov	r0, r1
 8004932:	4611      	mov	r1, r2
 8004934:	461a      	mov	r2, r3
 8004936:	4603      	mov	r3, r0
 8004938:	817b      	strh	r3, [r7, #10]
 800493a:	460b      	mov	r3, r1
 800493c:	813b      	strh	r3, [r7, #8]
 800493e:	4613      	mov	r3, r2
 8004940:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68fa      	ldr	r2, [r7, #12]
 8004948:	6812      	ldr	r2, [r2, #0]
 800494a:	6812      	ldr	r2, [r2, #0]
 800494c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004950:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004954:	9300      	str	r3, [sp, #0]
 8004956:	6a3b      	ldr	r3, [r7, #32]
 8004958:	2200      	movs	r2, #0
 800495a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800495e:	68f8      	ldr	r0, [r7, #12]
 8004960:	f000 f95e 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004964:	4603      	mov	r3, r0
 8004966:	2b00      	cmp	r3, #0
 8004968:	d00d      	beq.n	8004986 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004974:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004978:	d103      	bne.n	8004982 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004980:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004982:	2303      	movs	r3, #3
 8004984:	e05e      	b.n	8004a44 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	897a      	ldrh	r2, [r7, #10]
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004992:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004994:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004996:	6a3a      	ldr	r2, [r7, #32]
 8004998:	492c      	ldr	r1, [pc, #176]	; (8004a4c <I2C_RequestMemoryWrite+0x124>)
 800499a:	68f8      	ldr	r0, [r7, #12]
 800499c:	f000 f997 	bl	8004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d001      	beq.n	80049aa <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 80049a6:	2301      	movs	r3, #1
 80049a8:	e04c      	b.n	8004a44 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80049aa:	2300      	movs	r3, #0
 80049ac:	617b      	str	r3, [r7, #20]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	617b      	str	r3, [r7, #20]
 80049b6:	68fb      	ldr	r3, [r7, #12]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	699b      	ldr	r3, [r3, #24]
 80049bc:	617b      	str	r3, [r7, #20]
 80049be:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80049c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c2:	6a39      	ldr	r1, [r7, #32]
 80049c4:	68f8      	ldr	r0, [r7, #12]
 80049c6:	f000 fa01 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 80049ca:	4603      	mov	r3, r0
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d00d      	beq.n	80049ec <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049d4:	2b04      	cmp	r3, #4
 80049d6:	d107      	bne.n	80049e8 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	6812      	ldr	r2, [r2, #0]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80049e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80049e8:	2301      	movs	r3, #1
 80049ea:	e02b      	b.n	8004a44 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80049ec:	88fb      	ldrh	r3, [r7, #6]
 80049ee:	2b01      	cmp	r3, #1
 80049f0:	d105      	bne.n	80049fe <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	681b      	ldr	r3, [r3, #0]
 80049f6:	893a      	ldrh	r2, [r7, #8]
 80049f8:	b2d2      	uxtb	r2, r2
 80049fa:	611a      	str	r2, [r3, #16]
 80049fc:	e021      	b.n	8004a42 <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	893a      	ldrh	r2, [r7, #8]
 8004a04:	0a12      	lsrs	r2, r2, #8
 8004a06:	b292      	uxth	r2, r2
 8004a08:	b2d2      	uxtb	r2, r2
 8004a0a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004a0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a0e:	6a39      	ldr	r1, [r7, #32]
 8004a10:	68f8      	ldr	r0, [r7, #12]
 8004a12:	f000 f9db 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 8004a16:	4603      	mov	r3, r0
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d00d      	beq.n	8004a38 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004a20:	2b04      	cmp	r3, #4
 8004a22:	d107      	bne.n	8004a34 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	68fa      	ldr	r2, [r7, #12]
 8004a2a:	6812      	ldr	r2, [r2, #0]
 8004a2c:	6812      	ldr	r2, [r2, #0]
 8004a2e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a32:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004a34:	2301      	movs	r3, #1
 8004a36:	e005      	b.n	8004a44 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	893a      	ldrh	r2, [r7, #8]
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004a42:	2300      	movs	r3, #0
}
 8004a44:	4618      	mov	r0, r3
 8004a46:	3718      	adds	r7, #24
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}
 8004a4c:	00010002 	.word	0x00010002

08004a50 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b088      	sub	sp, #32
 8004a54:	af02      	add	r7, sp, #8
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	4608      	mov	r0, r1
 8004a5a:	4611      	mov	r1, r2
 8004a5c:	461a      	mov	r2, r3
 8004a5e:	4603      	mov	r3, r0
 8004a60:	817b      	strh	r3, [r7, #10]
 8004a62:	460b      	mov	r3, r1
 8004a64:	813b      	strh	r3, [r7, #8]
 8004a66:	4613      	mov	r3, r2
 8004a68:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68fa      	ldr	r2, [r7, #12]
 8004a70:	6812      	ldr	r2, [r2, #0]
 8004a72:	6812      	ldr	r2, [r2, #0]
 8004a74:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a78:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	6812      	ldr	r2, [r2, #0]
 8004a82:	6812      	ldr	r2, [r2, #0]
 8004a84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004a88:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8c:	9300      	str	r3, [sp, #0]
 8004a8e:	6a3b      	ldr	r3, [r7, #32]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f000 f8c2 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d00d      	beq.n	8004abe <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681b      	ldr	r3, [r3, #0]
 8004aa8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004aac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004ab0:	d103      	bne.n	8004aba <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ab8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004aba:	2303      	movs	r3, #3
 8004abc:	e0a9      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	897a      	ldrh	r2, [r7, #10]
 8004ac4:	b2d2      	uxtb	r2, r2
 8004ac6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004aca:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	6a3a      	ldr	r2, [r7, #32]
 8004ad0:	4952      	ldr	r1, [pc, #328]	; (8004c1c <I2C_RequestMemoryRead+0x1cc>)
 8004ad2:	68f8      	ldr	r0, [r7, #12]
 8004ad4:	f000 f8fb 	bl	8004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004ad8:	4603      	mov	r3, r0
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d001      	beq.n	8004ae2 <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 8004ade:	2301      	movs	r3, #1
 8004ae0:	e097      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ae2:	2300      	movs	r3, #0
 8004ae4:	617b      	str	r3, [r7, #20]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	695b      	ldr	r3, [r3, #20]
 8004aec:	617b      	str	r3, [r7, #20]
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	699b      	ldr	r3, [r3, #24]
 8004af4:	617b      	str	r3, [r7, #20]
 8004af6:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004afa:	6a39      	ldr	r1, [r7, #32]
 8004afc:	68f8      	ldr	r0, [r7, #12]
 8004afe:	f000 f965 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 8004b02:	4603      	mov	r3, r0
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d00d      	beq.n	8004b24 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d107      	bne.n	8004b20 <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68fa      	ldr	r2, [r7, #12]
 8004b16:	6812      	ldr	r2, [r2, #0]
 8004b18:	6812      	ldr	r2, [r2, #0]
 8004b1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b1e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004b20:	2301      	movs	r3, #1
 8004b22:	e076      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004b24:	88fb      	ldrh	r3, [r7, #6]
 8004b26:	2b01      	cmp	r3, #1
 8004b28:	d105      	bne.n	8004b36 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	893a      	ldrh	r2, [r7, #8]
 8004b30:	b2d2      	uxtb	r2, r2
 8004b32:	611a      	str	r2, [r3, #16]
 8004b34:	e021      	b.n	8004b7a <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	893a      	ldrh	r2, [r7, #8]
 8004b3c:	0a12      	lsrs	r2, r2, #8
 8004b3e:	b292      	uxth	r2, r2
 8004b40:	b2d2      	uxtb	r2, r2
 8004b42:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b44:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b46:	6a39      	ldr	r1, [r7, #32]
 8004b48:	68f8      	ldr	r0, [r7, #12]
 8004b4a:	f000 f93f 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00d      	beq.n	8004b70 <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b58:	2b04      	cmp	r3, #4
 8004b5a:	d107      	bne.n	8004b6c <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	68fa      	ldr	r2, [r7, #12]
 8004b62:	6812      	ldr	r2, [r2, #0]
 8004b64:	6812      	ldr	r2, [r2, #0]
 8004b66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b6a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e050      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	893a      	ldrh	r2, [r7, #8]
 8004b76:	b2d2      	uxtb	r2, r2
 8004b78:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b7c:	6a39      	ldr	r1, [r7, #32]
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f000 f924 	bl	8004dcc <I2C_WaitOnTXEFlagUntilTimeout>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d00d      	beq.n	8004ba6 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b8e:	2b04      	cmp	r3, #4
 8004b90:	d107      	bne.n	8004ba2 <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	68fa      	ldr	r2, [r7, #12]
 8004b98:	6812      	ldr	r2, [r2, #0]
 8004b9a:	6812      	ldr	r2, [r2, #0]
 8004b9c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ba0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ba2:	2301      	movs	r3, #1
 8004ba4:	e035      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	68fa      	ldr	r2, [r7, #12]
 8004bac:	6812      	ldr	r2, [r2, #0]
 8004bae:	6812      	ldr	r2, [r2, #0]
 8004bb0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004bb4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004bb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bb8:	9300      	str	r3, [sp, #0]
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	2200      	movs	r2, #0
 8004bbe:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004bc2:	68f8      	ldr	r0, [r7, #12]
 8004bc4:	f000 f82c 	bl	8004c20 <I2C_WaitOnFlagUntilTimeout>
 8004bc8:	4603      	mov	r3, r0
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d00d      	beq.n	8004bea <I2C_RequestMemoryRead+0x19a>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004bd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004bdc:	d103      	bne.n	8004be6 <I2C_RequestMemoryRead+0x196>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004be4:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e013      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	897a      	ldrh	r2, [r7, #10]
 8004bf0:	b2d2      	uxtb	r2, r2
 8004bf2:	f042 0201 	orr.w	r2, r2, #1
 8004bf6:	b2d2      	uxtb	r2, r2
 8004bf8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bfc:	6a3a      	ldr	r2, [r7, #32]
 8004bfe:	4907      	ldr	r1, [pc, #28]	; (8004c1c <I2C_RequestMemoryRead+0x1cc>)
 8004c00:	68f8      	ldr	r0, [r7, #12]
 8004c02:	f000 f864 	bl	8004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004c06:	4603      	mov	r3, r0
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d001      	beq.n	8004c10 <I2C_RequestMemoryRead+0x1c0>
  {
    return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e000      	b.n	8004c12 <I2C_RequestMemoryRead+0x1c2>
  }

  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	00010002 	.word	0x00010002

08004c20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	60f8      	str	r0, [r7, #12]
 8004c28:	60b9      	str	r1, [r7, #8]
 8004c2a:	603b      	str	r3, [r7, #0]
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c30:	e025      	b.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c38:	d021      	beq.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004c3a:	f7fd feb1 	bl	80029a0 <HAL_GetTick>
 8004c3e:	4602      	mov	r2, r0
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	1ad2      	subs	r2, r2, r3
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	429a      	cmp	r2, r3
 8004c48:	d802      	bhi.n	8004c50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004c4a:	683b      	ldr	r3, [r7, #0]
 8004c4c:	2b00      	cmp	r3, #0
 8004c4e:	d116      	bne.n	8004c7e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	2200      	movs	r2, #0
 8004c54:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2220      	movs	r2, #32
 8004c5a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2200      	movs	r2, #0
 8004c62:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c6a:	f043 0220 	orr.w	r2, r3, #32
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e023      	b.n	8004cc6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004c7e:	68bb      	ldr	r3, [r7, #8]
 8004c80:	0c1b      	lsrs	r3, r3, #16
 8004c82:	b2db      	uxtb	r3, r3
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d10d      	bne.n	8004ca4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	43da      	mvns	r2, r3
 8004c90:	68bb      	ldr	r3, [r7, #8]
 8004c92:	4013      	ands	r3, r2
 8004c94:	b29b      	uxth	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	bf0c      	ite	eq
 8004c9a:	2301      	moveq	r3, #1
 8004c9c:	2300      	movne	r3, #0
 8004c9e:	b2db      	uxtb	r3, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	e00c      	b.n	8004cbe <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	43da      	mvns	r2, r3
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	4013      	ands	r3, r2
 8004cb0:	b29b      	uxth	r3, r3
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	bf0c      	ite	eq
 8004cb6:	2301      	moveq	r3, #1
 8004cb8:	2300      	movne	r3, #0
 8004cba:	b2db      	uxtb	r3, r3
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	429a      	cmp	r2, r3
 8004cc2:	d0b6      	beq.n	8004c32 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004cc4:	2300      	movs	r3, #0
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3710      	adds	r7, #16
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	bd80      	pop	{r7, pc}

08004cce <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004cce:	b580      	push	{r7, lr}
 8004cd0:	b084      	sub	sp, #16
 8004cd2:	af00      	add	r7, sp, #0
 8004cd4:	60f8      	str	r0, [r7, #12]
 8004cd6:	60b9      	str	r1, [r7, #8]
 8004cd8:	607a      	str	r2, [r7, #4]
 8004cda:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004cdc:	e051      	b.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ce8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004cec:	d123      	bne.n	8004d36 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	68fa      	ldr	r2, [r7, #12]
 8004cf4:	6812      	ldr	r2, [r2, #0]
 8004cf6:	6812      	ldr	r2, [r2, #0]
 8004cf8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cfc:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004d06:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	2220      	movs	r2, #32
 8004d12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	2200      	movs	r2, #0
 8004d1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d22:	f043 0204 	orr.w	r2, r3, #4
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e046      	b.n	8004dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3c:	d021      	beq.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3e:	f7fd fe2f 	bl	80029a0 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	683b      	ldr	r3, [r7, #0]
 8004d46:	1ad2      	subs	r2, r2, r3
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d802      	bhi.n	8004d54 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d116      	bne.n	8004d82 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d6e:	f043 0220 	orr.w	r2, r3, #32
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e020      	b.n	8004dc4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d10c      	bne.n	8004da6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	43da      	mvns	r2, r3
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4013      	ands	r3, r2
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	bf14      	ite	ne
 8004d9e:	2301      	movne	r3, #1
 8004da0:	2300      	moveq	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	e00b      	b.n	8004dbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	699b      	ldr	r3, [r3, #24]
 8004dac:	43da      	mvns	r2, r3
 8004dae:	68bb      	ldr	r3, [r7, #8]
 8004db0:	4013      	ands	r3, r2
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	bf14      	ite	ne
 8004db8:	2301      	movne	r3, #1
 8004dba:	2300      	moveq	r3, #0
 8004dbc:	b2db      	uxtb	r3, r3
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d18d      	bne.n	8004cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004dc2:	2300      	movs	r3, #0
}
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	3710      	adds	r7, #16
 8004dc8:	46bd      	mov	sp, r7
 8004dca:	bd80      	pop	{r7, pc}

08004dcc <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004dd8:	e02d      	b.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004dda:	68f8      	ldr	r0, [r7, #12]
 8004ddc:	f000 f8ce 	bl	8004f7c <I2C_IsAcknowledgeFailed>
 8004de0:	4603      	mov	r3, r0
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d001      	beq.n	8004dea <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	e02d      	b.n	8004e46 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004dea:	68bb      	ldr	r3, [r7, #8]
 8004dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004df0:	d021      	beq.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004df2:	f7fd fdd5 	bl	80029a0 <HAL_GetTick>
 8004df6:	4602      	mov	r2, r0
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	1ad2      	subs	r2, r2, r3
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	429a      	cmp	r2, r3
 8004e00:	d802      	bhi.n	8004e08 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004e02:	68bb      	ldr	r3, [r7, #8]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d116      	bne.n	8004e36 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2200      	movs	r2, #0
 8004e0c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	2220      	movs	r2, #32
 8004e12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2200      	movs	r2, #0
 8004e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e1e:	68fb      	ldr	r3, [r7, #12]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	f043 0220 	orr.w	r2, r3, #32
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004e32:	2301      	movs	r3, #1
 8004e34:	e007      	b.n	8004e46 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	695b      	ldr	r3, [r3, #20]
 8004e3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e40:	2b80      	cmp	r3, #128	; 0x80
 8004e42:	d1ca      	bne.n	8004dda <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004e44:	2300      	movs	r3, #0
}
 8004e46:	4618      	mov	r0, r3
 8004e48:	3710      	adds	r7, #16
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	b084      	sub	sp, #16
 8004e52:	af00      	add	r7, sp, #0
 8004e54:	60f8      	str	r0, [r7, #12]
 8004e56:	60b9      	str	r1, [r7, #8]
 8004e58:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004e5a:	e02d      	b.n	8004eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f000 f88d 	bl	8004f7c <I2C_IsAcknowledgeFailed>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e02d      	b.n	8004ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e72:	d021      	beq.n	8004eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e74:	f7fd fd94 	bl	80029a0 <HAL_GetTick>
 8004e78:	4602      	mov	r2, r0
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	1ad2      	subs	r2, r2, r3
 8004e7e:	68bb      	ldr	r3, [r7, #8]
 8004e80:	429a      	cmp	r2, r3
 8004e82:	d802      	bhi.n	8004e8a <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d116      	bne.n	8004eb8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	2200      	movs	r2, #0
 8004e8e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ea4:	f043 0220 	orr.w	r2, r3, #32
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e007      	b.n	8004ec8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	f003 0304 	and.w	r3, r3, #4
 8004ec2:	2b04      	cmp	r3, #4
 8004ec4:	d1ca      	bne.n	8004e5c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004edc:	e042      	b.n	8004f64 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	f003 0310 	and.w	r3, r3, #16
 8004ee8:	2b10      	cmp	r3, #16
 8004eea:	d119      	bne.n	8004f20 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f06f 0210 	mvn.w	r2, #16
 8004ef4:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2220      	movs	r2, #32
 8004f00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f1c:	2301      	movs	r3, #1
 8004f1e:	e029      	b.n	8004f74 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f20:	f7fd fd3e 	bl	80029a0 <HAL_GetTick>
 8004f24:	4602      	mov	r2, r0
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	1ad2      	subs	r2, r2, r3
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	429a      	cmp	r2, r3
 8004f2e:	d802      	bhi.n	8004f36 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004f30:	68bb      	ldr	r3, [r7, #8]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d116      	bne.n	8004f64 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	2220      	movs	r2, #32
 8004f40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f50:	f043 0220 	orr.w	r2, r3, #32
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004f60:	2301      	movs	r3, #1
 8004f62:	e007      	b.n	8004f74 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f6e:	2b40      	cmp	r3, #64	; 0x40
 8004f70:	d1b5      	bne.n	8004ede <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8004f72:	2300      	movs	r3, #0
}
 8004f74:	4618      	mov	r0, r3
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b083      	sub	sp, #12
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	695b      	ldr	r3, [r3, #20]
 8004f8a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f8e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f92:	d11b      	bne.n	8004fcc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004f9c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2220      	movs	r2, #32
 8004fa8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2200      	movs	r2, #0
 8004fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb8:	f043 0204 	orr.w	r2, r3, #4
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e000      	b.n	8004fce <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8004fcc:	2300      	movs	r3, #0
}
 8004fce:	4618      	mov	r0, r3
 8004fd0:	370c      	adds	r7, #12
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bc80      	pop	{r7}
 8004fd6:	4770      	bx	lr

08004fd8 <HAL_PWR_EnableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8004fd8:	b480      	push	{r7}
 8004fda:	b085      	sub	sp, #20
 8004fdc:	af00      	add	r7, sp, #0
 8004fde:	6078      	str	r0, [r7, #4]
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	60fb      	str	r3, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	fa93 f3a3 	rbit	r3, r3
 8004fea:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004fec:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Enable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)ENABLE;
 8004fee:	fab3 f383 	clz	r3, r3
 8004ff2:	b2db      	uxtb	r3, r3
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	4b05      	ldr	r3, [pc, #20]	; (800500c <HAL_PWR_EnableWakeUpPin+0x34>)
 8004ff8:	4413      	add	r3, r2
 8004ffa:	009b      	lsls	r3, r3, #2
 8004ffc:	461a      	mov	r2, r3
 8004ffe:	2301      	movs	r3, #1
 8005000:	6013      	str	r3, [r2, #0]
}
 8005002:	bf00      	nop
 8005004:	3714      	adds	r7, #20
 8005006:	46bd      	mov	sp, r7
 8005008:	bc80      	pop	{r7}
 800500a:	4770      	bx	lr
 800500c:	10838020 	.word	0x10838020

08005010 <HAL_PWR_DisableWakeUpPin>:
  *        This parameter can be one of the following values:
  *           @arg PWR_WAKEUP_PIN1
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 8005010:	b480      	push	{r7}
 8005012:	b085      	sub	sp, #20
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	fa93 f3a3 	rbit	r3, r3
 8005022:	60bb      	str	r3, [r7, #8]
  return result;
 8005024:	68bb      	ldr	r3, [r7, #8]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));
  /* Disable the EWUPx pin */
  *(__IO uint32_t *) CSR_EWUP_BB(WakeUpPinx) = (uint32_t)DISABLE;
 8005026:	fab3 f383 	clz	r3, r3
 800502a:	b2db      	uxtb	r3, r3
 800502c:	461a      	mov	r2, r3
 800502e:	4b05      	ldr	r3, [pc, #20]	; (8005044 <HAL_PWR_DisableWakeUpPin+0x34>)
 8005030:	4413      	add	r3, r2
 8005032:	009b      	lsls	r3, r3, #2
 8005034:	461a      	mov	r2, r3
 8005036:	2300      	movs	r3, #0
 8005038:	6013      	str	r3, [r2, #0]
}
 800503a:	bf00      	nop
 800503c:	3714      	adds	r7, #20
 800503e:	46bd      	mov	sp, r7
 8005040:	bc80      	pop	{r7}
 8005042:	4770      	bx	lr
 8005044:	10838020 	.word	0x10838020

08005048 <HAL_PWR_EnterSTANDBYMode>:
  *          - TAMPER pin if configured for tamper or calibration out.
  *          - WKUP pin (PA0) if enabled.
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 8005048:	b480      	push	{r7}
 800504a:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 800504c:	4a08      	ldr	r2, [pc, #32]	; (8005070 <HAL_PWR_EnterSTANDBYMode+0x28>)
 800504e:	4b08      	ldr	r3, [pc, #32]	; (8005070 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f043 0302 	orr.w	r3, r3, #2
 8005056:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005058:	4a06      	ldr	r2, [pc, #24]	; (8005074 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800505a:	4b06      	ldr	r3, [pc, #24]	; (8005074 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	f043 0304 	orr.w	r3, r3, #4
 8005062:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8005064:	bf30      	wfi
}
 8005066:	bf00      	nop
 8005068:	46bd      	mov	sp, r7
 800506a:	bc80      	pop	{r7}
 800506c:	4770      	bx	lr
 800506e:	bf00      	nop
 8005070:	40007000 	.word	0x40007000
 8005074:	e000ed00 	.word	0xe000ed00

08005078 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005078:	b580      	push	{r7, lr}
 800507a:	b086      	sub	sp, #24
 800507c:	af00      	add	r7, sp, #0
 800507e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d101      	bne.n	800508a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e26c      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f003 0301 	and.w	r3, r3, #1
 8005092:	2b00      	cmp	r3, #0
 8005094:	f000 8087 	beq.w	80051a6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005098:	4b92      	ldr	r3, [pc, #584]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800509a:	685b      	ldr	r3, [r3, #4]
 800509c:	f003 030c 	and.w	r3, r3, #12
 80050a0:	2b04      	cmp	r3, #4
 80050a2:	d00c      	beq.n	80050be <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80050a4:	4b8f      	ldr	r3, [pc, #572]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f003 030c 	and.w	r3, r3, #12
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d112      	bne.n	80050d6 <HAL_RCC_OscConfig+0x5e>
 80050b0:	4b8c      	ldr	r3, [pc, #560]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050b8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050bc:	d10b      	bne.n	80050d6 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050be:	4b89      	ldr	r3, [pc, #548]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80050c6:	2b00      	cmp	r3, #0
 80050c8:	d06c      	beq.n	80051a4 <HAL_RCC_OscConfig+0x12c>
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	2b00      	cmp	r3, #0
 80050d0:	d168      	bne.n	80051a4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	e246      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050de:	d106      	bne.n	80050ee <HAL_RCC_OscConfig+0x76>
 80050e0:	4a80      	ldr	r2, [pc, #512]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050e2:	4b80      	ldr	r3, [pc, #512]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80050ea:	6013      	str	r3, [r2, #0]
 80050ec:	e02e      	b.n	800514c <HAL_RCC_OscConfig+0xd4>
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d10c      	bne.n	8005110 <HAL_RCC_OscConfig+0x98>
 80050f6:	4a7b      	ldr	r2, [pc, #492]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050f8:	4b7a      	ldr	r3, [pc, #488]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005100:	6013      	str	r3, [r2, #0]
 8005102:	4a78      	ldr	r2, [pc, #480]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005104:	4b77      	ldr	r3, [pc, #476]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800510c:	6013      	str	r3, [r2, #0]
 800510e:	e01d      	b.n	800514c <HAL_RCC_OscConfig+0xd4>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	685b      	ldr	r3, [r3, #4]
 8005114:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005118:	d10c      	bne.n	8005134 <HAL_RCC_OscConfig+0xbc>
 800511a:	4a72      	ldr	r2, [pc, #456]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800511c:	4b71      	ldr	r3, [pc, #452]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005124:	6013      	str	r3, [r2, #0]
 8005126:	4a6f      	ldr	r2, [pc, #444]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005128:	4b6e      	ldr	r3, [pc, #440]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005130:	6013      	str	r3, [r2, #0]
 8005132:	e00b      	b.n	800514c <HAL_RCC_OscConfig+0xd4>
 8005134:	4a6b      	ldr	r2, [pc, #428]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005136:	4b6b      	ldr	r3, [pc, #428]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800513e:	6013      	str	r3, [r2, #0]
 8005140:	4a68      	ldr	r2, [pc, #416]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005142:	4b68      	ldr	r3, [pc, #416]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800514a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	685b      	ldr	r3, [r3, #4]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d013      	beq.n	800517c <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005154:	f7fd fc24 	bl	80029a0 <HAL_GetTick>
 8005158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800515a:	e008      	b.n	800516e <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800515c:	f7fd fc20 	bl	80029a0 <HAL_GetTick>
 8005160:	4602      	mov	r2, r0
 8005162:	693b      	ldr	r3, [r7, #16]
 8005164:	1ad3      	subs	r3, r2, r3
 8005166:	2b64      	cmp	r3, #100	; 0x64
 8005168:	d901      	bls.n	800516e <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800516a:	2303      	movs	r3, #3
 800516c:	e1fa      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800516e:	4b5d      	ldr	r3, [pc, #372]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005176:	2b00      	cmp	r3, #0
 8005178:	d0f0      	beq.n	800515c <HAL_RCC_OscConfig+0xe4>
 800517a:	e014      	b.n	80051a6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800517c:	f7fd fc10 	bl	80029a0 <HAL_GetTick>
 8005180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005182:	e008      	b.n	8005196 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005184:	f7fd fc0c 	bl	80029a0 <HAL_GetTick>
 8005188:	4602      	mov	r2, r0
 800518a:	693b      	ldr	r3, [r7, #16]
 800518c:	1ad3      	subs	r3, r2, r3
 800518e:	2b64      	cmp	r3, #100	; 0x64
 8005190:	d901      	bls.n	8005196 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e1e6      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005196:	4b53      	ldr	r3, [pc, #332]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d1f0      	bne.n	8005184 <HAL_RCC_OscConfig+0x10c>
 80051a2:	e000      	b.n	80051a6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	f003 0302 	and.w	r3, r3, #2
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d063      	beq.n	800527a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80051b2:	4b4c      	ldr	r3, [pc, #304]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	f003 030c 	and.w	r3, r3, #12
 80051ba:	2b00      	cmp	r3, #0
 80051bc:	d00b      	beq.n	80051d6 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80051be:	4b49      	ldr	r3, [pc, #292]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051c0:	685b      	ldr	r3, [r3, #4]
 80051c2:	f003 030c 	and.w	r3, r3, #12
 80051c6:	2b08      	cmp	r3, #8
 80051c8:	d11c      	bne.n	8005204 <HAL_RCC_OscConfig+0x18c>
 80051ca:	4b46      	ldr	r3, [pc, #280]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d116      	bne.n	8005204 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80051d6:	4b43      	ldr	r3, [pc, #268]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	f003 0302 	and.w	r3, r3, #2
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d005      	beq.n	80051ee <HAL_RCC_OscConfig+0x176>
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	691b      	ldr	r3, [r3, #16]
 80051e6:	2b01      	cmp	r3, #1
 80051e8:	d001      	beq.n	80051ee <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	e1ba      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051ee:	493d      	ldr	r1, [pc, #244]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051f0:	4b3c      	ldr	r3, [pc, #240]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	695b      	ldr	r3, [r3, #20]
 80051fc:	00db      	lsls	r3, r3, #3
 80051fe:	4313      	orrs	r3, r2
 8005200:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005202:	e03a      	b.n	800527a <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	691b      	ldr	r3, [r3, #16]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d020      	beq.n	800524e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800520c:	4b36      	ldr	r3, [pc, #216]	; (80052e8 <HAL_RCC_OscConfig+0x270>)
 800520e:	2201      	movs	r2, #1
 8005210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005212:	f7fd fbc5 	bl	80029a0 <HAL_GetTick>
 8005216:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005218:	e008      	b.n	800522c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800521a:	f7fd fbc1 	bl	80029a0 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	693b      	ldr	r3, [r7, #16]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b02      	cmp	r3, #2
 8005226:	d901      	bls.n	800522c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005228:	2303      	movs	r3, #3
 800522a:	e19b      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800522c:	4b2d      	ldr	r3, [pc, #180]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f003 0302 	and.w	r3, r3, #2
 8005234:	2b00      	cmp	r3, #0
 8005236:	d0f0      	beq.n	800521a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005238:	492a      	ldr	r1, [pc, #168]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800523a:	4b2a      	ldr	r3, [pc, #168]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	695b      	ldr	r3, [r3, #20]
 8005246:	00db      	lsls	r3, r3, #3
 8005248:	4313      	orrs	r3, r2
 800524a:	600b      	str	r3, [r1, #0]
 800524c:	e015      	b.n	800527a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800524e:	4b26      	ldr	r3, [pc, #152]	; (80052e8 <HAL_RCC_OscConfig+0x270>)
 8005250:	2200      	movs	r2, #0
 8005252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005254:	f7fd fba4 	bl	80029a0 <HAL_GetTick>
 8005258:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800525a:	e008      	b.n	800526e <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800525c:	f7fd fba0 	bl	80029a0 <HAL_GetTick>
 8005260:	4602      	mov	r2, r0
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	1ad3      	subs	r3, r2, r3
 8005266:	2b02      	cmp	r3, #2
 8005268:	d901      	bls.n	800526e <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800526a:	2303      	movs	r3, #3
 800526c:	e17a      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800526e:	4b1d      	ldr	r3, [pc, #116]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0302 	and.w	r3, r3, #2
 8005276:	2b00      	cmp	r3, #0
 8005278:	d1f0      	bne.n	800525c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f003 0308 	and.w	r3, r3, #8
 8005282:	2b00      	cmp	r3, #0
 8005284:	d03a      	beq.n	80052fc <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	699b      	ldr	r3, [r3, #24]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d019      	beq.n	80052c2 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800528e:	4b17      	ldr	r3, [pc, #92]	; (80052ec <HAL_RCC_OscConfig+0x274>)
 8005290:	2201      	movs	r2, #1
 8005292:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005294:	f7fd fb84 	bl	80029a0 <HAL_GetTick>
 8005298:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800529a:	e008      	b.n	80052ae <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800529c:	f7fd fb80 	bl	80029a0 <HAL_GetTick>
 80052a0:	4602      	mov	r2, r0
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	1ad3      	subs	r3, r2, r3
 80052a6:	2b02      	cmp	r3, #2
 80052a8:	d901      	bls.n	80052ae <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80052aa:	2303      	movs	r3, #3
 80052ac:	e15a      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80052ae:	4b0d      	ldr	r3, [pc, #52]	; (80052e4 <HAL_RCC_OscConfig+0x26c>)
 80052b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052b2:	f003 0302 	and.w	r3, r3, #2
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d0f0      	beq.n	800529c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80052ba:	2001      	movs	r0, #1
 80052bc:	f000 fada 	bl	8005874 <RCC_Delay>
 80052c0:	e01c      	b.n	80052fc <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80052c2:	4b0a      	ldr	r3, [pc, #40]	; (80052ec <HAL_RCC_OscConfig+0x274>)
 80052c4:	2200      	movs	r2, #0
 80052c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052c8:	f7fd fb6a 	bl	80029a0 <HAL_GetTick>
 80052cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052ce:	e00f      	b.n	80052f0 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80052d0:	f7fd fb66 	bl	80029a0 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	693b      	ldr	r3, [r7, #16]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	2b02      	cmp	r3, #2
 80052dc:	d908      	bls.n	80052f0 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80052de:	2303      	movs	r3, #3
 80052e0:	e140      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
 80052e2:	bf00      	nop
 80052e4:	40021000 	.word	0x40021000
 80052e8:	42420000 	.word	0x42420000
 80052ec:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80052f0:	4b9e      	ldr	r3, [pc, #632]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80052f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f4:	f003 0302 	and.w	r3, r3, #2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d1e9      	bne.n	80052d0 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f003 0304 	and.w	r3, r3, #4
 8005304:	2b00      	cmp	r3, #0
 8005306:	f000 80a6 	beq.w	8005456 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800530a:	2300      	movs	r3, #0
 800530c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800530e:	4b97      	ldr	r3, [pc, #604]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005310:	69db      	ldr	r3, [r3, #28]
 8005312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005316:	2b00      	cmp	r3, #0
 8005318:	d10d      	bne.n	8005336 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800531a:	4a94      	ldr	r2, [pc, #592]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800531c:	4b93      	ldr	r3, [pc, #588]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800531e:	69db      	ldr	r3, [r3, #28]
 8005320:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005324:	61d3      	str	r3, [r2, #28]
 8005326:	4b91      	ldr	r3, [pc, #580]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005328:	69db      	ldr	r3, [r3, #28]
 800532a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800532e:	60bb      	str	r3, [r7, #8]
 8005330:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005332:	2301      	movs	r3, #1
 8005334:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005336:	4b8e      	ldr	r3, [pc, #568]	; (8005570 <HAL_RCC_OscConfig+0x4f8>)
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800533e:	2b00      	cmp	r3, #0
 8005340:	d118      	bne.n	8005374 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005342:	4a8b      	ldr	r2, [pc, #556]	; (8005570 <HAL_RCC_OscConfig+0x4f8>)
 8005344:	4b8a      	ldr	r3, [pc, #552]	; (8005570 <HAL_RCC_OscConfig+0x4f8>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800534c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800534e:	f7fd fb27 	bl	80029a0 <HAL_GetTick>
 8005352:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005354:	e008      	b.n	8005368 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005356:	f7fd fb23 	bl	80029a0 <HAL_GetTick>
 800535a:	4602      	mov	r2, r0
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	1ad3      	subs	r3, r2, r3
 8005360:	2b64      	cmp	r3, #100	; 0x64
 8005362:	d901      	bls.n	8005368 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005364:	2303      	movs	r3, #3
 8005366:	e0fd      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005368:	4b81      	ldr	r3, [pc, #516]	; (8005570 <HAL_RCC_OscConfig+0x4f8>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005370:	2b00      	cmp	r3, #0
 8005372:	d0f0      	beq.n	8005356 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	2b01      	cmp	r3, #1
 800537a:	d106      	bne.n	800538a <HAL_RCC_OscConfig+0x312>
 800537c:	4a7b      	ldr	r2, [pc, #492]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800537e:	4b7b      	ldr	r3, [pc, #492]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005380:	6a1b      	ldr	r3, [r3, #32]
 8005382:	f043 0301 	orr.w	r3, r3, #1
 8005386:	6213      	str	r3, [r2, #32]
 8005388:	e02d      	b.n	80053e6 <HAL_RCC_OscConfig+0x36e>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	68db      	ldr	r3, [r3, #12]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d10c      	bne.n	80053ac <HAL_RCC_OscConfig+0x334>
 8005392:	4a76      	ldr	r2, [pc, #472]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005394:	4b75      	ldr	r3, [pc, #468]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005396:	6a1b      	ldr	r3, [r3, #32]
 8005398:	f023 0301 	bic.w	r3, r3, #1
 800539c:	6213      	str	r3, [r2, #32]
 800539e:	4a73      	ldr	r2, [pc, #460]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053a0:	4b72      	ldr	r3, [pc, #456]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053a2:	6a1b      	ldr	r3, [r3, #32]
 80053a4:	f023 0304 	bic.w	r3, r3, #4
 80053a8:	6213      	str	r3, [r2, #32]
 80053aa:	e01c      	b.n	80053e6 <HAL_RCC_OscConfig+0x36e>
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	68db      	ldr	r3, [r3, #12]
 80053b0:	2b05      	cmp	r3, #5
 80053b2:	d10c      	bne.n	80053ce <HAL_RCC_OscConfig+0x356>
 80053b4:	4a6d      	ldr	r2, [pc, #436]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053b6:	4b6d      	ldr	r3, [pc, #436]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	f043 0304 	orr.w	r3, r3, #4
 80053be:	6213      	str	r3, [r2, #32]
 80053c0:	4a6a      	ldr	r2, [pc, #424]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053c2:	4b6a      	ldr	r3, [pc, #424]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	f043 0301 	orr.w	r3, r3, #1
 80053ca:	6213      	str	r3, [r2, #32]
 80053cc:	e00b      	b.n	80053e6 <HAL_RCC_OscConfig+0x36e>
 80053ce:	4a67      	ldr	r2, [pc, #412]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053d0:	4b66      	ldr	r3, [pc, #408]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053d2:	6a1b      	ldr	r3, [r3, #32]
 80053d4:	f023 0301 	bic.w	r3, r3, #1
 80053d8:	6213      	str	r3, [r2, #32]
 80053da:	4a64      	ldr	r2, [pc, #400]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053dc:	4b63      	ldr	r3, [pc, #396]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80053de:	6a1b      	ldr	r3, [r3, #32]
 80053e0:	f023 0304 	bic.w	r3, r3, #4
 80053e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d015      	beq.n	800541a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80053ee:	f7fd fad7 	bl	80029a0 <HAL_GetTick>
 80053f2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80053f4:	e00a      	b.n	800540c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053f6:	f7fd fad3 	bl	80029a0 <HAL_GetTick>
 80053fa:	4602      	mov	r2, r0
 80053fc:	693b      	ldr	r3, [r7, #16]
 80053fe:	1ad3      	subs	r3, r2, r3
 8005400:	f241 3288 	movw	r2, #5000	; 0x1388
 8005404:	4293      	cmp	r3, r2
 8005406:	d901      	bls.n	800540c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005408:	2303      	movs	r3, #3
 800540a:	e0ab      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800540c:	4b57      	ldr	r3, [pc, #348]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800540e:	6a1b      	ldr	r3, [r3, #32]
 8005410:	f003 0302 	and.w	r3, r3, #2
 8005414:	2b00      	cmp	r3, #0
 8005416:	d0ee      	beq.n	80053f6 <HAL_RCC_OscConfig+0x37e>
 8005418:	e014      	b.n	8005444 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800541a:	f7fd fac1 	bl	80029a0 <HAL_GetTick>
 800541e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005420:	e00a      	b.n	8005438 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005422:	f7fd fabd 	bl	80029a0 <HAL_GetTick>
 8005426:	4602      	mov	r2, r0
 8005428:	693b      	ldr	r3, [r7, #16]
 800542a:	1ad3      	subs	r3, r2, r3
 800542c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005430:	4293      	cmp	r3, r2
 8005432:	d901      	bls.n	8005438 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005434:	2303      	movs	r3, #3
 8005436:	e095      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005438:	4b4c      	ldr	r3, [pc, #304]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800543a:	6a1b      	ldr	r3, [r3, #32]
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d1ee      	bne.n	8005422 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005444:	7dfb      	ldrb	r3, [r7, #23]
 8005446:	2b01      	cmp	r3, #1
 8005448:	d105      	bne.n	8005456 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800544a:	4a48      	ldr	r2, [pc, #288]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800544c:	4b47      	ldr	r3, [pc, #284]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005454:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	69db      	ldr	r3, [r3, #28]
 800545a:	2b00      	cmp	r3, #0
 800545c:	f000 8081 	beq.w	8005562 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005460:	4b42      	ldr	r3, [pc, #264]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	f003 030c 	and.w	r3, r3, #12
 8005468:	2b08      	cmp	r3, #8
 800546a:	d061      	beq.n	8005530 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	69db      	ldr	r3, [r3, #28]
 8005470:	2b02      	cmp	r3, #2
 8005472:	d146      	bne.n	8005502 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005474:	4b3f      	ldr	r3, [pc, #252]	; (8005574 <HAL_RCC_OscConfig+0x4fc>)
 8005476:	2200      	movs	r2, #0
 8005478:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800547a:	f7fd fa91 	bl	80029a0 <HAL_GetTick>
 800547e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005480:	e008      	b.n	8005494 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005482:	f7fd fa8d 	bl	80029a0 <HAL_GetTick>
 8005486:	4602      	mov	r2, r0
 8005488:	693b      	ldr	r3, [r7, #16]
 800548a:	1ad3      	subs	r3, r2, r3
 800548c:	2b02      	cmp	r3, #2
 800548e:	d901      	bls.n	8005494 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005490:	2303      	movs	r3, #3
 8005492:	e067      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005494:	4b35      	ldr	r3, [pc, #212]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d1f0      	bne.n	8005482 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6a1b      	ldr	r3, [r3, #32]
 80054a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80054a8:	d108      	bne.n	80054bc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80054aa:	4930      	ldr	r1, [pc, #192]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80054ac:	4b2f      	ldr	r3, [pc, #188]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	4313      	orrs	r3, r2
 80054ba:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80054bc:	482b      	ldr	r0, [pc, #172]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80054be:	4b2b      	ldr	r3, [pc, #172]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80054c0:	685b      	ldr	r3, [r3, #4]
 80054c2:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	6a19      	ldr	r1, [r3, #32]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ce:	430b      	orrs	r3, r1
 80054d0:	4313      	orrs	r3, r2
 80054d2:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80054d4:	4b27      	ldr	r3, [pc, #156]	; (8005574 <HAL_RCC_OscConfig+0x4fc>)
 80054d6:	2201      	movs	r2, #1
 80054d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054da:	f7fd fa61 	bl	80029a0 <HAL_GetTick>
 80054de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80054e2:	f7fd fa5d 	bl	80029a0 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	693b      	ldr	r3, [r7, #16]
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b02      	cmp	r3, #2
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e037      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80054f4:	4b1d      	ldr	r3, [pc, #116]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d0f0      	beq.n	80054e2 <HAL_RCC_OscConfig+0x46a>
 8005500:	e02f      	b.n	8005562 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005502:	4b1c      	ldr	r3, [pc, #112]	; (8005574 <HAL_RCC_OscConfig+0x4fc>)
 8005504:	2200      	movs	r2, #0
 8005506:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005508:	f7fd fa4a 	bl	80029a0 <HAL_GetTick>
 800550c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800550e:	e008      	b.n	8005522 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005510:	f7fd fa46 	bl	80029a0 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	1ad3      	subs	r3, r2, r3
 800551a:	2b02      	cmp	r3, #2
 800551c:	d901      	bls.n	8005522 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800551e:	2303      	movs	r3, #3
 8005520:	e020      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005522:	4b12      	ldr	r3, [pc, #72]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800552a:	2b00      	cmp	r3, #0
 800552c:	d1f0      	bne.n	8005510 <HAL_RCC_OscConfig+0x498>
 800552e:	e018      	b.n	8005562 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	69db      	ldr	r3, [r3, #28]
 8005534:	2b01      	cmp	r3, #1
 8005536:	d101      	bne.n	800553c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e013      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800553c:	4b0b      	ldr	r3, [pc, #44]	; (800556c <HAL_RCC_OscConfig+0x4f4>)
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	6a1b      	ldr	r3, [r3, #32]
 800554c:	429a      	cmp	r2, r3
 800554e:	d106      	bne.n	800555e <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800555a:	429a      	cmp	r2, r3
 800555c:	d001      	beq.n	8005562 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800555e:	2301      	movs	r3, #1
 8005560:	e000      	b.n	8005564 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8005562:	2300      	movs	r3, #0
}
 8005564:	4618      	mov	r0, r3
 8005566:	3718      	adds	r7, #24
 8005568:	46bd      	mov	sp, r7
 800556a:	bd80      	pop	{r7, pc}
 800556c:	40021000 	.word	0x40021000
 8005570:	40007000 	.word	0x40007000
 8005574:	42420060 	.word	0x42420060

08005578 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	d101      	bne.n	800558c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
 800558a:	e0d0      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800558c:	4b6a      	ldr	r3, [pc, #424]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	f003 0207 	and.w	r2, r3, #7
 8005594:	683b      	ldr	r3, [r7, #0]
 8005596:	429a      	cmp	r2, r3
 8005598:	d210      	bcs.n	80055bc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800559a:	4967      	ldr	r1, [pc, #412]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 800559c:	4b66      	ldr	r3, [pc, #408]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f023 0207 	bic.w	r2, r3, #7
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80055aa:	4b63      	ldr	r3, [pc, #396]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f003 0207 	and.w	r2, r3, #7
 80055b2:	683b      	ldr	r3, [r7, #0]
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d001      	beq.n	80055bc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80055b8:	2301      	movs	r3, #1
 80055ba:	e0b8      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f003 0302 	and.w	r3, r3, #2
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d020      	beq.n	800560a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	f003 0304 	and.w	r3, r3, #4
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d005      	beq.n	80055e0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80055d4:	4a59      	ldr	r2, [pc, #356]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80055d6:	4b59      	ldr	r3, [pc, #356]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80055d8:	685b      	ldr	r3, [r3, #4]
 80055da:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80055de:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f003 0308 	and.w	r3, r3, #8
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d005      	beq.n	80055f8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80055ec:	4a53      	ldr	r2, [pc, #332]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80055ee:	4b53      	ldr	r3, [pc, #332]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80055f6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80055f8:	4950      	ldr	r1, [pc, #320]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80055fa:	4b50      	ldr	r3, [pc, #320]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	689b      	ldr	r3, [r3, #8]
 8005606:	4313      	orrs	r3, r2
 8005608:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f003 0301 	and.w	r3, r3, #1
 8005612:	2b00      	cmp	r3, #0
 8005614:	d040      	beq.n	8005698 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b01      	cmp	r3, #1
 800561c:	d107      	bne.n	800562e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800561e:	4b47      	ldr	r3, [pc, #284]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d115      	bne.n	8005656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800562a:	2301      	movs	r3, #1
 800562c:	e07f      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	685b      	ldr	r3, [r3, #4]
 8005632:	2b02      	cmp	r3, #2
 8005634:	d107      	bne.n	8005646 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005636:	4b41      	ldr	r3, [pc, #260]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800563e:	2b00      	cmp	r3, #0
 8005640:	d109      	bne.n	8005656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005642:	2301      	movs	r3, #1
 8005644:	e073      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005646:	4b3d      	ldr	r3, [pc, #244]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f003 0302 	and.w	r3, r3, #2
 800564e:	2b00      	cmp	r3, #0
 8005650:	d101      	bne.n	8005656 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005652:	2301      	movs	r3, #1
 8005654:	e06b      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005656:	4939      	ldr	r1, [pc, #228]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 8005658:	4b38      	ldr	r3, [pc, #224]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 800565a:	685b      	ldr	r3, [r3, #4]
 800565c:	f023 0203 	bic.w	r2, r3, #3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	685b      	ldr	r3, [r3, #4]
 8005664:	4313      	orrs	r3, r2
 8005666:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005668:	f7fd f99a 	bl	80029a0 <HAL_GetTick>
 800566c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800566e:	e00a      	b.n	8005686 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005670:	f7fd f996 	bl	80029a0 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	f241 3288 	movw	r2, #5000	; 0x1388
 800567e:	4293      	cmp	r3, r2
 8005680:	d901      	bls.n	8005686 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005682:	2303      	movs	r3, #3
 8005684:	e053      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005686:	4b2d      	ldr	r3, [pc, #180]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 8005688:	685b      	ldr	r3, [r3, #4]
 800568a:	f003 020c 	and.w	r2, r3, #12
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	685b      	ldr	r3, [r3, #4]
 8005692:	009b      	lsls	r3, r3, #2
 8005694:	429a      	cmp	r2, r3
 8005696:	d1eb      	bne.n	8005670 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005698:	4b27      	ldr	r3, [pc, #156]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f003 0207 	and.w	r2, r3, #7
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	429a      	cmp	r2, r3
 80056a4:	d910      	bls.n	80056c8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056a6:	4924      	ldr	r1, [pc, #144]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 80056a8:	4b23      	ldr	r3, [pc, #140]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f023 0207 	bic.w	r2, r3, #7
 80056b0:	683b      	ldr	r3, [r7, #0]
 80056b2:	4313      	orrs	r3, r2
 80056b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80056b6:	4b20      	ldr	r3, [pc, #128]	; (8005738 <HAL_RCC_ClockConfig+0x1c0>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f003 0207 	and.w	r2, r3, #7
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	429a      	cmp	r2, r3
 80056c2:	d001      	beq.n	80056c8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e032      	b.n	800572e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80056c8:	687b      	ldr	r3, [r7, #4]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	f003 0304 	and.w	r3, r3, #4
 80056d0:	2b00      	cmp	r3, #0
 80056d2:	d008      	beq.n	80056e6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80056d4:	4919      	ldr	r1, [pc, #100]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80056d6:	4b19      	ldr	r3, [pc, #100]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80056d8:	685b      	ldr	r3, [r3, #4]
 80056da:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	68db      	ldr	r3, [r3, #12]
 80056e2:	4313      	orrs	r3, r2
 80056e4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d009      	beq.n	8005706 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80056f2:	4912      	ldr	r1, [pc, #72]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80056f4:	4b11      	ldr	r3, [pc, #68]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	691b      	ldr	r3, [r3, #16]
 8005700:	00db      	lsls	r3, r3, #3
 8005702:	4313      	orrs	r3, r2
 8005704:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005706:	f000 f821 	bl	800574c <HAL_RCC_GetSysClockFreq>
 800570a:	4601      	mov	r1, r0
 800570c:	4b0b      	ldr	r3, [pc, #44]	; (800573c <HAL_RCC_ClockConfig+0x1c4>)
 800570e:	685b      	ldr	r3, [r3, #4]
 8005710:	091b      	lsrs	r3, r3, #4
 8005712:	f003 030f 	and.w	r3, r3, #15
 8005716:	4a0a      	ldr	r2, [pc, #40]	; (8005740 <HAL_RCC_ClockConfig+0x1c8>)
 8005718:	5cd3      	ldrb	r3, [r2, r3]
 800571a:	fa21 f303 	lsr.w	r3, r1, r3
 800571e:	4a09      	ldr	r2, [pc, #36]	; (8005744 <HAL_RCC_ClockConfig+0x1cc>)
 8005720:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005722:	4b09      	ldr	r3, [pc, #36]	; (8005748 <HAL_RCC_ClockConfig+0x1d0>)
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	4618      	mov	r0, r3
 8005728:	f7fd f8f8 	bl	800291c <HAL_InitTick>

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3710      	adds	r7, #16
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
 8005736:	bf00      	nop
 8005738:	40022000 	.word	0x40022000
 800573c:	40021000 	.word	0x40021000
 8005740:	08009590 	.word	0x08009590
 8005744:	20000000 	.word	0x20000000
 8005748:	20000004 	.word	0x20000004

0800574c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800574c:	b490      	push	{r4, r7}
 800574e:	b08a      	sub	sp, #40	; 0x28
 8005750:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005752:	4b2a      	ldr	r3, [pc, #168]	; (80057fc <HAL_RCC_GetSysClockFreq+0xb0>)
 8005754:	1d3c      	adds	r4, r7, #4
 8005756:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005758:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800575c:	4b28      	ldr	r3, [pc, #160]	; (8005800 <HAL_RCC_GetSysClockFreq+0xb4>)
 800575e:	881b      	ldrh	r3, [r3, #0]
 8005760:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005762:	2300      	movs	r3, #0
 8005764:	61fb      	str	r3, [r7, #28]
 8005766:	2300      	movs	r3, #0
 8005768:	61bb      	str	r3, [r7, #24]
 800576a:	2300      	movs	r3, #0
 800576c:	627b      	str	r3, [r7, #36]	; 0x24
 800576e:	2300      	movs	r3, #0
 8005770:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8005772:	2300      	movs	r3, #0
 8005774:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005776:	4b23      	ldr	r3, [pc, #140]	; (8005804 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800577c:	69fb      	ldr	r3, [r7, #28]
 800577e:	f003 030c 	and.w	r3, r3, #12
 8005782:	2b04      	cmp	r3, #4
 8005784:	d002      	beq.n	800578c <HAL_RCC_GetSysClockFreq+0x40>
 8005786:	2b08      	cmp	r3, #8
 8005788:	d003      	beq.n	8005792 <HAL_RCC_GetSysClockFreq+0x46>
 800578a:	e02d      	b.n	80057e8 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800578c:	4b1e      	ldr	r3, [pc, #120]	; (8005808 <HAL_RCC_GetSysClockFreq+0xbc>)
 800578e:	623b      	str	r3, [r7, #32]
      break;
 8005790:	e02d      	b.n	80057ee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005792:	69fb      	ldr	r3, [r7, #28]
 8005794:	0c9b      	lsrs	r3, r3, #18
 8005796:	f003 030f 	and.w	r3, r3, #15
 800579a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800579e:	4413      	add	r3, r2
 80057a0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80057a4:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80057a6:	69fb      	ldr	r3, [r7, #28]
 80057a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d013      	beq.n	80057d8 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80057b0:	4b14      	ldr	r3, [pc, #80]	; (8005804 <HAL_RCC_GetSysClockFreq+0xb8>)
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	0c5b      	lsrs	r3, r3, #17
 80057b6:	f003 0301 	and.w	r3, r3, #1
 80057ba:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80057be:	4413      	add	r3, r2
 80057c0:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80057c4:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80057c6:	697b      	ldr	r3, [r7, #20]
 80057c8:	4a0f      	ldr	r2, [pc, #60]	; (8005808 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057ca:	fb02 f203 	mul.w	r2, r2, r3
 80057ce:	69bb      	ldr	r3, [r7, #24]
 80057d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80057d4:	627b      	str	r3, [r7, #36]	; 0x24
 80057d6:	e004      	b.n	80057e2 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	4a0c      	ldr	r2, [pc, #48]	; (800580c <HAL_RCC_GetSysClockFreq+0xc0>)
 80057dc:	fb02 f303 	mul.w	r3, r2, r3
 80057e0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	623b      	str	r3, [r7, #32]
      break;
 80057e6:	e002      	b.n	80057ee <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80057e8:	4b07      	ldr	r3, [pc, #28]	; (8005808 <HAL_RCC_GetSysClockFreq+0xbc>)
 80057ea:	623b      	str	r3, [r7, #32]
      break;
 80057ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80057ee:	6a3b      	ldr	r3, [r7, #32]
}
 80057f0:	4618      	mov	r0, r3
 80057f2:	3728      	adds	r7, #40	; 0x28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc90      	pop	{r4, r7}
 80057f8:	4770      	bx	lr
 80057fa:	bf00      	nop
 80057fc:	08009568 	.word	0x08009568
 8005800:	08009578 	.word	0x08009578
 8005804:	40021000 	.word	0x40021000
 8005808:	007a1200 	.word	0x007a1200
 800580c:	003d0900 	.word	0x003d0900

08005810 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005810:	b480      	push	{r7}
 8005812:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005814:	4b02      	ldr	r3, [pc, #8]	; (8005820 <HAL_RCC_GetHCLKFreq+0x10>)
 8005816:	681b      	ldr	r3, [r3, #0]
}
 8005818:	4618      	mov	r0, r3
 800581a:	46bd      	mov	sp, r7
 800581c:	bc80      	pop	{r7}
 800581e:	4770      	bx	lr
 8005820:	20000000 	.word	0x20000000

08005824 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005828:	f7ff fff2 	bl	8005810 <HAL_RCC_GetHCLKFreq>
 800582c:	4601      	mov	r1, r0
 800582e:	4b05      	ldr	r3, [pc, #20]	; (8005844 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005830:	685b      	ldr	r3, [r3, #4]
 8005832:	0a1b      	lsrs	r3, r3, #8
 8005834:	f003 0307 	and.w	r3, r3, #7
 8005838:	4a03      	ldr	r2, [pc, #12]	; (8005848 <HAL_RCC_GetPCLK1Freq+0x24>)
 800583a:	5cd3      	ldrb	r3, [r2, r3]
 800583c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005840:	4618      	mov	r0, r3
 8005842:	bd80      	pop	{r7, pc}
 8005844:	40021000 	.word	0x40021000
 8005848:	080095a0 	.word	0x080095a0

0800584c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800584c:	b580      	push	{r7, lr}
 800584e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005850:	f7ff ffde 	bl	8005810 <HAL_RCC_GetHCLKFreq>
 8005854:	4601      	mov	r1, r0
 8005856:	4b05      	ldr	r3, [pc, #20]	; (800586c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	0adb      	lsrs	r3, r3, #11
 800585c:	f003 0307 	and.w	r3, r3, #7
 8005860:	4a03      	ldr	r2, [pc, #12]	; (8005870 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005862:	5cd3      	ldrb	r3, [r2, r3]
 8005864:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005868:	4618      	mov	r0, r3
 800586a:	bd80      	pop	{r7, pc}
 800586c:	40021000 	.word	0x40021000
 8005870:	080095a0 	.word	0x080095a0

08005874 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005874:	b480      	push	{r7}
 8005876:	b085      	sub	sp, #20
 8005878:	af00      	add	r7, sp, #0
 800587a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800587c:	4b0a      	ldr	r3, [pc, #40]	; (80058a8 <RCC_Delay+0x34>)
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a0a      	ldr	r2, [pc, #40]	; (80058ac <RCC_Delay+0x38>)
 8005882:	fba2 2303 	umull	r2, r3, r2, r3
 8005886:	0a5b      	lsrs	r3, r3, #9
 8005888:	687a      	ldr	r2, [r7, #4]
 800588a:	fb02 f303 	mul.w	r3, r2, r3
 800588e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005890:	bf00      	nop
  }
  while (Delay --);
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	1e5a      	subs	r2, r3, #1
 8005896:	60fa      	str	r2, [r7, #12]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1f9      	bne.n	8005890 <RCC_Delay+0x1c>
}
 800589c:	bf00      	nop
 800589e:	3714      	adds	r7, #20
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bc80      	pop	{r7}
 80058a4:	4770      	bx	lr
 80058a6:	bf00      	nop
 80058a8:	20000000 	.word	0x20000000
 80058ac:	10624dd3 	.word	0x10624dd3

080058b0 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80058b0:	b580      	push	{r7, lr}
 80058b2:	b086      	sub	sp, #24
 80058b4:	af00      	add	r7, sp, #0
 80058b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80058b8:	2300      	movs	r3, #0
 80058ba:	613b      	str	r3, [r7, #16]
 80058bc:	2300      	movs	r3, #0
 80058be:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0301 	and.w	r3, r3, #1
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d07d      	beq.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80058cc:	2300      	movs	r3, #0
 80058ce:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058d0:	4b4f      	ldr	r3, [pc, #316]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058d2:	69db      	ldr	r3, [r3, #28]
 80058d4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058d8:	2b00      	cmp	r3, #0
 80058da:	d10d      	bne.n	80058f8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058dc:	4a4c      	ldr	r2, [pc, #304]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058de:	4b4c      	ldr	r3, [pc, #304]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058e0:	69db      	ldr	r3, [r3, #28]
 80058e2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058e6:	61d3      	str	r3, [r2, #28]
 80058e8:	4b49      	ldr	r3, [pc, #292]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80058ea:	69db      	ldr	r3, [r3, #28]
 80058ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f0:	60bb      	str	r3, [r7, #8]
 80058f2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058f4:	2301      	movs	r3, #1
 80058f6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058f8:	4b46      	ldr	r3, [pc, #280]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005900:	2b00      	cmp	r3, #0
 8005902:	d118      	bne.n	8005936 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005904:	4a43      	ldr	r2, [pc, #268]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005906:	4b43      	ldr	r3, [pc, #268]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800590e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005910:	f7fd f846 	bl	80029a0 <HAL_GetTick>
 8005914:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005916:	e008      	b.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005918:	f7fd f842 	bl	80029a0 <HAL_GetTick>
 800591c:	4602      	mov	r2, r0
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	1ad3      	subs	r3, r2, r3
 8005922:	2b64      	cmp	r3, #100	; 0x64
 8005924:	d901      	bls.n	800592a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005926:	2303      	movs	r3, #3
 8005928:	e06d      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800592a:	4b3a      	ldr	r3, [pc, #232]	; (8005a14 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005932:	2b00      	cmp	r3, #0
 8005934:	d0f0      	beq.n	8005918 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005936:	4b36      	ldr	r3, [pc, #216]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005938:	6a1b      	ldr	r3, [r3, #32]
 800593a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800593e:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d02e      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	685b      	ldr	r3, [r3, #4]
 800594a:	f403 7240 	and.w	r2, r3, #768	; 0x300
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	429a      	cmp	r2, r3
 8005952:	d027      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005954:	4b2e      	ldr	r3, [pc, #184]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005956:	6a1b      	ldr	r3, [r3, #32]
 8005958:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800595c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800595e:	4b2e      	ldr	r3, [pc, #184]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005960:	2201      	movs	r2, #1
 8005962:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005964:	4b2c      	ldr	r3, [pc, #176]	; (8005a18 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005966:	2200      	movs	r2, #0
 8005968:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800596a:	4a29      	ldr	r2, [pc, #164]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f003 0301 	and.w	r3, r3, #1
 8005976:	2b00      	cmp	r3, #0
 8005978:	d014      	beq.n	80059a4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800597a:	f7fd f811 	bl	80029a0 <HAL_GetTick>
 800597e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005980:	e00a      	b.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005982:	f7fd f80d 	bl	80029a0 <HAL_GetTick>
 8005986:	4602      	mov	r2, r0
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	1ad3      	subs	r3, r2, r3
 800598c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005990:	4293      	cmp	r3, r2
 8005992:	d901      	bls.n	8005998 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e036      	b.n	8005a06 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005998:	4b1d      	ldr	r3, [pc, #116]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	f003 0302 	and.w	r3, r3, #2
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d0ee      	beq.n	8005982 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80059a4:	491a      	ldr	r1, [pc, #104]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059a6:	4b1a      	ldr	r3, [pc, #104]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059a8:	6a1b      	ldr	r3, [r3, #32]
 80059aa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	685b      	ldr	r3, [r3, #4]
 80059b2:	4313      	orrs	r3, r2
 80059b4:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80059b6:	7dfb      	ldrb	r3, [r7, #23]
 80059b8:	2b01      	cmp	r3, #1
 80059ba:	d105      	bne.n	80059c8 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059bc:	4a14      	ldr	r2, [pc, #80]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059be:	4b14      	ldr	r3, [pc, #80]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059c6:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	f003 0302 	and.w	r3, r3, #2
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d008      	beq.n	80059e6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80059d4:	490e      	ldr	r1, [pc, #56]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059d6:	4b0e      	ldr	r3, [pc, #56]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059d8:	685b      	ldr	r3, [r3, #4]
 80059da:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	689b      	ldr	r3, [r3, #8]
 80059e2:	4313      	orrs	r3, r2
 80059e4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	f003 0310 	and.w	r3, r3, #16
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d008      	beq.n	8005a04 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80059f2:	4907      	ldr	r1, [pc, #28]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059f4:	4b06      	ldr	r3, [pc, #24]	; (8005a10 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80059f6:	685b      	ldr	r3, [r3, #4]
 80059f8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	4313      	orrs	r3, r2
 8005a02:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3718      	adds	r7, #24
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	40021000 	.word	0x40021000
 8005a14:	40007000 	.word	0x40007000
 8005a18:	42420440 	.word	0x42420440

08005a1c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8005a1c:	b590      	push	{r4, r7, lr}
 8005a1e:	b08d      	sub	sp, #52	; 0x34
 8005a20:	af00      	add	r7, sp, #0
 8005a22:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8005a24:	4b55      	ldr	r3, [pc, #340]	; (8005b7c <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8005a26:	f107 040c 	add.w	r4, r7, #12
 8005a2a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8005a2c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8005a30:	4b53      	ldr	r3, [pc, #332]	; (8005b80 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8005a32:	881b      	ldrh	r3, [r3, #0]
 8005a34:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8005a36:	2300      	movs	r3, #0
 8005a38:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005a3e:	2300      	movs	r3, #0
 8005a40:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8005a42:	2300      	movs	r3, #0
 8005a44:	61fb      	str	r3, [r7, #28]
 8005a46:	2300      	movs	r3, #0
 8005a48:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2b02      	cmp	r3, #2
 8005a4e:	d07f      	beq.n	8005b50 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8005a50:	2b10      	cmp	r3, #16
 8005a52:	d002      	beq.n	8005a5a <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	d048      	beq.n	8005aea <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8005a58:	e08b      	b.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8005a5a:	4b4a      	ldr	r3, [pc, #296]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8005a60:	4b48      	ldr	r3, [pc, #288]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d07f      	beq.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005a6c:	69fb      	ldr	r3, [r7, #28]
 8005a6e:	0c9b      	lsrs	r3, r3, #18
 8005a70:	f003 030f 	and.w	r3, r3, #15
 8005a74:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005a78:	4413      	add	r3, r2
 8005a7a:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8005a7e:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005a80:	69fb      	ldr	r3, [r7, #28]
 8005a82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d018      	beq.n	8005abc <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005a8a:	4b3e      	ldr	r3, [pc, #248]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005a8c:	685b      	ldr	r3, [r3, #4]
 8005a8e:	0c5b      	lsrs	r3, r3, #17
 8005a90:	f003 0301 	and.w	r3, r3, #1
 8005a94:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8005a98:	4413      	add	r3, r2
 8005a9a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8005a9e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005aa0:	69fb      	ldr	r3, [r7, #28]
 8005aa2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d00d      	beq.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8005aaa:	4a37      	ldr	r2, [pc, #220]	; (8005b88 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8005aac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aae:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ab2:	6a3a      	ldr	r2, [r7, #32]
 8005ab4:	fb02 f303 	mul.w	r3, r2, r3
 8005ab8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005aba:	e004      	b.n	8005ac6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005abc:	6a3b      	ldr	r3, [r7, #32]
 8005abe:	4a33      	ldr	r2, [pc, #204]	; (8005b8c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8005ac0:	fb02 f303 	mul.w	r3, r2, r3
 8005ac4:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8005ac6:	4b2f      	ldr	r3, [pc, #188]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005ace:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005ad2:	d102      	bne.n	8005ada <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8005ad4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005ad8:	e048      	b.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8005ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005adc:	005b      	lsls	r3, r3, #1
 8005ade:	4a2c      	ldr	r2, [pc, #176]	; (8005b90 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8005ae0:	fba2 2303 	umull	r2, r3, r2, r3
 8005ae4:	085b      	lsrs	r3, r3, #1
 8005ae6:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005ae8:	e040      	b.n	8005b6c <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8005aea:	4b26      	ldr	r3, [pc, #152]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005aec:	6a1b      	ldr	r3, [r3, #32]
 8005aee:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8005af0:	69fb      	ldr	r3, [r7, #28]
 8005af2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005af6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005afa:	d108      	bne.n	8005b0e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	f003 0302 	and.w	r3, r3, #2
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d003      	beq.n	8005b0e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8005b06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b0c:	e01f      	b.n	8005b4e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005b18:	d109      	bne.n	8005b2e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8005b1a:	4b1a      	ldr	r3, [pc, #104]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005b1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b1e:	f003 0302 	and.w	r3, r3, #2
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d003      	beq.n	8005b2e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8005b26:	f649 4340 	movw	r3, #40000	; 0x9c40
 8005b2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8005b2c:	e00f      	b.n	8005b4e <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005b38:	d11a      	bne.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005b3a:	4b12      	ldr	r3, [pc, #72]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d014      	beq.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8005b46:	f24f 4324 	movw	r3, #62500	; 0xf424
 8005b4a:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005b4c:	e010      	b.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8005b4e:	e00f      	b.n	8005b70 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8005b50:	f7ff fe7c 	bl	800584c <HAL_RCC_GetPCLK2Freq>
 8005b54:	4602      	mov	r2, r0
 8005b56:	4b0b      	ldr	r3, [pc, #44]	; (8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	0b9b      	lsrs	r3, r3, #14
 8005b5c:	f003 0303 	and.w	r3, r3, #3
 8005b60:	3301      	adds	r3, #1
 8005b62:	005b      	lsls	r3, r3, #1
 8005b64:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b68:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8005b6a:	e002      	b.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8005b6c:	bf00      	nop
 8005b6e:	e000      	b.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8005b70:	bf00      	nop
    }
  }
  return (frequency);
 8005b72:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8005b74:	4618      	mov	r0, r3
 8005b76:	3734      	adds	r7, #52	; 0x34
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bd90      	pop	{r4, r7, pc}
 8005b7c:	0800957c 	.word	0x0800957c
 8005b80:	0800958c 	.word	0x0800958c
 8005b84:	40021000 	.word	0x40021000
 8005b88:	007a1200 	.word	0x007a1200
 8005b8c:	003d0900 	.word	0x003d0900
 8005b90:	aaaaaaab 	.word	0xaaaaaaab

08005b94 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d101      	bne.n	8005ba6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e041      	b.n	8005c2a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bac:	b2db      	uxtb	r3, r3
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d106      	bne.n	8005bc0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	2200      	movs	r2, #0
 8005bb6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f7fc fce8 	bl	8002590 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2202      	movs	r2, #2
 8005bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681a      	ldr	r2, [r3, #0]
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	3304      	adds	r3, #4
 8005bd0:	4619      	mov	r1, r3
 8005bd2:	4610      	mov	r0, r2
 8005bd4:	f000 f8ec 	bl	8005db0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	2201      	movs	r2, #1
 8005bdc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2201      	movs	r2, #1
 8005be4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2201      	movs	r2, #1
 8005bec:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	2201      	movs	r2, #1
 8005bf4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	2201      	movs	r2, #1
 8005bfc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	2201      	movs	r2, #1
 8005c04:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	2201      	movs	r2, #1
 8005c0c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2201      	movs	r2, #1
 8005c14:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2201      	movs	r2, #1
 8005c1c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2201      	movs	r2, #1
 8005c24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}
	...

08005c34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005c34:	b580      	push	{r7, lr}
 8005c36:	b084      	sub	sp, #16
 8005c38:	af00      	add	r7, sp, #0
 8005c3a:	60f8      	str	r0, [r7, #12]
 8005c3c:	60b9      	str	r1, [r7, #8]
 8005c3e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c46:	2b01      	cmp	r3, #1
 8005c48:	d101      	bne.n	8005c4e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8005c4a:	2302      	movs	r3, #2
 8005c4c:	e0ac      	b.n	8005da8 <HAL_TIM_PWM_ConfigChannel+0x174>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	2201      	movs	r2, #1
 8005c52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	2b0c      	cmp	r3, #12
 8005c5a:	f200 809f 	bhi.w	8005d9c <HAL_TIM_PWM_ConfigChannel+0x168>
 8005c5e:	a201      	add	r2, pc, #4	; (adr r2, 8005c64 <HAL_TIM_PWM_ConfigChannel+0x30>)
 8005c60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c64:	08005c99 	.word	0x08005c99
 8005c68:	08005d9d 	.word	0x08005d9d
 8005c6c:	08005d9d 	.word	0x08005d9d
 8005c70:	08005d9d 	.word	0x08005d9d
 8005c74:	08005cd9 	.word	0x08005cd9
 8005c78:	08005d9d 	.word	0x08005d9d
 8005c7c:	08005d9d 	.word	0x08005d9d
 8005c80:	08005d9d 	.word	0x08005d9d
 8005c84:	08005d1b 	.word	0x08005d1b
 8005c88:	08005d9d 	.word	0x08005d9d
 8005c8c:	08005d9d 	.word	0x08005d9d
 8005c90:	08005d9d 	.word	0x08005d9d
 8005c94:	08005d5b 	.word	0x08005d5b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	4618      	mov	r0, r3
 8005ca0:	f000 f8e8 	bl	8005e74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	6812      	ldr	r2, [r2, #0]
 8005cac:	6992      	ldr	r2, [r2, #24]
 8005cae:	f042 0208 	orr.w	r2, r2, #8
 8005cb2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005cb4:	68fb      	ldr	r3, [r7, #12]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	6812      	ldr	r2, [r2, #0]
 8005cbc:	6992      	ldr	r2, [r2, #24]
 8005cbe:	f022 0204 	bic.w	r2, r2, #4
 8005cc2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	6812      	ldr	r2, [r2, #0]
 8005ccc:	6991      	ldr	r1, [r2, #24]
 8005cce:	68ba      	ldr	r2, [r7, #8]
 8005cd0:	6912      	ldr	r2, [r2, #16]
 8005cd2:	430a      	orrs	r2, r1
 8005cd4:	619a      	str	r2, [r3, #24]
      break;
 8005cd6:	e062      	b.n	8005d9e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	68b9      	ldr	r1, [r7, #8]
 8005cde:	4618      	mov	r0, r3
 8005ce0:	f000 f92e 	bl	8005f40 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	68fa      	ldr	r2, [r7, #12]
 8005cea:	6812      	ldr	r2, [r2, #0]
 8005cec:	6992      	ldr	r2, [r2, #24]
 8005cee:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005cf2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	6812      	ldr	r2, [r2, #0]
 8005cfc:	6992      	ldr	r2, [r2, #24]
 8005cfe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	68fa      	ldr	r2, [r7, #12]
 8005d0a:	6812      	ldr	r2, [r2, #0]
 8005d0c:	6991      	ldr	r1, [r2, #24]
 8005d0e:	68ba      	ldr	r2, [r7, #8]
 8005d10:	6912      	ldr	r2, [r2, #16]
 8005d12:	0212      	lsls	r2, r2, #8
 8005d14:	430a      	orrs	r2, r1
 8005d16:	619a      	str	r2, [r3, #24]
      break;
 8005d18:	e041      	b.n	8005d9e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68b9      	ldr	r1, [r7, #8]
 8005d20:	4618      	mov	r0, r3
 8005d22:	f000 f977 	bl	8006014 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68fa      	ldr	r2, [r7, #12]
 8005d2c:	6812      	ldr	r2, [r2, #0]
 8005d2e:	69d2      	ldr	r2, [r2, #28]
 8005d30:	f042 0208 	orr.w	r2, r2, #8
 8005d34:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	68fa      	ldr	r2, [r7, #12]
 8005d3c:	6812      	ldr	r2, [r2, #0]
 8005d3e:	69d2      	ldr	r2, [r2, #28]
 8005d40:	f022 0204 	bic.w	r2, r2, #4
 8005d44:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68fa      	ldr	r2, [r7, #12]
 8005d4c:	6812      	ldr	r2, [r2, #0]
 8005d4e:	69d1      	ldr	r1, [r2, #28]
 8005d50:	68ba      	ldr	r2, [r7, #8]
 8005d52:	6912      	ldr	r2, [r2, #16]
 8005d54:	430a      	orrs	r2, r1
 8005d56:	61da      	str	r2, [r3, #28]
      break;
 8005d58:	e021      	b.n	8005d9e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	68b9      	ldr	r1, [r7, #8]
 8005d60:	4618      	mov	r0, r3
 8005d62:	f000 f9c1 	bl	80060e8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	68fa      	ldr	r2, [r7, #12]
 8005d6c:	6812      	ldr	r2, [r2, #0]
 8005d6e:	69d2      	ldr	r2, [r2, #28]
 8005d70:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005d74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	68fa      	ldr	r2, [r7, #12]
 8005d7c:	6812      	ldr	r2, [r2, #0]
 8005d7e:	69d2      	ldr	r2, [r2, #28]
 8005d80:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d86:	68fb      	ldr	r3, [r7, #12]
 8005d88:	681b      	ldr	r3, [r3, #0]
 8005d8a:	68fa      	ldr	r2, [r7, #12]
 8005d8c:	6812      	ldr	r2, [r2, #0]
 8005d8e:	69d1      	ldr	r1, [r2, #28]
 8005d90:	68ba      	ldr	r2, [r7, #8]
 8005d92:	6912      	ldr	r2, [r2, #16]
 8005d94:	0212      	lsls	r2, r2, #8
 8005d96:	430a      	orrs	r2, r1
 8005d98:	61da      	str	r2, [r3, #28]
      break;
 8005d9a:	e000      	b.n	8005d9e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8005d9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	2200      	movs	r2, #0
 8005da2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005da6:	2300      	movs	r3, #0
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3710      	adds	r7, #16
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}

08005db0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b085      	sub	sp, #20
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
 8005db8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	4a29      	ldr	r2, [pc, #164]	; (8005e68 <TIM_Base_SetConfig+0xb8>)
 8005dc4:	4293      	cmp	r3, r2
 8005dc6:	d00b      	beq.n	8005de0 <TIM_Base_SetConfig+0x30>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005dce:	d007      	beq.n	8005de0 <TIM_Base_SetConfig+0x30>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a26      	ldr	r2, [pc, #152]	; (8005e6c <TIM_Base_SetConfig+0xbc>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d003      	beq.n	8005de0 <TIM_Base_SetConfig+0x30>
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	4a25      	ldr	r2, [pc, #148]	; (8005e70 <TIM_Base_SetConfig+0xc0>)
 8005ddc:	4293      	cmp	r3, r2
 8005dde:	d108      	bne.n	8005df2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005de6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	68fa      	ldr	r2, [r7, #12]
 8005dee:	4313      	orrs	r3, r2
 8005df0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a1c      	ldr	r2, [pc, #112]	; (8005e68 <TIM_Base_SetConfig+0xb8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d00b      	beq.n	8005e12 <TIM_Base_SetConfig+0x62>
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e00:	d007      	beq.n	8005e12 <TIM_Base_SetConfig+0x62>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	4a19      	ldr	r2, [pc, #100]	; (8005e6c <TIM_Base_SetConfig+0xbc>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d003      	beq.n	8005e12 <TIM_Base_SetConfig+0x62>
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4a18      	ldr	r2, [pc, #96]	; (8005e70 <TIM_Base_SetConfig+0xc0>)
 8005e0e:	4293      	cmp	r3, r2
 8005e10:	d108      	bne.n	8005e24 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005e18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	68db      	ldr	r3, [r3, #12]
 8005e1e:	68fa      	ldr	r2, [r7, #12]
 8005e20:	4313      	orrs	r3, r2
 8005e22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005e2a:	683b      	ldr	r3, [r7, #0]
 8005e2c:	695b      	ldr	r3, [r3, #20]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	689a      	ldr	r2, [r3, #8]
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	681a      	ldr	r2, [r3, #0]
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	4a07      	ldr	r2, [pc, #28]	; (8005e68 <TIM_Base_SetConfig+0xb8>)
 8005e4c:	4293      	cmp	r3, r2
 8005e4e:	d103      	bne.n	8005e58 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	691a      	ldr	r2, [r3, #16]
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2201      	movs	r2, #1
 8005e5c:	615a      	str	r2, [r3, #20]
}
 8005e5e:	bf00      	nop
 8005e60:	3714      	adds	r7, #20
 8005e62:	46bd      	mov	sp, r7
 8005e64:	bc80      	pop	{r7}
 8005e66:	4770      	bx	lr
 8005e68:	40012c00 	.word	0x40012c00
 8005e6c:	40000400 	.word	0x40000400
 8005e70:	40000800 	.word	0x40000800

08005e74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b087      	sub	sp, #28
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
 8005e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	6a1b      	ldr	r3, [r3, #32]
 8005e82:	f023 0201 	bic.w	r2, r3, #1
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	685b      	ldr	r3, [r3, #4]
 8005e94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	699b      	ldr	r3, [r3, #24]
 8005e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ea2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	f023 0303 	bic.w	r3, r3, #3
 8005eaa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	68fa      	ldr	r2, [r7, #12]
 8005eb2:	4313      	orrs	r3, r2
 8005eb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	f023 0302 	bic.w	r3, r3, #2
 8005ebc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	697a      	ldr	r2, [r7, #20]
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	4a1c      	ldr	r2, [pc, #112]	; (8005f3c <TIM_OC1_SetConfig+0xc8>)
 8005ecc:	4293      	cmp	r3, r2
 8005ece:	d10c      	bne.n	8005eea <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	f023 0308 	bic.w	r3, r3, #8
 8005ed6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	68db      	ldr	r3, [r3, #12]
 8005edc:	697a      	ldr	r2, [r7, #20]
 8005ede:	4313      	orrs	r3, r2
 8005ee0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005ee2:	697b      	ldr	r3, [r7, #20]
 8005ee4:	f023 0304 	bic.w	r3, r3, #4
 8005ee8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	4a13      	ldr	r2, [pc, #76]	; (8005f3c <TIM_OC1_SetConfig+0xc8>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d111      	bne.n	8005f16 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005ef2:	693b      	ldr	r3, [r7, #16]
 8005ef4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005ef8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005efa:	693b      	ldr	r3, [r7, #16]
 8005efc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005f00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	695b      	ldr	r3, [r3, #20]
 8005f06:	693a      	ldr	r2, [r7, #16]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005f0c:	683b      	ldr	r3, [r7, #0]
 8005f0e:	699b      	ldr	r3, [r3, #24]
 8005f10:	693a      	ldr	r2, [r7, #16]
 8005f12:	4313      	orrs	r3, r2
 8005f14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005f22:	683b      	ldr	r3, [r7, #0]
 8005f24:	685a      	ldr	r2, [r3, #4]
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	697a      	ldr	r2, [r7, #20]
 8005f2e:	621a      	str	r2, [r3, #32]
}
 8005f30:	bf00      	nop
 8005f32:	371c      	adds	r7, #28
 8005f34:	46bd      	mov	sp, r7
 8005f36:	bc80      	pop	{r7}
 8005f38:	4770      	bx	lr
 8005f3a:	bf00      	nop
 8005f3c:	40012c00 	.word	0x40012c00

08005f40 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f40:	b480      	push	{r7}
 8005f42:	b087      	sub	sp, #28
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a1b      	ldr	r3, [r3, #32]
 8005f4e:	f023 0210 	bic.w	r2, r3, #16
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
 8005f5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	685b      	ldr	r3, [r3, #4]
 8005f60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	699b      	ldr	r3, [r3, #24]
 8005f66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005f68:	68fb      	ldr	r3, [r7, #12]
 8005f6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f78:	683b      	ldr	r3, [r7, #0]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	021b      	lsls	r3, r3, #8
 8005f7e:	68fa      	ldr	r2, [r7, #12]
 8005f80:	4313      	orrs	r3, r2
 8005f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005f84:	697b      	ldr	r3, [r7, #20]
 8005f86:	f023 0320 	bic.w	r3, r3, #32
 8005f8a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	011b      	lsls	r3, r3, #4
 8005f92:	697a      	ldr	r2, [r7, #20]
 8005f94:	4313      	orrs	r3, r2
 8005f96:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	4a1d      	ldr	r2, [pc, #116]	; (8006010 <TIM_OC2_SetConfig+0xd0>)
 8005f9c:	4293      	cmp	r3, r2
 8005f9e:	d10d      	bne.n	8005fbc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005fa0:	697b      	ldr	r3, [r7, #20]
 8005fa2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005fa6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	68db      	ldr	r3, [r3, #12]
 8005fac:	011b      	lsls	r3, r3, #4
 8005fae:	697a      	ldr	r2, [r7, #20]
 8005fb0:	4313      	orrs	r3, r2
 8005fb2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005fba:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	4a14      	ldr	r2, [pc, #80]	; (8006010 <TIM_OC2_SetConfig+0xd0>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d113      	bne.n	8005fec <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005fc4:	693b      	ldr	r3, [r7, #16]
 8005fc6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005fca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005fcc:	693b      	ldr	r3, [r7, #16]
 8005fce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005fd2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005fd4:	683b      	ldr	r3, [r7, #0]
 8005fd6:	695b      	ldr	r3, [r3, #20]
 8005fd8:	009b      	lsls	r3, r3, #2
 8005fda:	693a      	ldr	r2, [r7, #16]
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005fe0:	683b      	ldr	r3, [r7, #0]
 8005fe2:	699b      	ldr	r3, [r3, #24]
 8005fe4:	009b      	lsls	r3, r3, #2
 8005fe6:	693a      	ldr	r2, [r7, #16]
 8005fe8:	4313      	orrs	r3, r2
 8005fea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	693a      	ldr	r2, [r7, #16]
 8005ff0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	68fa      	ldr	r2, [r7, #12]
 8005ff6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	685a      	ldr	r2, [r3, #4]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	621a      	str	r2, [r3, #32]
}
 8006006:	bf00      	nop
 8006008:	371c      	adds	r7, #28
 800600a:	46bd      	mov	sp, r7
 800600c:	bc80      	pop	{r7}
 800600e:	4770      	bx	lr
 8006010:	40012c00 	.word	0x40012c00

08006014 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006014:	b480      	push	{r7}
 8006016:	b087      	sub	sp, #28
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6a1b      	ldr	r3, [r3, #32]
 8006022:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	6a1b      	ldr	r3, [r3, #32]
 800602e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	685b      	ldr	r3, [r3, #4]
 8006034:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	69db      	ldr	r3, [r3, #28]
 800603a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006042:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 0303 	bic.w	r3, r3, #3
 800604a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800604c:	683b      	ldr	r3, [r7, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	4313      	orrs	r3, r2
 8006054:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800605c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800605e:	683b      	ldr	r3, [r7, #0]
 8006060:	689b      	ldr	r3, [r3, #8]
 8006062:	021b      	lsls	r3, r3, #8
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a1d      	ldr	r2, [pc, #116]	; (80060e4 <TIM_OC3_SetConfig+0xd0>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d10d      	bne.n	800608e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006078:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800607a:	683b      	ldr	r3, [r7, #0]
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	021b      	lsls	r3, r3, #8
 8006080:	697a      	ldr	r2, [r7, #20]
 8006082:	4313      	orrs	r3, r2
 8006084:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800608c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	4a14      	ldr	r2, [pc, #80]	; (80060e4 <TIM_OC3_SetConfig+0xd0>)
 8006092:	4293      	cmp	r3, r2
 8006094:	d113      	bne.n	80060be <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800609c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800609e:	693b      	ldr	r3, [r7, #16]
 80060a0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80060a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80060a6:	683b      	ldr	r3, [r7, #0]
 80060a8:	695b      	ldr	r3, [r3, #20]
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80060b2:	683b      	ldr	r3, [r7, #0]
 80060b4:	699b      	ldr	r3, [r3, #24]
 80060b6:	011b      	lsls	r3, r3, #4
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	621a      	str	r2, [r3, #32]
}
 80060d8:	bf00      	nop
 80060da:	371c      	adds	r7, #28
 80060dc:	46bd      	mov	sp, r7
 80060de:	bc80      	pop	{r7}
 80060e0:	4770      	bx	lr
 80060e2:	bf00      	nop
 80060e4:	40012c00 	.word	0x40012c00

080060e8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80060e8:	b480      	push	{r7}
 80060ea:	b087      	sub	sp, #28
 80060ec:	af00      	add	r7, sp, #0
 80060ee:	6078      	str	r0, [r7, #4]
 80060f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	6a1b      	ldr	r3, [r3, #32]
 80060f6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a1b      	ldr	r3, [r3, #32]
 8006102:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	685b      	ldr	r3, [r3, #4]
 8006108:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	69db      	ldr	r3, [r3, #28]
 800610e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006110:	68fb      	ldr	r3, [r7, #12]
 8006112:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800611e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006120:	683b      	ldr	r3, [r7, #0]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	021b      	lsls	r3, r3, #8
 8006126:	68fa      	ldr	r2, [r7, #12]
 8006128:	4313      	orrs	r3, r2
 800612a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800612c:	693b      	ldr	r3, [r7, #16]
 800612e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006132:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	031b      	lsls	r3, r3, #12
 800613a:	693a      	ldr	r2, [r7, #16]
 800613c:	4313      	orrs	r3, r2
 800613e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	4a0f      	ldr	r2, [pc, #60]	; (8006180 <TIM_OC4_SetConfig+0x98>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d109      	bne.n	800615c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800614e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006150:	683b      	ldr	r3, [r7, #0]
 8006152:	695b      	ldr	r3, [r3, #20]
 8006154:	019b      	lsls	r3, r3, #6
 8006156:	697a      	ldr	r2, [r7, #20]
 8006158:	4313      	orrs	r3, r2
 800615a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	697a      	ldr	r2, [r7, #20]
 8006160:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	68fa      	ldr	r2, [r7, #12]
 8006166:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006168:	683b      	ldr	r3, [r7, #0]
 800616a:	685a      	ldr	r2, [r3, #4]
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	693a      	ldr	r2, [r7, #16]
 8006174:	621a      	str	r2, [r3, #32]
}
 8006176:	bf00      	nop
 8006178:	371c      	adds	r7, #28
 800617a:	46bd      	mov	sp, r7
 800617c:	bc80      	pop	{r7}
 800617e:	4770      	bx	lr
 8006180:	40012c00 	.word	0x40012c00

08006184 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006184:	b480      	push	{r7}
 8006186:	b085      	sub	sp, #20
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]
 800618c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006194:	2b01      	cmp	r3, #1
 8006196:	d101      	bne.n	800619c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006198:	2302      	movs	r3, #2
 800619a:	e046      	b.n	800622a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	2201      	movs	r2, #1
 80061a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	2202      	movs	r2, #2
 80061a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685b      	ldr	r3, [r3, #4]
 80061b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	689b      	ldr	r3, [r3, #8]
 80061ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80061c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	68fa      	ldr	r2, [r7, #12]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	68fa      	ldr	r2, [r7, #12]
 80061d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	4a16      	ldr	r2, [pc, #88]	; (8006234 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80061dc:	4293      	cmp	r3, r2
 80061de:	d00e      	beq.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80061e8:	d009      	beq.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	4a12      	ldr	r2, [pc, #72]	; (8006238 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80061f0:	4293      	cmp	r3, r2
 80061f2:	d004      	beq.n	80061fe <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	4a10      	ldr	r2, [pc, #64]	; (800623c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80061fa:	4293      	cmp	r3, r2
 80061fc:	d10c      	bne.n	8006218 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80061fe:	68bb      	ldr	r3, [r7, #8]
 8006200:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006204:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006206:	683b      	ldr	r3, [r7, #0]
 8006208:	685b      	ldr	r3, [r3, #4]
 800620a:	68ba      	ldr	r2, [r7, #8]
 800620c:	4313      	orrs	r3, r2
 800620e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68ba      	ldr	r2, [r7, #8]
 8006216:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2201      	movs	r2, #1
 800621c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	bc80      	pop	{r7}
 8006232:	4770      	bx	lr
 8006234:	40012c00 	.word	0x40012c00
 8006238:	40000400 	.word	0x40000400
 800623c:	40000800 	.word	0x40000800

08006240 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006240:	b580      	push	{r7, lr}
 8006242:	b082      	sub	sp, #8
 8006244:	af00      	add	r7, sp, #0
 8006246:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d101      	bne.n	8006252 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800624e:	2301      	movs	r3, #1
 8006250:	e03f      	b.n	80062d2 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006258:	b2db      	uxtb	r3, r3
 800625a:	2b00      	cmp	r3, #0
 800625c:	d106      	bne.n	800626c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	2200      	movs	r2, #0
 8006262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006266:	6878      	ldr	r0, [r7, #4]
 8006268:	f7fc f9e4 	bl	8002634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2224      	movs	r2, #36	; 0x24
 8006270:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	687a      	ldr	r2, [r7, #4]
 800627a:	6812      	ldr	r2, [r2, #0]
 800627c:	68d2      	ldr	r2, [r2, #12]
 800627e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006282:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f000 fc25 	bl	8006ad4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	687a      	ldr	r2, [r7, #4]
 8006290:	6812      	ldr	r2, [r2, #0]
 8006292:	6912      	ldr	r2, [r2, #16]
 8006294:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006298:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	687a      	ldr	r2, [r7, #4]
 80062a0:	6812      	ldr	r2, [r2, #0]
 80062a2:	6952      	ldr	r2, [r2, #20]
 80062a4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80062a8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	687a      	ldr	r2, [r7, #4]
 80062b0:	6812      	ldr	r2, [r2, #0]
 80062b2:	68d2      	ldr	r2, [r2, #12]
 80062b4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80062b8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2200      	movs	r2, #0
 80062be:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2220      	movs	r2, #32
 80062c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2220      	movs	r2, #32
 80062cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062d0:	2300      	movs	r3, #0
}
 80062d2:	4618      	mov	r0, r3
 80062d4:	3708      	adds	r7, #8
 80062d6:	46bd      	mov	sp, r7
 80062d8:	bd80      	pop	{r7, pc}

080062da <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062da:	b580      	push	{r7, lr}
 80062dc:	b08a      	sub	sp, #40	; 0x28
 80062de:	af02      	add	r7, sp, #8
 80062e0:	60f8      	str	r0, [r7, #12]
 80062e2:	60b9      	str	r1, [r7, #8]
 80062e4:	603b      	str	r3, [r7, #0]
 80062e6:	4613      	mov	r3, r2
 80062e8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062ea:	2300      	movs	r3, #0
 80062ec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062f4:	b2db      	uxtb	r3, r3
 80062f6:	2b20      	cmp	r3, #32
 80062f8:	d17b      	bne.n	80063f2 <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 80062fa:	68bb      	ldr	r3, [r7, #8]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d002      	beq.n	8006306 <HAL_UART_Transmit+0x2c>
 8006300:	88fb      	ldrh	r3, [r7, #6]
 8006302:	2b00      	cmp	r3, #0
 8006304:	d101      	bne.n	800630a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006306:	2301      	movs	r3, #1
 8006308:	e074      	b.n	80063f4 <HAL_UART_Transmit+0x11a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <HAL_UART_Transmit+0x3e>
 8006314:	2302      	movs	r3, #2
 8006316:	e06d      	b.n	80063f4 <HAL_UART_Transmit+0x11a>
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006320:	68fb      	ldr	r3, [r7, #12]
 8006322:	2200      	movs	r2, #0
 8006324:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2221      	movs	r2, #33	; 0x21
 800632a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800632e:	f7fc fb37 	bl	80029a0 <HAL_GetTick>
 8006332:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	88fa      	ldrh	r2, [r7, #6]
 8006338:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800633a:	68fb      	ldr	r3, [r7, #12]
 800633c:	88fa      	ldrh	r2, [r7, #6]
 800633e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	689b      	ldr	r3, [r3, #8]
 8006344:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006348:	d108      	bne.n	800635c <HAL_UART_Transmit+0x82>
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	691b      	ldr	r3, [r3, #16]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d104      	bne.n	800635c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006352:	2300      	movs	r3, #0
 8006354:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006356:	68bb      	ldr	r3, [r7, #8]
 8006358:	61bb      	str	r3, [r7, #24]
 800635a:	e003      	b.n	8006364 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006360:	2300      	movs	r3, #0
 8006362:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	2200      	movs	r2, #0
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800636c:	e029      	b.n	80063c2 <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800636e:	683b      	ldr	r3, [r7, #0]
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	697b      	ldr	r3, [r7, #20]
 8006374:	2200      	movs	r2, #0
 8006376:	2180      	movs	r1, #128	; 0x80
 8006378:	68f8      	ldr	r0, [r7, #12]
 800637a:	f000 fa11 	bl	80067a0 <UART_WaitOnFlagUntilTimeout>
 800637e:	4603      	mov	r3, r0
 8006380:	2b00      	cmp	r3, #0
 8006382:	d001      	beq.n	8006388 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006384:	2303      	movs	r3, #3
 8006386:	e035      	b.n	80063f4 <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d10a      	bne.n	80063a4 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	69ba      	ldr	r2, [r7, #24]
 8006394:	8812      	ldrh	r2, [r2, #0]
 8006396:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800639a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800639c:	69bb      	ldr	r3, [r7, #24]
 800639e:	3302      	adds	r3, #2
 80063a0:	61bb      	str	r3, [r7, #24]
 80063a2:	e007      	b.n	80063b4 <HAL_UART_Transmit+0xda>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80063a4:	68fb      	ldr	r3, [r7, #12]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	69fa      	ldr	r2, [r7, #28]
 80063aa:	7812      	ldrb	r2, [r2, #0]
 80063ac:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80063ae:	69fb      	ldr	r3, [r7, #28]
 80063b0:	3301      	adds	r3, #1
 80063b2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063b8:	b29b      	uxth	r3, r3
 80063ba:	3b01      	subs	r3, #1
 80063bc:	b29a      	uxth	r2, r3
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063c6:	b29b      	uxth	r3, r3
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d1d0      	bne.n	800636e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	9300      	str	r3, [sp, #0]
 80063d0:	697b      	ldr	r3, [r7, #20]
 80063d2:	2200      	movs	r2, #0
 80063d4:	2140      	movs	r1, #64	; 0x40
 80063d6:	68f8      	ldr	r0, [r7, #12]
 80063d8:	f000 f9e2 	bl	80067a0 <UART_WaitOnFlagUntilTimeout>
 80063dc:	4603      	mov	r3, r0
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d001      	beq.n	80063e6 <HAL_UART_Transmit+0x10c>
    {
      return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e006      	b.n	80063f4 <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063e6:	68fb      	ldr	r3, [r7, #12]
 80063e8:	2220      	movs	r2, #32
 80063ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80063ee:	2300      	movs	r3, #0
 80063f0:	e000      	b.n	80063f4 <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 80063f2:	2302      	movs	r3, #2
  }
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3720      	adds	r7, #32
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}

080063fc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80063fc:	b580      	push	{r7, lr}
 80063fe:	b08a      	sub	sp, #40	; 0x28
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	68db      	ldr	r3, [r3, #12]
 8006412:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	695b      	ldr	r3, [r3, #20]
 800641a:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800641c:	2300      	movs	r3, #0
 800641e:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8006420:	2300      	movs	r3, #0
 8006422:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006426:	f003 030f 	and.w	r3, r3, #15
 800642a:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d10d      	bne.n	800644e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006434:	f003 0320 	and.w	r3, r3, #32
 8006438:	2b00      	cmp	r3, #0
 800643a:	d008      	beq.n	800644e <HAL_UART_IRQHandler+0x52>
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	f003 0320 	and.w	r3, r3, #32
 8006442:	2b00      	cmp	r3, #0
 8006444:	d003      	beq.n	800644e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 fa9a 	bl	8006980 <UART_Receive_IT>
      return;
 800644c:	e17c      	b.n	8006748 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80b1 	beq.w	80065b8 <HAL_UART_IRQHandler+0x1bc>
 8006456:	69fb      	ldr	r3, [r7, #28]
 8006458:	f003 0301 	and.w	r3, r3, #1
 800645c:	2b00      	cmp	r3, #0
 800645e:	d105      	bne.n	800646c <HAL_UART_IRQHandler+0x70>
 8006460:	6a3b      	ldr	r3, [r7, #32]
 8006462:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006466:	2b00      	cmp	r3, #0
 8006468:	f000 80a6 	beq.w	80065b8 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800646c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800646e:	f003 0301 	and.w	r3, r3, #1
 8006472:	2b00      	cmp	r3, #0
 8006474:	d00a      	beq.n	800648c <HAL_UART_IRQHandler+0x90>
 8006476:	6a3b      	ldr	r3, [r7, #32]
 8006478:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800647c:	2b00      	cmp	r3, #0
 800647e:	d005      	beq.n	800648c <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006484:	f043 0201 	orr.w	r2, r3, #1
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800648c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800648e:	f003 0304 	and.w	r3, r3, #4
 8006492:	2b00      	cmp	r3, #0
 8006494:	d00a      	beq.n	80064ac <HAL_UART_IRQHandler+0xb0>
 8006496:	69fb      	ldr	r3, [r7, #28]
 8006498:	f003 0301 	and.w	r3, r3, #1
 800649c:	2b00      	cmp	r3, #0
 800649e:	d005      	beq.n	80064ac <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064a4:	f043 0202 	orr.w	r2, r3, #2
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ae:	f003 0302 	and.w	r3, r3, #2
 80064b2:	2b00      	cmp	r3, #0
 80064b4:	d00a      	beq.n	80064cc <HAL_UART_IRQHandler+0xd0>
 80064b6:	69fb      	ldr	r3, [r7, #28]
 80064b8:	f003 0301 	and.w	r3, r3, #1
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d005      	beq.n	80064cc <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c4:	f043 0204 	orr.w	r2, r3, #4
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80064cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80064ce:	f003 0308 	and.w	r3, r3, #8
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d00f      	beq.n	80064f6 <HAL_UART_IRQHandler+0xfa>
 80064d6:	6a3b      	ldr	r3, [r7, #32]
 80064d8:	f003 0320 	and.w	r3, r3, #32
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d104      	bne.n	80064ea <HAL_UART_IRQHandler+0xee>
 80064e0:	69fb      	ldr	r3, [r7, #28]
 80064e2:	f003 0301 	and.w	r3, r3, #1
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d005      	beq.n	80064f6 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064ee:	f043 0208 	orr.w	r2, r3, #8
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	f000 811f 	beq.w	800673e <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006500:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006502:	f003 0320 	and.w	r3, r3, #32
 8006506:	2b00      	cmp	r3, #0
 8006508:	d007      	beq.n	800651a <HAL_UART_IRQHandler+0x11e>
 800650a:	6a3b      	ldr	r3, [r7, #32]
 800650c:	f003 0320 	and.w	r3, r3, #32
 8006510:	2b00      	cmp	r3, #0
 8006512:	d002      	beq.n	800651a <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8006514:	6878      	ldr	r0, [r7, #4]
 8006516:	f000 fa33 	bl	8006980 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	681b      	ldr	r3, [r3, #0]
 800651e:	695b      	ldr	r3, [r3, #20]
 8006520:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006524:	2b00      	cmp	r3, #0
 8006526:	bf14      	ite	ne
 8006528:	2301      	movne	r3, #1
 800652a:	2300      	moveq	r3, #0
 800652c:	b2db      	uxtb	r3, r3
 800652e:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006534:	f003 0308 	and.w	r3, r3, #8
 8006538:	2b00      	cmp	r3, #0
 800653a:	d102      	bne.n	8006542 <HAL_UART_IRQHandler+0x146>
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	2b00      	cmp	r3, #0
 8006540:	d031      	beq.n	80065a6 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f976 	bl	8006834 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	695b      	ldr	r3, [r3, #20]
 800654e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006552:	2b00      	cmp	r3, #0
 8006554:	d023      	beq.n	800659e <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	687a      	ldr	r2, [r7, #4]
 800655c:	6812      	ldr	r2, [r2, #0]
 800655e:	6952      	ldr	r2, [r2, #20]
 8006560:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006564:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800656a:	2b00      	cmp	r3, #0
 800656c:	d013      	beq.n	8006596 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006572:	4a77      	ldr	r2, [pc, #476]	; (8006750 <HAL_UART_IRQHandler+0x354>)
 8006574:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800657a:	4618      	mov	r0, r3
 800657c:	f7fd f8b4 	bl	80036e8 <HAL_DMA_Abort_IT>
 8006580:	4603      	mov	r3, r0
 8006582:	2b00      	cmp	r3, #0
 8006584:	d016      	beq.n	80065b4 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800658a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006590:	4610      	mov	r0, r2
 8006592:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006594:	e00e      	b.n	80065b4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006596:	6878      	ldr	r0, [r7, #4]
 8006598:	f000 f8ee 	bl	8006778 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800659c:	e00a      	b.n	80065b4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800659e:	6878      	ldr	r0, [r7, #4]
 80065a0:	f000 f8ea 	bl	8006778 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065a4:	e006      	b.n	80065b4 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80065a6:	6878      	ldr	r0, [r7, #4]
 80065a8:	f000 f8e6 	bl	8006778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	2200      	movs	r2, #0
 80065b0:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80065b2:	e0c4      	b.n	800673e <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b4:	bf00      	nop
    return;
 80065b6:	e0c2      	b.n	800673e <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065bc:	2b01      	cmp	r3, #1
 80065be:	f040 80a1 	bne.w	8006704 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80065c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80065c4:	f003 0310 	and.w	r3, r3, #16
 80065c8:	2b00      	cmp	r3, #0
 80065ca:	f000 809b 	beq.w	8006704 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 80065ce:	6a3b      	ldr	r3, [r7, #32]
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	f000 8095 	beq.w	8006704 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80065da:	2300      	movs	r3, #0
 80065dc:	60fb      	str	r3, [r7, #12]
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	60fb      	str	r3, [r7, #12]
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	681b      	ldr	r3, [r3, #0]
 80065ea:	685b      	ldr	r3, [r3, #4]
 80065ec:	60fb      	str	r3, [r7, #12]
 80065ee:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	695b      	ldr	r3, [r3, #20]
 80065f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d04e      	beq.n	800669c <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	685b      	ldr	r3, [r3, #4]
 8006606:	827b      	strh	r3, [r7, #18]
      if (  (nb_remaining_rx_data > 0U)
 8006608:	8a7b      	ldrh	r3, [r7, #18]
 800660a:	2b00      	cmp	r3, #0
 800660c:	f000 8099 	beq.w	8006742 <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006614:	8a7a      	ldrh	r2, [r7, #18]
 8006616:	429a      	cmp	r2, r3
 8006618:	f080 8093 	bcs.w	8006742 <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	8a7a      	ldrh	r2, [r7, #18]
 8006620:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006626:	699b      	ldr	r3, [r3, #24]
 8006628:	2b20      	cmp	r3, #32
 800662a:	d02b      	beq.n	8006684 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	687a      	ldr	r2, [r7, #4]
 8006632:	6812      	ldr	r2, [r2, #0]
 8006634:	68d2      	ldr	r2, [r2, #12]
 8006636:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800663a:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	687a      	ldr	r2, [r7, #4]
 8006642:	6812      	ldr	r2, [r2, #0]
 8006644:	6952      	ldr	r2, [r2, #20]
 8006646:	f022 0201 	bic.w	r2, r2, #1
 800664a:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6812      	ldr	r2, [r2, #0]
 8006654:	6952      	ldr	r2, [r2, #20]
 8006656:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800665a:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2220      	movs	r2, #32
 8006660:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2200      	movs	r2, #0
 8006668:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	687a      	ldr	r2, [r7, #4]
 8006670:	6812      	ldr	r2, [r2, #0]
 8006672:	68d2      	ldr	r2, [r2, #12]
 8006674:	f022 0210 	bic.w	r2, r2, #16
 8006678:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800667e:	4618      	mov	r0, r3
 8006680:	f7fc fff7 	bl	8003672 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800668c:	b29b      	uxth	r3, r3
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	b29b      	uxth	r3, r3
 8006692:	4619      	mov	r1, r3
 8006694:	6878      	ldr	r0, [r7, #4]
 8006696:	f000 f878 	bl	800678a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800669a:	e052      	b.n	8006742 <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	1ad3      	subs	r3, r2, r3
 80066a8:	823b      	strh	r3, [r7, #16]
      if (  (huart->RxXferCount > 0U)
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d048      	beq.n	8006746 <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 80066b4:	8a3b      	ldrh	r3, [r7, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d045      	beq.n	8006746 <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	6812      	ldr	r2, [r2, #0]
 80066c2:	68d2      	ldr	r2, [r2, #12]
 80066c4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80066c8:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	681b      	ldr	r3, [r3, #0]
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6812      	ldr	r2, [r2, #0]
 80066d2:	6952      	ldr	r2, [r2, #20]
 80066d4:	f022 0201 	bic.w	r2, r2, #1
 80066d8:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2220      	movs	r2, #32
 80066de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	687a      	ldr	r2, [r7, #4]
 80066ee:	6812      	ldr	r2, [r2, #0]
 80066f0:	68d2      	ldr	r2, [r2, #12]
 80066f2:	f022 0210 	bic.w	r2, r2, #16
 80066f6:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80066f8:	8a3b      	ldrh	r3, [r7, #16]
 80066fa:	4619      	mov	r1, r3
 80066fc:	6878      	ldr	r0, [r7, #4]
 80066fe:	f000 f844 	bl	800678a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8006702:	e020      	b.n	8006746 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006704:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006706:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800670a:	2b00      	cmp	r3, #0
 800670c:	d008      	beq.n	8006720 <HAL_UART_IRQHandler+0x324>
 800670e:	6a3b      	ldr	r3, [r7, #32]
 8006710:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006714:	2b00      	cmp	r3, #0
 8006716:	d003      	beq.n	8006720 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8006718:	6878      	ldr	r0, [r7, #4]
 800671a:	f000 f8cb 	bl	80068b4 <UART_Transmit_IT>
    return;
 800671e:	e013      	b.n	8006748 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006720:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006722:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006726:	2b00      	cmp	r3, #0
 8006728:	d00e      	beq.n	8006748 <HAL_UART_IRQHandler+0x34c>
 800672a:	6a3b      	ldr	r3, [r7, #32]
 800672c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006730:	2b00      	cmp	r3, #0
 8006732:	d009      	beq.n	8006748 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f000 f90b 	bl	8006950 <UART_EndTransmit_IT>
    return;
 800673a:	bf00      	nop
 800673c:	e004      	b.n	8006748 <HAL_UART_IRQHandler+0x34c>
    return;
 800673e:	bf00      	nop
 8006740:	e002      	b.n	8006748 <HAL_UART_IRQHandler+0x34c>
      return;
 8006742:	bf00      	nop
 8006744:	e000      	b.n	8006748 <HAL_UART_IRQHandler+0x34c>
      return;
 8006746:	bf00      	nop
  }
}
 8006748:	3728      	adds	r7, #40	; 0x28
 800674a:	46bd      	mov	sp, r7
 800674c:	bd80      	pop	{r7, pc}
 800674e:	bf00      	nop
 8006750:	0800688d 	.word	0x0800688d

08006754 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006754:	b480      	push	{r7}
 8006756:	b083      	sub	sp, #12
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800675c:	bf00      	nop
 800675e:	370c      	adds	r7, #12
 8006760:	46bd      	mov	sp, r7
 8006762:	bc80      	pop	{r7}
 8006764:	4770      	bx	lr

08006766 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006766:	b480      	push	{r7}
 8006768:	b083      	sub	sp, #12
 800676a:	af00      	add	r7, sp, #0
 800676c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800676e:	bf00      	nop
 8006770:	370c      	adds	r7, #12
 8006772:	46bd      	mov	sp, r7
 8006774:	bc80      	pop	{r7}
 8006776:	4770      	bx	lr

08006778 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006778:	b480      	push	{r7}
 800677a:	b083      	sub	sp, #12
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006780:	bf00      	nop
 8006782:	370c      	adds	r7, #12
 8006784:	46bd      	mov	sp, r7
 8006786:	bc80      	pop	{r7}
 8006788:	4770      	bx	lr

0800678a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800678a:	b480      	push	{r7}
 800678c:	b083      	sub	sp, #12
 800678e:	af00      	add	r7, sp, #0
 8006790:	6078      	str	r0, [r7, #4]
 8006792:	460b      	mov	r3, r1
 8006794:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006796:	bf00      	nop
 8006798:	370c      	adds	r7, #12
 800679a:	46bd      	mov	sp, r7
 800679c:	bc80      	pop	{r7}
 800679e:	4770      	bx	lr

080067a0 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	60f8      	str	r0, [r7, #12]
 80067a8:	60b9      	str	r1, [r7, #8]
 80067aa:	603b      	str	r3, [r7, #0]
 80067ac:	4613      	mov	r3, r2
 80067ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80067b0:	e02c      	b.n	800680c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80067b2:	69bb      	ldr	r3, [r7, #24]
 80067b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067b8:	d028      	beq.n	800680c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80067ba:	69bb      	ldr	r3, [r7, #24]
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d007      	beq.n	80067d0 <UART_WaitOnFlagUntilTimeout+0x30>
 80067c0:	f7fc f8ee 	bl	80029a0 <HAL_GetTick>
 80067c4:	4602      	mov	r2, r0
 80067c6:	683b      	ldr	r3, [r7, #0]
 80067c8:	1ad2      	subs	r2, r2, r3
 80067ca:	69bb      	ldr	r3, [r7, #24]
 80067cc:	429a      	cmp	r2, r3
 80067ce:	d91d      	bls.n	800680c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68fa      	ldr	r2, [r7, #12]
 80067d6:	6812      	ldr	r2, [r2, #0]
 80067d8:	68d2      	ldr	r2, [r2, #12]
 80067da:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80067de:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	68fa      	ldr	r2, [r7, #12]
 80067e6:	6812      	ldr	r2, [r2, #0]
 80067e8:	6952      	ldr	r2, [r2, #20]
 80067ea:	f022 0201 	bic.w	r2, r2, #1
 80067ee:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	2220      	movs	r2, #32
 80067f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	2220      	movs	r2, #32
 80067fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	2200      	movs	r2, #0
 8006804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006808:	2303      	movs	r3, #3
 800680a:	e00f      	b.n	800682c <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	681b      	ldr	r3, [r3, #0]
 8006810:	681a      	ldr	r2, [r3, #0]
 8006812:	68bb      	ldr	r3, [r7, #8]
 8006814:	401a      	ands	r2, r3
 8006816:	68bb      	ldr	r3, [r7, #8]
 8006818:	429a      	cmp	r2, r3
 800681a:	bf0c      	ite	eq
 800681c:	2301      	moveq	r3, #1
 800681e:	2300      	movne	r3, #0
 8006820:	b2db      	uxtb	r3, r3
 8006822:	461a      	mov	r2, r3
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	429a      	cmp	r2, r3
 8006828:	d0c3      	beq.n	80067b2 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3710      	adds	r7, #16
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}

08006834 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006834:	b480      	push	{r7}
 8006836:	b083      	sub	sp, #12
 8006838:	af00      	add	r7, sp, #0
 800683a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	687a      	ldr	r2, [r7, #4]
 8006842:	6812      	ldr	r2, [r2, #0]
 8006844:	68d2      	ldr	r2, [r2, #12]
 8006846:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800684a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	687a      	ldr	r2, [r7, #4]
 8006852:	6812      	ldr	r2, [r2, #0]
 8006854:	6952      	ldr	r2, [r2, #20]
 8006856:	f022 0201 	bic.w	r2, r2, #1
 800685a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006860:	2b01      	cmp	r3, #1
 8006862:	d107      	bne.n	8006874 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	6812      	ldr	r2, [r2, #0]
 800686c:	68d2      	ldr	r2, [r2, #12]
 800686e:	f022 0210 	bic.w	r2, r2, #16
 8006872:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	2220      	movs	r2, #32
 8006878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2200      	movs	r2, #0
 8006880:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006882:	bf00      	nop
 8006884:	370c      	adds	r7, #12
 8006886:	46bd      	mov	sp, r7
 8006888:	bc80      	pop	{r7}
 800688a:	4770      	bx	lr

0800688c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800688c:	b580      	push	{r7, lr}
 800688e:	b084      	sub	sp, #16
 8006890:	af00      	add	r7, sp, #0
 8006892:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006898:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800689a:	68fb      	ldr	r3, [r7, #12]
 800689c:	2200      	movs	r2, #0
 800689e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	2200      	movs	r2, #0
 80068a4:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80068a6:	68f8      	ldr	r0, [r7, #12]
 80068a8:	f7ff ff66 	bl	8006778 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80068ac:	bf00      	nop
 80068ae:	3710      	adds	r7, #16
 80068b0:	46bd      	mov	sp, r7
 80068b2:	bd80      	pop	{r7, pc}

080068b4 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80068b4:	b480      	push	{r7}
 80068b6:	b085      	sub	sp, #20
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068c2:	b2db      	uxtb	r3, r3
 80068c4:	2b21      	cmp	r3, #33	; 0x21
 80068c6:	d13d      	bne.n	8006944 <UART_Transmit_IT+0x90>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80068d0:	d113      	bne.n	80068fa <UART_Transmit_IT+0x46>
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	691b      	ldr	r3, [r3, #16]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d10f      	bne.n	80068fa <UART_Transmit_IT+0x46>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	6a1b      	ldr	r3, [r3, #32]
 80068de:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	68fa      	ldr	r2, [r7, #12]
 80068e6:	8812      	ldrh	r2, [r2, #0]
 80068e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6a1b      	ldr	r3, [r3, #32]
 80068f2:	1c9a      	adds	r2, r3, #2
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	621a      	str	r2, [r3, #32]
 80068f8:	e008      	b.n	800690c <UART_Transmit_IT+0x58>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681a      	ldr	r2, [r3, #0]
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	6a1b      	ldr	r3, [r3, #32]
 8006902:	1c58      	adds	r0, r3, #1
 8006904:	6879      	ldr	r1, [r7, #4]
 8006906:	6208      	str	r0, [r1, #32]
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	6053      	str	r3, [r2, #4]
    }

    if (--huart->TxXferCount == 0U)
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006910:	b29b      	uxth	r3, r3
 8006912:	3b01      	subs	r3, #1
 8006914:	b29b      	uxth	r3, r3
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	4619      	mov	r1, r3
 800691a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800691c:	2b00      	cmp	r3, #0
 800691e:	d10f      	bne.n	8006940 <UART_Transmit_IT+0x8c>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	6812      	ldr	r2, [r2, #0]
 8006928:	68d2      	ldr	r2, [r2, #12]
 800692a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800692e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	687a      	ldr	r2, [r7, #4]
 8006936:	6812      	ldr	r2, [r2, #0]
 8006938:	68d2      	ldr	r2, [r2, #12]
 800693a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800693e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006940:	2300      	movs	r3, #0
 8006942:	e000      	b.n	8006946 <UART_Transmit_IT+0x92>
  }
  else
  {
    return HAL_BUSY;
 8006944:	2302      	movs	r3, #2
  }
}
 8006946:	4618      	mov	r0, r3
 8006948:	3714      	adds	r7, #20
 800694a:	46bd      	mov	sp, r7
 800694c:	bc80      	pop	{r7}
 800694e:	4770      	bx	lr

08006950 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006950:	b580      	push	{r7, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	687a      	ldr	r2, [r7, #4]
 800695e:	6812      	ldr	r2, [r2, #0]
 8006960:	68d2      	ldr	r2, [r2, #12]
 8006962:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006966:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	2220      	movs	r2, #32
 800696c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7ff feef 	bl	8006754 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	3708      	adds	r7, #8
 800697c:	46bd      	mov	sp, r7
 800697e:	bd80      	pop	{r7, pc}

08006980 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006980:	b580      	push	{r7, lr}
 8006982:	b086      	sub	sp, #24
 8006984:	af00      	add	r7, sp, #0
 8006986:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800698e:	b2db      	uxtb	r3, r3
 8006990:	2b22      	cmp	r3, #34	; 0x22
 8006992:	f040 8099 	bne.w	8006ac8 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	689b      	ldr	r3, [r3, #8]
 800699a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800699e:	d117      	bne.n	80069d0 <UART_Receive_IT+0x50>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	691b      	ldr	r3, [r3, #16]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d113      	bne.n	80069d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80069a8:	2300      	movs	r3, #0
 80069aa:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069b0:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	685b      	ldr	r3, [r3, #4]
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80069be:	b29a      	uxth	r2, r3
 80069c0:	693b      	ldr	r3, [r7, #16]
 80069c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c8:	1c9a      	adds	r2, r3, #2
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	629a      	str	r2, [r3, #40]	; 0x28
 80069ce:	e026      	b.n	8006a1e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d4:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 80069d6:	2300      	movs	r3, #0
 80069d8:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	689b      	ldr	r3, [r3, #8]
 80069de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80069e2:	d007      	beq.n	80069f4 <UART_Receive_IT+0x74>
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	689b      	ldr	r3, [r3, #8]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d10a      	bne.n	8006a02 <UART_Receive_IT+0x82>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	691b      	ldr	r3, [r3, #16]
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d106      	bne.n	8006a02 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	685b      	ldr	r3, [r3, #4]
 80069fa:	b2da      	uxtb	r2, r3
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	701a      	strb	r2, [r3, #0]
 8006a00:	e008      	b.n	8006a14 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	685b      	ldr	r3, [r3, #4]
 8006a08:	b2db      	uxtb	r3, r3
 8006a0a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a0e:	b2da      	uxtb	r2, r3
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a18:	1c5a      	adds	r2, r3, #1
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006a22:	b29b      	uxth	r3, r3
 8006a24:	3b01      	subs	r3, #1
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	687a      	ldr	r2, [r7, #4]
 8006a2a:	4619      	mov	r1, r3
 8006a2c:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d148      	bne.n	8006ac4 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	687a      	ldr	r2, [r7, #4]
 8006a38:	6812      	ldr	r2, [r2, #0]
 8006a3a:	68d2      	ldr	r2, [r2, #12]
 8006a3c:	f022 0220 	bic.w	r2, r2, #32
 8006a40:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	687a      	ldr	r2, [r7, #4]
 8006a48:	6812      	ldr	r2, [r2, #0]
 8006a4a:	68d2      	ldr	r2, [r2, #12]
 8006a4c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006a50:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	687a      	ldr	r2, [r7, #4]
 8006a58:	6812      	ldr	r2, [r2, #0]
 8006a5a:	6952      	ldr	r2, [r2, #20]
 8006a5c:	f022 0201 	bic.w	r2, r2, #1
 8006a60:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2220      	movs	r2, #32
 8006a66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a6e:	2b01      	cmp	r3, #1
 8006a70:	d123      	bne.n	8006aba <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2200      	movs	r2, #0
 8006a76:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	687a      	ldr	r2, [r7, #4]
 8006a7e:	6812      	ldr	r2, [r2, #0]
 8006a80:	68d2      	ldr	r2, [r2, #12]
 8006a82:	f022 0210 	bic.w	r2, r2, #16
 8006a86:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	681b      	ldr	r3, [r3, #0]
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	f003 0310 	and.w	r3, r3, #16
 8006a92:	2b10      	cmp	r3, #16
 8006a94:	d10a      	bne.n	8006aac <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a96:	2300      	movs	r3, #0
 8006a98:	60fb      	str	r3, [r7, #12]
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	60fb      	str	r3, [r7, #12]
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	60fb      	str	r3, [r7, #12]
 8006aaa:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006ab0:	4619      	mov	r1, r3
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f7ff fe69 	bl	800678a <HAL_UARTEx_RxEventCallback>
 8006ab8:	e002      	b.n	8006ac0 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8006aba:	6878      	ldr	r0, [r7, #4]
 8006abc:	f7ff fe53 	bl	8006766 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006ac0:	2300      	movs	r3, #0
 8006ac2:	e002      	b.n	8006aca <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8006ac4:	2300      	movs	r3, #0
 8006ac6:	e000      	b.n	8006aca <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8006ac8:	2302      	movs	r3, #2
  }
}
 8006aca:	4618      	mov	r0, r3
 8006acc:	3718      	adds	r7, #24
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	bd80      	pop	{r7, pc}
	...

08006ad4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006ad4:	b590      	push	{r4, r7, lr}
 8006ad6:	b085      	sub	sp, #20
 8006ad8:	af00      	add	r7, sp, #0
 8006ada:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	6812      	ldr	r2, [r2, #0]
 8006ae4:	6912      	ldr	r2, [r2, #16]
 8006ae6:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8006aea:	687a      	ldr	r2, [r7, #4]
 8006aec:	68d2      	ldr	r2, [r2, #12]
 8006aee:	430a      	orrs	r2, r1
 8006af0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	689a      	ldr	r2, [r3, #8]
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	691b      	ldr	r3, [r3, #16]
 8006afa:	431a      	orrs	r2, r3
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	695b      	ldr	r3, [r3, #20]
 8006b00:	4313      	orrs	r3, r2
 8006b02:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8006b12:	f023 030c 	bic.w	r3, r3, #12
 8006b16:	68b9      	ldr	r1, [r7, #8]
 8006b18:	430b      	orrs	r3, r1
 8006b1a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	687a      	ldr	r2, [r7, #4]
 8006b22:	6812      	ldr	r2, [r2, #0]
 8006b24:	6952      	ldr	r2, [r2, #20]
 8006b26:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	6992      	ldr	r2, [r2, #24]
 8006b2e:	430a      	orrs	r2, r1
 8006b30:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a2c      	ldr	r2, [pc, #176]	; (8006be8 <UART_SetConfig+0x114>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d103      	bne.n	8006b44 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8006b3c:	f7fe fe86 	bl	800584c <HAL_RCC_GetPCLK2Freq>
 8006b40:	60f8      	str	r0, [r7, #12]
 8006b42:	e002      	b.n	8006b4a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006b44:	f7fe fe6e 	bl	8005824 <HAL_RCC_GetPCLK1Freq>
 8006b48:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	6819      	ldr	r1, [r3, #0]
 8006b4e:	68fa      	ldr	r2, [r7, #12]
 8006b50:	4613      	mov	r3, r2
 8006b52:	009b      	lsls	r3, r3, #2
 8006b54:	4413      	add	r3, r2
 8006b56:	009a      	lsls	r2, r3, #2
 8006b58:	441a      	add	r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	685b      	ldr	r3, [r3, #4]
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b64:	4a21      	ldr	r2, [pc, #132]	; (8006bec <UART_SetConfig+0x118>)
 8006b66:	fba2 2303 	umull	r2, r3, r2, r3
 8006b6a:	095b      	lsrs	r3, r3, #5
 8006b6c:	0118      	lsls	r0, r3, #4
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	4613      	mov	r3, r2
 8006b72:	009b      	lsls	r3, r3, #2
 8006b74:	4413      	add	r3, r2
 8006b76:	009a      	lsls	r2, r3, #2
 8006b78:	441a      	add	r2, r3
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	009b      	lsls	r3, r3, #2
 8006b80:	fbb2 f2f3 	udiv	r2, r2, r3
 8006b84:	4b19      	ldr	r3, [pc, #100]	; (8006bec <UART_SetConfig+0x118>)
 8006b86:	fba3 4302 	umull	r4, r3, r3, r2
 8006b8a:	095b      	lsrs	r3, r3, #5
 8006b8c:	2464      	movs	r4, #100	; 0x64
 8006b8e:	fb04 f303 	mul.w	r3, r4, r3
 8006b92:	1ad3      	subs	r3, r2, r3
 8006b94:	011b      	lsls	r3, r3, #4
 8006b96:	3332      	adds	r3, #50	; 0x32
 8006b98:	4a14      	ldr	r2, [pc, #80]	; (8006bec <UART_SetConfig+0x118>)
 8006b9a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b9e:	095b      	lsrs	r3, r3, #5
 8006ba0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006ba4:	4418      	add	r0, r3
 8006ba6:	68fa      	ldr	r2, [r7, #12]
 8006ba8:	4613      	mov	r3, r2
 8006baa:	009b      	lsls	r3, r3, #2
 8006bac:	4413      	add	r3, r2
 8006bae:	009a      	lsls	r2, r3, #2
 8006bb0:	441a      	add	r2, r3
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	009b      	lsls	r3, r3, #2
 8006bb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8006bbc:	4b0b      	ldr	r3, [pc, #44]	; (8006bec <UART_SetConfig+0x118>)
 8006bbe:	fba3 4302 	umull	r4, r3, r3, r2
 8006bc2:	095b      	lsrs	r3, r3, #5
 8006bc4:	2464      	movs	r4, #100	; 0x64
 8006bc6:	fb04 f303 	mul.w	r3, r4, r3
 8006bca:	1ad3      	subs	r3, r2, r3
 8006bcc:	011b      	lsls	r3, r3, #4
 8006bce:	3332      	adds	r3, #50	; 0x32
 8006bd0:	4a06      	ldr	r2, [pc, #24]	; (8006bec <UART_SetConfig+0x118>)
 8006bd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006bd6:	095b      	lsrs	r3, r3, #5
 8006bd8:	f003 030f 	and.w	r3, r3, #15
 8006bdc:	4403      	add	r3, r0
 8006bde:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8006be0:	bf00      	nop
 8006be2:	3714      	adds	r7, #20
 8006be4:	46bd      	mov	sp, r7
 8006be6:	bd90      	pop	{r4, r7, pc}
 8006be8:	40013800 	.word	0x40013800
 8006bec:	51eb851f 	.word	0x51eb851f

08006bf0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8006bf0:	480c      	ldr	r0, [pc, #48]	; (8006c24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8006bf2:	490d      	ldr	r1, [pc, #52]	; (8006c28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8006bf4:	4a0d      	ldr	r2, [pc, #52]	; (8006c2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8006bf6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006bf8:	e002      	b.n	8006c00 <LoopCopyDataInit>

08006bfa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006bfa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006bfc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8006bfe:	3304      	adds	r3, #4

08006c00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8006c00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8006c02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8006c04:	d3f9      	bcc.n	8006bfa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8006c06:	4a0a      	ldr	r2, [pc, #40]	; (8006c30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8006c08:	4c0a      	ldr	r4, [pc, #40]	; (8006c34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8006c0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8006c0c:	e001      	b.n	8006c12 <LoopFillZerobss>

08006c0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8006c0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8006c10:	3204      	adds	r2, #4

08006c12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8006c12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8006c14:	d3fb      	bcc.n	8006c0e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8006c16:	f7fb fe65 	bl	80028e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006c1a:	f000 f815 	bl	8006c48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8006c1e:	f7fa fedb 	bl	80019d8 <main>
  bx lr
 8006c22:	4770      	bx	lr
  ldr r0, =_sdata
 8006c24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8006c28:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8006c2c:	08009870 	.word	0x08009870
  ldr r2, =_sbss
 8006c30:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8006c34:	20000458 	.word	0x20000458

08006c38 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8006c38:	e7fe      	b.n	8006c38 <ADC1_2_IRQHandler>
	...

08006c3c <__errno>:
 8006c3c:	4b01      	ldr	r3, [pc, #4]	; (8006c44 <__errno+0x8>)
 8006c3e:	6818      	ldr	r0, [r3, #0]
 8006c40:	4770      	bx	lr
 8006c42:	bf00      	nop
 8006c44:	2000000c 	.word	0x2000000c

08006c48 <__libc_init_array>:
 8006c48:	b570      	push	{r4, r5, r6, lr}
 8006c4a:	2500      	movs	r5, #0
 8006c4c:	4e0c      	ldr	r6, [pc, #48]	; (8006c80 <__libc_init_array+0x38>)
 8006c4e:	4c0d      	ldr	r4, [pc, #52]	; (8006c84 <__libc_init_array+0x3c>)
 8006c50:	1ba4      	subs	r4, r4, r6
 8006c52:	10a4      	asrs	r4, r4, #2
 8006c54:	42a5      	cmp	r5, r4
 8006c56:	d109      	bne.n	8006c6c <__libc_init_array+0x24>
 8006c58:	f002 fbd6 	bl	8009408 <_init>
 8006c5c:	2500      	movs	r5, #0
 8006c5e:	4e0a      	ldr	r6, [pc, #40]	; (8006c88 <__libc_init_array+0x40>)
 8006c60:	4c0a      	ldr	r4, [pc, #40]	; (8006c8c <__libc_init_array+0x44>)
 8006c62:	1ba4      	subs	r4, r4, r6
 8006c64:	10a4      	asrs	r4, r4, #2
 8006c66:	42a5      	cmp	r5, r4
 8006c68:	d105      	bne.n	8006c76 <__libc_init_array+0x2e>
 8006c6a:	bd70      	pop	{r4, r5, r6, pc}
 8006c6c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c70:	4798      	blx	r3
 8006c72:	3501      	adds	r5, #1
 8006c74:	e7ee      	b.n	8006c54 <__libc_init_array+0xc>
 8006c76:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006c7a:	4798      	blx	r3
 8006c7c:	3501      	adds	r5, #1
 8006c7e:	e7f2      	b.n	8006c66 <__libc_init_array+0x1e>
 8006c80:	08009868 	.word	0x08009868
 8006c84:	08009868 	.word	0x08009868
 8006c88:	08009868 	.word	0x08009868
 8006c8c:	0800986c 	.word	0x0800986c

08006c90 <memset>:
 8006c90:	4603      	mov	r3, r0
 8006c92:	4402      	add	r2, r0
 8006c94:	4293      	cmp	r3, r2
 8006c96:	d100      	bne.n	8006c9a <memset+0xa>
 8006c98:	4770      	bx	lr
 8006c9a:	f803 1b01 	strb.w	r1, [r3], #1
 8006c9e:	e7f9      	b.n	8006c94 <memset+0x4>

08006ca0 <__cvt>:
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ca6:	461e      	mov	r6, r3
 8006ca8:	bfbb      	ittet	lt
 8006caa:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006cae:	461e      	movlt	r6, r3
 8006cb0:	2300      	movge	r3, #0
 8006cb2:	232d      	movlt	r3, #45	; 0x2d
 8006cb4:	b088      	sub	sp, #32
 8006cb6:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006cb8:	9912      	ldr	r1, [sp, #72]	; 0x48
 8006cba:	f027 0720 	bic.w	r7, r7, #32
 8006cbe:	2f46      	cmp	r7, #70	; 0x46
 8006cc0:	4614      	mov	r4, r2
 8006cc2:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006cc4:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006cc8:	700b      	strb	r3, [r1, #0]
 8006cca:	d004      	beq.n	8006cd6 <__cvt+0x36>
 8006ccc:	2f45      	cmp	r7, #69	; 0x45
 8006cce:	d100      	bne.n	8006cd2 <__cvt+0x32>
 8006cd0:	3501      	adds	r5, #1
 8006cd2:	2302      	movs	r3, #2
 8006cd4:	e000      	b.n	8006cd8 <__cvt+0x38>
 8006cd6:	2303      	movs	r3, #3
 8006cd8:	aa07      	add	r2, sp, #28
 8006cda:	9204      	str	r2, [sp, #16]
 8006cdc:	aa06      	add	r2, sp, #24
 8006cde:	9203      	str	r2, [sp, #12]
 8006ce0:	e88d 0428 	stmia.w	sp, {r3, r5, sl}
 8006ce4:	4622      	mov	r2, r4
 8006ce6:	4633      	mov	r3, r6
 8006ce8:	f000 fe06 	bl	80078f8 <_dtoa_r>
 8006cec:	2f47      	cmp	r7, #71	; 0x47
 8006cee:	4680      	mov	r8, r0
 8006cf0:	d102      	bne.n	8006cf8 <__cvt+0x58>
 8006cf2:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006cf4:	07db      	lsls	r3, r3, #31
 8006cf6:	d526      	bpl.n	8006d46 <__cvt+0xa6>
 8006cf8:	2f46      	cmp	r7, #70	; 0x46
 8006cfa:	eb08 0905 	add.w	r9, r8, r5
 8006cfe:	d111      	bne.n	8006d24 <__cvt+0x84>
 8006d00:	f898 3000 	ldrb.w	r3, [r8]
 8006d04:	2b30      	cmp	r3, #48	; 0x30
 8006d06:	d10a      	bne.n	8006d1e <__cvt+0x7e>
 8006d08:	2200      	movs	r2, #0
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	4620      	mov	r0, r4
 8006d0e:	4631      	mov	r1, r6
 8006d10:	f7f9 fe46 	bl	80009a0 <__aeabi_dcmpeq>
 8006d14:	b918      	cbnz	r0, 8006d1e <__cvt+0x7e>
 8006d16:	f1c5 0501 	rsb	r5, r5, #1
 8006d1a:	f8ca 5000 	str.w	r5, [sl]
 8006d1e:	f8da 3000 	ldr.w	r3, [sl]
 8006d22:	4499      	add	r9, r3
 8006d24:	2200      	movs	r2, #0
 8006d26:	2300      	movs	r3, #0
 8006d28:	4620      	mov	r0, r4
 8006d2a:	4631      	mov	r1, r6
 8006d2c:	f7f9 fe38 	bl	80009a0 <__aeabi_dcmpeq>
 8006d30:	b938      	cbnz	r0, 8006d42 <__cvt+0xa2>
 8006d32:	2230      	movs	r2, #48	; 0x30
 8006d34:	9b07      	ldr	r3, [sp, #28]
 8006d36:	4599      	cmp	r9, r3
 8006d38:	d905      	bls.n	8006d46 <__cvt+0xa6>
 8006d3a:	1c59      	adds	r1, r3, #1
 8006d3c:	9107      	str	r1, [sp, #28]
 8006d3e:	701a      	strb	r2, [r3, #0]
 8006d40:	e7f8      	b.n	8006d34 <__cvt+0x94>
 8006d42:	f8cd 901c 	str.w	r9, [sp, #28]
 8006d46:	4640      	mov	r0, r8
 8006d48:	9b07      	ldr	r3, [sp, #28]
 8006d4a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d4c:	eba3 0308 	sub.w	r3, r3, r8
 8006d50:	6013      	str	r3, [r2, #0]
 8006d52:	b008      	add	sp, #32
 8006d54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006d58 <__exponent>:
 8006d58:	4603      	mov	r3, r0
 8006d5a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006d5c:	2900      	cmp	r1, #0
 8006d5e:	f803 2b02 	strb.w	r2, [r3], #2
 8006d62:	bfb6      	itet	lt
 8006d64:	222d      	movlt	r2, #45	; 0x2d
 8006d66:	222b      	movge	r2, #43	; 0x2b
 8006d68:	4249      	neglt	r1, r1
 8006d6a:	2909      	cmp	r1, #9
 8006d6c:	7042      	strb	r2, [r0, #1]
 8006d6e:	dd21      	ble.n	8006db4 <__exponent+0x5c>
 8006d70:	f10d 0207 	add.w	r2, sp, #7
 8006d74:	4617      	mov	r7, r2
 8006d76:	260a      	movs	r6, #10
 8006d78:	fb91 f5f6 	sdiv	r5, r1, r6
 8006d7c:	fb06 1115 	mls	r1, r6, r5, r1
 8006d80:	2d09      	cmp	r5, #9
 8006d82:	f101 0130 	add.w	r1, r1, #48	; 0x30
 8006d86:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006d8a:	f102 34ff 	add.w	r4, r2, #4294967295
 8006d8e:	4629      	mov	r1, r5
 8006d90:	dc09      	bgt.n	8006da6 <__exponent+0x4e>
 8006d92:	3130      	adds	r1, #48	; 0x30
 8006d94:	3a02      	subs	r2, #2
 8006d96:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006d9a:	42ba      	cmp	r2, r7
 8006d9c:	461c      	mov	r4, r3
 8006d9e:	d304      	bcc.n	8006daa <__exponent+0x52>
 8006da0:	1a20      	subs	r0, r4, r0
 8006da2:	b003      	add	sp, #12
 8006da4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006da6:	4622      	mov	r2, r4
 8006da8:	e7e6      	b.n	8006d78 <__exponent+0x20>
 8006daa:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006dae:	f803 1b01 	strb.w	r1, [r3], #1
 8006db2:	e7f2      	b.n	8006d9a <__exponent+0x42>
 8006db4:	2230      	movs	r2, #48	; 0x30
 8006db6:	461c      	mov	r4, r3
 8006db8:	4411      	add	r1, r2
 8006dba:	f804 2b02 	strb.w	r2, [r4], #2
 8006dbe:	7059      	strb	r1, [r3, #1]
 8006dc0:	e7ee      	b.n	8006da0 <__exponent+0x48>
	...

08006dc4 <_printf_float>:
 8006dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006dc8:	b091      	sub	sp, #68	; 0x44
 8006dca:	460c      	mov	r4, r1
 8006dcc:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 8006dce:	4693      	mov	fp, r2
 8006dd0:	461e      	mov	r6, r3
 8006dd2:	4605      	mov	r5, r0
 8006dd4:	f001 fce0 	bl	8008798 <_localeconv_r>
 8006dd8:	6803      	ldr	r3, [r0, #0]
 8006dda:	4618      	mov	r0, r3
 8006ddc:	9309      	str	r3, [sp, #36]	; 0x24
 8006dde:	f7f9 f9b7 	bl	8000150 <strlen>
 8006de2:	2300      	movs	r3, #0
 8006de4:	930e      	str	r3, [sp, #56]	; 0x38
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	900a      	str	r0, [sp, #40]	; 0x28
 8006dea:	3307      	adds	r3, #7
 8006dec:	f023 0307 	bic.w	r3, r3, #7
 8006df0:	f103 0208 	add.w	r2, r3, #8
 8006df4:	f894 8018 	ldrb.w	r8, [r4, #24]
 8006df8:	f8d4 a000 	ldr.w	sl, [r4]
 8006dfc:	603a      	str	r2, [r7, #0]
 8006dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e02:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006e06:	f8d4 904c 	ldr.w	r9, [r4, #76]	; 0x4c
 8006e0a:	6ca7      	ldr	r7, [r4, #72]	; 0x48
 8006e0c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006e10:	930b      	str	r3, [sp, #44]	; 0x2c
 8006e12:	f04f 32ff 	mov.w	r2, #4294967295
 8006e16:	4ba6      	ldr	r3, [pc, #664]	; (80070b0 <_printf_float+0x2ec>)
 8006e18:	4638      	mov	r0, r7
 8006e1a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e1c:	f7f9 fdf2 	bl	8000a04 <__aeabi_dcmpun>
 8006e20:	2800      	cmp	r0, #0
 8006e22:	f040 81f7 	bne.w	8007214 <_printf_float+0x450>
 8006e26:	f04f 32ff 	mov.w	r2, #4294967295
 8006e2a:	4ba1      	ldr	r3, [pc, #644]	; (80070b0 <_printf_float+0x2ec>)
 8006e2c:	4638      	mov	r0, r7
 8006e2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006e30:	f7f9 fdca 	bl	80009c8 <__aeabi_dcmple>
 8006e34:	2800      	cmp	r0, #0
 8006e36:	f040 81ed 	bne.w	8007214 <_printf_float+0x450>
 8006e3a:	2200      	movs	r2, #0
 8006e3c:	2300      	movs	r3, #0
 8006e3e:	4638      	mov	r0, r7
 8006e40:	4649      	mov	r1, r9
 8006e42:	f7f9 fdb7 	bl	80009b4 <__aeabi_dcmplt>
 8006e46:	b110      	cbz	r0, 8006e4e <_printf_float+0x8a>
 8006e48:	232d      	movs	r3, #45	; 0x2d
 8006e4a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006e4e:	4b99      	ldr	r3, [pc, #612]	; (80070b4 <_printf_float+0x2f0>)
 8006e50:	4f99      	ldr	r7, [pc, #612]	; (80070b8 <_printf_float+0x2f4>)
 8006e52:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006e56:	bf98      	it	ls
 8006e58:	461f      	movls	r7, r3
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	f04f 0900 	mov.w	r9, #0
 8006e60:	6123      	str	r3, [r4, #16]
 8006e62:	f02a 0304 	bic.w	r3, sl, #4
 8006e66:	6023      	str	r3, [r4, #0]
 8006e68:	9600      	str	r6, [sp, #0]
 8006e6a:	465b      	mov	r3, fp
 8006e6c:	aa0f      	add	r2, sp, #60	; 0x3c
 8006e6e:	4621      	mov	r1, r4
 8006e70:	4628      	mov	r0, r5
 8006e72:	f000 f9df 	bl	8007234 <_printf_common>
 8006e76:	3001      	adds	r0, #1
 8006e78:	f040 809a 	bne.w	8006fb0 <_printf_float+0x1ec>
 8006e7c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e80:	b011      	add	sp, #68	; 0x44
 8006e82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e86:	6862      	ldr	r2, [r4, #4]
 8006e88:	a80e      	add	r0, sp, #56	; 0x38
 8006e8a:	1c53      	adds	r3, r2, #1
 8006e8c:	f10d 0e34 	add.w	lr, sp, #52	; 0x34
 8006e90:	f44a 6380 	orr.w	r3, sl, #1024	; 0x400
 8006e94:	d141      	bne.n	8006f1a <_printf_float+0x156>
 8006e96:	2206      	movs	r2, #6
 8006e98:	6062      	str	r2, [r4, #4]
 8006e9a:	2100      	movs	r1, #0
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	9301      	str	r3, [sp, #4]
 8006ea0:	6863      	ldr	r3, [r4, #4]
 8006ea2:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8006ea6:	9005      	str	r0, [sp, #20]
 8006ea8:	9202      	str	r2, [sp, #8]
 8006eaa:	9300      	str	r3, [sp, #0]
 8006eac:	463a      	mov	r2, r7
 8006eae:	464b      	mov	r3, r9
 8006eb0:	9106      	str	r1, [sp, #24]
 8006eb2:	f8cd 8010 	str.w	r8, [sp, #16]
 8006eb6:	f8cd e00c 	str.w	lr, [sp, #12]
 8006eba:	4628      	mov	r0, r5
 8006ebc:	f7ff fef0 	bl	8006ca0 <__cvt>
 8006ec0:	f008 03df 	and.w	r3, r8, #223	; 0xdf
 8006ec4:	2b47      	cmp	r3, #71	; 0x47
 8006ec6:	4607      	mov	r7, r0
 8006ec8:	d109      	bne.n	8006ede <_printf_float+0x11a>
 8006eca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ecc:	1cd8      	adds	r0, r3, #3
 8006ece:	db02      	blt.n	8006ed6 <_printf_float+0x112>
 8006ed0:	6862      	ldr	r2, [r4, #4]
 8006ed2:	4293      	cmp	r3, r2
 8006ed4:	dd59      	ble.n	8006f8a <_printf_float+0x1c6>
 8006ed6:	f1a8 0802 	sub.w	r8, r8, #2
 8006eda:	fa5f f888 	uxtb.w	r8, r8
 8006ede:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006ee2:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006ee4:	d836      	bhi.n	8006f54 <_printf_float+0x190>
 8006ee6:	3901      	subs	r1, #1
 8006ee8:	4642      	mov	r2, r8
 8006eea:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006eee:	910d      	str	r1, [sp, #52]	; 0x34
 8006ef0:	f7ff ff32 	bl	8006d58 <__exponent>
 8006ef4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006ef6:	4681      	mov	r9, r0
 8006ef8:	1883      	adds	r3, r0, r2
 8006efa:	2a01      	cmp	r2, #1
 8006efc:	6123      	str	r3, [r4, #16]
 8006efe:	dc02      	bgt.n	8006f06 <_printf_float+0x142>
 8006f00:	6822      	ldr	r2, [r4, #0]
 8006f02:	07d1      	lsls	r1, r2, #31
 8006f04:	d501      	bpl.n	8006f0a <_printf_float+0x146>
 8006f06:	3301      	adds	r3, #1
 8006f08:	6123      	str	r3, [r4, #16]
 8006f0a:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d0aa      	beq.n	8006e68 <_printf_float+0xa4>
 8006f12:	232d      	movs	r3, #45	; 0x2d
 8006f14:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006f18:	e7a6      	b.n	8006e68 <_printf_float+0xa4>
 8006f1a:	f1b8 0f67 	cmp.w	r8, #103	; 0x67
 8006f1e:	d002      	beq.n	8006f26 <_printf_float+0x162>
 8006f20:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f24:	d1b9      	bne.n	8006e9a <_printf_float+0xd6>
 8006f26:	b19a      	cbz	r2, 8006f50 <_printf_float+0x18c>
 8006f28:	2100      	movs	r1, #0
 8006f2a:	9106      	str	r1, [sp, #24]
 8006f2c:	f10d 0133 	add.w	r1, sp, #51	; 0x33
 8006f30:	e88d 000c 	stmia.w	sp, {r2, r3}
 8006f34:	6023      	str	r3, [r4, #0]
 8006f36:	9005      	str	r0, [sp, #20]
 8006f38:	463a      	mov	r2, r7
 8006f3a:	f8cd 8010 	str.w	r8, [sp, #16]
 8006f3e:	f8cd e00c 	str.w	lr, [sp, #12]
 8006f42:	9102      	str	r1, [sp, #8]
 8006f44:	464b      	mov	r3, r9
 8006f46:	4628      	mov	r0, r5
 8006f48:	f7ff feaa 	bl	8006ca0 <__cvt>
 8006f4c:	4607      	mov	r7, r0
 8006f4e:	e7bc      	b.n	8006eca <_printf_float+0x106>
 8006f50:	2201      	movs	r2, #1
 8006f52:	e7a1      	b.n	8006e98 <_printf_float+0xd4>
 8006f54:	f1b8 0f66 	cmp.w	r8, #102	; 0x66
 8006f58:	d119      	bne.n	8006f8e <_printf_float+0x1ca>
 8006f5a:	2900      	cmp	r1, #0
 8006f5c:	6863      	ldr	r3, [r4, #4]
 8006f5e:	dd0c      	ble.n	8006f7a <_printf_float+0x1b6>
 8006f60:	6121      	str	r1, [r4, #16]
 8006f62:	b913      	cbnz	r3, 8006f6a <_printf_float+0x1a6>
 8006f64:	6822      	ldr	r2, [r4, #0]
 8006f66:	07d2      	lsls	r2, r2, #31
 8006f68:	d502      	bpl.n	8006f70 <_printf_float+0x1ac>
 8006f6a:	3301      	adds	r3, #1
 8006f6c:	440b      	add	r3, r1
 8006f6e:	6123      	str	r3, [r4, #16]
 8006f70:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f72:	f04f 0900 	mov.w	r9, #0
 8006f76:	65a3      	str	r3, [r4, #88]	; 0x58
 8006f78:	e7c7      	b.n	8006f0a <_printf_float+0x146>
 8006f7a:	b913      	cbnz	r3, 8006f82 <_printf_float+0x1be>
 8006f7c:	6822      	ldr	r2, [r4, #0]
 8006f7e:	07d0      	lsls	r0, r2, #31
 8006f80:	d501      	bpl.n	8006f86 <_printf_float+0x1c2>
 8006f82:	3302      	adds	r3, #2
 8006f84:	e7f3      	b.n	8006f6e <_printf_float+0x1aa>
 8006f86:	2301      	movs	r3, #1
 8006f88:	e7f1      	b.n	8006f6e <_printf_float+0x1aa>
 8006f8a:	f04f 0867 	mov.w	r8, #103	; 0x67
 8006f8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f90:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f92:	4293      	cmp	r3, r2
 8006f94:	db05      	blt.n	8006fa2 <_printf_float+0x1de>
 8006f96:	6822      	ldr	r2, [r4, #0]
 8006f98:	6123      	str	r3, [r4, #16]
 8006f9a:	07d1      	lsls	r1, r2, #31
 8006f9c:	d5e8      	bpl.n	8006f70 <_printf_float+0x1ac>
 8006f9e:	3301      	adds	r3, #1
 8006fa0:	e7e5      	b.n	8006f6e <_printf_float+0x1aa>
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	bfcc      	ite	gt
 8006fa6:	2301      	movgt	r3, #1
 8006fa8:	f1c3 0302 	rsble	r3, r3, #2
 8006fac:	4413      	add	r3, r2
 8006fae:	e7de      	b.n	8006f6e <_printf_float+0x1aa>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	055a      	lsls	r2, r3, #21
 8006fb4:	d407      	bmi.n	8006fc6 <_printf_float+0x202>
 8006fb6:	6923      	ldr	r3, [r4, #16]
 8006fb8:	463a      	mov	r2, r7
 8006fba:	4659      	mov	r1, fp
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b0      	blx	r6
 8006fc0:	3001      	adds	r0, #1
 8006fc2:	d12a      	bne.n	800701a <_printf_float+0x256>
 8006fc4:	e75a      	b.n	8006e7c <_printf_float+0xb8>
 8006fc6:	f1b8 0f65 	cmp.w	r8, #101	; 0x65
 8006fca:	f240 80dc 	bls.w	8007186 <_printf_float+0x3c2>
 8006fce:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	f7f9 fce3 	bl	80009a0 <__aeabi_dcmpeq>
 8006fda:	2800      	cmp	r0, #0
 8006fdc:	d039      	beq.n	8007052 <_printf_float+0x28e>
 8006fde:	2301      	movs	r3, #1
 8006fe0:	4a36      	ldr	r2, [pc, #216]	; (80070bc <_printf_float+0x2f8>)
 8006fe2:	4659      	mov	r1, fp
 8006fe4:	4628      	mov	r0, r5
 8006fe6:	47b0      	blx	r6
 8006fe8:	3001      	adds	r0, #1
 8006fea:	f43f af47 	beq.w	8006e7c <_printf_float+0xb8>
 8006fee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006ff0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006ff2:	429a      	cmp	r2, r3
 8006ff4:	db02      	blt.n	8006ffc <_printf_float+0x238>
 8006ff6:	6823      	ldr	r3, [r4, #0]
 8006ff8:	07d8      	lsls	r0, r3, #31
 8006ffa:	d50e      	bpl.n	800701a <_printf_float+0x256>
 8006ffc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ffe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007000:	4659      	mov	r1, fp
 8007002:	4628      	mov	r0, r5
 8007004:	47b0      	blx	r6
 8007006:	3001      	adds	r0, #1
 8007008:	f43f af38 	beq.w	8006e7c <_printf_float+0xb8>
 800700c:	2700      	movs	r7, #0
 800700e:	f104 081a 	add.w	r8, r4, #26
 8007012:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007014:	3b01      	subs	r3, #1
 8007016:	429f      	cmp	r7, r3
 8007018:	db11      	blt.n	800703e <_printf_float+0x27a>
 800701a:	6823      	ldr	r3, [r4, #0]
 800701c:	079f      	lsls	r7, r3, #30
 800701e:	d508      	bpl.n	8007032 <_printf_float+0x26e>
 8007020:	2700      	movs	r7, #0
 8007022:	f104 0819 	add.w	r8, r4, #25
 8007026:	68e3      	ldr	r3, [r4, #12]
 8007028:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800702a:	1a9b      	subs	r3, r3, r2
 800702c:	429f      	cmp	r7, r3
 800702e:	f2c0 80e7 	blt.w	8007200 <_printf_float+0x43c>
 8007032:	68e0      	ldr	r0, [r4, #12]
 8007034:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007036:	4298      	cmp	r0, r3
 8007038:	bfb8      	it	lt
 800703a:	4618      	movlt	r0, r3
 800703c:	e720      	b.n	8006e80 <_printf_float+0xbc>
 800703e:	2301      	movs	r3, #1
 8007040:	4642      	mov	r2, r8
 8007042:	4659      	mov	r1, fp
 8007044:	4628      	mov	r0, r5
 8007046:	47b0      	blx	r6
 8007048:	3001      	adds	r0, #1
 800704a:	f43f af17 	beq.w	8006e7c <_printf_float+0xb8>
 800704e:	3701      	adds	r7, #1
 8007050:	e7df      	b.n	8007012 <_printf_float+0x24e>
 8007052:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007054:	2b00      	cmp	r3, #0
 8007056:	dc33      	bgt.n	80070c0 <_printf_float+0x2fc>
 8007058:	2301      	movs	r3, #1
 800705a:	4a18      	ldr	r2, [pc, #96]	; (80070bc <_printf_float+0x2f8>)
 800705c:	4659      	mov	r1, fp
 800705e:	4628      	mov	r0, r5
 8007060:	47b0      	blx	r6
 8007062:	3001      	adds	r0, #1
 8007064:	f43f af0a 	beq.w	8006e7c <_printf_float+0xb8>
 8007068:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800706a:	b923      	cbnz	r3, 8007076 <_printf_float+0x2b2>
 800706c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800706e:	b913      	cbnz	r3, 8007076 <_printf_float+0x2b2>
 8007070:	6823      	ldr	r3, [r4, #0]
 8007072:	07d9      	lsls	r1, r3, #31
 8007074:	d5d1      	bpl.n	800701a <_printf_float+0x256>
 8007076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007078:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800707a:	4659      	mov	r1, fp
 800707c:	4628      	mov	r0, r5
 800707e:	47b0      	blx	r6
 8007080:	3001      	adds	r0, #1
 8007082:	f43f aefb 	beq.w	8006e7c <_printf_float+0xb8>
 8007086:	f04f 0800 	mov.w	r8, #0
 800708a:	f104 091a 	add.w	r9, r4, #26
 800708e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007090:	425b      	negs	r3, r3
 8007092:	4598      	cmp	r8, r3
 8007094:	db01      	blt.n	800709a <_printf_float+0x2d6>
 8007096:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007098:	e78e      	b.n	8006fb8 <_printf_float+0x1f4>
 800709a:	2301      	movs	r3, #1
 800709c:	464a      	mov	r2, r9
 800709e:	4659      	mov	r1, fp
 80070a0:	4628      	mov	r0, r5
 80070a2:	47b0      	blx	r6
 80070a4:	3001      	adds	r0, #1
 80070a6:	f43f aee9 	beq.w	8006e7c <_printf_float+0xb8>
 80070aa:	f108 0801 	add.w	r8, r8, #1
 80070ae:	e7ee      	b.n	800708e <_printf_float+0x2ca>
 80070b0:	7fefffff 	.word	0x7fefffff
 80070b4:	080095ac 	.word	0x080095ac
 80070b8:	080095b0 	.word	0x080095b0
 80070bc:	080095bc 	.word	0x080095bc
 80070c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070c2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80070c4:	429a      	cmp	r2, r3
 80070c6:	bfa8      	it	ge
 80070c8:	461a      	movge	r2, r3
 80070ca:	2a00      	cmp	r2, #0
 80070cc:	4690      	mov	r8, r2
 80070ce:	dc36      	bgt.n	800713e <_printf_float+0x37a>
 80070d0:	f04f 0a00 	mov.w	sl, #0
 80070d4:	f104 031a 	add.w	r3, r4, #26
 80070d8:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 80070dc:	930b      	str	r3, [sp, #44]	; 0x2c
 80070de:	f8d4 9058 	ldr.w	r9, [r4, #88]	; 0x58
 80070e2:	eba9 0308 	sub.w	r3, r9, r8
 80070e6:	459a      	cmp	sl, r3
 80070e8:	db31      	blt.n	800714e <_printf_float+0x38a>
 80070ea:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070ec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80070ee:	429a      	cmp	r2, r3
 80070f0:	db38      	blt.n	8007164 <_printf_float+0x3a0>
 80070f2:	6823      	ldr	r3, [r4, #0]
 80070f4:	07da      	lsls	r2, r3, #31
 80070f6:	d435      	bmi.n	8007164 <_printf_float+0x3a0>
 80070f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80070fa:	990d      	ldr	r1, [sp, #52]	; 0x34
 80070fc:	eba3 0209 	sub.w	r2, r3, r9
 8007100:	eba3 0801 	sub.w	r8, r3, r1
 8007104:	4590      	cmp	r8, r2
 8007106:	bfa8      	it	ge
 8007108:	4690      	movge	r8, r2
 800710a:	f1b8 0f00 	cmp.w	r8, #0
 800710e:	dc31      	bgt.n	8007174 <_printf_float+0x3b0>
 8007110:	2700      	movs	r7, #0
 8007112:	ea28 78e8 	bic.w	r8, r8, r8, asr #31
 8007116:	f104 091a 	add.w	r9, r4, #26
 800711a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800711c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800711e:	1a9b      	subs	r3, r3, r2
 8007120:	eba3 0308 	sub.w	r3, r3, r8
 8007124:	429f      	cmp	r7, r3
 8007126:	f6bf af78 	bge.w	800701a <_printf_float+0x256>
 800712a:	2301      	movs	r3, #1
 800712c:	464a      	mov	r2, r9
 800712e:	4659      	mov	r1, fp
 8007130:	4628      	mov	r0, r5
 8007132:	47b0      	blx	r6
 8007134:	3001      	adds	r0, #1
 8007136:	f43f aea1 	beq.w	8006e7c <_printf_float+0xb8>
 800713a:	3701      	adds	r7, #1
 800713c:	e7ed      	b.n	800711a <_printf_float+0x356>
 800713e:	4613      	mov	r3, r2
 8007140:	4659      	mov	r1, fp
 8007142:	463a      	mov	r2, r7
 8007144:	4628      	mov	r0, r5
 8007146:	47b0      	blx	r6
 8007148:	3001      	adds	r0, #1
 800714a:	d1c1      	bne.n	80070d0 <_printf_float+0x30c>
 800714c:	e696      	b.n	8006e7c <_printf_float+0xb8>
 800714e:	2301      	movs	r3, #1
 8007150:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007152:	4659      	mov	r1, fp
 8007154:	4628      	mov	r0, r5
 8007156:	47b0      	blx	r6
 8007158:	3001      	adds	r0, #1
 800715a:	f43f ae8f 	beq.w	8006e7c <_printf_float+0xb8>
 800715e:	f10a 0a01 	add.w	sl, sl, #1
 8007162:	e7bc      	b.n	80070de <_printf_float+0x31a>
 8007164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007166:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007168:	4659      	mov	r1, fp
 800716a:	4628      	mov	r0, r5
 800716c:	47b0      	blx	r6
 800716e:	3001      	adds	r0, #1
 8007170:	d1c2      	bne.n	80070f8 <_printf_float+0x334>
 8007172:	e683      	b.n	8006e7c <_printf_float+0xb8>
 8007174:	4643      	mov	r3, r8
 8007176:	eb07 0209 	add.w	r2, r7, r9
 800717a:	4659      	mov	r1, fp
 800717c:	4628      	mov	r0, r5
 800717e:	47b0      	blx	r6
 8007180:	3001      	adds	r0, #1
 8007182:	d1c5      	bne.n	8007110 <_printf_float+0x34c>
 8007184:	e67a      	b.n	8006e7c <_printf_float+0xb8>
 8007186:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007188:	2a01      	cmp	r2, #1
 800718a:	dc01      	bgt.n	8007190 <_printf_float+0x3cc>
 800718c:	07db      	lsls	r3, r3, #31
 800718e:	d534      	bpl.n	80071fa <_printf_float+0x436>
 8007190:	2301      	movs	r3, #1
 8007192:	463a      	mov	r2, r7
 8007194:	4659      	mov	r1, fp
 8007196:	4628      	mov	r0, r5
 8007198:	47b0      	blx	r6
 800719a:	3001      	adds	r0, #1
 800719c:	f43f ae6e 	beq.w	8006e7c <_printf_float+0xb8>
 80071a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80071a2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80071a4:	4659      	mov	r1, fp
 80071a6:	4628      	mov	r0, r5
 80071a8:	47b0      	blx	r6
 80071aa:	3001      	adds	r0, #1
 80071ac:	f43f ae66 	beq.w	8006e7c <_printf_float+0xb8>
 80071b0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071b4:	2200      	movs	r2, #0
 80071b6:	2300      	movs	r3, #0
 80071b8:	f7f9 fbf2 	bl	80009a0 <__aeabi_dcmpeq>
 80071bc:	b150      	cbz	r0, 80071d4 <_printf_float+0x410>
 80071be:	2700      	movs	r7, #0
 80071c0:	f104 081a 	add.w	r8, r4, #26
 80071c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071c6:	3b01      	subs	r3, #1
 80071c8:	429f      	cmp	r7, r3
 80071ca:	db0c      	blt.n	80071e6 <_printf_float+0x422>
 80071cc:	464b      	mov	r3, r9
 80071ce:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80071d2:	e6f2      	b.n	8006fba <_printf_float+0x1f6>
 80071d4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071d6:	1c7a      	adds	r2, r7, #1
 80071d8:	3b01      	subs	r3, #1
 80071da:	4659      	mov	r1, fp
 80071dc:	4628      	mov	r0, r5
 80071de:	47b0      	blx	r6
 80071e0:	3001      	adds	r0, #1
 80071e2:	d1f3      	bne.n	80071cc <_printf_float+0x408>
 80071e4:	e64a      	b.n	8006e7c <_printf_float+0xb8>
 80071e6:	2301      	movs	r3, #1
 80071e8:	4642      	mov	r2, r8
 80071ea:	4659      	mov	r1, fp
 80071ec:	4628      	mov	r0, r5
 80071ee:	47b0      	blx	r6
 80071f0:	3001      	adds	r0, #1
 80071f2:	f43f ae43 	beq.w	8006e7c <_printf_float+0xb8>
 80071f6:	3701      	adds	r7, #1
 80071f8:	e7e4      	b.n	80071c4 <_printf_float+0x400>
 80071fa:	2301      	movs	r3, #1
 80071fc:	463a      	mov	r2, r7
 80071fe:	e7ec      	b.n	80071da <_printf_float+0x416>
 8007200:	2301      	movs	r3, #1
 8007202:	4642      	mov	r2, r8
 8007204:	4659      	mov	r1, fp
 8007206:	4628      	mov	r0, r5
 8007208:	47b0      	blx	r6
 800720a:	3001      	adds	r0, #1
 800720c:	f43f ae36 	beq.w	8006e7c <_printf_float+0xb8>
 8007210:	3701      	adds	r7, #1
 8007212:	e708      	b.n	8007026 <_printf_float+0x262>
 8007214:	463a      	mov	r2, r7
 8007216:	464b      	mov	r3, r9
 8007218:	4638      	mov	r0, r7
 800721a:	4649      	mov	r1, r9
 800721c:	f7f9 fbf2 	bl	8000a04 <__aeabi_dcmpun>
 8007220:	2800      	cmp	r0, #0
 8007222:	f43f ae30 	beq.w	8006e86 <_printf_float+0xc2>
 8007226:	4b01      	ldr	r3, [pc, #4]	; (800722c <_printf_float+0x468>)
 8007228:	4f01      	ldr	r7, [pc, #4]	; (8007230 <_printf_float+0x46c>)
 800722a:	e612      	b.n	8006e52 <_printf_float+0x8e>
 800722c:	080095b4 	.word	0x080095b4
 8007230:	080095b8 	.word	0x080095b8

08007234 <_printf_common>:
 8007234:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007238:	4691      	mov	r9, r2
 800723a:	461f      	mov	r7, r3
 800723c:	688a      	ldr	r2, [r1, #8]
 800723e:	690b      	ldr	r3, [r1, #16]
 8007240:	4606      	mov	r6, r0
 8007242:	4293      	cmp	r3, r2
 8007244:	bfb8      	it	lt
 8007246:	4613      	movlt	r3, r2
 8007248:	f8c9 3000 	str.w	r3, [r9]
 800724c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007250:	460c      	mov	r4, r1
 8007252:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007256:	b112      	cbz	r2, 800725e <_printf_common+0x2a>
 8007258:	3301      	adds	r3, #1
 800725a:	f8c9 3000 	str.w	r3, [r9]
 800725e:	6823      	ldr	r3, [r4, #0]
 8007260:	0699      	lsls	r1, r3, #26
 8007262:	bf42      	ittt	mi
 8007264:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007268:	3302      	addmi	r3, #2
 800726a:	f8c9 3000 	strmi.w	r3, [r9]
 800726e:	6825      	ldr	r5, [r4, #0]
 8007270:	f015 0506 	ands.w	r5, r5, #6
 8007274:	d107      	bne.n	8007286 <_printf_common+0x52>
 8007276:	f104 0a19 	add.w	sl, r4, #25
 800727a:	68e3      	ldr	r3, [r4, #12]
 800727c:	f8d9 2000 	ldr.w	r2, [r9]
 8007280:	1a9b      	subs	r3, r3, r2
 8007282:	429d      	cmp	r5, r3
 8007284:	db2a      	blt.n	80072dc <_printf_common+0xa8>
 8007286:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800728a:	6822      	ldr	r2, [r4, #0]
 800728c:	3300      	adds	r3, #0
 800728e:	bf18      	it	ne
 8007290:	2301      	movne	r3, #1
 8007292:	0692      	lsls	r2, r2, #26
 8007294:	d42f      	bmi.n	80072f6 <_printf_common+0xc2>
 8007296:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800729a:	4639      	mov	r1, r7
 800729c:	4630      	mov	r0, r6
 800729e:	47c0      	blx	r8
 80072a0:	3001      	adds	r0, #1
 80072a2:	d022      	beq.n	80072ea <_printf_common+0xb6>
 80072a4:	6823      	ldr	r3, [r4, #0]
 80072a6:	68e5      	ldr	r5, [r4, #12]
 80072a8:	f003 0306 	and.w	r3, r3, #6
 80072ac:	2b04      	cmp	r3, #4
 80072ae:	bf18      	it	ne
 80072b0:	2500      	movne	r5, #0
 80072b2:	f8d9 2000 	ldr.w	r2, [r9]
 80072b6:	f04f 0900 	mov.w	r9, #0
 80072ba:	bf08      	it	eq
 80072bc:	1aad      	subeq	r5, r5, r2
 80072be:	68a3      	ldr	r3, [r4, #8]
 80072c0:	6922      	ldr	r2, [r4, #16]
 80072c2:	bf08      	it	eq
 80072c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80072c8:	4293      	cmp	r3, r2
 80072ca:	bfc4      	itt	gt
 80072cc:	1a9b      	subgt	r3, r3, r2
 80072ce:	18ed      	addgt	r5, r5, r3
 80072d0:	341a      	adds	r4, #26
 80072d2:	454d      	cmp	r5, r9
 80072d4:	d11b      	bne.n	800730e <_printf_common+0xda>
 80072d6:	2000      	movs	r0, #0
 80072d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072dc:	2301      	movs	r3, #1
 80072de:	4652      	mov	r2, sl
 80072e0:	4639      	mov	r1, r7
 80072e2:	4630      	mov	r0, r6
 80072e4:	47c0      	blx	r8
 80072e6:	3001      	adds	r0, #1
 80072e8:	d103      	bne.n	80072f2 <_printf_common+0xbe>
 80072ea:	f04f 30ff 	mov.w	r0, #4294967295
 80072ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80072f2:	3501      	adds	r5, #1
 80072f4:	e7c1      	b.n	800727a <_printf_common+0x46>
 80072f6:	2030      	movs	r0, #48	; 0x30
 80072f8:	18e1      	adds	r1, r4, r3
 80072fa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80072fe:	1c5a      	adds	r2, r3, #1
 8007300:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007304:	4422      	add	r2, r4
 8007306:	3302      	adds	r3, #2
 8007308:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800730c:	e7c3      	b.n	8007296 <_printf_common+0x62>
 800730e:	2301      	movs	r3, #1
 8007310:	4622      	mov	r2, r4
 8007312:	4639      	mov	r1, r7
 8007314:	4630      	mov	r0, r6
 8007316:	47c0      	blx	r8
 8007318:	3001      	adds	r0, #1
 800731a:	d0e6      	beq.n	80072ea <_printf_common+0xb6>
 800731c:	f109 0901 	add.w	r9, r9, #1
 8007320:	e7d7      	b.n	80072d2 <_printf_common+0x9e>
	...

08007324 <_printf_i>:
 8007324:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007328:	4617      	mov	r7, r2
 800732a:	7e0a      	ldrb	r2, [r1, #24]
 800732c:	b085      	sub	sp, #20
 800732e:	2a6e      	cmp	r2, #110	; 0x6e
 8007330:	4698      	mov	r8, r3
 8007332:	4606      	mov	r6, r0
 8007334:	460c      	mov	r4, r1
 8007336:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007338:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800733c:	f000 80bc 	beq.w	80074b8 <_printf_i+0x194>
 8007340:	d81a      	bhi.n	8007378 <_printf_i+0x54>
 8007342:	2a63      	cmp	r2, #99	; 0x63
 8007344:	d02e      	beq.n	80073a4 <_printf_i+0x80>
 8007346:	d80a      	bhi.n	800735e <_printf_i+0x3a>
 8007348:	2a00      	cmp	r2, #0
 800734a:	f000 80c8 	beq.w	80074de <_printf_i+0x1ba>
 800734e:	2a58      	cmp	r2, #88	; 0x58
 8007350:	f000 808a 	beq.w	8007468 <_printf_i+0x144>
 8007354:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007358:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800735c:	e02a      	b.n	80073b4 <_printf_i+0x90>
 800735e:	2a64      	cmp	r2, #100	; 0x64
 8007360:	d001      	beq.n	8007366 <_printf_i+0x42>
 8007362:	2a69      	cmp	r2, #105	; 0x69
 8007364:	d1f6      	bne.n	8007354 <_printf_i+0x30>
 8007366:	6821      	ldr	r1, [r4, #0]
 8007368:	681a      	ldr	r2, [r3, #0]
 800736a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800736e:	d023      	beq.n	80073b8 <_printf_i+0x94>
 8007370:	1d11      	adds	r1, r2, #4
 8007372:	6019      	str	r1, [r3, #0]
 8007374:	6813      	ldr	r3, [r2, #0]
 8007376:	e027      	b.n	80073c8 <_printf_i+0xa4>
 8007378:	2a73      	cmp	r2, #115	; 0x73
 800737a:	f000 80b4 	beq.w	80074e6 <_printf_i+0x1c2>
 800737e:	d808      	bhi.n	8007392 <_printf_i+0x6e>
 8007380:	2a6f      	cmp	r2, #111	; 0x6f
 8007382:	d02a      	beq.n	80073da <_printf_i+0xb6>
 8007384:	2a70      	cmp	r2, #112	; 0x70
 8007386:	d1e5      	bne.n	8007354 <_printf_i+0x30>
 8007388:	680a      	ldr	r2, [r1, #0]
 800738a:	f042 0220 	orr.w	r2, r2, #32
 800738e:	600a      	str	r2, [r1, #0]
 8007390:	e003      	b.n	800739a <_printf_i+0x76>
 8007392:	2a75      	cmp	r2, #117	; 0x75
 8007394:	d021      	beq.n	80073da <_printf_i+0xb6>
 8007396:	2a78      	cmp	r2, #120	; 0x78
 8007398:	d1dc      	bne.n	8007354 <_printf_i+0x30>
 800739a:	2278      	movs	r2, #120	; 0x78
 800739c:	496f      	ldr	r1, [pc, #444]	; (800755c <_printf_i+0x238>)
 800739e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80073a2:	e064      	b.n	800746e <_printf_i+0x14a>
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80073aa:	1d11      	adds	r1, r2, #4
 80073ac:	6019      	str	r1, [r3, #0]
 80073ae:	6813      	ldr	r3, [r2, #0]
 80073b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80073b4:	2301      	movs	r3, #1
 80073b6:	e0a3      	b.n	8007500 <_printf_i+0x1dc>
 80073b8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80073bc:	f102 0104 	add.w	r1, r2, #4
 80073c0:	6019      	str	r1, [r3, #0]
 80073c2:	d0d7      	beq.n	8007374 <_printf_i+0x50>
 80073c4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	da03      	bge.n	80073d4 <_printf_i+0xb0>
 80073cc:	222d      	movs	r2, #45	; 0x2d
 80073ce:	425b      	negs	r3, r3
 80073d0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80073d4:	4962      	ldr	r1, [pc, #392]	; (8007560 <_printf_i+0x23c>)
 80073d6:	220a      	movs	r2, #10
 80073d8:	e017      	b.n	800740a <_printf_i+0xe6>
 80073da:	6820      	ldr	r0, [r4, #0]
 80073dc:	6819      	ldr	r1, [r3, #0]
 80073de:	f010 0f80 	tst.w	r0, #128	; 0x80
 80073e2:	d003      	beq.n	80073ec <_printf_i+0xc8>
 80073e4:	1d08      	adds	r0, r1, #4
 80073e6:	6018      	str	r0, [r3, #0]
 80073e8:	680b      	ldr	r3, [r1, #0]
 80073ea:	e006      	b.n	80073fa <_printf_i+0xd6>
 80073ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80073f0:	f101 0004 	add.w	r0, r1, #4
 80073f4:	6018      	str	r0, [r3, #0]
 80073f6:	d0f7      	beq.n	80073e8 <_printf_i+0xc4>
 80073f8:	880b      	ldrh	r3, [r1, #0]
 80073fa:	2a6f      	cmp	r2, #111	; 0x6f
 80073fc:	bf14      	ite	ne
 80073fe:	220a      	movne	r2, #10
 8007400:	2208      	moveq	r2, #8
 8007402:	4957      	ldr	r1, [pc, #348]	; (8007560 <_printf_i+0x23c>)
 8007404:	2000      	movs	r0, #0
 8007406:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 800740a:	6865      	ldr	r5, [r4, #4]
 800740c:	2d00      	cmp	r5, #0
 800740e:	60a5      	str	r5, [r4, #8]
 8007410:	f2c0 809c 	blt.w	800754c <_printf_i+0x228>
 8007414:	6820      	ldr	r0, [r4, #0]
 8007416:	f020 0004 	bic.w	r0, r0, #4
 800741a:	6020      	str	r0, [r4, #0]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d13f      	bne.n	80074a0 <_printf_i+0x17c>
 8007420:	2d00      	cmp	r5, #0
 8007422:	f040 8095 	bne.w	8007550 <_printf_i+0x22c>
 8007426:	4675      	mov	r5, lr
 8007428:	2a08      	cmp	r2, #8
 800742a:	d10b      	bne.n	8007444 <_printf_i+0x120>
 800742c:	6823      	ldr	r3, [r4, #0]
 800742e:	07da      	lsls	r2, r3, #31
 8007430:	d508      	bpl.n	8007444 <_printf_i+0x120>
 8007432:	6923      	ldr	r3, [r4, #16]
 8007434:	6862      	ldr	r2, [r4, #4]
 8007436:	429a      	cmp	r2, r3
 8007438:	bfde      	ittt	le
 800743a:	2330      	movle	r3, #48	; 0x30
 800743c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007440:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007444:	ebae 0305 	sub.w	r3, lr, r5
 8007448:	6123      	str	r3, [r4, #16]
 800744a:	f8cd 8000 	str.w	r8, [sp]
 800744e:	463b      	mov	r3, r7
 8007450:	aa03      	add	r2, sp, #12
 8007452:	4621      	mov	r1, r4
 8007454:	4630      	mov	r0, r6
 8007456:	f7ff feed 	bl	8007234 <_printf_common>
 800745a:	3001      	adds	r0, #1
 800745c:	d155      	bne.n	800750a <_printf_i+0x1e6>
 800745e:	f04f 30ff 	mov.w	r0, #4294967295
 8007462:	b005      	add	sp, #20
 8007464:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007468:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 800746c:	493c      	ldr	r1, [pc, #240]	; (8007560 <_printf_i+0x23c>)
 800746e:	6822      	ldr	r2, [r4, #0]
 8007470:	6818      	ldr	r0, [r3, #0]
 8007472:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007476:	f100 0504 	add.w	r5, r0, #4
 800747a:	601d      	str	r5, [r3, #0]
 800747c:	d001      	beq.n	8007482 <_printf_i+0x15e>
 800747e:	6803      	ldr	r3, [r0, #0]
 8007480:	e002      	b.n	8007488 <_printf_i+0x164>
 8007482:	0655      	lsls	r5, r2, #25
 8007484:	d5fb      	bpl.n	800747e <_printf_i+0x15a>
 8007486:	8803      	ldrh	r3, [r0, #0]
 8007488:	07d0      	lsls	r0, r2, #31
 800748a:	bf44      	itt	mi
 800748c:	f042 0220 	orrmi.w	r2, r2, #32
 8007490:	6022      	strmi	r2, [r4, #0]
 8007492:	b91b      	cbnz	r3, 800749c <_printf_i+0x178>
 8007494:	6822      	ldr	r2, [r4, #0]
 8007496:	f022 0220 	bic.w	r2, r2, #32
 800749a:	6022      	str	r2, [r4, #0]
 800749c:	2210      	movs	r2, #16
 800749e:	e7b1      	b.n	8007404 <_printf_i+0xe0>
 80074a0:	4675      	mov	r5, lr
 80074a2:	fbb3 f0f2 	udiv	r0, r3, r2
 80074a6:	fb02 3310 	mls	r3, r2, r0, r3
 80074aa:	5ccb      	ldrb	r3, [r1, r3]
 80074ac:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80074b0:	4603      	mov	r3, r0
 80074b2:	2800      	cmp	r0, #0
 80074b4:	d1f5      	bne.n	80074a2 <_printf_i+0x17e>
 80074b6:	e7b7      	b.n	8007428 <_printf_i+0x104>
 80074b8:	6808      	ldr	r0, [r1, #0]
 80074ba:	681a      	ldr	r2, [r3, #0]
 80074bc:	f010 0f80 	tst.w	r0, #128	; 0x80
 80074c0:	6949      	ldr	r1, [r1, #20]
 80074c2:	d004      	beq.n	80074ce <_printf_i+0x1aa>
 80074c4:	1d10      	adds	r0, r2, #4
 80074c6:	6018      	str	r0, [r3, #0]
 80074c8:	6813      	ldr	r3, [r2, #0]
 80074ca:	6019      	str	r1, [r3, #0]
 80074cc:	e007      	b.n	80074de <_printf_i+0x1ba>
 80074ce:	f010 0f40 	tst.w	r0, #64	; 0x40
 80074d2:	f102 0004 	add.w	r0, r2, #4
 80074d6:	6018      	str	r0, [r3, #0]
 80074d8:	6813      	ldr	r3, [r2, #0]
 80074da:	d0f6      	beq.n	80074ca <_printf_i+0x1a6>
 80074dc:	8019      	strh	r1, [r3, #0]
 80074de:	2300      	movs	r3, #0
 80074e0:	4675      	mov	r5, lr
 80074e2:	6123      	str	r3, [r4, #16]
 80074e4:	e7b1      	b.n	800744a <_printf_i+0x126>
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	1d11      	adds	r1, r2, #4
 80074ea:	6019      	str	r1, [r3, #0]
 80074ec:	6815      	ldr	r5, [r2, #0]
 80074ee:	2100      	movs	r1, #0
 80074f0:	6862      	ldr	r2, [r4, #4]
 80074f2:	4628      	mov	r0, r5
 80074f4:	f001 f9ca 	bl	800888c <memchr>
 80074f8:	b108      	cbz	r0, 80074fe <_printf_i+0x1da>
 80074fa:	1b40      	subs	r0, r0, r5
 80074fc:	6060      	str	r0, [r4, #4]
 80074fe:	6863      	ldr	r3, [r4, #4]
 8007500:	6123      	str	r3, [r4, #16]
 8007502:	2300      	movs	r3, #0
 8007504:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007508:	e79f      	b.n	800744a <_printf_i+0x126>
 800750a:	6923      	ldr	r3, [r4, #16]
 800750c:	462a      	mov	r2, r5
 800750e:	4639      	mov	r1, r7
 8007510:	4630      	mov	r0, r6
 8007512:	47c0      	blx	r8
 8007514:	3001      	adds	r0, #1
 8007516:	d0a2      	beq.n	800745e <_printf_i+0x13a>
 8007518:	6823      	ldr	r3, [r4, #0]
 800751a:	079b      	lsls	r3, r3, #30
 800751c:	d507      	bpl.n	800752e <_printf_i+0x20a>
 800751e:	2500      	movs	r5, #0
 8007520:	f104 0919 	add.w	r9, r4, #25
 8007524:	68e3      	ldr	r3, [r4, #12]
 8007526:	9a03      	ldr	r2, [sp, #12]
 8007528:	1a9b      	subs	r3, r3, r2
 800752a:	429d      	cmp	r5, r3
 800752c:	db05      	blt.n	800753a <_printf_i+0x216>
 800752e:	68e0      	ldr	r0, [r4, #12]
 8007530:	9b03      	ldr	r3, [sp, #12]
 8007532:	4298      	cmp	r0, r3
 8007534:	bfb8      	it	lt
 8007536:	4618      	movlt	r0, r3
 8007538:	e793      	b.n	8007462 <_printf_i+0x13e>
 800753a:	2301      	movs	r3, #1
 800753c:	464a      	mov	r2, r9
 800753e:	4639      	mov	r1, r7
 8007540:	4630      	mov	r0, r6
 8007542:	47c0      	blx	r8
 8007544:	3001      	adds	r0, #1
 8007546:	d08a      	beq.n	800745e <_printf_i+0x13a>
 8007548:	3501      	adds	r5, #1
 800754a:	e7eb      	b.n	8007524 <_printf_i+0x200>
 800754c:	2b00      	cmp	r3, #0
 800754e:	d1a7      	bne.n	80074a0 <_printf_i+0x17c>
 8007550:	780b      	ldrb	r3, [r1, #0]
 8007552:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007556:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800755a:	e765      	b.n	8007428 <_printf_i+0x104>
 800755c:	080095cf 	.word	0x080095cf
 8007560:	080095be 	.word	0x080095be

08007564 <iprintf>:
 8007564:	b40f      	push	{r0, r1, r2, r3}
 8007566:	4b0a      	ldr	r3, [pc, #40]	; (8007590 <iprintf+0x2c>)
 8007568:	b513      	push	{r0, r1, r4, lr}
 800756a:	681c      	ldr	r4, [r3, #0]
 800756c:	b124      	cbz	r4, 8007578 <iprintf+0x14>
 800756e:	69a3      	ldr	r3, [r4, #24]
 8007570:	b913      	cbnz	r3, 8007578 <iprintf+0x14>
 8007572:	4620      	mov	r0, r4
 8007574:	f001 f886 	bl	8008684 <__sinit>
 8007578:	ab05      	add	r3, sp, #20
 800757a:	9a04      	ldr	r2, [sp, #16]
 800757c:	68a1      	ldr	r1, [r4, #8]
 800757e:	4620      	mov	r0, r4
 8007580:	9301      	str	r3, [sp, #4]
 8007582:	f001 fd4d 	bl	8009020 <_vfiprintf_r>
 8007586:	b002      	add	sp, #8
 8007588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800758c:	b004      	add	sp, #16
 800758e:	4770      	bx	lr
 8007590:	2000000c 	.word	0x2000000c

08007594 <_puts_r>:
 8007594:	b570      	push	{r4, r5, r6, lr}
 8007596:	460e      	mov	r6, r1
 8007598:	4605      	mov	r5, r0
 800759a:	b118      	cbz	r0, 80075a4 <_puts_r+0x10>
 800759c:	6983      	ldr	r3, [r0, #24]
 800759e:	b90b      	cbnz	r3, 80075a4 <_puts_r+0x10>
 80075a0:	f001 f870 	bl	8008684 <__sinit>
 80075a4:	69ab      	ldr	r3, [r5, #24]
 80075a6:	68ac      	ldr	r4, [r5, #8]
 80075a8:	b913      	cbnz	r3, 80075b0 <_puts_r+0x1c>
 80075aa:	4628      	mov	r0, r5
 80075ac:	f001 f86a 	bl	8008684 <__sinit>
 80075b0:	4b23      	ldr	r3, [pc, #140]	; (8007640 <_puts_r+0xac>)
 80075b2:	429c      	cmp	r4, r3
 80075b4:	d117      	bne.n	80075e6 <_puts_r+0x52>
 80075b6:	686c      	ldr	r4, [r5, #4]
 80075b8:	89a3      	ldrh	r3, [r4, #12]
 80075ba:	071b      	lsls	r3, r3, #28
 80075bc:	d51d      	bpl.n	80075fa <_puts_r+0x66>
 80075be:	6923      	ldr	r3, [r4, #16]
 80075c0:	b1db      	cbz	r3, 80075fa <_puts_r+0x66>
 80075c2:	3e01      	subs	r6, #1
 80075c4:	68a3      	ldr	r3, [r4, #8]
 80075c6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80075ca:	3b01      	subs	r3, #1
 80075cc:	60a3      	str	r3, [r4, #8]
 80075ce:	b9e9      	cbnz	r1, 800760c <_puts_r+0x78>
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	da2e      	bge.n	8007632 <_puts_r+0x9e>
 80075d4:	4622      	mov	r2, r4
 80075d6:	210a      	movs	r1, #10
 80075d8:	4628      	mov	r0, r5
 80075da:	f000 f83f 	bl	800765c <__swbuf_r>
 80075de:	3001      	adds	r0, #1
 80075e0:	d011      	beq.n	8007606 <_puts_r+0x72>
 80075e2:	200a      	movs	r0, #10
 80075e4:	bd70      	pop	{r4, r5, r6, pc}
 80075e6:	4b17      	ldr	r3, [pc, #92]	; (8007644 <_puts_r+0xb0>)
 80075e8:	429c      	cmp	r4, r3
 80075ea:	d101      	bne.n	80075f0 <_puts_r+0x5c>
 80075ec:	68ac      	ldr	r4, [r5, #8]
 80075ee:	e7e3      	b.n	80075b8 <_puts_r+0x24>
 80075f0:	4b15      	ldr	r3, [pc, #84]	; (8007648 <_puts_r+0xb4>)
 80075f2:	429c      	cmp	r4, r3
 80075f4:	bf08      	it	eq
 80075f6:	68ec      	ldreq	r4, [r5, #12]
 80075f8:	e7de      	b.n	80075b8 <_puts_r+0x24>
 80075fa:	4621      	mov	r1, r4
 80075fc:	4628      	mov	r0, r5
 80075fe:	f000 f87f 	bl	8007700 <__swsetup_r>
 8007602:	2800      	cmp	r0, #0
 8007604:	d0dd      	beq.n	80075c2 <_puts_r+0x2e>
 8007606:	f04f 30ff 	mov.w	r0, #4294967295
 800760a:	bd70      	pop	{r4, r5, r6, pc}
 800760c:	2b00      	cmp	r3, #0
 800760e:	da04      	bge.n	800761a <_puts_r+0x86>
 8007610:	69a2      	ldr	r2, [r4, #24]
 8007612:	4293      	cmp	r3, r2
 8007614:	db06      	blt.n	8007624 <_puts_r+0x90>
 8007616:	290a      	cmp	r1, #10
 8007618:	d004      	beq.n	8007624 <_puts_r+0x90>
 800761a:	6823      	ldr	r3, [r4, #0]
 800761c:	1c5a      	adds	r2, r3, #1
 800761e:	6022      	str	r2, [r4, #0]
 8007620:	7019      	strb	r1, [r3, #0]
 8007622:	e7cf      	b.n	80075c4 <_puts_r+0x30>
 8007624:	4622      	mov	r2, r4
 8007626:	4628      	mov	r0, r5
 8007628:	f000 f818 	bl	800765c <__swbuf_r>
 800762c:	3001      	adds	r0, #1
 800762e:	d1c9      	bne.n	80075c4 <_puts_r+0x30>
 8007630:	e7e9      	b.n	8007606 <_puts_r+0x72>
 8007632:	200a      	movs	r0, #10
 8007634:	6823      	ldr	r3, [r4, #0]
 8007636:	1c5a      	adds	r2, r3, #1
 8007638:	6022      	str	r2, [r4, #0]
 800763a:	7018      	strb	r0, [r3, #0]
 800763c:	bd70      	pop	{r4, r5, r6, pc}
 800763e:	bf00      	nop
 8007640:	08009610 	.word	0x08009610
 8007644:	08009630 	.word	0x08009630
 8007648:	080095f0 	.word	0x080095f0

0800764c <puts>:
 800764c:	4b02      	ldr	r3, [pc, #8]	; (8007658 <puts+0xc>)
 800764e:	4601      	mov	r1, r0
 8007650:	6818      	ldr	r0, [r3, #0]
 8007652:	f7ff bf9f 	b.w	8007594 <_puts_r>
 8007656:	bf00      	nop
 8007658:	2000000c 	.word	0x2000000c

0800765c <__swbuf_r>:
 800765c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765e:	460e      	mov	r6, r1
 8007660:	4614      	mov	r4, r2
 8007662:	4605      	mov	r5, r0
 8007664:	b118      	cbz	r0, 800766e <__swbuf_r+0x12>
 8007666:	6983      	ldr	r3, [r0, #24]
 8007668:	b90b      	cbnz	r3, 800766e <__swbuf_r+0x12>
 800766a:	f001 f80b 	bl	8008684 <__sinit>
 800766e:	4b21      	ldr	r3, [pc, #132]	; (80076f4 <__swbuf_r+0x98>)
 8007670:	429c      	cmp	r4, r3
 8007672:	d12a      	bne.n	80076ca <__swbuf_r+0x6e>
 8007674:	686c      	ldr	r4, [r5, #4]
 8007676:	69a3      	ldr	r3, [r4, #24]
 8007678:	60a3      	str	r3, [r4, #8]
 800767a:	89a3      	ldrh	r3, [r4, #12]
 800767c:	071a      	lsls	r2, r3, #28
 800767e:	d52e      	bpl.n	80076de <__swbuf_r+0x82>
 8007680:	6923      	ldr	r3, [r4, #16]
 8007682:	b363      	cbz	r3, 80076de <__swbuf_r+0x82>
 8007684:	6923      	ldr	r3, [r4, #16]
 8007686:	6820      	ldr	r0, [r4, #0]
 8007688:	b2f6      	uxtb	r6, r6
 800768a:	1ac0      	subs	r0, r0, r3
 800768c:	6963      	ldr	r3, [r4, #20]
 800768e:	4637      	mov	r7, r6
 8007690:	4298      	cmp	r0, r3
 8007692:	db04      	blt.n	800769e <__swbuf_r+0x42>
 8007694:	4621      	mov	r1, r4
 8007696:	4628      	mov	r0, r5
 8007698:	f000 ff8a 	bl	80085b0 <_fflush_r>
 800769c:	bb28      	cbnz	r0, 80076ea <__swbuf_r+0x8e>
 800769e:	68a3      	ldr	r3, [r4, #8]
 80076a0:	3001      	adds	r0, #1
 80076a2:	3b01      	subs	r3, #1
 80076a4:	60a3      	str	r3, [r4, #8]
 80076a6:	6823      	ldr	r3, [r4, #0]
 80076a8:	1c5a      	adds	r2, r3, #1
 80076aa:	6022      	str	r2, [r4, #0]
 80076ac:	701e      	strb	r6, [r3, #0]
 80076ae:	6963      	ldr	r3, [r4, #20]
 80076b0:	4298      	cmp	r0, r3
 80076b2:	d004      	beq.n	80076be <__swbuf_r+0x62>
 80076b4:	89a3      	ldrh	r3, [r4, #12]
 80076b6:	07db      	lsls	r3, r3, #31
 80076b8:	d519      	bpl.n	80076ee <__swbuf_r+0x92>
 80076ba:	2e0a      	cmp	r6, #10
 80076bc:	d117      	bne.n	80076ee <__swbuf_r+0x92>
 80076be:	4621      	mov	r1, r4
 80076c0:	4628      	mov	r0, r5
 80076c2:	f000 ff75 	bl	80085b0 <_fflush_r>
 80076c6:	b190      	cbz	r0, 80076ee <__swbuf_r+0x92>
 80076c8:	e00f      	b.n	80076ea <__swbuf_r+0x8e>
 80076ca:	4b0b      	ldr	r3, [pc, #44]	; (80076f8 <__swbuf_r+0x9c>)
 80076cc:	429c      	cmp	r4, r3
 80076ce:	d101      	bne.n	80076d4 <__swbuf_r+0x78>
 80076d0:	68ac      	ldr	r4, [r5, #8]
 80076d2:	e7d0      	b.n	8007676 <__swbuf_r+0x1a>
 80076d4:	4b09      	ldr	r3, [pc, #36]	; (80076fc <__swbuf_r+0xa0>)
 80076d6:	429c      	cmp	r4, r3
 80076d8:	bf08      	it	eq
 80076da:	68ec      	ldreq	r4, [r5, #12]
 80076dc:	e7cb      	b.n	8007676 <__swbuf_r+0x1a>
 80076de:	4621      	mov	r1, r4
 80076e0:	4628      	mov	r0, r5
 80076e2:	f000 f80d 	bl	8007700 <__swsetup_r>
 80076e6:	2800      	cmp	r0, #0
 80076e8:	d0cc      	beq.n	8007684 <__swbuf_r+0x28>
 80076ea:	f04f 37ff 	mov.w	r7, #4294967295
 80076ee:	4638      	mov	r0, r7
 80076f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076f2:	bf00      	nop
 80076f4:	08009610 	.word	0x08009610
 80076f8:	08009630 	.word	0x08009630
 80076fc:	080095f0 	.word	0x080095f0

08007700 <__swsetup_r>:
 8007700:	4b32      	ldr	r3, [pc, #200]	; (80077cc <__swsetup_r+0xcc>)
 8007702:	b570      	push	{r4, r5, r6, lr}
 8007704:	681d      	ldr	r5, [r3, #0]
 8007706:	4606      	mov	r6, r0
 8007708:	460c      	mov	r4, r1
 800770a:	b125      	cbz	r5, 8007716 <__swsetup_r+0x16>
 800770c:	69ab      	ldr	r3, [r5, #24]
 800770e:	b913      	cbnz	r3, 8007716 <__swsetup_r+0x16>
 8007710:	4628      	mov	r0, r5
 8007712:	f000 ffb7 	bl	8008684 <__sinit>
 8007716:	4b2e      	ldr	r3, [pc, #184]	; (80077d0 <__swsetup_r+0xd0>)
 8007718:	429c      	cmp	r4, r3
 800771a:	d10f      	bne.n	800773c <__swsetup_r+0x3c>
 800771c:	686c      	ldr	r4, [r5, #4]
 800771e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007722:	b29a      	uxth	r2, r3
 8007724:	0715      	lsls	r5, r2, #28
 8007726:	d42c      	bmi.n	8007782 <__swsetup_r+0x82>
 8007728:	06d0      	lsls	r0, r2, #27
 800772a:	d411      	bmi.n	8007750 <__swsetup_r+0x50>
 800772c:	2209      	movs	r2, #9
 800772e:	6032      	str	r2, [r6, #0]
 8007730:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007734:	81a3      	strh	r3, [r4, #12]
 8007736:	f04f 30ff 	mov.w	r0, #4294967295
 800773a:	bd70      	pop	{r4, r5, r6, pc}
 800773c:	4b25      	ldr	r3, [pc, #148]	; (80077d4 <__swsetup_r+0xd4>)
 800773e:	429c      	cmp	r4, r3
 8007740:	d101      	bne.n	8007746 <__swsetup_r+0x46>
 8007742:	68ac      	ldr	r4, [r5, #8]
 8007744:	e7eb      	b.n	800771e <__swsetup_r+0x1e>
 8007746:	4b24      	ldr	r3, [pc, #144]	; (80077d8 <__swsetup_r+0xd8>)
 8007748:	429c      	cmp	r4, r3
 800774a:	bf08      	it	eq
 800774c:	68ec      	ldreq	r4, [r5, #12]
 800774e:	e7e6      	b.n	800771e <__swsetup_r+0x1e>
 8007750:	0751      	lsls	r1, r2, #29
 8007752:	d512      	bpl.n	800777a <__swsetup_r+0x7a>
 8007754:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007756:	b141      	cbz	r1, 800776a <__swsetup_r+0x6a>
 8007758:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800775c:	4299      	cmp	r1, r3
 800775e:	d002      	beq.n	8007766 <__swsetup_r+0x66>
 8007760:	4630      	mov	r0, r6
 8007762:	f001 fb8b 	bl	8008e7c <_free_r>
 8007766:	2300      	movs	r3, #0
 8007768:	6363      	str	r3, [r4, #52]	; 0x34
 800776a:	89a3      	ldrh	r3, [r4, #12]
 800776c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007770:	81a3      	strh	r3, [r4, #12]
 8007772:	2300      	movs	r3, #0
 8007774:	6063      	str	r3, [r4, #4]
 8007776:	6923      	ldr	r3, [r4, #16]
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	89a3      	ldrh	r3, [r4, #12]
 800777c:	f043 0308 	orr.w	r3, r3, #8
 8007780:	81a3      	strh	r3, [r4, #12]
 8007782:	6923      	ldr	r3, [r4, #16]
 8007784:	b94b      	cbnz	r3, 800779a <__swsetup_r+0x9a>
 8007786:	89a3      	ldrh	r3, [r4, #12]
 8007788:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800778c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007790:	d003      	beq.n	800779a <__swsetup_r+0x9a>
 8007792:	4621      	mov	r1, r4
 8007794:	4630      	mov	r0, r6
 8007796:	f001 f831 	bl	80087fc <__smakebuf_r>
 800779a:	89a2      	ldrh	r2, [r4, #12]
 800779c:	f012 0301 	ands.w	r3, r2, #1
 80077a0:	d00c      	beq.n	80077bc <__swsetup_r+0xbc>
 80077a2:	2300      	movs	r3, #0
 80077a4:	60a3      	str	r3, [r4, #8]
 80077a6:	6963      	ldr	r3, [r4, #20]
 80077a8:	425b      	negs	r3, r3
 80077aa:	61a3      	str	r3, [r4, #24]
 80077ac:	6923      	ldr	r3, [r4, #16]
 80077ae:	b953      	cbnz	r3, 80077c6 <__swsetup_r+0xc6>
 80077b0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80077b4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80077b8:	d1ba      	bne.n	8007730 <__swsetup_r+0x30>
 80077ba:	bd70      	pop	{r4, r5, r6, pc}
 80077bc:	0792      	lsls	r2, r2, #30
 80077be:	bf58      	it	pl
 80077c0:	6963      	ldrpl	r3, [r4, #20]
 80077c2:	60a3      	str	r3, [r4, #8]
 80077c4:	e7f2      	b.n	80077ac <__swsetup_r+0xac>
 80077c6:	2000      	movs	r0, #0
 80077c8:	e7f7      	b.n	80077ba <__swsetup_r+0xba>
 80077ca:	bf00      	nop
 80077cc:	2000000c 	.word	0x2000000c
 80077d0:	08009610 	.word	0x08009610
 80077d4:	08009630 	.word	0x08009630
 80077d8:	080095f0 	.word	0x080095f0

080077dc <quorem>:
 80077dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077e0:	6903      	ldr	r3, [r0, #16]
 80077e2:	690c      	ldr	r4, [r1, #16]
 80077e4:	4680      	mov	r8, r0
 80077e6:	429c      	cmp	r4, r3
 80077e8:	f300 8082 	bgt.w	80078f0 <quorem+0x114>
 80077ec:	3c01      	subs	r4, #1
 80077ee:	f101 0714 	add.w	r7, r1, #20
 80077f2:	f100 0614 	add.w	r6, r0, #20
 80077f6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80077fa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80077fe:	3501      	adds	r5, #1
 8007800:	fbb0 f5f5 	udiv	r5, r0, r5
 8007804:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8007808:	eb06 030e 	add.w	r3, r6, lr
 800780c:	eb07 090e 	add.w	r9, r7, lr
 8007810:	9301      	str	r3, [sp, #4]
 8007812:	b38d      	cbz	r5, 8007878 <quorem+0x9c>
 8007814:	f04f 0a00 	mov.w	sl, #0
 8007818:	4638      	mov	r0, r7
 800781a:	46b4      	mov	ip, r6
 800781c:	46d3      	mov	fp, sl
 800781e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007822:	b293      	uxth	r3, r2
 8007824:	fb05 a303 	mla	r3, r5, r3, sl
 8007828:	0c12      	lsrs	r2, r2, #16
 800782a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800782e:	fb05 a202 	mla	r2, r5, r2, sl
 8007832:	b29b      	uxth	r3, r3
 8007834:	ebab 0303 	sub.w	r3, fp, r3
 8007838:	f8bc b000 	ldrh.w	fp, [ip]
 800783c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8007840:	445b      	add	r3, fp
 8007842:	fa1f fb82 	uxth.w	fp, r2
 8007846:	f8dc 2000 	ldr.w	r2, [ip]
 800784a:	4581      	cmp	r9, r0
 800784c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007850:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007854:	b29b      	uxth	r3, r3
 8007856:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800785a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800785e:	f84c 3b04 	str.w	r3, [ip], #4
 8007862:	d2dc      	bcs.n	800781e <quorem+0x42>
 8007864:	f856 300e 	ldr.w	r3, [r6, lr]
 8007868:	b933      	cbnz	r3, 8007878 <quorem+0x9c>
 800786a:	9b01      	ldr	r3, [sp, #4]
 800786c:	3b04      	subs	r3, #4
 800786e:	429e      	cmp	r6, r3
 8007870:	461a      	mov	r2, r3
 8007872:	d331      	bcc.n	80078d8 <quorem+0xfc>
 8007874:	f8c8 4010 	str.w	r4, [r8, #16]
 8007878:	4640      	mov	r0, r8
 800787a:	f001 fa28 	bl	8008cce <__mcmp>
 800787e:	2800      	cmp	r0, #0
 8007880:	db26      	blt.n	80078d0 <quorem+0xf4>
 8007882:	4630      	mov	r0, r6
 8007884:	f04f 0e00 	mov.w	lr, #0
 8007888:	3501      	adds	r5, #1
 800788a:	f857 1b04 	ldr.w	r1, [r7], #4
 800788e:	f8d0 c000 	ldr.w	ip, [r0]
 8007892:	b28b      	uxth	r3, r1
 8007894:	ebae 0303 	sub.w	r3, lr, r3
 8007898:	fa1f f28c 	uxth.w	r2, ip
 800789c:	4413      	add	r3, r2
 800789e:	0c0a      	lsrs	r2, r1, #16
 80078a0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80078a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80078a8:	b29b      	uxth	r3, r3
 80078aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078ae:	45b9      	cmp	r9, r7
 80078b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80078b4:	f840 3b04 	str.w	r3, [r0], #4
 80078b8:	d2e7      	bcs.n	800788a <quorem+0xae>
 80078ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80078be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80078c2:	b92a      	cbnz	r2, 80078d0 <quorem+0xf4>
 80078c4:	3b04      	subs	r3, #4
 80078c6:	429e      	cmp	r6, r3
 80078c8:	461a      	mov	r2, r3
 80078ca:	d30b      	bcc.n	80078e4 <quorem+0x108>
 80078cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80078d0:	4628      	mov	r0, r5
 80078d2:	b003      	add	sp, #12
 80078d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078d8:	6812      	ldr	r2, [r2, #0]
 80078da:	3b04      	subs	r3, #4
 80078dc:	2a00      	cmp	r2, #0
 80078de:	d1c9      	bne.n	8007874 <quorem+0x98>
 80078e0:	3c01      	subs	r4, #1
 80078e2:	e7c4      	b.n	800786e <quorem+0x92>
 80078e4:	6812      	ldr	r2, [r2, #0]
 80078e6:	3b04      	subs	r3, #4
 80078e8:	2a00      	cmp	r2, #0
 80078ea:	d1ef      	bne.n	80078cc <quorem+0xf0>
 80078ec:	3c01      	subs	r4, #1
 80078ee:	e7ea      	b.n	80078c6 <quorem+0xea>
 80078f0:	2000      	movs	r0, #0
 80078f2:	e7ee      	b.n	80078d2 <quorem+0xf6>
 80078f4:	0000      	movs	r0, r0
	...

080078f8 <_dtoa_r>:
 80078f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078fc:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078fe:	b095      	sub	sp, #84	; 0x54
 8007900:	4604      	mov	r4, r0
 8007902:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8007904:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007908:	b93e      	cbnz	r6, 800791a <_dtoa_r+0x22>
 800790a:	2010      	movs	r0, #16
 800790c:	f000 ffb6 	bl	800887c <malloc>
 8007910:	6260      	str	r0, [r4, #36]	; 0x24
 8007912:	6046      	str	r6, [r0, #4]
 8007914:	6086      	str	r6, [r0, #8]
 8007916:	6006      	str	r6, [r0, #0]
 8007918:	60c6      	str	r6, [r0, #12]
 800791a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800791c:	6819      	ldr	r1, [r3, #0]
 800791e:	b151      	cbz	r1, 8007936 <_dtoa_r+0x3e>
 8007920:	685a      	ldr	r2, [r3, #4]
 8007922:	2301      	movs	r3, #1
 8007924:	4093      	lsls	r3, r2
 8007926:	604a      	str	r2, [r1, #4]
 8007928:	608b      	str	r3, [r1, #8]
 800792a:	4620      	mov	r0, r4
 800792c:	f000 fffb 	bl	8008926 <_Bfree>
 8007930:	2200      	movs	r2, #0
 8007932:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007934:	601a      	str	r2, [r3, #0]
 8007936:	9b03      	ldr	r3, [sp, #12]
 8007938:	2b00      	cmp	r3, #0
 800793a:	bfb7      	itett	lt
 800793c:	2301      	movlt	r3, #1
 800793e:	2300      	movge	r3, #0
 8007940:	602b      	strlt	r3, [r5, #0]
 8007942:	9b03      	ldrlt	r3, [sp, #12]
 8007944:	bfae      	itee	ge
 8007946:	602b      	strge	r3, [r5, #0]
 8007948:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800794c:	9303      	strlt	r3, [sp, #12]
 800794e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007952:	4bab      	ldr	r3, [pc, #684]	; (8007c00 <_dtoa_r+0x308>)
 8007954:	ea33 0309 	bics.w	r3, r3, r9
 8007958:	d11b      	bne.n	8007992 <_dtoa_r+0x9a>
 800795a:	f242 730f 	movw	r3, #9999	; 0x270f
 800795e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007960:	6013      	str	r3, [r2, #0]
 8007962:	9b02      	ldr	r3, [sp, #8]
 8007964:	b923      	cbnz	r3, 8007970 <_dtoa_r+0x78>
 8007966:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800796a:	2800      	cmp	r0, #0
 800796c:	f000 8583 	beq.w	8008476 <_dtoa_r+0xb7e>
 8007970:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007972:	b953      	cbnz	r3, 800798a <_dtoa_r+0x92>
 8007974:	4ba3      	ldr	r3, [pc, #652]	; (8007c04 <_dtoa_r+0x30c>)
 8007976:	e021      	b.n	80079bc <_dtoa_r+0xc4>
 8007978:	4ba3      	ldr	r3, [pc, #652]	; (8007c08 <_dtoa_r+0x310>)
 800797a:	9306      	str	r3, [sp, #24]
 800797c:	3308      	adds	r3, #8
 800797e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007980:	6013      	str	r3, [r2, #0]
 8007982:	9806      	ldr	r0, [sp, #24]
 8007984:	b015      	add	sp, #84	; 0x54
 8007986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800798a:	4b9e      	ldr	r3, [pc, #632]	; (8007c04 <_dtoa_r+0x30c>)
 800798c:	9306      	str	r3, [sp, #24]
 800798e:	3303      	adds	r3, #3
 8007990:	e7f5      	b.n	800797e <_dtoa_r+0x86>
 8007992:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007996:	2200      	movs	r2, #0
 8007998:	2300      	movs	r3, #0
 800799a:	4630      	mov	r0, r6
 800799c:	4639      	mov	r1, r7
 800799e:	f7f8 ffff 	bl	80009a0 <__aeabi_dcmpeq>
 80079a2:	4680      	mov	r8, r0
 80079a4:	b160      	cbz	r0, 80079c0 <_dtoa_r+0xc8>
 80079a6:	2301      	movs	r3, #1
 80079a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80079aa:	6013      	str	r3, [r2, #0]
 80079ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	f000 855e 	beq.w	8008470 <_dtoa_r+0xb78>
 80079b4:	4b95      	ldr	r3, [pc, #596]	; (8007c0c <_dtoa_r+0x314>)
 80079b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80079b8:	6013      	str	r3, [r2, #0]
 80079ba:	3b01      	subs	r3, #1
 80079bc:	9306      	str	r3, [sp, #24]
 80079be:	e7e0      	b.n	8007982 <_dtoa_r+0x8a>
 80079c0:	ab12      	add	r3, sp, #72	; 0x48
 80079c2:	9301      	str	r3, [sp, #4]
 80079c4:	ab13      	add	r3, sp, #76	; 0x4c
 80079c6:	9300      	str	r3, [sp, #0]
 80079c8:	4632      	mov	r2, r6
 80079ca:	463b      	mov	r3, r7
 80079cc:	4620      	mov	r0, r4
 80079ce:	f001 f9f7 	bl	8008dc0 <__d2b>
 80079d2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079d6:	4682      	mov	sl, r0
 80079d8:	2d00      	cmp	r5, #0
 80079da:	d07d      	beq.n	8007ad8 <_dtoa_r+0x1e0>
 80079dc:	4630      	mov	r0, r6
 80079de:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80079e2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80079e6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80079ea:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079ee:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80079f2:	2200      	movs	r2, #0
 80079f4:	4b86      	ldr	r3, [pc, #536]	; (8007c10 <_dtoa_r+0x318>)
 80079f6:	f7f8 fbb7 	bl	8000168 <__aeabi_dsub>
 80079fa:	a37b      	add	r3, pc, #492	; (adr r3, 8007be8 <_dtoa_r+0x2f0>)
 80079fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a00:	f7f8 fd66 	bl	80004d0 <__aeabi_dmul>
 8007a04:	a37a      	add	r3, pc, #488	; (adr r3, 8007bf0 <_dtoa_r+0x2f8>)
 8007a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0a:	f7f8 fbaf 	bl	800016c <__adddf3>
 8007a0e:	4606      	mov	r6, r0
 8007a10:	4628      	mov	r0, r5
 8007a12:	460f      	mov	r7, r1
 8007a14:	f7f8 fcf6 	bl	8000404 <__aeabi_i2d>
 8007a18:	a377      	add	r3, pc, #476	; (adr r3, 8007bf8 <_dtoa_r+0x300>)
 8007a1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1e:	f7f8 fd57 	bl	80004d0 <__aeabi_dmul>
 8007a22:	4602      	mov	r2, r0
 8007a24:	460b      	mov	r3, r1
 8007a26:	4630      	mov	r0, r6
 8007a28:	4639      	mov	r1, r7
 8007a2a:	f7f8 fb9f 	bl	800016c <__adddf3>
 8007a2e:	4606      	mov	r6, r0
 8007a30:	460f      	mov	r7, r1
 8007a32:	f7f8 fffd 	bl	8000a30 <__aeabi_d2iz>
 8007a36:	2200      	movs	r2, #0
 8007a38:	4683      	mov	fp, r0
 8007a3a:	2300      	movs	r3, #0
 8007a3c:	4630      	mov	r0, r6
 8007a3e:	4639      	mov	r1, r7
 8007a40:	f7f8 ffb8 	bl	80009b4 <__aeabi_dcmplt>
 8007a44:	b158      	cbz	r0, 8007a5e <_dtoa_r+0x166>
 8007a46:	4658      	mov	r0, fp
 8007a48:	f7f8 fcdc 	bl	8000404 <__aeabi_i2d>
 8007a4c:	4602      	mov	r2, r0
 8007a4e:	460b      	mov	r3, r1
 8007a50:	4630      	mov	r0, r6
 8007a52:	4639      	mov	r1, r7
 8007a54:	f7f8 ffa4 	bl	80009a0 <__aeabi_dcmpeq>
 8007a58:	b908      	cbnz	r0, 8007a5e <_dtoa_r+0x166>
 8007a5a:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a5e:	f1bb 0f16 	cmp.w	fp, #22
 8007a62:	d858      	bhi.n	8007b16 <_dtoa_r+0x21e>
 8007a64:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007a68:	496a      	ldr	r1, [pc, #424]	; (8007c14 <_dtoa_r+0x31c>)
 8007a6a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8007a6e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007a72:	f7f8 ffbd 	bl	80009f0 <__aeabi_dcmpgt>
 8007a76:	2800      	cmp	r0, #0
 8007a78:	d04f      	beq.n	8007b1a <_dtoa_r+0x222>
 8007a7a:	2300      	movs	r3, #0
 8007a7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007a80:	930d      	str	r3, [sp, #52]	; 0x34
 8007a82:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a84:	1b5d      	subs	r5, r3, r5
 8007a86:	1e6b      	subs	r3, r5, #1
 8007a88:	9307      	str	r3, [sp, #28]
 8007a8a:	bf43      	ittte	mi
 8007a8c:	2300      	movmi	r3, #0
 8007a8e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007a92:	9307      	strmi	r3, [sp, #28]
 8007a94:	f04f 0800 	movpl.w	r8, #0
 8007a98:	f1bb 0f00 	cmp.w	fp, #0
 8007a9c:	db3f      	blt.n	8007b1e <_dtoa_r+0x226>
 8007a9e:	9b07      	ldr	r3, [sp, #28]
 8007aa0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 8007aa4:	445b      	add	r3, fp
 8007aa6:	9307      	str	r3, [sp, #28]
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	9308      	str	r3, [sp, #32]
 8007aac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007aae:	2b09      	cmp	r3, #9
 8007ab0:	f200 80b4 	bhi.w	8007c1c <_dtoa_r+0x324>
 8007ab4:	2b05      	cmp	r3, #5
 8007ab6:	bfc4      	itt	gt
 8007ab8:	3b04      	subgt	r3, #4
 8007aba:	931e      	strgt	r3, [sp, #120]	; 0x78
 8007abc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8007abe:	bfc8      	it	gt
 8007ac0:	2600      	movgt	r6, #0
 8007ac2:	f1a3 0302 	sub.w	r3, r3, #2
 8007ac6:	bfd8      	it	le
 8007ac8:	2601      	movle	r6, #1
 8007aca:	2b03      	cmp	r3, #3
 8007acc:	f200 80b2 	bhi.w	8007c34 <_dtoa_r+0x33c>
 8007ad0:	e8df f003 	tbb	[pc, r3]
 8007ad4:	782d8684 	.word	0x782d8684
 8007ad8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007ada:	9d12      	ldr	r5, [sp, #72]	; 0x48
 8007adc:	441d      	add	r5, r3
 8007ade:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007ae2:	2b20      	cmp	r3, #32
 8007ae4:	dd11      	ble.n	8007b0a <_dtoa_r+0x212>
 8007ae6:	9a02      	ldr	r2, [sp, #8]
 8007ae8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8007aec:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007af0:	fa22 f000 	lsr.w	r0, r2, r0
 8007af4:	fa09 f303 	lsl.w	r3, r9, r3
 8007af8:	4318      	orrs	r0, r3
 8007afa:	f7f8 fc73 	bl	80003e4 <__aeabi_ui2d>
 8007afe:	2301      	movs	r3, #1
 8007b00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007b04:	3d01      	subs	r5, #1
 8007b06:	9310      	str	r3, [sp, #64]	; 0x40
 8007b08:	e773      	b.n	80079f2 <_dtoa_r+0xfa>
 8007b0a:	f1c3 0020 	rsb	r0, r3, #32
 8007b0e:	9b02      	ldr	r3, [sp, #8]
 8007b10:	fa03 f000 	lsl.w	r0, r3, r0
 8007b14:	e7f1      	b.n	8007afa <_dtoa_r+0x202>
 8007b16:	2301      	movs	r3, #1
 8007b18:	e7b2      	b.n	8007a80 <_dtoa_r+0x188>
 8007b1a:	900d      	str	r0, [sp, #52]	; 0x34
 8007b1c:	e7b1      	b.n	8007a82 <_dtoa_r+0x18a>
 8007b1e:	f1cb 0300 	rsb	r3, fp, #0
 8007b22:	9308      	str	r3, [sp, #32]
 8007b24:	2300      	movs	r3, #0
 8007b26:	eba8 080b 	sub.w	r8, r8, fp
 8007b2a:	930c      	str	r3, [sp, #48]	; 0x30
 8007b2c:	e7be      	b.n	8007aac <_dtoa_r+0x1b4>
 8007b2e:	2301      	movs	r3, #1
 8007b30:	9309      	str	r3, [sp, #36]	; 0x24
 8007b32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	f340 8080 	ble.w	8007c3a <_dtoa_r+0x342>
 8007b3a:	4699      	mov	r9, r3
 8007b3c:	9304      	str	r3, [sp, #16]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	2104      	movs	r1, #4
 8007b42:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007b44:	606a      	str	r2, [r5, #4]
 8007b46:	f101 0214 	add.w	r2, r1, #20
 8007b4a:	429a      	cmp	r2, r3
 8007b4c:	d97a      	bls.n	8007c44 <_dtoa_r+0x34c>
 8007b4e:	6869      	ldr	r1, [r5, #4]
 8007b50:	4620      	mov	r0, r4
 8007b52:	f000 feb4 	bl	80088be <_Balloc>
 8007b56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007b58:	6028      	str	r0, [r5, #0]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f1b9 0f0e 	cmp.w	r9, #14
 8007b60:	9306      	str	r3, [sp, #24]
 8007b62:	f200 80f0 	bhi.w	8007d46 <_dtoa_r+0x44e>
 8007b66:	2e00      	cmp	r6, #0
 8007b68:	f000 80ed 	beq.w	8007d46 <_dtoa_r+0x44e>
 8007b6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007b70:	f1bb 0f00 	cmp.w	fp, #0
 8007b74:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8007b78:	dd79      	ble.n	8007c6e <_dtoa_r+0x376>
 8007b7a:	4a26      	ldr	r2, [pc, #152]	; (8007c14 <_dtoa_r+0x31c>)
 8007b7c:	f00b 030f 	and.w	r3, fp, #15
 8007b80:	ea4f 162b 	mov.w	r6, fp, asr #4
 8007b84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007b88:	06f0      	lsls	r0, r6, #27
 8007b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007b92:	d55c      	bpl.n	8007c4e <_dtoa_r+0x356>
 8007b94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007b98:	4b1f      	ldr	r3, [pc, #124]	; (8007c18 <_dtoa_r+0x320>)
 8007b9a:	2503      	movs	r5, #3
 8007b9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007ba0:	f7f8 fdc0 	bl	8000724 <__aeabi_ddiv>
 8007ba4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ba8:	f006 060f 	and.w	r6, r6, #15
 8007bac:	4f1a      	ldr	r7, [pc, #104]	; (8007c18 <_dtoa_r+0x320>)
 8007bae:	2e00      	cmp	r6, #0
 8007bb0:	d14f      	bne.n	8007c52 <_dtoa_r+0x35a>
 8007bb2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007bb6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007bba:	f7f8 fdb3 	bl	8000724 <__aeabi_ddiv>
 8007bbe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007bc2:	e06e      	b.n	8007ca2 <_dtoa_r+0x3aa>
 8007bc4:	2301      	movs	r3, #1
 8007bc6:	9309      	str	r3, [sp, #36]	; 0x24
 8007bc8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007bca:	445b      	add	r3, fp
 8007bcc:	f103 0901 	add.w	r9, r3, #1
 8007bd0:	9304      	str	r3, [sp, #16]
 8007bd2:	464b      	mov	r3, r9
 8007bd4:	2b01      	cmp	r3, #1
 8007bd6:	bfb8      	it	lt
 8007bd8:	2301      	movlt	r3, #1
 8007bda:	e7b0      	b.n	8007b3e <_dtoa_r+0x246>
 8007bdc:	2300      	movs	r3, #0
 8007bde:	e7a7      	b.n	8007b30 <_dtoa_r+0x238>
 8007be0:	2300      	movs	r3, #0
 8007be2:	e7f0      	b.n	8007bc6 <_dtoa_r+0x2ce>
 8007be4:	f3af 8000 	nop.w
 8007be8:	636f4361 	.word	0x636f4361
 8007bec:	3fd287a7 	.word	0x3fd287a7
 8007bf0:	8b60c8b3 	.word	0x8b60c8b3
 8007bf4:	3fc68a28 	.word	0x3fc68a28
 8007bf8:	509f79fb 	.word	0x509f79fb
 8007bfc:	3fd34413 	.word	0x3fd34413
 8007c00:	7ff00000 	.word	0x7ff00000
 8007c04:	080095e9 	.word	0x080095e9
 8007c08:	080095e0 	.word	0x080095e0
 8007c0c:	080095bd 	.word	0x080095bd
 8007c10:	3ff80000 	.word	0x3ff80000
 8007c14:	08009678 	.word	0x08009678
 8007c18:	08009650 	.word	0x08009650
 8007c1c:	2601      	movs	r6, #1
 8007c1e:	2300      	movs	r3, #0
 8007c20:	9609      	str	r6, [sp, #36]	; 0x24
 8007c22:	931e      	str	r3, [sp, #120]	; 0x78
 8007c24:	f04f 33ff 	mov.w	r3, #4294967295
 8007c28:	2200      	movs	r2, #0
 8007c2a:	9304      	str	r3, [sp, #16]
 8007c2c:	4699      	mov	r9, r3
 8007c2e:	2312      	movs	r3, #18
 8007c30:	921f      	str	r2, [sp, #124]	; 0x7c
 8007c32:	e784      	b.n	8007b3e <_dtoa_r+0x246>
 8007c34:	2301      	movs	r3, #1
 8007c36:	9309      	str	r3, [sp, #36]	; 0x24
 8007c38:	e7f4      	b.n	8007c24 <_dtoa_r+0x32c>
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	9304      	str	r3, [sp, #16]
 8007c3e:	4699      	mov	r9, r3
 8007c40:	461a      	mov	r2, r3
 8007c42:	e7f5      	b.n	8007c30 <_dtoa_r+0x338>
 8007c44:	686a      	ldr	r2, [r5, #4]
 8007c46:	0049      	lsls	r1, r1, #1
 8007c48:	3201      	adds	r2, #1
 8007c4a:	606a      	str	r2, [r5, #4]
 8007c4c:	e77b      	b.n	8007b46 <_dtoa_r+0x24e>
 8007c4e:	2502      	movs	r5, #2
 8007c50:	e7ac      	b.n	8007bac <_dtoa_r+0x2b4>
 8007c52:	07f1      	lsls	r1, r6, #31
 8007c54:	d508      	bpl.n	8007c68 <_dtoa_r+0x370>
 8007c56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c5e:	f7f8 fc37 	bl	80004d0 <__aeabi_dmul>
 8007c62:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007c66:	3501      	adds	r5, #1
 8007c68:	1076      	asrs	r6, r6, #1
 8007c6a:	3708      	adds	r7, #8
 8007c6c:	e79f      	b.n	8007bae <_dtoa_r+0x2b6>
 8007c6e:	f000 80a5 	beq.w	8007dbc <_dtoa_r+0x4c4>
 8007c72:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8007c76:	f1cb 0600 	rsb	r6, fp, #0
 8007c7a:	4ba2      	ldr	r3, [pc, #648]	; (8007f04 <_dtoa_r+0x60c>)
 8007c7c:	f006 020f 	and.w	r2, r6, #15
 8007c80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c88:	f7f8 fc22 	bl	80004d0 <__aeabi_dmul>
 8007c8c:	2502      	movs	r5, #2
 8007c8e:	2300      	movs	r3, #0
 8007c90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c94:	4f9c      	ldr	r7, [pc, #624]	; (8007f08 <_dtoa_r+0x610>)
 8007c96:	1136      	asrs	r6, r6, #4
 8007c98:	2e00      	cmp	r6, #0
 8007c9a:	f040 8084 	bne.w	8007da6 <_dtoa_r+0x4ae>
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d18d      	bne.n	8007bbe <_dtoa_r+0x2c6>
 8007ca2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007ca4:	2b00      	cmp	r3, #0
 8007ca6:	f000 808b 	beq.w	8007dc0 <_dtoa_r+0x4c8>
 8007caa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8007cb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4b94      	ldr	r3, [pc, #592]	; (8007f0c <_dtoa_r+0x614>)
 8007cba:	f7f8 fe7b 	bl	80009b4 <__aeabi_dcmplt>
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	d07e      	beq.n	8007dc0 <_dtoa_r+0x4c8>
 8007cc2:	f1b9 0f00 	cmp.w	r9, #0
 8007cc6:	d07b      	beq.n	8007dc0 <_dtoa_r+0x4c8>
 8007cc8:	9b04      	ldr	r3, [sp, #16]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	dd37      	ble.n	8007d3e <_dtoa_r+0x446>
 8007cce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	4b8e      	ldr	r3, [pc, #568]	; (8007f10 <_dtoa_r+0x618>)
 8007cd6:	f7f8 fbfb 	bl	80004d0 <__aeabi_dmul>
 8007cda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cde:	9e04      	ldr	r6, [sp, #16]
 8007ce0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007ce4:	3501      	adds	r5, #1
 8007ce6:	4628      	mov	r0, r5
 8007ce8:	f7f8 fb8c 	bl	8000404 <__aeabi_i2d>
 8007cec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007cf0:	f7f8 fbee 	bl	80004d0 <__aeabi_dmul>
 8007cf4:	4b87      	ldr	r3, [pc, #540]	; (8007f14 <_dtoa_r+0x61c>)
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f7f8 fa38 	bl	800016c <__adddf3>
 8007cfc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007d00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007d02:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8007d06:	950b      	str	r5, [sp, #44]	; 0x2c
 8007d08:	2e00      	cmp	r6, #0
 8007d0a:	d15c      	bne.n	8007dc6 <_dtoa_r+0x4ce>
 8007d0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d10:	2200      	movs	r2, #0
 8007d12:	4b81      	ldr	r3, [pc, #516]	; (8007f18 <_dtoa_r+0x620>)
 8007d14:	f7f8 fa28 	bl	8000168 <__aeabi_dsub>
 8007d18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d1a:	462b      	mov	r3, r5
 8007d1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007d20:	f7f8 fe66 	bl	80009f0 <__aeabi_dcmpgt>
 8007d24:	2800      	cmp	r0, #0
 8007d26:	f040 82f7 	bne.w	8008318 <_dtoa_r+0xa20>
 8007d2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007d30:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8007d34:	f7f8 fe3e 	bl	80009b4 <__aeabi_dcmplt>
 8007d38:	2800      	cmp	r0, #0
 8007d3a:	f040 82eb 	bne.w	8008314 <_dtoa_r+0xa1c>
 8007d3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8007d42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	f2c0 8150 	blt.w	8007fee <_dtoa_r+0x6f6>
 8007d4e:	f1bb 0f0e 	cmp.w	fp, #14
 8007d52:	f300 814c 	bgt.w	8007fee <_dtoa_r+0x6f6>
 8007d56:	4b6b      	ldr	r3, [pc, #428]	; (8007f04 <_dtoa_r+0x60c>)
 8007d58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007d64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	f280 80da 	bge.w	8007f20 <_dtoa_r+0x628>
 8007d6c:	f1b9 0f00 	cmp.w	r9, #0
 8007d70:	f300 80d6 	bgt.w	8007f20 <_dtoa_r+0x628>
 8007d74:	f040 82cd 	bne.w	8008312 <_dtoa_r+0xa1a>
 8007d78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d7c:	2200      	movs	r2, #0
 8007d7e:	4b66      	ldr	r3, [pc, #408]	; (8007f18 <_dtoa_r+0x620>)
 8007d80:	f7f8 fba6 	bl	80004d0 <__aeabi_dmul>
 8007d84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d88:	f7f8 fe28 	bl	80009dc <__aeabi_dcmpge>
 8007d8c:	464e      	mov	r6, r9
 8007d8e:	464f      	mov	r7, r9
 8007d90:	2800      	cmp	r0, #0
 8007d92:	f040 82a4 	bne.w	80082de <_dtoa_r+0x9e6>
 8007d96:	9b06      	ldr	r3, [sp, #24]
 8007d98:	9a06      	ldr	r2, [sp, #24]
 8007d9a:	1c5d      	adds	r5, r3, #1
 8007d9c:	2331      	movs	r3, #49	; 0x31
 8007d9e:	f10b 0b01 	add.w	fp, fp, #1
 8007da2:	7013      	strb	r3, [r2, #0]
 8007da4:	e29f      	b.n	80082e6 <_dtoa_r+0x9ee>
 8007da6:	07f2      	lsls	r2, r6, #31
 8007da8:	d505      	bpl.n	8007db6 <_dtoa_r+0x4be>
 8007daa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007dae:	f7f8 fb8f 	bl	80004d0 <__aeabi_dmul>
 8007db2:	2301      	movs	r3, #1
 8007db4:	3501      	adds	r5, #1
 8007db6:	1076      	asrs	r6, r6, #1
 8007db8:	3708      	adds	r7, #8
 8007dba:	e76d      	b.n	8007c98 <_dtoa_r+0x3a0>
 8007dbc:	2502      	movs	r5, #2
 8007dbe:	e770      	b.n	8007ca2 <_dtoa_r+0x3aa>
 8007dc0:	465f      	mov	r7, fp
 8007dc2:	464e      	mov	r6, r9
 8007dc4:	e78f      	b.n	8007ce6 <_dtoa_r+0x3ee>
 8007dc6:	9a06      	ldr	r2, [sp, #24]
 8007dc8:	4b4e      	ldr	r3, [pc, #312]	; (8007f04 <_dtoa_r+0x60c>)
 8007dca:	4432      	add	r2, r6
 8007dcc:	9211      	str	r2, [sp, #68]	; 0x44
 8007dce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007dd0:	1e71      	subs	r1, r6, #1
 8007dd2:	2a00      	cmp	r2, #0
 8007dd4:	d048      	beq.n	8007e68 <_dtoa_r+0x570>
 8007dd6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007dda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dde:	2000      	movs	r0, #0
 8007de0:	494e      	ldr	r1, [pc, #312]	; (8007f1c <_dtoa_r+0x624>)
 8007de2:	f7f8 fc9f 	bl	8000724 <__aeabi_ddiv>
 8007de6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007dea:	f7f8 f9bd 	bl	8000168 <__aeabi_dsub>
 8007dee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007df2:	9d06      	ldr	r5, [sp, #24]
 8007df4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007df8:	f7f8 fe1a 	bl	8000a30 <__aeabi_d2iz>
 8007dfc:	4606      	mov	r6, r0
 8007dfe:	f7f8 fb01 	bl	8000404 <__aeabi_i2d>
 8007e02:	4602      	mov	r2, r0
 8007e04:	460b      	mov	r3, r1
 8007e06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e0a:	f7f8 f9ad 	bl	8000168 <__aeabi_dsub>
 8007e0e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e12:	3630      	adds	r6, #48	; 0x30
 8007e14:	f805 6b01 	strb.w	r6, [r5], #1
 8007e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e1c:	f7f8 fdca 	bl	80009b4 <__aeabi_dcmplt>
 8007e20:	2800      	cmp	r0, #0
 8007e22:	d164      	bne.n	8007eee <_dtoa_r+0x5f6>
 8007e24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007e28:	2000      	movs	r0, #0
 8007e2a:	4938      	ldr	r1, [pc, #224]	; (8007f0c <_dtoa_r+0x614>)
 8007e2c:	f7f8 f99c 	bl	8000168 <__aeabi_dsub>
 8007e30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e34:	f7f8 fdbe 	bl	80009b4 <__aeabi_dcmplt>
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f040 80b9 	bne.w	8007fb0 <_dtoa_r+0x6b8>
 8007e3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e40:	429d      	cmp	r5, r3
 8007e42:	f43f af7c 	beq.w	8007d3e <_dtoa_r+0x446>
 8007e46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	4b30      	ldr	r3, [pc, #192]	; (8007f10 <_dtoa_r+0x618>)
 8007e4e:	f7f8 fb3f 	bl	80004d0 <__aeabi_dmul>
 8007e52:	2200      	movs	r2, #0
 8007e54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e5c:	4b2c      	ldr	r3, [pc, #176]	; (8007f10 <_dtoa_r+0x618>)
 8007e5e:	f7f8 fb37 	bl	80004d0 <__aeabi_dmul>
 8007e62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007e66:	e7c5      	b.n	8007df4 <_dtoa_r+0x4fc>
 8007e68:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007e6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007e70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007e74:	f7f8 fb2c 	bl	80004d0 <__aeabi_dmul>
 8007e78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8007e7c:	9d06      	ldr	r5, [sp, #24]
 8007e7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e82:	f7f8 fdd5 	bl	8000a30 <__aeabi_d2iz>
 8007e86:	4606      	mov	r6, r0
 8007e88:	f7f8 fabc 	bl	8000404 <__aeabi_i2d>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007e94:	f7f8 f968 	bl	8000168 <__aeabi_dsub>
 8007e98:	3630      	adds	r6, #48	; 0x30
 8007e9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e9c:	f805 6b01 	strb.w	r6, [r5], #1
 8007ea0:	42ab      	cmp	r3, r5
 8007ea2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007ea6:	f04f 0200 	mov.w	r2, #0
 8007eaa:	d124      	bne.n	8007ef6 <_dtoa_r+0x5fe>
 8007eac:	4b1b      	ldr	r3, [pc, #108]	; (8007f1c <_dtoa_r+0x624>)
 8007eae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007eb2:	f7f8 f95b 	bl	800016c <__adddf3>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007ebe:	f7f8 fd97 	bl	80009f0 <__aeabi_dcmpgt>
 8007ec2:	2800      	cmp	r0, #0
 8007ec4:	d174      	bne.n	8007fb0 <_dtoa_r+0x6b8>
 8007ec6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007eca:	2000      	movs	r0, #0
 8007ecc:	4913      	ldr	r1, [pc, #76]	; (8007f1c <_dtoa_r+0x624>)
 8007ece:	f7f8 f94b 	bl	8000168 <__aeabi_dsub>
 8007ed2:	4602      	mov	r2, r0
 8007ed4:	460b      	mov	r3, r1
 8007ed6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007eda:	f7f8 fd6b 	bl	80009b4 <__aeabi_dcmplt>
 8007ede:	2800      	cmp	r0, #0
 8007ee0:	f43f af2d 	beq.w	8007d3e <_dtoa_r+0x446>
 8007ee4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ee8:	1e6a      	subs	r2, r5, #1
 8007eea:	2b30      	cmp	r3, #48	; 0x30
 8007eec:	d001      	beq.n	8007ef2 <_dtoa_r+0x5fa>
 8007eee:	46bb      	mov	fp, r7
 8007ef0:	e04d      	b.n	8007f8e <_dtoa_r+0x696>
 8007ef2:	4615      	mov	r5, r2
 8007ef4:	e7f6      	b.n	8007ee4 <_dtoa_r+0x5ec>
 8007ef6:	4b06      	ldr	r3, [pc, #24]	; (8007f10 <_dtoa_r+0x618>)
 8007ef8:	f7f8 faea 	bl	80004d0 <__aeabi_dmul>
 8007efc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007f00:	e7bd      	b.n	8007e7e <_dtoa_r+0x586>
 8007f02:	bf00      	nop
 8007f04:	08009678 	.word	0x08009678
 8007f08:	08009650 	.word	0x08009650
 8007f0c:	3ff00000 	.word	0x3ff00000
 8007f10:	40240000 	.word	0x40240000
 8007f14:	401c0000 	.word	0x401c0000
 8007f18:	40140000 	.word	0x40140000
 8007f1c:	3fe00000 	.word	0x3fe00000
 8007f20:	9d06      	ldr	r5, [sp, #24]
 8007f22:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f2a:	4630      	mov	r0, r6
 8007f2c:	4639      	mov	r1, r7
 8007f2e:	f7f8 fbf9 	bl	8000724 <__aeabi_ddiv>
 8007f32:	f7f8 fd7d 	bl	8000a30 <__aeabi_d2iz>
 8007f36:	4680      	mov	r8, r0
 8007f38:	f7f8 fa64 	bl	8000404 <__aeabi_i2d>
 8007f3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f40:	f7f8 fac6 	bl	80004d0 <__aeabi_dmul>
 8007f44:	4602      	mov	r2, r0
 8007f46:	460b      	mov	r3, r1
 8007f48:	4630      	mov	r0, r6
 8007f4a:	4639      	mov	r1, r7
 8007f4c:	f7f8 f90c 	bl	8000168 <__aeabi_dsub>
 8007f50:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8007f54:	f805 6b01 	strb.w	r6, [r5], #1
 8007f58:	9e06      	ldr	r6, [sp, #24]
 8007f5a:	4602      	mov	r2, r0
 8007f5c:	1bae      	subs	r6, r5, r6
 8007f5e:	45b1      	cmp	r9, r6
 8007f60:	460b      	mov	r3, r1
 8007f62:	d137      	bne.n	8007fd4 <_dtoa_r+0x6dc>
 8007f64:	f7f8 f902 	bl	800016c <__adddf3>
 8007f68:	4606      	mov	r6, r0
 8007f6a:	460f      	mov	r7, r1
 8007f6c:	4602      	mov	r2, r0
 8007f6e:	460b      	mov	r3, r1
 8007f70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f74:	f7f8 fd1e 	bl	80009b4 <__aeabi_dcmplt>
 8007f78:	b9c8      	cbnz	r0, 8007fae <_dtoa_r+0x6b6>
 8007f7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007f7e:	4632      	mov	r2, r6
 8007f80:	463b      	mov	r3, r7
 8007f82:	f7f8 fd0d 	bl	80009a0 <__aeabi_dcmpeq>
 8007f86:	b110      	cbz	r0, 8007f8e <_dtoa_r+0x696>
 8007f88:	f018 0f01 	tst.w	r8, #1
 8007f8c:	d10f      	bne.n	8007fae <_dtoa_r+0x6b6>
 8007f8e:	4651      	mov	r1, sl
 8007f90:	4620      	mov	r0, r4
 8007f92:	f000 fcc8 	bl	8008926 <_Bfree>
 8007f96:	2300      	movs	r3, #0
 8007f98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007f9a:	702b      	strb	r3, [r5, #0]
 8007f9c:	f10b 0301 	add.w	r3, fp, #1
 8007fa0:	6013      	str	r3, [r2, #0]
 8007fa2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f43f acec 	beq.w	8007982 <_dtoa_r+0x8a>
 8007faa:	601d      	str	r5, [r3, #0]
 8007fac:	e4e9      	b.n	8007982 <_dtoa_r+0x8a>
 8007fae:	465f      	mov	r7, fp
 8007fb0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007fb4:	1e6b      	subs	r3, r5, #1
 8007fb6:	2a39      	cmp	r2, #57	; 0x39
 8007fb8:	d106      	bne.n	8007fc8 <_dtoa_r+0x6d0>
 8007fba:	9a06      	ldr	r2, [sp, #24]
 8007fbc:	429a      	cmp	r2, r3
 8007fbe:	d107      	bne.n	8007fd0 <_dtoa_r+0x6d8>
 8007fc0:	2330      	movs	r3, #48	; 0x30
 8007fc2:	7013      	strb	r3, [r2, #0]
 8007fc4:	4613      	mov	r3, r2
 8007fc6:	3701      	adds	r7, #1
 8007fc8:	781a      	ldrb	r2, [r3, #0]
 8007fca:	3201      	adds	r2, #1
 8007fcc:	701a      	strb	r2, [r3, #0]
 8007fce:	e78e      	b.n	8007eee <_dtoa_r+0x5f6>
 8007fd0:	461d      	mov	r5, r3
 8007fd2:	e7ed      	b.n	8007fb0 <_dtoa_r+0x6b8>
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	4bb5      	ldr	r3, [pc, #724]	; (80082ac <_dtoa_r+0x9b4>)
 8007fd8:	f7f8 fa7a 	bl	80004d0 <__aeabi_dmul>
 8007fdc:	2200      	movs	r2, #0
 8007fde:	2300      	movs	r3, #0
 8007fe0:	4606      	mov	r6, r0
 8007fe2:	460f      	mov	r7, r1
 8007fe4:	f7f8 fcdc 	bl	80009a0 <__aeabi_dcmpeq>
 8007fe8:	2800      	cmp	r0, #0
 8007fea:	d09c      	beq.n	8007f26 <_dtoa_r+0x62e>
 8007fec:	e7cf      	b.n	8007f8e <_dtoa_r+0x696>
 8007fee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007ff0:	2a00      	cmp	r2, #0
 8007ff2:	f000 8129 	beq.w	8008248 <_dtoa_r+0x950>
 8007ff6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007ff8:	2a01      	cmp	r2, #1
 8007ffa:	f300 810e 	bgt.w	800821a <_dtoa_r+0x922>
 8007ffe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008000:	2a00      	cmp	r2, #0
 8008002:	f000 8106 	beq.w	8008212 <_dtoa_r+0x91a>
 8008006:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800800a:	4645      	mov	r5, r8
 800800c:	9e08      	ldr	r6, [sp, #32]
 800800e:	9a07      	ldr	r2, [sp, #28]
 8008010:	2101      	movs	r1, #1
 8008012:	441a      	add	r2, r3
 8008014:	4620      	mov	r0, r4
 8008016:	4498      	add	r8, r3
 8008018:	9207      	str	r2, [sp, #28]
 800801a:	f000 fd24 	bl	8008a66 <__i2b>
 800801e:	4607      	mov	r7, r0
 8008020:	2d00      	cmp	r5, #0
 8008022:	dd0b      	ble.n	800803c <_dtoa_r+0x744>
 8008024:	9b07      	ldr	r3, [sp, #28]
 8008026:	2b00      	cmp	r3, #0
 8008028:	dd08      	ble.n	800803c <_dtoa_r+0x744>
 800802a:	42ab      	cmp	r3, r5
 800802c:	bfa8      	it	ge
 800802e:	462b      	movge	r3, r5
 8008030:	9a07      	ldr	r2, [sp, #28]
 8008032:	eba8 0803 	sub.w	r8, r8, r3
 8008036:	1aed      	subs	r5, r5, r3
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	9307      	str	r3, [sp, #28]
 800803c:	9b08      	ldr	r3, [sp, #32]
 800803e:	b1fb      	cbz	r3, 8008080 <_dtoa_r+0x788>
 8008040:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008042:	2b00      	cmp	r3, #0
 8008044:	f000 8104 	beq.w	8008250 <_dtoa_r+0x958>
 8008048:	2e00      	cmp	r6, #0
 800804a:	dd11      	ble.n	8008070 <_dtoa_r+0x778>
 800804c:	4639      	mov	r1, r7
 800804e:	4632      	mov	r2, r6
 8008050:	4620      	mov	r0, r4
 8008052:	f000 fd9d 	bl	8008b90 <__pow5mult>
 8008056:	4652      	mov	r2, sl
 8008058:	4601      	mov	r1, r0
 800805a:	4607      	mov	r7, r0
 800805c:	4620      	mov	r0, r4
 800805e:	f000 fd0b 	bl	8008a78 <__multiply>
 8008062:	4651      	mov	r1, sl
 8008064:	900a      	str	r0, [sp, #40]	; 0x28
 8008066:	4620      	mov	r0, r4
 8008068:	f000 fc5d 	bl	8008926 <_Bfree>
 800806c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800806e:	469a      	mov	sl, r3
 8008070:	9b08      	ldr	r3, [sp, #32]
 8008072:	1b9a      	subs	r2, r3, r6
 8008074:	d004      	beq.n	8008080 <_dtoa_r+0x788>
 8008076:	4651      	mov	r1, sl
 8008078:	4620      	mov	r0, r4
 800807a:	f000 fd89 	bl	8008b90 <__pow5mult>
 800807e:	4682      	mov	sl, r0
 8008080:	2101      	movs	r1, #1
 8008082:	4620      	mov	r0, r4
 8008084:	f000 fcef 	bl	8008a66 <__i2b>
 8008088:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800808a:	4606      	mov	r6, r0
 800808c:	2b00      	cmp	r3, #0
 800808e:	f340 80e1 	ble.w	8008254 <_dtoa_r+0x95c>
 8008092:	461a      	mov	r2, r3
 8008094:	4601      	mov	r1, r0
 8008096:	4620      	mov	r0, r4
 8008098:	f000 fd7a 	bl	8008b90 <__pow5mult>
 800809c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800809e:	4606      	mov	r6, r0
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	f340 80da 	ble.w	800825a <_dtoa_r+0x962>
 80080a6:	2300      	movs	r3, #0
 80080a8:	9308      	str	r3, [sp, #32]
 80080aa:	6933      	ldr	r3, [r6, #16]
 80080ac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80080b0:	6918      	ldr	r0, [r3, #16]
 80080b2:	f000 fc8a 	bl	80089ca <__hi0bits>
 80080b6:	f1c0 0020 	rsb	r0, r0, #32
 80080ba:	9b07      	ldr	r3, [sp, #28]
 80080bc:	4418      	add	r0, r3
 80080be:	f010 001f 	ands.w	r0, r0, #31
 80080c2:	f000 80f0 	beq.w	80082a6 <_dtoa_r+0x9ae>
 80080c6:	f1c0 0320 	rsb	r3, r0, #32
 80080ca:	2b04      	cmp	r3, #4
 80080cc:	f340 80e2 	ble.w	8008294 <_dtoa_r+0x99c>
 80080d0:	9b07      	ldr	r3, [sp, #28]
 80080d2:	f1c0 001c 	rsb	r0, r0, #28
 80080d6:	4480      	add	r8, r0
 80080d8:	4405      	add	r5, r0
 80080da:	4403      	add	r3, r0
 80080dc:	9307      	str	r3, [sp, #28]
 80080de:	f1b8 0f00 	cmp.w	r8, #0
 80080e2:	dd05      	ble.n	80080f0 <_dtoa_r+0x7f8>
 80080e4:	4651      	mov	r1, sl
 80080e6:	4642      	mov	r2, r8
 80080e8:	4620      	mov	r0, r4
 80080ea:	f000 fd9f 	bl	8008c2c <__lshift>
 80080ee:	4682      	mov	sl, r0
 80080f0:	9b07      	ldr	r3, [sp, #28]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	dd05      	ble.n	8008102 <_dtoa_r+0x80a>
 80080f6:	4631      	mov	r1, r6
 80080f8:	461a      	mov	r2, r3
 80080fa:	4620      	mov	r0, r4
 80080fc:	f000 fd96 	bl	8008c2c <__lshift>
 8008100:	4606      	mov	r6, r0
 8008102:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008104:	2b00      	cmp	r3, #0
 8008106:	f000 80d3 	beq.w	80082b0 <_dtoa_r+0x9b8>
 800810a:	4631      	mov	r1, r6
 800810c:	4650      	mov	r0, sl
 800810e:	f000 fdde 	bl	8008cce <__mcmp>
 8008112:	2800      	cmp	r0, #0
 8008114:	f280 80cc 	bge.w	80082b0 <_dtoa_r+0x9b8>
 8008118:	2300      	movs	r3, #0
 800811a:	4651      	mov	r1, sl
 800811c:	220a      	movs	r2, #10
 800811e:	4620      	mov	r0, r4
 8008120:	f000 fc18 	bl	8008954 <__multadd>
 8008124:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008126:	f10b 3bff 	add.w	fp, fp, #4294967295
 800812a:	4682      	mov	sl, r0
 800812c:	2b00      	cmp	r3, #0
 800812e:	f000 81a9 	beq.w	8008484 <_dtoa_r+0xb8c>
 8008132:	2300      	movs	r3, #0
 8008134:	4639      	mov	r1, r7
 8008136:	220a      	movs	r2, #10
 8008138:	4620      	mov	r0, r4
 800813a:	f000 fc0b 	bl	8008954 <__multadd>
 800813e:	9b04      	ldr	r3, [sp, #16]
 8008140:	4607      	mov	r7, r0
 8008142:	2b00      	cmp	r3, #0
 8008144:	dc03      	bgt.n	800814e <_dtoa_r+0x856>
 8008146:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008148:	2b02      	cmp	r3, #2
 800814a:	f300 80b9 	bgt.w	80082c0 <_dtoa_r+0x9c8>
 800814e:	2d00      	cmp	r5, #0
 8008150:	dd05      	ble.n	800815e <_dtoa_r+0x866>
 8008152:	4639      	mov	r1, r7
 8008154:	462a      	mov	r2, r5
 8008156:	4620      	mov	r0, r4
 8008158:	f000 fd68 	bl	8008c2c <__lshift>
 800815c:	4607      	mov	r7, r0
 800815e:	9b08      	ldr	r3, [sp, #32]
 8008160:	2b00      	cmp	r3, #0
 8008162:	f000 8110 	beq.w	8008386 <_dtoa_r+0xa8e>
 8008166:	6879      	ldr	r1, [r7, #4]
 8008168:	4620      	mov	r0, r4
 800816a:	f000 fba8 	bl	80088be <_Balloc>
 800816e:	4605      	mov	r5, r0
 8008170:	693a      	ldr	r2, [r7, #16]
 8008172:	f107 010c 	add.w	r1, r7, #12
 8008176:	3202      	adds	r2, #2
 8008178:	0092      	lsls	r2, r2, #2
 800817a:	300c      	adds	r0, #12
 800817c:	f000 fb94 	bl	80088a8 <memcpy>
 8008180:	2201      	movs	r2, #1
 8008182:	4629      	mov	r1, r5
 8008184:	4620      	mov	r0, r4
 8008186:	f000 fd51 	bl	8008c2c <__lshift>
 800818a:	9707      	str	r7, [sp, #28]
 800818c:	4607      	mov	r7, r0
 800818e:	9b02      	ldr	r3, [sp, #8]
 8008190:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8008194:	f003 0301 	and.w	r3, r3, #1
 8008198:	9308      	str	r3, [sp, #32]
 800819a:	4631      	mov	r1, r6
 800819c:	4650      	mov	r0, sl
 800819e:	f7ff fb1d 	bl	80077dc <quorem>
 80081a2:	9907      	ldr	r1, [sp, #28]
 80081a4:	4605      	mov	r5, r0
 80081a6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80081aa:	4650      	mov	r0, sl
 80081ac:	f000 fd8f 	bl	8008cce <__mcmp>
 80081b0:	463a      	mov	r2, r7
 80081b2:	9002      	str	r0, [sp, #8]
 80081b4:	4631      	mov	r1, r6
 80081b6:	4620      	mov	r0, r4
 80081b8:	f000 fda3 	bl	8008d02 <__mdiff>
 80081bc:	68c3      	ldr	r3, [r0, #12]
 80081be:	4602      	mov	r2, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	f040 80e2 	bne.w	800838a <_dtoa_r+0xa92>
 80081c6:	4601      	mov	r1, r0
 80081c8:	9009      	str	r0, [sp, #36]	; 0x24
 80081ca:	4650      	mov	r0, sl
 80081cc:	f000 fd7f 	bl	8008cce <__mcmp>
 80081d0:	4603      	mov	r3, r0
 80081d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80081d4:	4611      	mov	r1, r2
 80081d6:	4620      	mov	r0, r4
 80081d8:	9309      	str	r3, [sp, #36]	; 0x24
 80081da:	f000 fba4 	bl	8008926 <_Bfree>
 80081de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081e0:	2b00      	cmp	r3, #0
 80081e2:	f040 80d4 	bne.w	800838e <_dtoa_r+0xa96>
 80081e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80081e8:	2a00      	cmp	r2, #0
 80081ea:	f040 80d0 	bne.w	800838e <_dtoa_r+0xa96>
 80081ee:	9a08      	ldr	r2, [sp, #32]
 80081f0:	2a00      	cmp	r2, #0
 80081f2:	f040 80cc 	bne.w	800838e <_dtoa_r+0xa96>
 80081f6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80081fa:	f000 80e8 	beq.w	80083ce <_dtoa_r+0xad6>
 80081fe:	9b02      	ldr	r3, [sp, #8]
 8008200:	2b00      	cmp	r3, #0
 8008202:	dd01      	ble.n	8008208 <_dtoa_r+0x910>
 8008204:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8008208:	f108 0501 	add.w	r5, r8, #1
 800820c:	f888 9000 	strb.w	r9, [r8]
 8008210:	e06b      	b.n	80082ea <_dtoa_r+0x9f2>
 8008212:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008214:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008218:	e6f7      	b.n	800800a <_dtoa_r+0x712>
 800821a:	9b08      	ldr	r3, [sp, #32]
 800821c:	f109 36ff 	add.w	r6, r9, #4294967295
 8008220:	42b3      	cmp	r3, r6
 8008222:	bfb7      	itett	lt
 8008224:	9b08      	ldrlt	r3, [sp, #32]
 8008226:	1b9e      	subge	r6, r3, r6
 8008228:	1af2      	sublt	r2, r6, r3
 800822a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800822c:	bfbf      	itttt	lt
 800822e:	9608      	strlt	r6, [sp, #32]
 8008230:	189b      	addlt	r3, r3, r2
 8008232:	930c      	strlt	r3, [sp, #48]	; 0x30
 8008234:	2600      	movlt	r6, #0
 8008236:	f1b9 0f00 	cmp.w	r9, #0
 800823a:	bfb9      	ittee	lt
 800823c:	eba8 0509 	sublt.w	r5, r8, r9
 8008240:	2300      	movlt	r3, #0
 8008242:	4645      	movge	r5, r8
 8008244:	464b      	movge	r3, r9
 8008246:	e6e2      	b.n	800800e <_dtoa_r+0x716>
 8008248:	9e08      	ldr	r6, [sp, #32]
 800824a:	4645      	mov	r5, r8
 800824c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800824e:	e6e7      	b.n	8008020 <_dtoa_r+0x728>
 8008250:	9a08      	ldr	r2, [sp, #32]
 8008252:	e710      	b.n	8008076 <_dtoa_r+0x77e>
 8008254:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008256:	2b01      	cmp	r3, #1
 8008258:	dc18      	bgt.n	800828c <_dtoa_r+0x994>
 800825a:	9b02      	ldr	r3, [sp, #8]
 800825c:	b9b3      	cbnz	r3, 800828c <_dtoa_r+0x994>
 800825e:	9b03      	ldr	r3, [sp, #12]
 8008260:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008264:	b9a3      	cbnz	r3, 8008290 <_dtoa_r+0x998>
 8008266:	9b03      	ldr	r3, [sp, #12]
 8008268:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800826c:	0d1b      	lsrs	r3, r3, #20
 800826e:	051b      	lsls	r3, r3, #20
 8008270:	b12b      	cbz	r3, 800827e <_dtoa_r+0x986>
 8008272:	9b07      	ldr	r3, [sp, #28]
 8008274:	f108 0801 	add.w	r8, r8, #1
 8008278:	3301      	adds	r3, #1
 800827a:	9307      	str	r3, [sp, #28]
 800827c:	2301      	movs	r3, #1
 800827e:	9308      	str	r3, [sp, #32]
 8008280:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008282:	2b00      	cmp	r3, #0
 8008284:	f47f af11 	bne.w	80080aa <_dtoa_r+0x7b2>
 8008288:	2001      	movs	r0, #1
 800828a:	e716      	b.n	80080ba <_dtoa_r+0x7c2>
 800828c:	2300      	movs	r3, #0
 800828e:	e7f6      	b.n	800827e <_dtoa_r+0x986>
 8008290:	9b02      	ldr	r3, [sp, #8]
 8008292:	e7f4      	b.n	800827e <_dtoa_r+0x986>
 8008294:	f43f af23 	beq.w	80080de <_dtoa_r+0x7e6>
 8008298:	9a07      	ldr	r2, [sp, #28]
 800829a:	331c      	adds	r3, #28
 800829c:	441a      	add	r2, r3
 800829e:	4498      	add	r8, r3
 80082a0:	441d      	add	r5, r3
 80082a2:	4613      	mov	r3, r2
 80082a4:	e71a      	b.n	80080dc <_dtoa_r+0x7e4>
 80082a6:	4603      	mov	r3, r0
 80082a8:	e7f6      	b.n	8008298 <_dtoa_r+0x9a0>
 80082aa:	bf00      	nop
 80082ac:	40240000 	.word	0x40240000
 80082b0:	f1b9 0f00 	cmp.w	r9, #0
 80082b4:	dc33      	bgt.n	800831e <_dtoa_r+0xa26>
 80082b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80082b8:	2b02      	cmp	r3, #2
 80082ba:	dd30      	ble.n	800831e <_dtoa_r+0xa26>
 80082bc:	f8cd 9010 	str.w	r9, [sp, #16]
 80082c0:	9b04      	ldr	r3, [sp, #16]
 80082c2:	b963      	cbnz	r3, 80082de <_dtoa_r+0x9e6>
 80082c4:	4631      	mov	r1, r6
 80082c6:	2205      	movs	r2, #5
 80082c8:	4620      	mov	r0, r4
 80082ca:	f000 fb43 	bl	8008954 <__multadd>
 80082ce:	4601      	mov	r1, r0
 80082d0:	4606      	mov	r6, r0
 80082d2:	4650      	mov	r0, sl
 80082d4:	f000 fcfb 	bl	8008cce <__mcmp>
 80082d8:	2800      	cmp	r0, #0
 80082da:	f73f ad5c 	bgt.w	8007d96 <_dtoa_r+0x49e>
 80082de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80082e0:	9d06      	ldr	r5, [sp, #24]
 80082e2:	ea6f 0b03 	mvn.w	fp, r3
 80082e6:	2300      	movs	r3, #0
 80082e8:	9307      	str	r3, [sp, #28]
 80082ea:	4631      	mov	r1, r6
 80082ec:	4620      	mov	r0, r4
 80082ee:	f000 fb1a 	bl	8008926 <_Bfree>
 80082f2:	2f00      	cmp	r7, #0
 80082f4:	f43f ae4b 	beq.w	8007f8e <_dtoa_r+0x696>
 80082f8:	9b07      	ldr	r3, [sp, #28]
 80082fa:	b12b      	cbz	r3, 8008308 <_dtoa_r+0xa10>
 80082fc:	42bb      	cmp	r3, r7
 80082fe:	d003      	beq.n	8008308 <_dtoa_r+0xa10>
 8008300:	4619      	mov	r1, r3
 8008302:	4620      	mov	r0, r4
 8008304:	f000 fb0f 	bl	8008926 <_Bfree>
 8008308:	4639      	mov	r1, r7
 800830a:	4620      	mov	r0, r4
 800830c:	f000 fb0b 	bl	8008926 <_Bfree>
 8008310:	e63d      	b.n	8007f8e <_dtoa_r+0x696>
 8008312:	2600      	movs	r6, #0
 8008314:	4637      	mov	r7, r6
 8008316:	e7e2      	b.n	80082de <_dtoa_r+0x9e6>
 8008318:	46bb      	mov	fp, r7
 800831a:	4637      	mov	r7, r6
 800831c:	e53b      	b.n	8007d96 <_dtoa_r+0x49e>
 800831e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008320:	f8cd 9010 	str.w	r9, [sp, #16]
 8008324:	2b00      	cmp	r3, #0
 8008326:	f47f af12 	bne.w	800814e <_dtoa_r+0x856>
 800832a:	9d06      	ldr	r5, [sp, #24]
 800832c:	4631      	mov	r1, r6
 800832e:	4650      	mov	r0, sl
 8008330:	f7ff fa54 	bl	80077dc <quorem>
 8008334:	9b06      	ldr	r3, [sp, #24]
 8008336:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800833a:	f805 9b01 	strb.w	r9, [r5], #1
 800833e:	9a04      	ldr	r2, [sp, #16]
 8008340:	1aeb      	subs	r3, r5, r3
 8008342:	429a      	cmp	r2, r3
 8008344:	f300 8081 	bgt.w	800844a <_dtoa_r+0xb52>
 8008348:	9b06      	ldr	r3, [sp, #24]
 800834a:	2a01      	cmp	r2, #1
 800834c:	bfac      	ite	ge
 800834e:	189b      	addge	r3, r3, r2
 8008350:	3301      	addlt	r3, #1
 8008352:	4698      	mov	r8, r3
 8008354:	2300      	movs	r3, #0
 8008356:	9307      	str	r3, [sp, #28]
 8008358:	4651      	mov	r1, sl
 800835a:	2201      	movs	r2, #1
 800835c:	4620      	mov	r0, r4
 800835e:	f000 fc65 	bl	8008c2c <__lshift>
 8008362:	4631      	mov	r1, r6
 8008364:	4682      	mov	sl, r0
 8008366:	f000 fcb2 	bl	8008cce <__mcmp>
 800836a:	2800      	cmp	r0, #0
 800836c:	dc34      	bgt.n	80083d8 <_dtoa_r+0xae0>
 800836e:	d102      	bne.n	8008376 <_dtoa_r+0xa7e>
 8008370:	f019 0f01 	tst.w	r9, #1
 8008374:	d130      	bne.n	80083d8 <_dtoa_r+0xae0>
 8008376:	4645      	mov	r5, r8
 8008378:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800837c:	1e6a      	subs	r2, r5, #1
 800837e:	2b30      	cmp	r3, #48	; 0x30
 8008380:	d1b3      	bne.n	80082ea <_dtoa_r+0x9f2>
 8008382:	4615      	mov	r5, r2
 8008384:	e7f8      	b.n	8008378 <_dtoa_r+0xa80>
 8008386:	4638      	mov	r0, r7
 8008388:	e6ff      	b.n	800818a <_dtoa_r+0x892>
 800838a:	2301      	movs	r3, #1
 800838c:	e722      	b.n	80081d4 <_dtoa_r+0x8dc>
 800838e:	9a02      	ldr	r2, [sp, #8]
 8008390:	2a00      	cmp	r2, #0
 8008392:	db04      	blt.n	800839e <_dtoa_r+0xaa6>
 8008394:	d128      	bne.n	80083e8 <_dtoa_r+0xaf0>
 8008396:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8008398:	bb32      	cbnz	r2, 80083e8 <_dtoa_r+0xaf0>
 800839a:	9a08      	ldr	r2, [sp, #32]
 800839c:	bb22      	cbnz	r2, 80083e8 <_dtoa_r+0xaf0>
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f77f af32 	ble.w	8008208 <_dtoa_r+0x910>
 80083a4:	4651      	mov	r1, sl
 80083a6:	2201      	movs	r2, #1
 80083a8:	4620      	mov	r0, r4
 80083aa:	f000 fc3f 	bl	8008c2c <__lshift>
 80083ae:	4631      	mov	r1, r6
 80083b0:	4682      	mov	sl, r0
 80083b2:	f000 fc8c 	bl	8008cce <__mcmp>
 80083b6:	2800      	cmp	r0, #0
 80083b8:	dc05      	bgt.n	80083c6 <_dtoa_r+0xace>
 80083ba:	f47f af25 	bne.w	8008208 <_dtoa_r+0x910>
 80083be:	f019 0f01 	tst.w	r9, #1
 80083c2:	f43f af21 	beq.w	8008208 <_dtoa_r+0x910>
 80083c6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80083ca:	f47f af1b 	bne.w	8008204 <_dtoa_r+0x90c>
 80083ce:	2339      	movs	r3, #57	; 0x39
 80083d0:	f108 0801 	add.w	r8, r8, #1
 80083d4:	f808 3c01 	strb.w	r3, [r8, #-1]
 80083d8:	4645      	mov	r5, r8
 80083da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80083de:	1e6a      	subs	r2, r5, #1
 80083e0:	2b39      	cmp	r3, #57	; 0x39
 80083e2:	d03a      	beq.n	800845a <_dtoa_r+0xb62>
 80083e4:	3301      	adds	r3, #1
 80083e6:	e03f      	b.n	8008468 <_dtoa_r+0xb70>
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	f108 0501 	add.w	r5, r8, #1
 80083ee:	dd05      	ble.n	80083fc <_dtoa_r+0xb04>
 80083f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80083f4:	d0eb      	beq.n	80083ce <_dtoa_r+0xad6>
 80083f6:	f109 0901 	add.w	r9, r9, #1
 80083fa:	e707      	b.n	800820c <_dtoa_r+0x914>
 80083fc:	9b06      	ldr	r3, [sp, #24]
 80083fe:	9a04      	ldr	r2, [sp, #16]
 8008400:	1aeb      	subs	r3, r5, r3
 8008402:	4293      	cmp	r3, r2
 8008404:	46a8      	mov	r8, r5
 8008406:	f805 9c01 	strb.w	r9, [r5, #-1]
 800840a:	d0a5      	beq.n	8008358 <_dtoa_r+0xa60>
 800840c:	4651      	mov	r1, sl
 800840e:	2300      	movs	r3, #0
 8008410:	220a      	movs	r2, #10
 8008412:	4620      	mov	r0, r4
 8008414:	f000 fa9e 	bl	8008954 <__multadd>
 8008418:	9b07      	ldr	r3, [sp, #28]
 800841a:	4682      	mov	sl, r0
 800841c:	42bb      	cmp	r3, r7
 800841e:	f04f 020a 	mov.w	r2, #10
 8008422:	f04f 0300 	mov.w	r3, #0
 8008426:	9907      	ldr	r1, [sp, #28]
 8008428:	4620      	mov	r0, r4
 800842a:	d104      	bne.n	8008436 <_dtoa_r+0xb3e>
 800842c:	f000 fa92 	bl	8008954 <__multadd>
 8008430:	9007      	str	r0, [sp, #28]
 8008432:	4607      	mov	r7, r0
 8008434:	e6b1      	b.n	800819a <_dtoa_r+0x8a2>
 8008436:	f000 fa8d 	bl	8008954 <__multadd>
 800843a:	2300      	movs	r3, #0
 800843c:	9007      	str	r0, [sp, #28]
 800843e:	220a      	movs	r2, #10
 8008440:	4639      	mov	r1, r7
 8008442:	4620      	mov	r0, r4
 8008444:	f000 fa86 	bl	8008954 <__multadd>
 8008448:	e7f3      	b.n	8008432 <_dtoa_r+0xb3a>
 800844a:	4651      	mov	r1, sl
 800844c:	2300      	movs	r3, #0
 800844e:	220a      	movs	r2, #10
 8008450:	4620      	mov	r0, r4
 8008452:	f000 fa7f 	bl	8008954 <__multadd>
 8008456:	4682      	mov	sl, r0
 8008458:	e768      	b.n	800832c <_dtoa_r+0xa34>
 800845a:	9b06      	ldr	r3, [sp, #24]
 800845c:	4293      	cmp	r3, r2
 800845e:	d105      	bne.n	800846c <_dtoa_r+0xb74>
 8008460:	2331      	movs	r3, #49	; 0x31
 8008462:	9a06      	ldr	r2, [sp, #24]
 8008464:	f10b 0b01 	add.w	fp, fp, #1
 8008468:	7013      	strb	r3, [r2, #0]
 800846a:	e73e      	b.n	80082ea <_dtoa_r+0x9f2>
 800846c:	4615      	mov	r5, r2
 800846e:	e7b4      	b.n	80083da <_dtoa_r+0xae2>
 8008470:	4b09      	ldr	r3, [pc, #36]	; (8008498 <_dtoa_r+0xba0>)
 8008472:	f7ff baa3 	b.w	80079bc <_dtoa_r+0xc4>
 8008476:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008478:	2b00      	cmp	r3, #0
 800847a:	f47f aa7d 	bne.w	8007978 <_dtoa_r+0x80>
 800847e:	4b07      	ldr	r3, [pc, #28]	; (800849c <_dtoa_r+0xba4>)
 8008480:	f7ff ba9c 	b.w	80079bc <_dtoa_r+0xc4>
 8008484:	9b04      	ldr	r3, [sp, #16]
 8008486:	2b00      	cmp	r3, #0
 8008488:	f73f af4f 	bgt.w	800832a <_dtoa_r+0xa32>
 800848c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800848e:	2b02      	cmp	r3, #2
 8008490:	f77f af4b 	ble.w	800832a <_dtoa_r+0xa32>
 8008494:	e714      	b.n	80082c0 <_dtoa_r+0x9c8>
 8008496:	bf00      	nop
 8008498:	080095bc 	.word	0x080095bc
 800849c:	080095e0 	.word	0x080095e0

080084a0 <__sflush_r>:
 80084a0:	898a      	ldrh	r2, [r1, #12]
 80084a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80084a6:	4605      	mov	r5, r0
 80084a8:	0710      	lsls	r0, r2, #28
 80084aa:	460c      	mov	r4, r1
 80084ac:	d45a      	bmi.n	8008564 <__sflush_r+0xc4>
 80084ae:	684b      	ldr	r3, [r1, #4]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	dc05      	bgt.n	80084c0 <__sflush_r+0x20>
 80084b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80084b6:	2b00      	cmp	r3, #0
 80084b8:	dc02      	bgt.n	80084c0 <__sflush_r+0x20>
 80084ba:	2000      	movs	r0, #0
 80084bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084c2:	2e00      	cmp	r6, #0
 80084c4:	d0f9      	beq.n	80084ba <__sflush_r+0x1a>
 80084c6:	2300      	movs	r3, #0
 80084c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084cc:	682f      	ldr	r7, [r5, #0]
 80084ce:	602b      	str	r3, [r5, #0]
 80084d0:	d033      	beq.n	800853a <__sflush_r+0x9a>
 80084d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084d4:	89a3      	ldrh	r3, [r4, #12]
 80084d6:	075a      	lsls	r2, r3, #29
 80084d8:	d505      	bpl.n	80084e6 <__sflush_r+0x46>
 80084da:	6863      	ldr	r3, [r4, #4]
 80084dc:	1ac0      	subs	r0, r0, r3
 80084de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084e0:	b10b      	cbz	r3, 80084e6 <__sflush_r+0x46>
 80084e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084e4:	1ac0      	subs	r0, r0, r3
 80084e6:	2300      	movs	r3, #0
 80084e8:	4602      	mov	r2, r0
 80084ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084ec:	6a21      	ldr	r1, [r4, #32]
 80084ee:	4628      	mov	r0, r5
 80084f0:	47b0      	blx	r6
 80084f2:	1c43      	adds	r3, r0, #1
 80084f4:	89a3      	ldrh	r3, [r4, #12]
 80084f6:	d106      	bne.n	8008506 <__sflush_r+0x66>
 80084f8:	6829      	ldr	r1, [r5, #0]
 80084fa:	291d      	cmp	r1, #29
 80084fc:	d84b      	bhi.n	8008596 <__sflush_r+0xf6>
 80084fe:	4a2b      	ldr	r2, [pc, #172]	; (80085ac <__sflush_r+0x10c>)
 8008500:	40ca      	lsrs	r2, r1
 8008502:	07d6      	lsls	r6, r2, #31
 8008504:	d547      	bpl.n	8008596 <__sflush_r+0xf6>
 8008506:	2200      	movs	r2, #0
 8008508:	6062      	str	r2, [r4, #4]
 800850a:	6922      	ldr	r2, [r4, #16]
 800850c:	04d9      	lsls	r1, r3, #19
 800850e:	6022      	str	r2, [r4, #0]
 8008510:	d504      	bpl.n	800851c <__sflush_r+0x7c>
 8008512:	1c42      	adds	r2, r0, #1
 8008514:	d101      	bne.n	800851a <__sflush_r+0x7a>
 8008516:	682b      	ldr	r3, [r5, #0]
 8008518:	b903      	cbnz	r3, 800851c <__sflush_r+0x7c>
 800851a:	6560      	str	r0, [r4, #84]	; 0x54
 800851c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800851e:	602f      	str	r7, [r5, #0]
 8008520:	2900      	cmp	r1, #0
 8008522:	d0ca      	beq.n	80084ba <__sflush_r+0x1a>
 8008524:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008528:	4299      	cmp	r1, r3
 800852a:	d002      	beq.n	8008532 <__sflush_r+0x92>
 800852c:	4628      	mov	r0, r5
 800852e:	f000 fca5 	bl	8008e7c <_free_r>
 8008532:	2000      	movs	r0, #0
 8008534:	6360      	str	r0, [r4, #52]	; 0x34
 8008536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800853a:	6a21      	ldr	r1, [r4, #32]
 800853c:	2301      	movs	r3, #1
 800853e:	4628      	mov	r0, r5
 8008540:	47b0      	blx	r6
 8008542:	1c41      	adds	r1, r0, #1
 8008544:	d1c6      	bne.n	80084d4 <__sflush_r+0x34>
 8008546:	682b      	ldr	r3, [r5, #0]
 8008548:	2b00      	cmp	r3, #0
 800854a:	d0c3      	beq.n	80084d4 <__sflush_r+0x34>
 800854c:	2b1d      	cmp	r3, #29
 800854e:	d001      	beq.n	8008554 <__sflush_r+0xb4>
 8008550:	2b16      	cmp	r3, #22
 8008552:	d101      	bne.n	8008558 <__sflush_r+0xb8>
 8008554:	602f      	str	r7, [r5, #0]
 8008556:	e7b0      	b.n	80084ba <__sflush_r+0x1a>
 8008558:	89a3      	ldrh	r3, [r4, #12]
 800855a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800855e:	81a3      	strh	r3, [r4, #12]
 8008560:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008564:	690f      	ldr	r7, [r1, #16]
 8008566:	2f00      	cmp	r7, #0
 8008568:	d0a7      	beq.n	80084ba <__sflush_r+0x1a>
 800856a:	0793      	lsls	r3, r2, #30
 800856c:	bf18      	it	ne
 800856e:	2300      	movne	r3, #0
 8008570:	680e      	ldr	r6, [r1, #0]
 8008572:	bf08      	it	eq
 8008574:	694b      	ldreq	r3, [r1, #20]
 8008576:	eba6 0807 	sub.w	r8, r6, r7
 800857a:	600f      	str	r7, [r1, #0]
 800857c:	608b      	str	r3, [r1, #8]
 800857e:	f1b8 0f00 	cmp.w	r8, #0
 8008582:	dd9a      	ble.n	80084ba <__sflush_r+0x1a>
 8008584:	4643      	mov	r3, r8
 8008586:	463a      	mov	r2, r7
 8008588:	6a21      	ldr	r1, [r4, #32]
 800858a:	4628      	mov	r0, r5
 800858c:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800858e:	47b0      	blx	r6
 8008590:	2800      	cmp	r0, #0
 8008592:	dc07      	bgt.n	80085a4 <__sflush_r+0x104>
 8008594:	89a3      	ldrh	r3, [r4, #12]
 8008596:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800859a:	81a3      	strh	r3, [r4, #12]
 800859c:	f04f 30ff 	mov.w	r0, #4294967295
 80085a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085a4:	4407      	add	r7, r0
 80085a6:	eba8 0800 	sub.w	r8, r8, r0
 80085aa:	e7e8      	b.n	800857e <__sflush_r+0xde>
 80085ac:	20400001 	.word	0x20400001

080085b0 <_fflush_r>:
 80085b0:	b538      	push	{r3, r4, r5, lr}
 80085b2:	690b      	ldr	r3, [r1, #16]
 80085b4:	4605      	mov	r5, r0
 80085b6:	460c      	mov	r4, r1
 80085b8:	b1db      	cbz	r3, 80085f2 <_fflush_r+0x42>
 80085ba:	b118      	cbz	r0, 80085c4 <_fflush_r+0x14>
 80085bc:	6983      	ldr	r3, [r0, #24]
 80085be:	b90b      	cbnz	r3, 80085c4 <_fflush_r+0x14>
 80085c0:	f000 f860 	bl	8008684 <__sinit>
 80085c4:	4b0c      	ldr	r3, [pc, #48]	; (80085f8 <_fflush_r+0x48>)
 80085c6:	429c      	cmp	r4, r3
 80085c8:	d109      	bne.n	80085de <_fflush_r+0x2e>
 80085ca:	686c      	ldr	r4, [r5, #4]
 80085cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085d0:	b17b      	cbz	r3, 80085f2 <_fflush_r+0x42>
 80085d2:	4621      	mov	r1, r4
 80085d4:	4628      	mov	r0, r5
 80085d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085da:	f7ff bf61 	b.w	80084a0 <__sflush_r>
 80085de:	4b07      	ldr	r3, [pc, #28]	; (80085fc <_fflush_r+0x4c>)
 80085e0:	429c      	cmp	r4, r3
 80085e2:	d101      	bne.n	80085e8 <_fflush_r+0x38>
 80085e4:	68ac      	ldr	r4, [r5, #8]
 80085e6:	e7f1      	b.n	80085cc <_fflush_r+0x1c>
 80085e8:	4b05      	ldr	r3, [pc, #20]	; (8008600 <_fflush_r+0x50>)
 80085ea:	429c      	cmp	r4, r3
 80085ec:	bf08      	it	eq
 80085ee:	68ec      	ldreq	r4, [r5, #12]
 80085f0:	e7ec      	b.n	80085cc <_fflush_r+0x1c>
 80085f2:	2000      	movs	r0, #0
 80085f4:	bd38      	pop	{r3, r4, r5, pc}
 80085f6:	bf00      	nop
 80085f8:	08009610 	.word	0x08009610
 80085fc:	08009630 	.word	0x08009630
 8008600:	080095f0 	.word	0x080095f0

08008604 <_cleanup_r>:
 8008604:	4901      	ldr	r1, [pc, #4]	; (800860c <_cleanup_r+0x8>)
 8008606:	f000 b8a9 	b.w	800875c <_fwalk_reent>
 800860a:	bf00      	nop
 800860c:	080085b1 	.word	0x080085b1

08008610 <std.isra.0>:
 8008610:	2300      	movs	r3, #0
 8008612:	b510      	push	{r4, lr}
 8008614:	4604      	mov	r4, r0
 8008616:	6003      	str	r3, [r0, #0]
 8008618:	6043      	str	r3, [r0, #4]
 800861a:	6083      	str	r3, [r0, #8]
 800861c:	8181      	strh	r1, [r0, #12]
 800861e:	6643      	str	r3, [r0, #100]	; 0x64
 8008620:	81c2      	strh	r2, [r0, #14]
 8008622:	6103      	str	r3, [r0, #16]
 8008624:	6143      	str	r3, [r0, #20]
 8008626:	6183      	str	r3, [r0, #24]
 8008628:	4619      	mov	r1, r3
 800862a:	2208      	movs	r2, #8
 800862c:	305c      	adds	r0, #92	; 0x5c
 800862e:	f7fe fb2f 	bl	8006c90 <memset>
 8008632:	4b05      	ldr	r3, [pc, #20]	; (8008648 <std.isra.0+0x38>)
 8008634:	6224      	str	r4, [r4, #32]
 8008636:	6263      	str	r3, [r4, #36]	; 0x24
 8008638:	4b04      	ldr	r3, [pc, #16]	; (800864c <std.isra.0+0x3c>)
 800863a:	62a3      	str	r3, [r4, #40]	; 0x28
 800863c:	4b04      	ldr	r3, [pc, #16]	; (8008650 <std.isra.0+0x40>)
 800863e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008640:	4b04      	ldr	r3, [pc, #16]	; (8008654 <std.isra.0+0x44>)
 8008642:	6323      	str	r3, [r4, #48]	; 0x30
 8008644:	bd10      	pop	{r4, pc}
 8008646:	bf00      	nop
 8008648:	0800926d 	.word	0x0800926d
 800864c:	0800928f 	.word	0x0800928f
 8008650:	080092c7 	.word	0x080092c7
 8008654:	080092eb 	.word	0x080092eb

08008658 <__sfmoreglue>:
 8008658:	b570      	push	{r4, r5, r6, lr}
 800865a:	2568      	movs	r5, #104	; 0x68
 800865c:	1e4a      	subs	r2, r1, #1
 800865e:	4355      	muls	r5, r2
 8008660:	460e      	mov	r6, r1
 8008662:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008666:	f000 fc55 	bl	8008f14 <_malloc_r>
 800866a:	4604      	mov	r4, r0
 800866c:	b140      	cbz	r0, 8008680 <__sfmoreglue+0x28>
 800866e:	2100      	movs	r1, #0
 8008670:	e880 0042 	stmia.w	r0, {r1, r6}
 8008674:	300c      	adds	r0, #12
 8008676:	60a0      	str	r0, [r4, #8]
 8008678:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800867c:	f7fe fb08 	bl	8006c90 <memset>
 8008680:	4620      	mov	r0, r4
 8008682:	bd70      	pop	{r4, r5, r6, pc}

08008684 <__sinit>:
 8008684:	6983      	ldr	r3, [r0, #24]
 8008686:	b510      	push	{r4, lr}
 8008688:	4604      	mov	r4, r0
 800868a:	bb33      	cbnz	r3, 80086da <__sinit+0x56>
 800868c:	6483      	str	r3, [r0, #72]	; 0x48
 800868e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8008690:	6503      	str	r3, [r0, #80]	; 0x50
 8008692:	4b12      	ldr	r3, [pc, #72]	; (80086dc <__sinit+0x58>)
 8008694:	4a12      	ldr	r2, [pc, #72]	; (80086e0 <__sinit+0x5c>)
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	6282      	str	r2, [r0, #40]	; 0x28
 800869a:	4298      	cmp	r0, r3
 800869c:	bf04      	itt	eq
 800869e:	2301      	moveq	r3, #1
 80086a0:	6183      	streq	r3, [r0, #24]
 80086a2:	f000 f81f 	bl	80086e4 <__sfp>
 80086a6:	6060      	str	r0, [r4, #4]
 80086a8:	4620      	mov	r0, r4
 80086aa:	f000 f81b 	bl	80086e4 <__sfp>
 80086ae:	60a0      	str	r0, [r4, #8]
 80086b0:	4620      	mov	r0, r4
 80086b2:	f000 f817 	bl	80086e4 <__sfp>
 80086b6:	2200      	movs	r2, #0
 80086b8:	60e0      	str	r0, [r4, #12]
 80086ba:	2104      	movs	r1, #4
 80086bc:	6860      	ldr	r0, [r4, #4]
 80086be:	f7ff ffa7 	bl	8008610 <std.isra.0>
 80086c2:	2201      	movs	r2, #1
 80086c4:	2109      	movs	r1, #9
 80086c6:	68a0      	ldr	r0, [r4, #8]
 80086c8:	f7ff ffa2 	bl	8008610 <std.isra.0>
 80086cc:	2202      	movs	r2, #2
 80086ce:	2112      	movs	r1, #18
 80086d0:	68e0      	ldr	r0, [r4, #12]
 80086d2:	f7ff ff9d 	bl	8008610 <std.isra.0>
 80086d6:	2301      	movs	r3, #1
 80086d8:	61a3      	str	r3, [r4, #24]
 80086da:	bd10      	pop	{r4, pc}
 80086dc:	080095a8 	.word	0x080095a8
 80086e0:	08008605 	.word	0x08008605

080086e4 <__sfp>:
 80086e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80086e6:	4b1c      	ldr	r3, [pc, #112]	; (8008758 <__sfp+0x74>)
 80086e8:	4607      	mov	r7, r0
 80086ea:	681e      	ldr	r6, [r3, #0]
 80086ec:	69b3      	ldr	r3, [r6, #24]
 80086ee:	b913      	cbnz	r3, 80086f6 <__sfp+0x12>
 80086f0:	4630      	mov	r0, r6
 80086f2:	f7ff ffc7 	bl	8008684 <__sinit>
 80086f6:	3648      	adds	r6, #72	; 0x48
 80086f8:	68b4      	ldr	r4, [r6, #8]
 80086fa:	6873      	ldr	r3, [r6, #4]
 80086fc:	3b01      	subs	r3, #1
 80086fe:	d503      	bpl.n	8008708 <__sfp+0x24>
 8008700:	6833      	ldr	r3, [r6, #0]
 8008702:	b133      	cbz	r3, 8008712 <__sfp+0x2e>
 8008704:	6836      	ldr	r6, [r6, #0]
 8008706:	e7f7      	b.n	80086f8 <__sfp+0x14>
 8008708:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800870c:	b16d      	cbz	r5, 800872a <__sfp+0x46>
 800870e:	3468      	adds	r4, #104	; 0x68
 8008710:	e7f4      	b.n	80086fc <__sfp+0x18>
 8008712:	2104      	movs	r1, #4
 8008714:	4638      	mov	r0, r7
 8008716:	f7ff ff9f 	bl	8008658 <__sfmoreglue>
 800871a:	6030      	str	r0, [r6, #0]
 800871c:	2800      	cmp	r0, #0
 800871e:	d1f1      	bne.n	8008704 <__sfp+0x20>
 8008720:	230c      	movs	r3, #12
 8008722:	4604      	mov	r4, r0
 8008724:	603b      	str	r3, [r7, #0]
 8008726:	4620      	mov	r0, r4
 8008728:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800872a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800872e:	81e3      	strh	r3, [r4, #14]
 8008730:	2301      	movs	r3, #1
 8008732:	6665      	str	r5, [r4, #100]	; 0x64
 8008734:	81a3      	strh	r3, [r4, #12]
 8008736:	6025      	str	r5, [r4, #0]
 8008738:	60a5      	str	r5, [r4, #8]
 800873a:	6065      	str	r5, [r4, #4]
 800873c:	6125      	str	r5, [r4, #16]
 800873e:	6165      	str	r5, [r4, #20]
 8008740:	61a5      	str	r5, [r4, #24]
 8008742:	2208      	movs	r2, #8
 8008744:	4629      	mov	r1, r5
 8008746:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800874a:	f7fe faa1 	bl	8006c90 <memset>
 800874e:	6365      	str	r5, [r4, #52]	; 0x34
 8008750:	63a5      	str	r5, [r4, #56]	; 0x38
 8008752:	64a5      	str	r5, [r4, #72]	; 0x48
 8008754:	64e5      	str	r5, [r4, #76]	; 0x4c
 8008756:	e7e6      	b.n	8008726 <__sfp+0x42>
 8008758:	080095a8 	.word	0x080095a8

0800875c <_fwalk_reent>:
 800875c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008760:	4680      	mov	r8, r0
 8008762:	4689      	mov	r9, r1
 8008764:	2600      	movs	r6, #0
 8008766:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800876a:	b914      	cbnz	r4, 8008772 <_fwalk_reent+0x16>
 800876c:	4630      	mov	r0, r6
 800876e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008772:	68a5      	ldr	r5, [r4, #8]
 8008774:	6867      	ldr	r7, [r4, #4]
 8008776:	3f01      	subs	r7, #1
 8008778:	d501      	bpl.n	800877e <_fwalk_reent+0x22>
 800877a:	6824      	ldr	r4, [r4, #0]
 800877c:	e7f5      	b.n	800876a <_fwalk_reent+0xe>
 800877e:	89ab      	ldrh	r3, [r5, #12]
 8008780:	2b01      	cmp	r3, #1
 8008782:	d907      	bls.n	8008794 <_fwalk_reent+0x38>
 8008784:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008788:	3301      	adds	r3, #1
 800878a:	d003      	beq.n	8008794 <_fwalk_reent+0x38>
 800878c:	4629      	mov	r1, r5
 800878e:	4640      	mov	r0, r8
 8008790:	47c8      	blx	r9
 8008792:	4306      	orrs	r6, r0
 8008794:	3568      	adds	r5, #104	; 0x68
 8008796:	e7ee      	b.n	8008776 <_fwalk_reent+0x1a>

08008798 <_localeconv_r>:
 8008798:	4b04      	ldr	r3, [pc, #16]	; (80087ac <_localeconv_r+0x14>)
 800879a:	681b      	ldr	r3, [r3, #0]
 800879c:	6a18      	ldr	r0, [r3, #32]
 800879e:	4b04      	ldr	r3, [pc, #16]	; (80087b0 <_localeconv_r+0x18>)
 80087a0:	2800      	cmp	r0, #0
 80087a2:	bf08      	it	eq
 80087a4:	4618      	moveq	r0, r3
 80087a6:	30f0      	adds	r0, #240	; 0xf0
 80087a8:	4770      	bx	lr
 80087aa:	bf00      	nop
 80087ac:	2000000c 	.word	0x2000000c
 80087b0:	20000070 	.word	0x20000070

080087b4 <__swhatbuf_r>:
 80087b4:	b570      	push	{r4, r5, r6, lr}
 80087b6:	460e      	mov	r6, r1
 80087b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80087bc:	b090      	sub	sp, #64	; 0x40
 80087be:	2900      	cmp	r1, #0
 80087c0:	4614      	mov	r4, r2
 80087c2:	461d      	mov	r5, r3
 80087c4:	da07      	bge.n	80087d6 <__swhatbuf_r+0x22>
 80087c6:	2300      	movs	r3, #0
 80087c8:	602b      	str	r3, [r5, #0]
 80087ca:	89b3      	ldrh	r3, [r6, #12]
 80087cc:	061a      	lsls	r2, r3, #24
 80087ce:	d410      	bmi.n	80087f2 <__swhatbuf_r+0x3e>
 80087d0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80087d4:	e00e      	b.n	80087f4 <__swhatbuf_r+0x40>
 80087d6:	aa01      	add	r2, sp, #4
 80087d8:	f000 fdae 	bl	8009338 <_fstat_r>
 80087dc:	2800      	cmp	r0, #0
 80087de:	dbf2      	blt.n	80087c6 <__swhatbuf_r+0x12>
 80087e0:	9a02      	ldr	r2, [sp, #8]
 80087e2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80087e6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80087ea:	425a      	negs	r2, r3
 80087ec:	415a      	adcs	r2, r3
 80087ee:	602a      	str	r2, [r5, #0]
 80087f0:	e7ee      	b.n	80087d0 <__swhatbuf_r+0x1c>
 80087f2:	2340      	movs	r3, #64	; 0x40
 80087f4:	2000      	movs	r0, #0
 80087f6:	6023      	str	r3, [r4, #0]
 80087f8:	b010      	add	sp, #64	; 0x40
 80087fa:	bd70      	pop	{r4, r5, r6, pc}

080087fc <__smakebuf_r>:
 80087fc:	898b      	ldrh	r3, [r1, #12]
 80087fe:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008800:	079d      	lsls	r5, r3, #30
 8008802:	4606      	mov	r6, r0
 8008804:	460c      	mov	r4, r1
 8008806:	d507      	bpl.n	8008818 <__smakebuf_r+0x1c>
 8008808:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800880c:	6023      	str	r3, [r4, #0]
 800880e:	6123      	str	r3, [r4, #16]
 8008810:	2301      	movs	r3, #1
 8008812:	6163      	str	r3, [r4, #20]
 8008814:	b002      	add	sp, #8
 8008816:	bd70      	pop	{r4, r5, r6, pc}
 8008818:	ab01      	add	r3, sp, #4
 800881a:	466a      	mov	r2, sp
 800881c:	f7ff ffca 	bl	80087b4 <__swhatbuf_r>
 8008820:	9900      	ldr	r1, [sp, #0]
 8008822:	4605      	mov	r5, r0
 8008824:	4630      	mov	r0, r6
 8008826:	f000 fb75 	bl	8008f14 <_malloc_r>
 800882a:	b948      	cbnz	r0, 8008840 <__smakebuf_r+0x44>
 800882c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008830:	059a      	lsls	r2, r3, #22
 8008832:	d4ef      	bmi.n	8008814 <__smakebuf_r+0x18>
 8008834:	f023 0303 	bic.w	r3, r3, #3
 8008838:	f043 0302 	orr.w	r3, r3, #2
 800883c:	81a3      	strh	r3, [r4, #12]
 800883e:	e7e3      	b.n	8008808 <__smakebuf_r+0xc>
 8008840:	4b0d      	ldr	r3, [pc, #52]	; (8008878 <__smakebuf_r+0x7c>)
 8008842:	62b3      	str	r3, [r6, #40]	; 0x28
 8008844:	89a3      	ldrh	r3, [r4, #12]
 8008846:	6020      	str	r0, [r4, #0]
 8008848:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800884c:	81a3      	strh	r3, [r4, #12]
 800884e:	9b00      	ldr	r3, [sp, #0]
 8008850:	6120      	str	r0, [r4, #16]
 8008852:	6163      	str	r3, [r4, #20]
 8008854:	9b01      	ldr	r3, [sp, #4]
 8008856:	b15b      	cbz	r3, 8008870 <__smakebuf_r+0x74>
 8008858:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800885c:	4630      	mov	r0, r6
 800885e:	f000 fd7d 	bl	800935c <_isatty_r>
 8008862:	b128      	cbz	r0, 8008870 <__smakebuf_r+0x74>
 8008864:	89a3      	ldrh	r3, [r4, #12]
 8008866:	f023 0303 	bic.w	r3, r3, #3
 800886a:	f043 0301 	orr.w	r3, r3, #1
 800886e:	81a3      	strh	r3, [r4, #12]
 8008870:	89a3      	ldrh	r3, [r4, #12]
 8008872:	431d      	orrs	r5, r3
 8008874:	81a5      	strh	r5, [r4, #12]
 8008876:	e7cd      	b.n	8008814 <__smakebuf_r+0x18>
 8008878:	08008605 	.word	0x08008605

0800887c <malloc>:
 800887c:	4b02      	ldr	r3, [pc, #8]	; (8008888 <malloc+0xc>)
 800887e:	4601      	mov	r1, r0
 8008880:	6818      	ldr	r0, [r3, #0]
 8008882:	f000 bb47 	b.w	8008f14 <_malloc_r>
 8008886:	bf00      	nop
 8008888:	2000000c 	.word	0x2000000c

0800888c <memchr>:
 800888c:	b510      	push	{r4, lr}
 800888e:	b2c9      	uxtb	r1, r1
 8008890:	4402      	add	r2, r0
 8008892:	4290      	cmp	r0, r2
 8008894:	4603      	mov	r3, r0
 8008896:	d101      	bne.n	800889c <memchr+0x10>
 8008898:	2000      	movs	r0, #0
 800889a:	bd10      	pop	{r4, pc}
 800889c:	781c      	ldrb	r4, [r3, #0]
 800889e:	3001      	adds	r0, #1
 80088a0:	428c      	cmp	r4, r1
 80088a2:	d1f6      	bne.n	8008892 <memchr+0x6>
 80088a4:	4618      	mov	r0, r3
 80088a6:	bd10      	pop	{r4, pc}

080088a8 <memcpy>:
 80088a8:	b510      	push	{r4, lr}
 80088aa:	1e43      	subs	r3, r0, #1
 80088ac:	440a      	add	r2, r1
 80088ae:	4291      	cmp	r1, r2
 80088b0:	d100      	bne.n	80088b4 <memcpy+0xc>
 80088b2:	bd10      	pop	{r4, pc}
 80088b4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80088b8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80088bc:	e7f7      	b.n	80088ae <memcpy+0x6>

080088be <_Balloc>:
 80088be:	b570      	push	{r4, r5, r6, lr}
 80088c0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80088c2:	4604      	mov	r4, r0
 80088c4:	460e      	mov	r6, r1
 80088c6:	b93d      	cbnz	r5, 80088d8 <_Balloc+0x1a>
 80088c8:	2010      	movs	r0, #16
 80088ca:	f7ff ffd7 	bl	800887c <malloc>
 80088ce:	6260      	str	r0, [r4, #36]	; 0x24
 80088d0:	6045      	str	r5, [r0, #4]
 80088d2:	6085      	str	r5, [r0, #8]
 80088d4:	6005      	str	r5, [r0, #0]
 80088d6:	60c5      	str	r5, [r0, #12]
 80088d8:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80088da:	68eb      	ldr	r3, [r5, #12]
 80088dc:	b183      	cbz	r3, 8008900 <_Balloc+0x42>
 80088de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80088e6:	b9b8      	cbnz	r0, 8008918 <_Balloc+0x5a>
 80088e8:	2101      	movs	r1, #1
 80088ea:	fa01 f506 	lsl.w	r5, r1, r6
 80088ee:	1d6a      	adds	r2, r5, #5
 80088f0:	0092      	lsls	r2, r2, #2
 80088f2:	4620      	mov	r0, r4
 80088f4:	f000 fab3 	bl	8008e5e <_calloc_r>
 80088f8:	b160      	cbz	r0, 8008914 <_Balloc+0x56>
 80088fa:	6046      	str	r6, [r0, #4]
 80088fc:	6085      	str	r5, [r0, #8]
 80088fe:	e00e      	b.n	800891e <_Balloc+0x60>
 8008900:	2221      	movs	r2, #33	; 0x21
 8008902:	2104      	movs	r1, #4
 8008904:	4620      	mov	r0, r4
 8008906:	f000 faaa 	bl	8008e5e <_calloc_r>
 800890a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800890c:	60e8      	str	r0, [r5, #12]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	2b00      	cmp	r3, #0
 8008912:	d1e4      	bne.n	80088de <_Balloc+0x20>
 8008914:	2000      	movs	r0, #0
 8008916:	bd70      	pop	{r4, r5, r6, pc}
 8008918:	6802      	ldr	r2, [r0, #0]
 800891a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800891e:	2300      	movs	r3, #0
 8008920:	6103      	str	r3, [r0, #16]
 8008922:	60c3      	str	r3, [r0, #12]
 8008924:	bd70      	pop	{r4, r5, r6, pc}

08008926 <_Bfree>:
 8008926:	b570      	push	{r4, r5, r6, lr}
 8008928:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800892a:	4606      	mov	r6, r0
 800892c:	460d      	mov	r5, r1
 800892e:	b93c      	cbnz	r4, 8008940 <_Bfree+0x1a>
 8008930:	2010      	movs	r0, #16
 8008932:	f7ff ffa3 	bl	800887c <malloc>
 8008936:	6270      	str	r0, [r6, #36]	; 0x24
 8008938:	6044      	str	r4, [r0, #4]
 800893a:	6084      	str	r4, [r0, #8]
 800893c:	6004      	str	r4, [r0, #0]
 800893e:	60c4      	str	r4, [r0, #12]
 8008940:	b13d      	cbz	r5, 8008952 <_Bfree+0x2c>
 8008942:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008944:	686a      	ldr	r2, [r5, #4]
 8008946:	68db      	ldr	r3, [r3, #12]
 8008948:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800894c:	6029      	str	r1, [r5, #0]
 800894e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008952:	bd70      	pop	{r4, r5, r6, pc}

08008954 <__multadd>:
 8008954:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008958:	461f      	mov	r7, r3
 800895a:	4606      	mov	r6, r0
 800895c:	460c      	mov	r4, r1
 800895e:	2300      	movs	r3, #0
 8008960:	690d      	ldr	r5, [r1, #16]
 8008962:	f101 0e14 	add.w	lr, r1, #20
 8008966:	f8de 0000 	ldr.w	r0, [lr]
 800896a:	3301      	adds	r3, #1
 800896c:	b281      	uxth	r1, r0
 800896e:	fb02 7101 	mla	r1, r2, r1, r7
 8008972:	0c00      	lsrs	r0, r0, #16
 8008974:	0c0f      	lsrs	r7, r1, #16
 8008976:	fb02 7000 	mla	r0, r2, r0, r7
 800897a:	b289      	uxth	r1, r1
 800897c:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8008980:	429d      	cmp	r5, r3
 8008982:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008986:	f84e 1b04 	str.w	r1, [lr], #4
 800898a:	dcec      	bgt.n	8008966 <__multadd+0x12>
 800898c:	b1d7      	cbz	r7, 80089c4 <__multadd+0x70>
 800898e:	68a3      	ldr	r3, [r4, #8]
 8008990:	429d      	cmp	r5, r3
 8008992:	db12      	blt.n	80089ba <__multadd+0x66>
 8008994:	6861      	ldr	r1, [r4, #4]
 8008996:	4630      	mov	r0, r6
 8008998:	3101      	adds	r1, #1
 800899a:	f7ff ff90 	bl	80088be <_Balloc>
 800899e:	4680      	mov	r8, r0
 80089a0:	6922      	ldr	r2, [r4, #16]
 80089a2:	f104 010c 	add.w	r1, r4, #12
 80089a6:	3202      	adds	r2, #2
 80089a8:	0092      	lsls	r2, r2, #2
 80089aa:	300c      	adds	r0, #12
 80089ac:	f7ff ff7c 	bl	80088a8 <memcpy>
 80089b0:	4621      	mov	r1, r4
 80089b2:	4630      	mov	r0, r6
 80089b4:	f7ff ffb7 	bl	8008926 <_Bfree>
 80089b8:	4644      	mov	r4, r8
 80089ba:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80089be:	3501      	adds	r5, #1
 80089c0:	615f      	str	r7, [r3, #20]
 80089c2:	6125      	str	r5, [r4, #16]
 80089c4:	4620      	mov	r0, r4
 80089c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080089ca <__hi0bits>:
 80089ca:	0c02      	lsrs	r2, r0, #16
 80089cc:	0412      	lsls	r2, r2, #16
 80089ce:	4603      	mov	r3, r0
 80089d0:	b9b2      	cbnz	r2, 8008a00 <__hi0bits+0x36>
 80089d2:	0403      	lsls	r3, r0, #16
 80089d4:	2010      	movs	r0, #16
 80089d6:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80089da:	bf04      	itt	eq
 80089dc:	021b      	lsleq	r3, r3, #8
 80089de:	3008      	addeq	r0, #8
 80089e0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80089e4:	bf04      	itt	eq
 80089e6:	011b      	lsleq	r3, r3, #4
 80089e8:	3004      	addeq	r0, #4
 80089ea:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80089ee:	bf04      	itt	eq
 80089f0:	009b      	lsleq	r3, r3, #2
 80089f2:	3002      	addeq	r0, #2
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	db06      	blt.n	8008a06 <__hi0bits+0x3c>
 80089f8:	005b      	lsls	r3, r3, #1
 80089fa:	d503      	bpl.n	8008a04 <__hi0bits+0x3a>
 80089fc:	3001      	adds	r0, #1
 80089fe:	4770      	bx	lr
 8008a00:	2000      	movs	r0, #0
 8008a02:	e7e8      	b.n	80089d6 <__hi0bits+0xc>
 8008a04:	2020      	movs	r0, #32
 8008a06:	4770      	bx	lr

08008a08 <__lo0bits>:
 8008a08:	6803      	ldr	r3, [r0, #0]
 8008a0a:	4601      	mov	r1, r0
 8008a0c:	f013 0207 	ands.w	r2, r3, #7
 8008a10:	d00b      	beq.n	8008a2a <__lo0bits+0x22>
 8008a12:	07da      	lsls	r2, r3, #31
 8008a14:	d423      	bmi.n	8008a5e <__lo0bits+0x56>
 8008a16:	0798      	lsls	r0, r3, #30
 8008a18:	bf49      	itett	mi
 8008a1a:	085b      	lsrmi	r3, r3, #1
 8008a1c:	089b      	lsrpl	r3, r3, #2
 8008a1e:	2001      	movmi	r0, #1
 8008a20:	600b      	strmi	r3, [r1, #0]
 8008a22:	bf5c      	itt	pl
 8008a24:	600b      	strpl	r3, [r1, #0]
 8008a26:	2002      	movpl	r0, #2
 8008a28:	4770      	bx	lr
 8008a2a:	b298      	uxth	r0, r3
 8008a2c:	b9a8      	cbnz	r0, 8008a5a <__lo0bits+0x52>
 8008a2e:	2010      	movs	r0, #16
 8008a30:	0c1b      	lsrs	r3, r3, #16
 8008a32:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008a36:	bf04      	itt	eq
 8008a38:	0a1b      	lsreq	r3, r3, #8
 8008a3a:	3008      	addeq	r0, #8
 8008a3c:	071a      	lsls	r2, r3, #28
 8008a3e:	bf04      	itt	eq
 8008a40:	091b      	lsreq	r3, r3, #4
 8008a42:	3004      	addeq	r0, #4
 8008a44:	079a      	lsls	r2, r3, #30
 8008a46:	bf04      	itt	eq
 8008a48:	089b      	lsreq	r3, r3, #2
 8008a4a:	3002      	addeq	r0, #2
 8008a4c:	07da      	lsls	r2, r3, #31
 8008a4e:	d402      	bmi.n	8008a56 <__lo0bits+0x4e>
 8008a50:	085b      	lsrs	r3, r3, #1
 8008a52:	d006      	beq.n	8008a62 <__lo0bits+0x5a>
 8008a54:	3001      	adds	r0, #1
 8008a56:	600b      	str	r3, [r1, #0]
 8008a58:	4770      	bx	lr
 8008a5a:	4610      	mov	r0, r2
 8008a5c:	e7e9      	b.n	8008a32 <__lo0bits+0x2a>
 8008a5e:	2000      	movs	r0, #0
 8008a60:	4770      	bx	lr
 8008a62:	2020      	movs	r0, #32
 8008a64:	4770      	bx	lr

08008a66 <__i2b>:
 8008a66:	b510      	push	{r4, lr}
 8008a68:	460c      	mov	r4, r1
 8008a6a:	2101      	movs	r1, #1
 8008a6c:	f7ff ff27 	bl	80088be <_Balloc>
 8008a70:	2201      	movs	r2, #1
 8008a72:	6144      	str	r4, [r0, #20]
 8008a74:	6102      	str	r2, [r0, #16]
 8008a76:	bd10      	pop	{r4, pc}

08008a78 <__multiply>:
 8008a78:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a7c:	4614      	mov	r4, r2
 8008a7e:	690a      	ldr	r2, [r1, #16]
 8008a80:	6923      	ldr	r3, [r4, #16]
 8008a82:	4689      	mov	r9, r1
 8008a84:	429a      	cmp	r2, r3
 8008a86:	bfbe      	ittt	lt
 8008a88:	460b      	movlt	r3, r1
 8008a8a:	46a1      	movlt	r9, r4
 8008a8c:	461c      	movlt	r4, r3
 8008a8e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008a92:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008a96:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8008a9a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008a9e:	eb07 060a 	add.w	r6, r7, sl
 8008aa2:	429e      	cmp	r6, r3
 8008aa4:	bfc8      	it	gt
 8008aa6:	3101      	addgt	r1, #1
 8008aa8:	f7ff ff09 	bl	80088be <_Balloc>
 8008aac:	f100 0514 	add.w	r5, r0, #20
 8008ab0:	462b      	mov	r3, r5
 8008ab2:	2200      	movs	r2, #0
 8008ab4:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008ab8:	4543      	cmp	r3, r8
 8008aba:	d316      	bcc.n	8008aea <__multiply+0x72>
 8008abc:	f104 0214 	add.w	r2, r4, #20
 8008ac0:	f109 0114 	add.w	r1, r9, #20
 8008ac4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8008ac8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8008acc:	9301      	str	r3, [sp, #4]
 8008ace:	9c01      	ldr	r4, [sp, #4]
 8008ad0:	4613      	mov	r3, r2
 8008ad2:	4294      	cmp	r4, r2
 8008ad4:	d80c      	bhi.n	8008af0 <__multiply+0x78>
 8008ad6:	2e00      	cmp	r6, #0
 8008ad8:	dd03      	ble.n	8008ae2 <__multiply+0x6a>
 8008ada:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d054      	beq.n	8008b8c <__multiply+0x114>
 8008ae2:	6106      	str	r6, [r0, #16]
 8008ae4:	b003      	add	sp, #12
 8008ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008aea:	f843 2b04 	str.w	r2, [r3], #4
 8008aee:	e7e3      	b.n	8008ab8 <__multiply+0x40>
 8008af0:	f8b3 a000 	ldrh.w	sl, [r3]
 8008af4:	3204      	adds	r2, #4
 8008af6:	f1ba 0f00 	cmp.w	sl, #0
 8008afa:	d020      	beq.n	8008b3e <__multiply+0xc6>
 8008afc:	46ae      	mov	lr, r5
 8008afe:	4689      	mov	r9, r1
 8008b00:	f04f 0c00 	mov.w	ip, #0
 8008b04:	f859 4b04 	ldr.w	r4, [r9], #4
 8008b08:	f8be b000 	ldrh.w	fp, [lr]
 8008b0c:	b2a3      	uxth	r3, r4
 8008b0e:	fb0a b303 	mla	r3, sl, r3, fp
 8008b12:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8008b16:	f8de 4000 	ldr.w	r4, [lr]
 8008b1a:	4463      	add	r3, ip
 8008b1c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008b20:	fb0a c40b 	mla	r4, sl, fp, ip
 8008b24:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008b28:	b29b      	uxth	r3, r3
 8008b2a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8008b2e:	454f      	cmp	r7, r9
 8008b30:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008b34:	f84e 3b04 	str.w	r3, [lr], #4
 8008b38:	d8e4      	bhi.n	8008b04 <__multiply+0x8c>
 8008b3a:	f8ce c000 	str.w	ip, [lr]
 8008b3e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8008b42:	f1b9 0f00 	cmp.w	r9, #0
 8008b46:	d01f      	beq.n	8008b88 <__multiply+0x110>
 8008b48:	46ae      	mov	lr, r5
 8008b4a:	468c      	mov	ip, r1
 8008b4c:	f04f 0a00 	mov.w	sl, #0
 8008b50:	682b      	ldr	r3, [r5, #0]
 8008b52:	f8bc 4000 	ldrh.w	r4, [ip]
 8008b56:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008b5a:	b29b      	uxth	r3, r3
 8008b5c:	fb09 b404 	mla	r4, r9, r4, fp
 8008b60:	44a2      	add	sl, r4
 8008b62:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008b66:	f84e 3b04 	str.w	r3, [lr], #4
 8008b6a:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008b6e:	f8be 4000 	ldrh.w	r4, [lr]
 8008b72:	0c1b      	lsrs	r3, r3, #16
 8008b74:	fb09 4303 	mla	r3, r9, r3, r4
 8008b78:	4567      	cmp	r7, ip
 8008b7a:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8008b7e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008b82:	d8e6      	bhi.n	8008b52 <__multiply+0xda>
 8008b84:	f8ce 3000 	str.w	r3, [lr]
 8008b88:	3504      	adds	r5, #4
 8008b8a:	e7a0      	b.n	8008ace <__multiply+0x56>
 8008b8c:	3e01      	subs	r6, #1
 8008b8e:	e7a2      	b.n	8008ad6 <__multiply+0x5e>

08008b90 <__pow5mult>:
 8008b90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008b94:	4615      	mov	r5, r2
 8008b96:	f012 0203 	ands.w	r2, r2, #3
 8008b9a:	4606      	mov	r6, r0
 8008b9c:	460f      	mov	r7, r1
 8008b9e:	d007      	beq.n	8008bb0 <__pow5mult+0x20>
 8008ba0:	4c21      	ldr	r4, [pc, #132]	; (8008c28 <__pow5mult+0x98>)
 8008ba2:	3a01      	subs	r2, #1
 8008ba4:	2300      	movs	r3, #0
 8008ba6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008baa:	f7ff fed3 	bl	8008954 <__multadd>
 8008bae:	4607      	mov	r7, r0
 8008bb0:	10ad      	asrs	r5, r5, #2
 8008bb2:	d035      	beq.n	8008c20 <__pow5mult+0x90>
 8008bb4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008bb6:	b93c      	cbnz	r4, 8008bc8 <__pow5mult+0x38>
 8008bb8:	2010      	movs	r0, #16
 8008bba:	f7ff fe5f 	bl	800887c <malloc>
 8008bbe:	6270      	str	r0, [r6, #36]	; 0x24
 8008bc0:	6044      	str	r4, [r0, #4]
 8008bc2:	6084      	str	r4, [r0, #8]
 8008bc4:	6004      	str	r4, [r0, #0]
 8008bc6:	60c4      	str	r4, [r0, #12]
 8008bc8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008bcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008bd0:	b94c      	cbnz	r4, 8008be6 <__pow5mult+0x56>
 8008bd2:	f240 2171 	movw	r1, #625	; 0x271
 8008bd6:	4630      	mov	r0, r6
 8008bd8:	f7ff ff45 	bl	8008a66 <__i2b>
 8008bdc:	2300      	movs	r3, #0
 8008bde:	4604      	mov	r4, r0
 8008be0:	f8c8 0008 	str.w	r0, [r8, #8]
 8008be4:	6003      	str	r3, [r0, #0]
 8008be6:	f04f 0800 	mov.w	r8, #0
 8008bea:	07eb      	lsls	r3, r5, #31
 8008bec:	d50a      	bpl.n	8008c04 <__pow5mult+0x74>
 8008bee:	4639      	mov	r1, r7
 8008bf0:	4622      	mov	r2, r4
 8008bf2:	4630      	mov	r0, r6
 8008bf4:	f7ff ff40 	bl	8008a78 <__multiply>
 8008bf8:	4681      	mov	r9, r0
 8008bfa:	4639      	mov	r1, r7
 8008bfc:	4630      	mov	r0, r6
 8008bfe:	f7ff fe92 	bl	8008926 <_Bfree>
 8008c02:	464f      	mov	r7, r9
 8008c04:	106d      	asrs	r5, r5, #1
 8008c06:	d00b      	beq.n	8008c20 <__pow5mult+0x90>
 8008c08:	6820      	ldr	r0, [r4, #0]
 8008c0a:	b938      	cbnz	r0, 8008c1c <__pow5mult+0x8c>
 8008c0c:	4622      	mov	r2, r4
 8008c0e:	4621      	mov	r1, r4
 8008c10:	4630      	mov	r0, r6
 8008c12:	f7ff ff31 	bl	8008a78 <__multiply>
 8008c16:	6020      	str	r0, [r4, #0]
 8008c18:	f8c0 8000 	str.w	r8, [r0]
 8008c1c:	4604      	mov	r4, r0
 8008c1e:	e7e4      	b.n	8008bea <__pow5mult+0x5a>
 8008c20:	4638      	mov	r0, r7
 8008c22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008c26:	bf00      	nop
 8008c28:	08009740 	.word	0x08009740

08008c2c <__lshift>:
 8008c2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008c30:	460c      	mov	r4, r1
 8008c32:	4607      	mov	r7, r0
 8008c34:	4616      	mov	r6, r2
 8008c36:	6923      	ldr	r3, [r4, #16]
 8008c38:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008c3c:	eb0a 0903 	add.w	r9, sl, r3
 8008c40:	6849      	ldr	r1, [r1, #4]
 8008c42:	68a3      	ldr	r3, [r4, #8]
 8008c44:	f109 0501 	add.w	r5, r9, #1
 8008c48:	42ab      	cmp	r3, r5
 8008c4a:	db31      	blt.n	8008cb0 <__lshift+0x84>
 8008c4c:	4638      	mov	r0, r7
 8008c4e:	f7ff fe36 	bl	80088be <_Balloc>
 8008c52:	2200      	movs	r2, #0
 8008c54:	4680      	mov	r8, r0
 8008c56:	4611      	mov	r1, r2
 8008c58:	f100 0314 	add.w	r3, r0, #20
 8008c5c:	4552      	cmp	r2, sl
 8008c5e:	db2a      	blt.n	8008cb6 <__lshift+0x8a>
 8008c60:	6920      	ldr	r0, [r4, #16]
 8008c62:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008c66:	f104 0114 	add.w	r1, r4, #20
 8008c6a:	f016 021f 	ands.w	r2, r6, #31
 8008c6e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008c72:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008c76:	d022      	beq.n	8008cbe <__lshift+0x92>
 8008c78:	2000      	movs	r0, #0
 8008c7a:	f1c2 0c20 	rsb	ip, r2, #32
 8008c7e:	680e      	ldr	r6, [r1, #0]
 8008c80:	4096      	lsls	r6, r2
 8008c82:	4330      	orrs	r0, r6
 8008c84:	f843 0b04 	str.w	r0, [r3], #4
 8008c88:	f851 0b04 	ldr.w	r0, [r1], #4
 8008c8c:	458e      	cmp	lr, r1
 8008c8e:	fa20 f00c 	lsr.w	r0, r0, ip
 8008c92:	d8f4      	bhi.n	8008c7e <__lshift+0x52>
 8008c94:	6018      	str	r0, [r3, #0]
 8008c96:	b108      	cbz	r0, 8008c9c <__lshift+0x70>
 8008c98:	f109 0502 	add.w	r5, r9, #2
 8008c9c:	3d01      	subs	r5, #1
 8008c9e:	4638      	mov	r0, r7
 8008ca0:	f8c8 5010 	str.w	r5, [r8, #16]
 8008ca4:	4621      	mov	r1, r4
 8008ca6:	f7ff fe3e 	bl	8008926 <_Bfree>
 8008caa:	4640      	mov	r0, r8
 8008cac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008cb0:	3101      	adds	r1, #1
 8008cb2:	005b      	lsls	r3, r3, #1
 8008cb4:	e7c8      	b.n	8008c48 <__lshift+0x1c>
 8008cb6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8008cba:	3201      	adds	r2, #1
 8008cbc:	e7ce      	b.n	8008c5c <__lshift+0x30>
 8008cbe:	3b04      	subs	r3, #4
 8008cc0:	f851 2b04 	ldr.w	r2, [r1], #4
 8008cc4:	458e      	cmp	lr, r1
 8008cc6:	f843 2f04 	str.w	r2, [r3, #4]!
 8008cca:	d8f9      	bhi.n	8008cc0 <__lshift+0x94>
 8008ccc:	e7e6      	b.n	8008c9c <__lshift+0x70>

08008cce <__mcmp>:
 8008cce:	6903      	ldr	r3, [r0, #16]
 8008cd0:	690a      	ldr	r2, [r1, #16]
 8008cd2:	b530      	push	{r4, r5, lr}
 8008cd4:	1a9b      	subs	r3, r3, r2
 8008cd6:	d10c      	bne.n	8008cf2 <__mcmp+0x24>
 8008cd8:	0092      	lsls	r2, r2, #2
 8008cda:	3014      	adds	r0, #20
 8008cdc:	3114      	adds	r1, #20
 8008cde:	1884      	adds	r4, r0, r2
 8008ce0:	4411      	add	r1, r2
 8008ce2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008ce6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008cea:	4295      	cmp	r5, r2
 8008cec:	d003      	beq.n	8008cf6 <__mcmp+0x28>
 8008cee:	d305      	bcc.n	8008cfc <__mcmp+0x2e>
 8008cf0:	2301      	movs	r3, #1
 8008cf2:	4618      	mov	r0, r3
 8008cf4:	bd30      	pop	{r4, r5, pc}
 8008cf6:	42a0      	cmp	r0, r4
 8008cf8:	d3f3      	bcc.n	8008ce2 <__mcmp+0x14>
 8008cfa:	e7fa      	b.n	8008cf2 <__mcmp+0x24>
 8008cfc:	f04f 33ff 	mov.w	r3, #4294967295
 8008d00:	e7f7      	b.n	8008cf2 <__mcmp+0x24>

08008d02 <__mdiff>:
 8008d02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d06:	460d      	mov	r5, r1
 8008d08:	4607      	mov	r7, r0
 8008d0a:	4611      	mov	r1, r2
 8008d0c:	4628      	mov	r0, r5
 8008d0e:	4614      	mov	r4, r2
 8008d10:	f7ff ffdd 	bl	8008cce <__mcmp>
 8008d14:	1e06      	subs	r6, r0, #0
 8008d16:	d108      	bne.n	8008d2a <__mdiff+0x28>
 8008d18:	4631      	mov	r1, r6
 8008d1a:	4638      	mov	r0, r7
 8008d1c:	f7ff fdcf 	bl	80088be <_Balloc>
 8008d20:	2301      	movs	r3, #1
 8008d22:	6146      	str	r6, [r0, #20]
 8008d24:	6103      	str	r3, [r0, #16]
 8008d26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d2a:	bfa4      	itt	ge
 8008d2c:	4623      	movge	r3, r4
 8008d2e:	462c      	movge	r4, r5
 8008d30:	4638      	mov	r0, r7
 8008d32:	6861      	ldr	r1, [r4, #4]
 8008d34:	bfa6      	itte	ge
 8008d36:	461d      	movge	r5, r3
 8008d38:	2600      	movge	r6, #0
 8008d3a:	2601      	movlt	r6, #1
 8008d3c:	f7ff fdbf 	bl	80088be <_Balloc>
 8008d40:	f04f 0c00 	mov.w	ip, #0
 8008d44:	60c6      	str	r6, [r0, #12]
 8008d46:	692b      	ldr	r3, [r5, #16]
 8008d48:	6926      	ldr	r6, [r4, #16]
 8008d4a:	f104 0214 	add.w	r2, r4, #20
 8008d4e:	f105 0914 	add.w	r9, r5, #20
 8008d52:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008d56:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008d5a:	f100 0114 	add.w	r1, r0, #20
 8008d5e:	f852 ab04 	ldr.w	sl, [r2], #4
 8008d62:	f859 5b04 	ldr.w	r5, [r9], #4
 8008d66:	fa1f f38a 	uxth.w	r3, sl
 8008d6a:	4463      	add	r3, ip
 8008d6c:	b2ac      	uxth	r4, r5
 8008d6e:	1b1b      	subs	r3, r3, r4
 8008d70:	0c2c      	lsrs	r4, r5, #16
 8008d72:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8008d76:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8008d7a:	b29b      	uxth	r3, r3
 8008d7c:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008d80:	45c8      	cmp	r8, r9
 8008d82:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008d86:	4696      	mov	lr, r2
 8008d88:	f841 4b04 	str.w	r4, [r1], #4
 8008d8c:	d8e7      	bhi.n	8008d5e <__mdiff+0x5c>
 8008d8e:	45be      	cmp	lr, r7
 8008d90:	d305      	bcc.n	8008d9e <__mdiff+0x9c>
 8008d92:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008d96:	b18b      	cbz	r3, 8008dbc <__mdiff+0xba>
 8008d98:	6106      	str	r6, [r0, #16]
 8008d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d9e:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008da2:	b2a2      	uxth	r2, r4
 8008da4:	4462      	add	r2, ip
 8008da6:	1413      	asrs	r3, r2, #16
 8008da8:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8008dac:	b292      	uxth	r2, r2
 8008dae:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008db2:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008db6:	f841 2b04 	str.w	r2, [r1], #4
 8008dba:	e7e8      	b.n	8008d8e <__mdiff+0x8c>
 8008dbc:	3e01      	subs	r6, #1
 8008dbe:	e7e8      	b.n	8008d92 <__mdiff+0x90>

08008dc0 <__d2b>:
 8008dc0:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008dc4:	461c      	mov	r4, r3
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	4690      	mov	r8, r2
 8008dca:	9e08      	ldr	r6, [sp, #32]
 8008dcc:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8008dce:	f7ff fd76 	bl	80088be <_Balloc>
 8008dd2:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8008dd6:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8008dda:	4607      	mov	r7, r0
 8008ddc:	bb34      	cbnz	r4, 8008e2c <__d2b+0x6c>
 8008dde:	9201      	str	r2, [sp, #4]
 8008de0:	f1b8 0f00 	cmp.w	r8, #0
 8008de4:	d027      	beq.n	8008e36 <__d2b+0x76>
 8008de6:	a802      	add	r0, sp, #8
 8008de8:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008dec:	f7ff fe0c 	bl	8008a08 <__lo0bits>
 8008df0:	9900      	ldr	r1, [sp, #0]
 8008df2:	b1f0      	cbz	r0, 8008e32 <__d2b+0x72>
 8008df4:	9a01      	ldr	r2, [sp, #4]
 8008df6:	f1c0 0320 	rsb	r3, r0, #32
 8008dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfe:	430b      	orrs	r3, r1
 8008e00:	40c2      	lsrs	r2, r0
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	9201      	str	r2, [sp, #4]
 8008e06:	9b01      	ldr	r3, [sp, #4]
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	bf14      	ite	ne
 8008e0c:	2102      	movne	r1, #2
 8008e0e:	2101      	moveq	r1, #1
 8008e10:	61bb      	str	r3, [r7, #24]
 8008e12:	6139      	str	r1, [r7, #16]
 8008e14:	b1c4      	cbz	r4, 8008e48 <__d2b+0x88>
 8008e16:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008e1a:	4404      	add	r4, r0
 8008e1c:	6034      	str	r4, [r6, #0]
 8008e1e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008e22:	6028      	str	r0, [r5, #0]
 8008e24:	4638      	mov	r0, r7
 8008e26:	b002      	add	sp, #8
 8008e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e2c:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8008e30:	e7d5      	b.n	8008dde <__d2b+0x1e>
 8008e32:	6179      	str	r1, [r7, #20]
 8008e34:	e7e7      	b.n	8008e06 <__d2b+0x46>
 8008e36:	a801      	add	r0, sp, #4
 8008e38:	f7ff fde6 	bl	8008a08 <__lo0bits>
 8008e3c:	2101      	movs	r1, #1
 8008e3e:	9b01      	ldr	r3, [sp, #4]
 8008e40:	6139      	str	r1, [r7, #16]
 8008e42:	617b      	str	r3, [r7, #20]
 8008e44:	3020      	adds	r0, #32
 8008e46:	e7e5      	b.n	8008e14 <__d2b+0x54>
 8008e48:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008e4c:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008e50:	6030      	str	r0, [r6, #0]
 8008e52:	6918      	ldr	r0, [r3, #16]
 8008e54:	f7ff fdb9 	bl	80089ca <__hi0bits>
 8008e58:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008e5c:	e7e1      	b.n	8008e22 <__d2b+0x62>

08008e5e <_calloc_r>:
 8008e5e:	b538      	push	{r3, r4, r5, lr}
 8008e60:	fb02 f401 	mul.w	r4, r2, r1
 8008e64:	4621      	mov	r1, r4
 8008e66:	f000 f855 	bl	8008f14 <_malloc_r>
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	b118      	cbz	r0, 8008e76 <_calloc_r+0x18>
 8008e6e:	4622      	mov	r2, r4
 8008e70:	2100      	movs	r1, #0
 8008e72:	f7fd ff0d 	bl	8006c90 <memset>
 8008e76:	4628      	mov	r0, r5
 8008e78:	bd38      	pop	{r3, r4, r5, pc}
	...

08008e7c <_free_r>:
 8008e7c:	b538      	push	{r3, r4, r5, lr}
 8008e7e:	4605      	mov	r5, r0
 8008e80:	2900      	cmp	r1, #0
 8008e82:	d043      	beq.n	8008f0c <_free_r+0x90>
 8008e84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008e88:	1f0c      	subs	r4, r1, #4
 8008e8a:	2b00      	cmp	r3, #0
 8008e8c:	bfb8      	it	lt
 8008e8e:	18e4      	addlt	r4, r4, r3
 8008e90:	f000 fa98 	bl	80093c4 <__malloc_lock>
 8008e94:	4a1e      	ldr	r2, [pc, #120]	; (8008f10 <_free_r+0x94>)
 8008e96:	6813      	ldr	r3, [r2, #0]
 8008e98:	4610      	mov	r0, r2
 8008e9a:	b933      	cbnz	r3, 8008eaa <_free_r+0x2e>
 8008e9c:	6063      	str	r3, [r4, #4]
 8008e9e:	6014      	str	r4, [r2, #0]
 8008ea0:	4628      	mov	r0, r5
 8008ea2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008ea6:	f000 ba8e 	b.w	80093c6 <__malloc_unlock>
 8008eaa:	42a3      	cmp	r3, r4
 8008eac:	d90b      	bls.n	8008ec6 <_free_r+0x4a>
 8008eae:	6821      	ldr	r1, [r4, #0]
 8008eb0:	1862      	adds	r2, r4, r1
 8008eb2:	4293      	cmp	r3, r2
 8008eb4:	bf01      	itttt	eq
 8008eb6:	681a      	ldreq	r2, [r3, #0]
 8008eb8:	685b      	ldreq	r3, [r3, #4]
 8008eba:	1852      	addeq	r2, r2, r1
 8008ebc:	6022      	streq	r2, [r4, #0]
 8008ebe:	6063      	str	r3, [r4, #4]
 8008ec0:	6004      	str	r4, [r0, #0]
 8008ec2:	e7ed      	b.n	8008ea0 <_free_r+0x24>
 8008ec4:	4613      	mov	r3, r2
 8008ec6:	685a      	ldr	r2, [r3, #4]
 8008ec8:	b10a      	cbz	r2, 8008ece <_free_r+0x52>
 8008eca:	42a2      	cmp	r2, r4
 8008ecc:	d9fa      	bls.n	8008ec4 <_free_r+0x48>
 8008ece:	6819      	ldr	r1, [r3, #0]
 8008ed0:	1858      	adds	r0, r3, r1
 8008ed2:	42a0      	cmp	r0, r4
 8008ed4:	d10b      	bne.n	8008eee <_free_r+0x72>
 8008ed6:	6820      	ldr	r0, [r4, #0]
 8008ed8:	4401      	add	r1, r0
 8008eda:	1858      	adds	r0, r3, r1
 8008edc:	4282      	cmp	r2, r0
 8008ede:	6019      	str	r1, [r3, #0]
 8008ee0:	d1de      	bne.n	8008ea0 <_free_r+0x24>
 8008ee2:	6810      	ldr	r0, [r2, #0]
 8008ee4:	6852      	ldr	r2, [r2, #4]
 8008ee6:	4401      	add	r1, r0
 8008ee8:	6019      	str	r1, [r3, #0]
 8008eea:	605a      	str	r2, [r3, #4]
 8008eec:	e7d8      	b.n	8008ea0 <_free_r+0x24>
 8008eee:	d902      	bls.n	8008ef6 <_free_r+0x7a>
 8008ef0:	230c      	movs	r3, #12
 8008ef2:	602b      	str	r3, [r5, #0]
 8008ef4:	e7d4      	b.n	8008ea0 <_free_r+0x24>
 8008ef6:	6820      	ldr	r0, [r4, #0]
 8008ef8:	1821      	adds	r1, r4, r0
 8008efa:	428a      	cmp	r2, r1
 8008efc:	bf01      	itttt	eq
 8008efe:	6811      	ldreq	r1, [r2, #0]
 8008f00:	6852      	ldreq	r2, [r2, #4]
 8008f02:	1809      	addeq	r1, r1, r0
 8008f04:	6021      	streq	r1, [r4, #0]
 8008f06:	6062      	str	r2, [r4, #4]
 8008f08:	605c      	str	r4, [r3, #4]
 8008f0a:	e7c9      	b.n	8008ea0 <_free_r+0x24>
 8008f0c:	bd38      	pop	{r3, r4, r5, pc}
 8008f0e:	bf00      	nop
 8008f10:	2000020c 	.word	0x2000020c

08008f14 <_malloc_r>:
 8008f14:	b570      	push	{r4, r5, r6, lr}
 8008f16:	1ccd      	adds	r5, r1, #3
 8008f18:	f025 0503 	bic.w	r5, r5, #3
 8008f1c:	3508      	adds	r5, #8
 8008f1e:	2d0c      	cmp	r5, #12
 8008f20:	bf38      	it	cc
 8008f22:	250c      	movcc	r5, #12
 8008f24:	2d00      	cmp	r5, #0
 8008f26:	4606      	mov	r6, r0
 8008f28:	db01      	blt.n	8008f2e <_malloc_r+0x1a>
 8008f2a:	42a9      	cmp	r1, r5
 8008f2c:	d903      	bls.n	8008f36 <_malloc_r+0x22>
 8008f2e:	230c      	movs	r3, #12
 8008f30:	6033      	str	r3, [r6, #0]
 8008f32:	2000      	movs	r0, #0
 8008f34:	bd70      	pop	{r4, r5, r6, pc}
 8008f36:	f000 fa45 	bl	80093c4 <__malloc_lock>
 8008f3a:	4a23      	ldr	r2, [pc, #140]	; (8008fc8 <_malloc_r+0xb4>)
 8008f3c:	6814      	ldr	r4, [r2, #0]
 8008f3e:	4621      	mov	r1, r4
 8008f40:	b991      	cbnz	r1, 8008f68 <_malloc_r+0x54>
 8008f42:	4c22      	ldr	r4, [pc, #136]	; (8008fcc <_malloc_r+0xb8>)
 8008f44:	6823      	ldr	r3, [r4, #0]
 8008f46:	b91b      	cbnz	r3, 8008f50 <_malloc_r+0x3c>
 8008f48:	4630      	mov	r0, r6
 8008f4a:	f000 f97f 	bl	800924c <_sbrk_r>
 8008f4e:	6020      	str	r0, [r4, #0]
 8008f50:	4629      	mov	r1, r5
 8008f52:	4630      	mov	r0, r6
 8008f54:	f000 f97a 	bl	800924c <_sbrk_r>
 8008f58:	1c43      	adds	r3, r0, #1
 8008f5a:	d126      	bne.n	8008faa <_malloc_r+0x96>
 8008f5c:	230c      	movs	r3, #12
 8008f5e:	4630      	mov	r0, r6
 8008f60:	6033      	str	r3, [r6, #0]
 8008f62:	f000 fa30 	bl	80093c6 <__malloc_unlock>
 8008f66:	e7e4      	b.n	8008f32 <_malloc_r+0x1e>
 8008f68:	680b      	ldr	r3, [r1, #0]
 8008f6a:	1b5b      	subs	r3, r3, r5
 8008f6c:	d41a      	bmi.n	8008fa4 <_malloc_r+0x90>
 8008f6e:	2b0b      	cmp	r3, #11
 8008f70:	d90f      	bls.n	8008f92 <_malloc_r+0x7e>
 8008f72:	600b      	str	r3, [r1, #0]
 8008f74:	18cc      	adds	r4, r1, r3
 8008f76:	50cd      	str	r5, [r1, r3]
 8008f78:	4630      	mov	r0, r6
 8008f7a:	f000 fa24 	bl	80093c6 <__malloc_unlock>
 8008f7e:	f104 000b 	add.w	r0, r4, #11
 8008f82:	1d23      	adds	r3, r4, #4
 8008f84:	f020 0007 	bic.w	r0, r0, #7
 8008f88:	1ac3      	subs	r3, r0, r3
 8008f8a:	d01b      	beq.n	8008fc4 <_malloc_r+0xb0>
 8008f8c:	425a      	negs	r2, r3
 8008f8e:	50e2      	str	r2, [r4, r3]
 8008f90:	bd70      	pop	{r4, r5, r6, pc}
 8008f92:	428c      	cmp	r4, r1
 8008f94:	bf0b      	itete	eq
 8008f96:	6863      	ldreq	r3, [r4, #4]
 8008f98:	684b      	ldrne	r3, [r1, #4]
 8008f9a:	6013      	streq	r3, [r2, #0]
 8008f9c:	6063      	strne	r3, [r4, #4]
 8008f9e:	bf18      	it	ne
 8008fa0:	460c      	movne	r4, r1
 8008fa2:	e7e9      	b.n	8008f78 <_malloc_r+0x64>
 8008fa4:	460c      	mov	r4, r1
 8008fa6:	6849      	ldr	r1, [r1, #4]
 8008fa8:	e7ca      	b.n	8008f40 <_malloc_r+0x2c>
 8008faa:	1cc4      	adds	r4, r0, #3
 8008fac:	f024 0403 	bic.w	r4, r4, #3
 8008fb0:	42a0      	cmp	r0, r4
 8008fb2:	d005      	beq.n	8008fc0 <_malloc_r+0xac>
 8008fb4:	1a21      	subs	r1, r4, r0
 8008fb6:	4630      	mov	r0, r6
 8008fb8:	f000 f948 	bl	800924c <_sbrk_r>
 8008fbc:	3001      	adds	r0, #1
 8008fbe:	d0cd      	beq.n	8008f5c <_malloc_r+0x48>
 8008fc0:	6025      	str	r5, [r4, #0]
 8008fc2:	e7d9      	b.n	8008f78 <_malloc_r+0x64>
 8008fc4:	bd70      	pop	{r4, r5, r6, pc}
 8008fc6:	bf00      	nop
 8008fc8:	2000020c 	.word	0x2000020c
 8008fcc:	20000210 	.word	0x20000210

08008fd0 <__sfputc_r>:
 8008fd0:	6893      	ldr	r3, [r2, #8]
 8008fd2:	b410      	push	{r4}
 8008fd4:	3b01      	subs	r3, #1
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	6093      	str	r3, [r2, #8]
 8008fda:	da08      	bge.n	8008fee <__sfputc_r+0x1e>
 8008fdc:	6994      	ldr	r4, [r2, #24]
 8008fde:	42a3      	cmp	r3, r4
 8008fe0:	db02      	blt.n	8008fe8 <__sfputc_r+0x18>
 8008fe2:	b2cb      	uxtb	r3, r1
 8008fe4:	2b0a      	cmp	r3, #10
 8008fe6:	d102      	bne.n	8008fee <__sfputc_r+0x1e>
 8008fe8:	bc10      	pop	{r4}
 8008fea:	f7fe bb37 	b.w	800765c <__swbuf_r>
 8008fee:	6813      	ldr	r3, [r2, #0]
 8008ff0:	1c58      	adds	r0, r3, #1
 8008ff2:	6010      	str	r0, [r2, #0]
 8008ff4:	7019      	strb	r1, [r3, #0]
 8008ff6:	b2c8      	uxtb	r0, r1
 8008ff8:	bc10      	pop	{r4}
 8008ffa:	4770      	bx	lr

08008ffc <__sfputs_r>:
 8008ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ffe:	4606      	mov	r6, r0
 8009000:	460f      	mov	r7, r1
 8009002:	4614      	mov	r4, r2
 8009004:	18d5      	adds	r5, r2, r3
 8009006:	42ac      	cmp	r4, r5
 8009008:	d101      	bne.n	800900e <__sfputs_r+0x12>
 800900a:	2000      	movs	r0, #0
 800900c:	e007      	b.n	800901e <__sfputs_r+0x22>
 800900e:	463a      	mov	r2, r7
 8009010:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009014:	4630      	mov	r0, r6
 8009016:	f7ff ffdb 	bl	8008fd0 <__sfputc_r>
 800901a:	1c43      	adds	r3, r0, #1
 800901c:	d1f3      	bne.n	8009006 <__sfputs_r+0xa>
 800901e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009020 <_vfiprintf_r>:
 8009020:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009024:	b09d      	sub	sp, #116	; 0x74
 8009026:	460c      	mov	r4, r1
 8009028:	4617      	mov	r7, r2
 800902a:	9303      	str	r3, [sp, #12]
 800902c:	4606      	mov	r6, r0
 800902e:	b118      	cbz	r0, 8009038 <_vfiprintf_r+0x18>
 8009030:	6983      	ldr	r3, [r0, #24]
 8009032:	b90b      	cbnz	r3, 8009038 <_vfiprintf_r+0x18>
 8009034:	f7ff fb26 	bl	8008684 <__sinit>
 8009038:	4b7c      	ldr	r3, [pc, #496]	; (800922c <_vfiprintf_r+0x20c>)
 800903a:	429c      	cmp	r4, r3
 800903c:	d157      	bne.n	80090ee <_vfiprintf_r+0xce>
 800903e:	6874      	ldr	r4, [r6, #4]
 8009040:	89a3      	ldrh	r3, [r4, #12]
 8009042:	0718      	lsls	r0, r3, #28
 8009044:	d55d      	bpl.n	8009102 <_vfiprintf_r+0xe2>
 8009046:	6923      	ldr	r3, [r4, #16]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d05a      	beq.n	8009102 <_vfiprintf_r+0xe2>
 800904c:	2300      	movs	r3, #0
 800904e:	9309      	str	r3, [sp, #36]	; 0x24
 8009050:	2320      	movs	r3, #32
 8009052:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009056:	2330      	movs	r3, #48	; 0x30
 8009058:	f04f 0b01 	mov.w	fp, #1
 800905c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009060:	46b8      	mov	r8, r7
 8009062:	4645      	mov	r5, r8
 8009064:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009068:	2b00      	cmp	r3, #0
 800906a:	d155      	bne.n	8009118 <_vfiprintf_r+0xf8>
 800906c:	ebb8 0a07 	subs.w	sl, r8, r7
 8009070:	d00b      	beq.n	800908a <_vfiprintf_r+0x6a>
 8009072:	4653      	mov	r3, sl
 8009074:	463a      	mov	r2, r7
 8009076:	4621      	mov	r1, r4
 8009078:	4630      	mov	r0, r6
 800907a:	f7ff ffbf 	bl	8008ffc <__sfputs_r>
 800907e:	3001      	adds	r0, #1
 8009080:	f000 80c4 	beq.w	800920c <_vfiprintf_r+0x1ec>
 8009084:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009086:	4453      	add	r3, sl
 8009088:	9309      	str	r3, [sp, #36]	; 0x24
 800908a:	f898 3000 	ldrb.w	r3, [r8]
 800908e:	2b00      	cmp	r3, #0
 8009090:	f000 80bc 	beq.w	800920c <_vfiprintf_r+0x1ec>
 8009094:	2300      	movs	r3, #0
 8009096:	f04f 32ff 	mov.w	r2, #4294967295
 800909a:	9304      	str	r3, [sp, #16]
 800909c:	9307      	str	r3, [sp, #28]
 800909e:	9205      	str	r2, [sp, #20]
 80090a0:	9306      	str	r3, [sp, #24]
 80090a2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80090a6:	931a      	str	r3, [sp, #104]	; 0x68
 80090a8:	2205      	movs	r2, #5
 80090aa:	7829      	ldrb	r1, [r5, #0]
 80090ac:	4860      	ldr	r0, [pc, #384]	; (8009230 <_vfiprintf_r+0x210>)
 80090ae:	f7ff fbed 	bl	800888c <memchr>
 80090b2:	f105 0801 	add.w	r8, r5, #1
 80090b6:	9b04      	ldr	r3, [sp, #16]
 80090b8:	2800      	cmp	r0, #0
 80090ba:	d131      	bne.n	8009120 <_vfiprintf_r+0x100>
 80090bc:	06d9      	lsls	r1, r3, #27
 80090be:	bf44      	itt	mi
 80090c0:	2220      	movmi	r2, #32
 80090c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80090c6:	071a      	lsls	r2, r3, #28
 80090c8:	bf44      	itt	mi
 80090ca:	222b      	movmi	r2, #43	; 0x2b
 80090cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80090d0:	782a      	ldrb	r2, [r5, #0]
 80090d2:	2a2a      	cmp	r2, #42	; 0x2a
 80090d4:	d02c      	beq.n	8009130 <_vfiprintf_r+0x110>
 80090d6:	2100      	movs	r1, #0
 80090d8:	200a      	movs	r0, #10
 80090da:	9a07      	ldr	r2, [sp, #28]
 80090dc:	46a8      	mov	r8, r5
 80090de:	f898 3000 	ldrb.w	r3, [r8]
 80090e2:	3501      	adds	r5, #1
 80090e4:	3b30      	subs	r3, #48	; 0x30
 80090e6:	2b09      	cmp	r3, #9
 80090e8:	d96d      	bls.n	80091c6 <_vfiprintf_r+0x1a6>
 80090ea:	b371      	cbz	r1, 800914a <_vfiprintf_r+0x12a>
 80090ec:	e026      	b.n	800913c <_vfiprintf_r+0x11c>
 80090ee:	4b51      	ldr	r3, [pc, #324]	; (8009234 <_vfiprintf_r+0x214>)
 80090f0:	429c      	cmp	r4, r3
 80090f2:	d101      	bne.n	80090f8 <_vfiprintf_r+0xd8>
 80090f4:	68b4      	ldr	r4, [r6, #8]
 80090f6:	e7a3      	b.n	8009040 <_vfiprintf_r+0x20>
 80090f8:	4b4f      	ldr	r3, [pc, #316]	; (8009238 <_vfiprintf_r+0x218>)
 80090fa:	429c      	cmp	r4, r3
 80090fc:	bf08      	it	eq
 80090fe:	68f4      	ldreq	r4, [r6, #12]
 8009100:	e79e      	b.n	8009040 <_vfiprintf_r+0x20>
 8009102:	4621      	mov	r1, r4
 8009104:	4630      	mov	r0, r6
 8009106:	f7fe fafb 	bl	8007700 <__swsetup_r>
 800910a:	2800      	cmp	r0, #0
 800910c:	d09e      	beq.n	800904c <_vfiprintf_r+0x2c>
 800910e:	f04f 30ff 	mov.w	r0, #4294967295
 8009112:	b01d      	add	sp, #116	; 0x74
 8009114:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009118:	2b25      	cmp	r3, #37	; 0x25
 800911a:	d0a7      	beq.n	800906c <_vfiprintf_r+0x4c>
 800911c:	46a8      	mov	r8, r5
 800911e:	e7a0      	b.n	8009062 <_vfiprintf_r+0x42>
 8009120:	4a43      	ldr	r2, [pc, #268]	; (8009230 <_vfiprintf_r+0x210>)
 8009122:	4645      	mov	r5, r8
 8009124:	1a80      	subs	r0, r0, r2
 8009126:	fa0b f000 	lsl.w	r0, fp, r0
 800912a:	4318      	orrs	r0, r3
 800912c:	9004      	str	r0, [sp, #16]
 800912e:	e7bb      	b.n	80090a8 <_vfiprintf_r+0x88>
 8009130:	9a03      	ldr	r2, [sp, #12]
 8009132:	1d11      	adds	r1, r2, #4
 8009134:	6812      	ldr	r2, [r2, #0]
 8009136:	9103      	str	r1, [sp, #12]
 8009138:	2a00      	cmp	r2, #0
 800913a:	db01      	blt.n	8009140 <_vfiprintf_r+0x120>
 800913c:	9207      	str	r2, [sp, #28]
 800913e:	e004      	b.n	800914a <_vfiprintf_r+0x12a>
 8009140:	4252      	negs	r2, r2
 8009142:	f043 0302 	orr.w	r3, r3, #2
 8009146:	9207      	str	r2, [sp, #28]
 8009148:	9304      	str	r3, [sp, #16]
 800914a:	f898 3000 	ldrb.w	r3, [r8]
 800914e:	2b2e      	cmp	r3, #46	; 0x2e
 8009150:	d110      	bne.n	8009174 <_vfiprintf_r+0x154>
 8009152:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009156:	f108 0101 	add.w	r1, r8, #1
 800915a:	2b2a      	cmp	r3, #42	; 0x2a
 800915c:	d137      	bne.n	80091ce <_vfiprintf_r+0x1ae>
 800915e:	9b03      	ldr	r3, [sp, #12]
 8009160:	f108 0802 	add.w	r8, r8, #2
 8009164:	1d1a      	adds	r2, r3, #4
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	9203      	str	r2, [sp, #12]
 800916a:	2b00      	cmp	r3, #0
 800916c:	bfb8      	it	lt
 800916e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009172:	9305      	str	r3, [sp, #20]
 8009174:	4d31      	ldr	r5, [pc, #196]	; (800923c <_vfiprintf_r+0x21c>)
 8009176:	2203      	movs	r2, #3
 8009178:	f898 1000 	ldrb.w	r1, [r8]
 800917c:	4628      	mov	r0, r5
 800917e:	f7ff fb85 	bl	800888c <memchr>
 8009182:	b140      	cbz	r0, 8009196 <_vfiprintf_r+0x176>
 8009184:	2340      	movs	r3, #64	; 0x40
 8009186:	1b40      	subs	r0, r0, r5
 8009188:	fa03 f000 	lsl.w	r0, r3, r0
 800918c:	9b04      	ldr	r3, [sp, #16]
 800918e:	f108 0801 	add.w	r8, r8, #1
 8009192:	4303      	orrs	r3, r0
 8009194:	9304      	str	r3, [sp, #16]
 8009196:	f898 1000 	ldrb.w	r1, [r8]
 800919a:	2206      	movs	r2, #6
 800919c:	4828      	ldr	r0, [pc, #160]	; (8009240 <_vfiprintf_r+0x220>)
 800919e:	f108 0701 	add.w	r7, r8, #1
 80091a2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80091a6:	f7ff fb71 	bl	800888c <memchr>
 80091aa:	2800      	cmp	r0, #0
 80091ac:	d034      	beq.n	8009218 <_vfiprintf_r+0x1f8>
 80091ae:	4b25      	ldr	r3, [pc, #148]	; (8009244 <_vfiprintf_r+0x224>)
 80091b0:	bb03      	cbnz	r3, 80091f4 <_vfiprintf_r+0x1d4>
 80091b2:	9b03      	ldr	r3, [sp, #12]
 80091b4:	3307      	adds	r3, #7
 80091b6:	f023 0307 	bic.w	r3, r3, #7
 80091ba:	3308      	adds	r3, #8
 80091bc:	9303      	str	r3, [sp, #12]
 80091be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80091c0:	444b      	add	r3, r9
 80091c2:	9309      	str	r3, [sp, #36]	; 0x24
 80091c4:	e74c      	b.n	8009060 <_vfiprintf_r+0x40>
 80091c6:	fb00 3202 	mla	r2, r0, r2, r3
 80091ca:	2101      	movs	r1, #1
 80091cc:	e786      	b.n	80090dc <_vfiprintf_r+0xbc>
 80091ce:	2300      	movs	r3, #0
 80091d0:	250a      	movs	r5, #10
 80091d2:	4618      	mov	r0, r3
 80091d4:	9305      	str	r3, [sp, #20]
 80091d6:	4688      	mov	r8, r1
 80091d8:	f898 2000 	ldrb.w	r2, [r8]
 80091dc:	3101      	adds	r1, #1
 80091de:	3a30      	subs	r2, #48	; 0x30
 80091e0:	2a09      	cmp	r2, #9
 80091e2:	d903      	bls.n	80091ec <_vfiprintf_r+0x1cc>
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d0c5      	beq.n	8009174 <_vfiprintf_r+0x154>
 80091e8:	9005      	str	r0, [sp, #20]
 80091ea:	e7c3      	b.n	8009174 <_vfiprintf_r+0x154>
 80091ec:	fb05 2000 	mla	r0, r5, r0, r2
 80091f0:	2301      	movs	r3, #1
 80091f2:	e7f0      	b.n	80091d6 <_vfiprintf_r+0x1b6>
 80091f4:	ab03      	add	r3, sp, #12
 80091f6:	9300      	str	r3, [sp, #0]
 80091f8:	4622      	mov	r2, r4
 80091fa:	4b13      	ldr	r3, [pc, #76]	; (8009248 <_vfiprintf_r+0x228>)
 80091fc:	a904      	add	r1, sp, #16
 80091fe:	4630      	mov	r0, r6
 8009200:	f7fd fde0 	bl	8006dc4 <_printf_float>
 8009204:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009208:	4681      	mov	r9, r0
 800920a:	d1d8      	bne.n	80091be <_vfiprintf_r+0x19e>
 800920c:	89a3      	ldrh	r3, [r4, #12]
 800920e:	065b      	lsls	r3, r3, #25
 8009210:	f53f af7d 	bmi.w	800910e <_vfiprintf_r+0xee>
 8009214:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009216:	e77c      	b.n	8009112 <_vfiprintf_r+0xf2>
 8009218:	ab03      	add	r3, sp, #12
 800921a:	9300      	str	r3, [sp, #0]
 800921c:	4622      	mov	r2, r4
 800921e:	4b0a      	ldr	r3, [pc, #40]	; (8009248 <_vfiprintf_r+0x228>)
 8009220:	a904      	add	r1, sp, #16
 8009222:	4630      	mov	r0, r6
 8009224:	f7fe f87e 	bl	8007324 <_printf_i>
 8009228:	e7ec      	b.n	8009204 <_vfiprintf_r+0x1e4>
 800922a:	bf00      	nop
 800922c:	08009610 	.word	0x08009610
 8009230:	0800974c 	.word	0x0800974c
 8009234:	08009630 	.word	0x08009630
 8009238:	080095f0 	.word	0x080095f0
 800923c:	08009752 	.word	0x08009752
 8009240:	08009756 	.word	0x08009756
 8009244:	08006dc5 	.word	0x08006dc5
 8009248:	08008ffd 	.word	0x08008ffd

0800924c <_sbrk_r>:
 800924c:	b538      	push	{r3, r4, r5, lr}
 800924e:	2300      	movs	r3, #0
 8009250:	4c05      	ldr	r4, [pc, #20]	; (8009268 <_sbrk_r+0x1c>)
 8009252:	4605      	mov	r5, r0
 8009254:	4608      	mov	r0, r1
 8009256:	6023      	str	r3, [r4, #0]
 8009258:	f7f9 fae8 	bl	800282c <_sbrk>
 800925c:	1c43      	adds	r3, r0, #1
 800925e:	d102      	bne.n	8009266 <_sbrk_r+0x1a>
 8009260:	6823      	ldr	r3, [r4, #0]
 8009262:	b103      	cbz	r3, 8009266 <_sbrk_r+0x1a>
 8009264:	602b      	str	r3, [r5, #0]
 8009266:	bd38      	pop	{r3, r4, r5, pc}
 8009268:	20000454 	.word	0x20000454

0800926c <__sread>:
 800926c:	b510      	push	{r4, lr}
 800926e:	460c      	mov	r4, r1
 8009270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009274:	f000 f8a8 	bl	80093c8 <_read_r>
 8009278:	2800      	cmp	r0, #0
 800927a:	bfab      	itete	ge
 800927c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800927e:	89a3      	ldrhlt	r3, [r4, #12]
 8009280:	181b      	addge	r3, r3, r0
 8009282:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009286:	bfac      	ite	ge
 8009288:	6563      	strge	r3, [r4, #84]	; 0x54
 800928a:	81a3      	strhlt	r3, [r4, #12]
 800928c:	bd10      	pop	{r4, pc}

0800928e <__swrite>:
 800928e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009292:	461f      	mov	r7, r3
 8009294:	898b      	ldrh	r3, [r1, #12]
 8009296:	4605      	mov	r5, r0
 8009298:	05db      	lsls	r3, r3, #23
 800929a:	460c      	mov	r4, r1
 800929c:	4616      	mov	r6, r2
 800929e:	d505      	bpl.n	80092ac <__swrite+0x1e>
 80092a0:	2302      	movs	r3, #2
 80092a2:	2200      	movs	r2, #0
 80092a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092a8:	f000 f868 	bl	800937c <_lseek_r>
 80092ac:	89a3      	ldrh	r3, [r4, #12]
 80092ae:	4632      	mov	r2, r6
 80092b0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80092b4:	81a3      	strh	r3, [r4, #12]
 80092b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092ba:	463b      	mov	r3, r7
 80092bc:	4628      	mov	r0, r5
 80092be:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80092c2:	f000 b817 	b.w	80092f4 <_write_r>

080092c6 <__sseek>:
 80092c6:	b510      	push	{r4, lr}
 80092c8:	460c      	mov	r4, r1
 80092ca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ce:	f000 f855 	bl	800937c <_lseek_r>
 80092d2:	1c43      	adds	r3, r0, #1
 80092d4:	89a3      	ldrh	r3, [r4, #12]
 80092d6:	bf15      	itete	ne
 80092d8:	6560      	strne	r0, [r4, #84]	; 0x54
 80092da:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80092de:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80092e2:	81a3      	strheq	r3, [r4, #12]
 80092e4:	bf18      	it	ne
 80092e6:	81a3      	strhne	r3, [r4, #12]
 80092e8:	bd10      	pop	{r4, pc}

080092ea <__sclose>:
 80092ea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80092ee:	f000 b813 	b.w	8009318 <_close_r>
	...

080092f4 <_write_r>:
 80092f4:	b538      	push	{r3, r4, r5, lr}
 80092f6:	4605      	mov	r5, r0
 80092f8:	4608      	mov	r0, r1
 80092fa:	4611      	mov	r1, r2
 80092fc:	2200      	movs	r2, #0
 80092fe:	4c05      	ldr	r4, [pc, #20]	; (8009314 <_write_r+0x20>)
 8009300:	6022      	str	r2, [r4, #0]
 8009302:	461a      	mov	r2, r3
 8009304:	f7f8 f9ac 	bl	8001660 <_write>
 8009308:	1c43      	adds	r3, r0, #1
 800930a:	d102      	bne.n	8009312 <_write_r+0x1e>
 800930c:	6823      	ldr	r3, [r4, #0]
 800930e:	b103      	cbz	r3, 8009312 <_write_r+0x1e>
 8009310:	602b      	str	r3, [r5, #0]
 8009312:	bd38      	pop	{r3, r4, r5, pc}
 8009314:	20000454 	.word	0x20000454

08009318 <_close_r>:
 8009318:	b538      	push	{r3, r4, r5, lr}
 800931a:	2300      	movs	r3, #0
 800931c:	4c05      	ldr	r4, [pc, #20]	; (8009334 <_close_r+0x1c>)
 800931e:	4605      	mov	r5, r0
 8009320:	4608      	mov	r0, r1
 8009322:	6023      	str	r3, [r4, #0]
 8009324:	f7f9 faae 	bl	8002884 <_close>
 8009328:	1c43      	adds	r3, r0, #1
 800932a:	d102      	bne.n	8009332 <_close_r+0x1a>
 800932c:	6823      	ldr	r3, [r4, #0]
 800932e:	b103      	cbz	r3, 8009332 <_close_r+0x1a>
 8009330:	602b      	str	r3, [r5, #0]
 8009332:	bd38      	pop	{r3, r4, r5, pc}
 8009334:	20000454 	.word	0x20000454

08009338 <_fstat_r>:
 8009338:	b538      	push	{r3, r4, r5, lr}
 800933a:	2300      	movs	r3, #0
 800933c:	4c06      	ldr	r4, [pc, #24]	; (8009358 <_fstat_r+0x20>)
 800933e:	4605      	mov	r5, r0
 8009340:	4608      	mov	r0, r1
 8009342:	4611      	mov	r1, r2
 8009344:	6023      	str	r3, [r4, #0]
 8009346:	f7f9 faa8 	bl	800289a <_fstat>
 800934a:	1c43      	adds	r3, r0, #1
 800934c:	d102      	bne.n	8009354 <_fstat_r+0x1c>
 800934e:	6823      	ldr	r3, [r4, #0]
 8009350:	b103      	cbz	r3, 8009354 <_fstat_r+0x1c>
 8009352:	602b      	str	r3, [r5, #0]
 8009354:	bd38      	pop	{r3, r4, r5, pc}
 8009356:	bf00      	nop
 8009358:	20000454 	.word	0x20000454

0800935c <_isatty_r>:
 800935c:	b538      	push	{r3, r4, r5, lr}
 800935e:	2300      	movs	r3, #0
 8009360:	4c05      	ldr	r4, [pc, #20]	; (8009378 <_isatty_r+0x1c>)
 8009362:	4605      	mov	r5, r0
 8009364:	4608      	mov	r0, r1
 8009366:	6023      	str	r3, [r4, #0]
 8009368:	f7f9 faa6 	bl	80028b8 <_isatty>
 800936c:	1c43      	adds	r3, r0, #1
 800936e:	d102      	bne.n	8009376 <_isatty_r+0x1a>
 8009370:	6823      	ldr	r3, [r4, #0]
 8009372:	b103      	cbz	r3, 8009376 <_isatty_r+0x1a>
 8009374:	602b      	str	r3, [r5, #0]
 8009376:	bd38      	pop	{r3, r4, r5, pc}
 8009378:	20000454 	.word	0x20000454

0800937c <_lseek_r>:
 800937c:	b538      	push	{r3, r4, r5, lr}
 800937e:	4605      	mov	r5, r0
 8009380:	4608      	mov	r0, r1
 8009382:	4611      	mov	r1, r2
 8009384:	2200      	movs	r2, #0
 8009386:	4c05      	ldr	r4, [pc, #20]	; (800939c <_lseek_r+0x20>)
 8009388:	6022      	str	r2, [r4, #0]
 800938a:	461a      	mov	r2, r3
 800938c:	f7f9 fa9e 	bl	80028cc <_lseek>
 8009390:	1c43      	adds	r3, r0, #1
 8009392:	d102      	bne.n	800939a <_lseek_r+0x1e>
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	b103      	cbz	r3, 800939a <_lseek_r+0x1e>
 8009398:	602b      	str	r3, [r5, #0]
 800939a:	bd38      	pop	{r3, r4, r5, pc}
 800939c:	20000454 	.word	0x20000454

080093a0 <__ascii_mbtowc>:
 80093a0:	b082      	sub	sp, #8
 80093a2:	b901      	cbnz	r1, 80093a6 <__ascii_mbtowc+0x6>
 80093a4:	a901      	add	r1, sp, #4
 80093a6:	b142      	cbz	r2, 80093ba <__ascii_mbtowc+0x1a>
 80093a8:	b14b      	cbz	r3, 80093be <__ascii_mbtowc+0x1e>
 80093aa:	7813      	ldrb	r3, [r2, #0]
 80093ac:	600b      	str	r3, [r1, #0]
 80093ae:	7812      	ldrb	r2, [r2, #0]
 80093b0:	1c10      	adds	r0, r2, #0
 80093b2:	bf18      	it	ne
 80093b4:	2001      	movne	r0, #1
 80093b6:	b002      	add	sp, #8
 80093b8:	4770      	bx	lr
 80093ba:	4610      	mov	r0, r2
 80093bc:	e7fb      	b.n	80093b6 <__ascii_mbtowc+0x16>
 80093be:	f06f 0001 	mvn.w	r0, #1
 80093c2:	e7f8      	b.n	80093b6 <__ascii_mbtowc+0x16>

080093c4 <__malloc_lock>:
 80093c4:	4770      	bx	lr

080093c6 <__malloc_unlock>:
 80093c6:	4770      	bx	lr

080093c8 <_read_r>:
 80093c8:	b538      	push	{r3, r4, r5, lr}
 80093ca:	4605      	mov	r5, r0
 80093cc:	4608      	mov	r0, r1
 80093ce:	4611      	mov	r1, r2
 80093d0:	2200      	movs	r2, #0
 80093d2:	4c05      	ldr	r4, [pc, #20]	; (80093e8 <_read_r+0x20>)
 80093d4:	6022      	str	r2, [r4, #0]
 80093d6:	461a      	mov	r2, r3
 80093d8:	f7f9 fa0a 	bl	80027f0 <_read>
 80093dc:	1c43      	adds	r3, r0, #1
 80093de:	d102      	bne.n	80093e6 <_read_r+0x1e>
 80093e0:	6823      	ldr	r3, [r4, #0]
 80093e2:	b103      	cbz	r3, 80093e6 <_read_r+0x1e>
 80093e4:	602b      	str	r3, [r5, #0]
 80093e6:	bd38      	pop	{r3, r4, r5, pc}
 80093e8:	20000454 	.word	0x20000454

080093ec <__ascii_wctomb>:
 80093ec:	b149      	cbz	r1, 8009402 <__ascii_wctomb+0x16>
 80093ee:	2aff      	cmp	r2, #255	; 0xff
 80093f0:	bf8b      	itete	hi
 80093f2:	238a      	movhi	r3, #138	; 0x8a
 80093f4:	700a      	strbls	r2, [r1, #0]
 80093f6:	6003      	strhi	r3, [r0, #0]
 80093f8:	2001      	movls	r0, #1
 80093fa:	bf88      	it	hi
 80093fc:	f04f 30ff 	movhi.w	r0, #4294967295
 8009400:	4770      	bx	lr
 8009402:	4608      	mov	r0, r1
 8009404:	4770      	bx	lr
	...

08009408 <_init>:
 8009408:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940a:	bf00      	nop
 800940c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800940e:	bc08      	pop	{r3}
 8009410:	469e      	mov	lr, r3
 8009412:	4770      	bx	lr

08009414 <_fini>:
 8009414:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009416:	bf00      	nop
 8009418:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800941a:	bc08      	pop	{r3}
 800941c:	469e      	mov	lr, r3
 800941e:	4770      	bx	lr
