{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1696985060498 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1696985060508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 11 09:44:20 2023 " "Processing started: Wed Oct 11 09:44:20 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1696985060508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696985060508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off blocking_and_nonblocking -c blocking_and_nonblocking " "Command: quartus_map --read_settings_files=on --write_settings_files=off blocking_and_nonblocking -c blocking_and_nonblocking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696985060508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1696985061456 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1696985061456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocking_and_nonblocking.v 3 3 " "Found 3 design units, including 3 entities, in source file blocking_and_nonblocking.v" { { "Info" "ISGN_ENTITY_NAME" "1 blocking_and_nonblocking " "Found entity 1: blocking_and_nonblocking" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696985072227 ""} { "Info" "ISGN_ENTITY_NAME" "2 blocking " "Found entity 2: blocking" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696985072227 ""} { "Info" "ISGN_ENTITY_NAME" "3 nonblocking " "Found entity 3: nonblocking" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1696985072227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1696985072227 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "outputreg blocking_and_nonblocking.v(14) " "Verilog HDL error at blocking_and_nonblocking.v(14): object \"outputreg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 14 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696985072229 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "b blocking_and_nonblocking.v(11) " "Verilog HDL Module Declaration error at blocking_and_nonblocking.v(11): port \"b\" is not declared as port" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 11 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1696985072229 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "c blocking_and_nonblocking.v(11) " "Verilog HDL Module Declaration error at blocking_and_nonblocking.v(11): port \"c\" is not declared as port" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 11 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1696985072230 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "outputreg blocking_and_nonblocking.v(26) " "Verilog HDL error at blocking_and_nonblocking.v(26): object \"outputreg\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1696985072230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "b blocking_and_nonblocking.v(23) " "Verilog HDL Module Declaration error at blocking_and_nonblocking.v(23): port \"b\" is not declared as port" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 23 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1696985072230 ""}
{ "Error" "EVRFX_VERI_PORT_UNDECLARED" "c blocking_and_nonblocking.v(23) " "Verilog HDL Module Declaration error at blocking_and_nonblocking.v(23): port \"c\" is not declared as port" {  } { { "blocking_and_nonblocking.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment4/blocking_nonblocking/blocking_and_nonblocking.v" 23 0 0 } }  } 0 10158 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is not declared as port" 0 0 "Analysis & Synthesis" 0 -1 1696985072230 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1696985072374 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 11 09:44:32 2023 " "Processing ended: Wed Oct 11 09:44:32 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1696985072374 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1696985072374 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1696985072374 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1696985072374 ""}
