<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>explosion | Genetic Logic Lab</title><link>/tag/explosion/</link><atom:link href="/tag/explosion/index.xml" rel="self" type="application/rss+xml"/><description>explosion</description><generator>Wowchemy (https://wowchemy.com)</generator><language>en-us</language><lastBuildDate>Tue, 01 Jun 2010 00:00:00 +0000</lastBuildDate><image><url>/images/logo.svg</url><title>explosion</title><link>/tag/explosion/</link></image><item><title>State space reductions for scalable verification of asynchronous designs</title><link>/publication/yao-state-2010/</link><pubDate>Tue, 01 Jun 2010 00:00:00 +0000</pubDate><guid>/publication/yao-state-2010/</guid><description/></item><item><title>Hazard Checking of Timed Asynchronous Circuits Revisited</title><link>/publication/beal-hazard-2007/</link><pubDate>Sun, 01 Jul 2007 00:00:00 +0000</pubDate><guid>/publication/beal-hazard-2007/</guid><description/></item><item><title>Efficient Verification of Hazard-Freedom in Gate-Level Timed Asynchronous Circuits</title><link>/publication/nelson-efficient-2007/</link><pubDate>Thu, 01 Mar 2007 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2007/</guid><description/></item><item><title>Verification of timed circuits with failure-directed abstractions</title><link>/publication/hao-zheng-verification-2006/</link><pubDate>Wed, 01 Mar 2006 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-verification-2006/</guid><description/></item><item><title>Efficient verification of hazard-freedom in gate-level timed asynchronous circuits</title><link>/publication/nelson-efficient-2003/</link><pubDate>Sat, 01 Nov 2003 00:00:00 +0000</pubDate><guid>/publication/nelson-efficient-2003/</guid><description/></item><item><title>Modular verification of timed circuits using automatic abstraction</title><link>/publication/hao-zheng-modular-2003/</link><pubDate>Mon, 01 Sep 2003 00:00:00 +0000</pubDate><guid>/publication/hao-zheng-modular-2003/</guid><description/></item><item><title>Level oriented formal model for asynchronous circuit verification and its efficient analysis method</title><link>/publication/kitai-level-2002/</link><pubDate>Sun, 01 Dec 2002 00:00:00 +0000</pubDate><guid>/publication/kitai-level-2002/</guid><description/></item><item><title>Direct synthesis of timed circuits from free-choice STGs</title><link>/publication/sung-tae-jung-direct-2002/</link><pubDate>Fri, 01 Mar 2002 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-2002/</guid><description/></item><item><title>Timed state space exploration using POSETs</title><link>/publication/belluomini-timed-2000/</link><pubDate>Mon, 01 May 2000 00:00:00 +0000</pubDate><guid>/publication/belluomini-timed-2000/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999-1/</link><pubDate>Mon, 01 Nov 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999-1/</guid><description/></item><item><title>Direct synthesis of timed asynchronous circuits</title><link>/publication/sung-tae-jung-direct-1999/</link><pubDate>Thu, 01 Jul 1999 00:00:00 +0000</pubDate><guid>/publication/sung-tae-jung-direct-1999/</guid><description/></item></channel></rss>