Item(by='acomjean', descendants=None, kids=None, score=None, time=1611943389, title=None, item_type='comment', url=None, parent=25959714, text='From my partner who used to work at a fabless semiconductor:<p>The chipmaking process starts with code. Veralog I think is still being used.  \n<a href="https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Verilog" rel="nofollow">https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Verilog</a><p>You get information from your fab (libraries about sizes of things so you \n can do layouts and simulation with very expensive software (<a href="https:&#x2F;&#x2F;www.synopsys.com" rel="nofollow">https:&#x2F;&#x2F;www.synopsys.com</a>) (fun exercise, try to get a price on their website...)<p>Often you send your design to the fab to get some samples to test back.<p>Wikipedia has a decent summary about how the chips are made<p><a href="https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Semiconductor_device_fabrication" rel="nofollow">https:&#x2F;&#x2F;en.wikipedia.org&#x2F;wiki&#x2F;Semiconductor_device_fabricati...</a>')