$date
	Tue Nov 13 19:07:48 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bcdtogray_gl $end
$var wire 4 ! gray [0:3] $end
$var wire 4 " inp [0:3] $end
$upscope $end
$scope module testbench $end
$var wire 4 # gray [0:3] $end
$var reg 4 $ inp [0:3] $end
$scope module bcdtogray $end
$var wire 4 % gray [0:3] $end
$var wire 4 & inp [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
bz "
bx !
$end
#5
b1 #
b1 %
b1 $
b1 &
#10
b11 #
b11 %
b10 $
b10 &
#15
b10 #
b10 %
b11 $
b11 &
#20
b110 #
b110 %
b100 $
b100 &
#25
b111 #
b111 %
b101 $
b101 &
#30
b101 #
b101 %
b110 $
b110 &
#35
b100 #
b100 %
b111 $
b111 &
#40
b1100 #
b1100 %
b1000 $
b1000 &
#45
b1101 #
b1101 %
b1001 $
b1001 &
#55
