`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Module: vga (MODIFIED)
// 
// Original: Reads pixels from frame buffer and drives VGA at 640x480 @ 60Hz.
// Modified: Exposes hCounter and vCounter for bbox_overlay, and accepts
//           pixel_in from overlay instead of reading frame_pixel directly.
//
// Change summary:
//   - Added output ports: hcount_out[9:0], vcount_out[9:0]
//   - frame_pixel now comes through bbox_overlay before reaching this module
//   - Internal logic unchanged
//////////////////////////////////////////////////////////////////////////////////

module vga(
    input clk25,
    output reg[3:0] vga_red,
    output reg[3:0] vga_green,
    output reg[3:0] vga_blue,
    output reg vga_hsync,
    output reg vga_vsync,
    output [16:0] frame_addr,
    input [11:0] frame_pixel,
    
    // NEW: expose counters for bbox_overlay
    output [9:0] hcount_out,
    output [9:0] vcount_out
    );
    
      parameter hRez   = 640;
      parameter hStartSync   = 640+16;
      parameter hEndSync     = 640+16+96;
      parameter hMaxCount    = 800;
    
      parameter vRez         = 480;
      parameter vStartSync   = 480+10;
      parameter vEndSync     = 480+10+2;
      parameter vMaxCount    = 480+10+2+33;
    
        parameter hsync_active   =0;
        parameter vsync_active  = 0;
        reg[9:0] hCounter;
        reg[9:0] vCounter;    
        reg[16:0] address;  
        reg blank;
        initial   hCounter = 10'b0;
        initial   vCounter = 10'b0;  
        initial   address = 17'b0;   
        initial   blank = 1'b1;    
        
        assign frame_addr = address;
        
        // Expose counters
        assign hcount_out = hCounter;
        assign vcount_out = vCounter;
        
        always@(posedge clk25)
        begin
        if( hCounter == hMaxCount-1 )
            begin
            hCounter <=  10'b0;
            if (vCounter == vMaxCount-1 )
                vCounter <=  10'b0;
            else
                vCounter <= vCounter+1;
            end
        else
            hCounter <= hCounter+1;

        if (blank ==0)
            begin
            vga_red   <= frame_pixel[11:8];
            vga_green <= frame_pixel[7:4];
            vga_blue  <= frame_pixel[3:0];
            end
        else 
            begin
            vga_red   <= 4'b0;
            vga_green <= 4'b0;
            vga_blue  <= 4'b0;
            end

        if(  vCounter  >= 360 || vCounter  < 120) 
            begin
            address <= 17'b0; 
            blank <= 1;
            end
        else
            begin
            if ( hCounter  < 480 && hCounter  >= 160) 
                begin
                blank <= 0;
                address <= address+1;
                end
            else
                blank <= 1;
            end

        if( hCounter > hStartSync && hCounter <= hEndSync)
            vga_hsync <= hsync_active;
        else
            vga_hsync <= ~ hsync_active;
        

        if( vCounter >= vStartSync && vCounter < vEndSync )
            vga_vsync <= vsync_active;
        else
            vga_vsync <= ~ vsync_active;
        end 
endmodule
