# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2024.09
# platform  : Linux 4.18.0-553.16.1.el8_10.x86_64
# version   : 2024.09 FCS 64 bits
# build date: 2024.09.26 14:35:17 UTC
# ----------------------------------------
# started   : 2024-10-30 23:05:19 EDT
# hostname  : ecelinux-09.ece.cornell.edu.(none)
# pid       : 1691882
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:43113' '-style' 'windows' '-data' 'AAAAcHicY2RgYLCp////PwMYMD6A0Aw2jAyoAMRnQhUJbEChGRhYYZqRNXEw6DKkMRQwlIFFAFTwCEI=' '-proj' '/home/deg273/c2s2/jasper/iter_mult/jgproject/sessionLogs/session_0' '-init' '-hidden' '/home/deg273/c2s2/jasper/iter_mult/jgproject/.tmp/.initCmds.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2024 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/deg273/c2s2/jasper/iter_mult/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/deg273/.config/cadence/jasper.conf".
% include /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% check_cov -init -type all -model {branch toggle statement} -toggle_ports_only
INFO (ICD011): Message "VERI-9104" has been changed from "error" to "warning" level.
%% 
%% analyze -sv iter_mult_tests.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt/cadence/jasper_2024.09/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'iter_mult_tests.sv'
[ERROR (VERI-1817)] iter_mult_tests.sv(2): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] iter_mult_tests.sv(3): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] iter_mult_tests.sv(4): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1072)] iter_mult_tests.sv(17): module 'fixed_point_iterative_Multiplier_sva' is ignored due to previous errors
Summary of errors detected:
	[ERROR (VERI-1817)] iter_mult_tests.sv(2): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] iter_mult_tests.sv(3): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] iter_mult_tests.sv(4): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1072)] iter_mult_tests.sv(17): module 'fixed_point_iterative_Multiplier_sva' is ignored due to previous errors
ERROR at line 5 in file /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 4 errors detected in the design file(s).


% include /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% check_cov -init -type all -model {branch toggle statement} -toggle_ports_only
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
%% 
%% analyze -sv iter_mult_tests.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt/cadence/jasper_2024.09/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'iter_mult_tests.sv'
[ERROR (VERI-1817)] iter_mult_tests.sv(2): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] iter_mult_tests.sv(3): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1817)] iter_mult_tests.sv(4): parameter initial value cannot be omitted in this mode of Verilog
[ERROR (VERI-1072)] iter_mult_tests.sv(17): module 'fixed_point_iterative_Multiplier_sva' is ignored due to previous errors
[ERROR (VERI-1137)] iter_mult_tests.sv(19): syntax error near 'fixed_point_iterative_Multiplier_sva'
Summary of errors detected:
	[ERROR (VERI-1817)] iter_mult_tests.sv(2): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] iter_mult_tests.sv(3): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1817)] iter_mult_tests.sv(4): parameter initial value cannot be omitted in this mode of Verilog
	[ERROR (VERI-1072)] iter_mult_tests.sv(17): module 'fixed_point_iterative_Multiplier_sva' is ignored due to previous errors
	[ERROR (VERI-1137)] iter_mult_tests.sv(19): syntax error near 'fixed_point_iterative_Multiplier_sva'
ERROR at line 5 in file /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 5 errors detected in the design file(s).


% include /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% check_cov -init -type all -model {branch toggle statement} -toggle_ports_only
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
%% 
%% analyze -sv iter_mult_tests.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt/cadence/jasper_2024.09/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'iter_mult_tests.sv'
%% 
%% elaborate -top fixed_point_iterative_Multiplier_sva -create_related_covers {precondition witness}
INFO (ISW003): Top module name is "fixed_point_iterative_Multiplier_sva".
[ERROR (VERI-2094)] iter_mult_tests.sv(19): target fixed_point_iterative_Multiplier could not be found; bind is not performed
[ERROR (VDB-9017)] Module fixed_point_iterative_Multiplier_sva could not be elaborated
Summary of errors detected:
	[ERROR (VERI-2094)] iter_mult_tests.sv(19): target fixed_point_iterative_Multiplier could not be found; bind is not performed
	[ERROR (VDB-9017)] Module fixed_point_iterative_Multiplier_sva could not be elaborated
ERROR at line 7 in file /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


% include /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% check_cov -init -type all -model {branch toggle statement} -toggle_ports_only
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
%% 
%% analyze -sv iter_mult_tests.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt/cadence/jasper_2024.09/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'iter_mult_tests.sv'
[INFO (VERI-1328)] iter_mult_tests.sv(1): analyzing included file 'iter_mult.v'
[INFO (VERI-1328)] iter_mult.v(13): analyzing included file 'cmn/muxes.v'
[INFO (VERI-1328)] iter_mult.v(14): analyzing included file 'cmn/regs.v'
%% 
%% elaborate -top fixed_point_iterative_Multiplier_sva -create_related_covers {precondition witness}
INFO (ISW003): Top module name is "fixed_point_iterative_Multiplier_sva".
[WARN (VERI-2501)] iter_mult_tests.sv(21): target design for this bind instance is not instantiated
[INFO (HIER-8002)] iter_mult_tests.sv(19): Disabling old hierarchical reference handler
[INFO (VERI-1018)] iter_mult_tests.sv(3): compiling module 'fixed_point_iterative_Multiplier_sva'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (1 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      17 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Toggle Statement
    include_x_cover_items = False
    exclude_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    toggle_mutation_type = StopAt
    statement_type_blocking = Falsestatement_type_non_blocking = False
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
fixed_point_iterative_Multiplier_sva
%% 
%% clock clk
%% reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% 
%% check_cov -measure -type {coi proof bound}
ADcustom1: Custom engine code is hT3N1rhP11/52HrFRS21ROp2f/ECJeRB2BntpcbnUXI9txEn0zdUa6yl2TWPj7N3NPuT4PqrTcByNC8Y8xZERDPYtLU+lkjupMtGnuZsi0scX/UkX6MKbUjnZYu0JF9jxJvzyauAWHMhgbOtUkH2paXi8elOtkArQxMXfbm+r+FhEgEA
Ncustom2: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 0 design flops, 0 of 0 design latches, 0 of 0 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ICOV028): Loading coverage metrics from prove/hunt results.
INFO (ICOV033): Starting {coi} measurement for task {<embedded>}.
INFO (ICOV034): Finished {coi} measurement for task {<embedded>}.
INFO (ICOV029): Measuring {stimuli , bound} coverage for task {<embedded>}.
Bmcustom3: Custom engine code is hT3NZbhP3fWY2AbBQnsjfOxn6c+6e6yL+/e8fY2SaNkPMwEA
INFO (ICOV033): Starting {stimuli} measurement for task {<embedded>}.
INFO (IPF031): Settings used for proof thread 1 {stimuli}:
    orchestration                      = on
    time_limit                         = 86398s
    per_property_time_limit            = 1s * 10 ^ scan
    engine_mode                        = Hp Ht N B L Bmcustom3 TM 
    proofgrid_per_engine_max_jobs      = 1
    max engine jobs                    = auto
    proofgrid_mode                     = local
    proofgrid_restarts                 = 10
    prefer_shortest                    = on
Bcustom4: Custom engine code is hT3Nm7hPr1Vp3Di1Ra2USNIGL4JypRnLKLAdF6JAyuavO2JfGCiY9OZJhcAcOUnLx5xwNdhILGrAWX9s+z2WDkKwNR7tAfClBEjRFVQeq6DU54boFgEA
AMcustom5: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Tricustom7: Custom engine code is hT3Nu7hPt1752DvFRa0kNDiyIV97VyejwM9C/jCLJjdPvusZONHY42VYUy0Q1ZotnhcVtNc56tJ5wbxv6V2+XpdsaSlHck5vfnbYjdwj1OECy9U+7oSQ0SZE3g5ayD+Phuh4odCJTjeKa2k4elM9ldQfkAEA
Gcustom8: Custom engine code is hT3NibhPDfeYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncipMGcUXqAadachREE9F2PwhBUZUNw5kHnd4JdXkamORRgEA
C2custom9: Custom engine code is hT3NirhPjfWYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInncgkrYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuG86XYVV00BAA
AGcustom10: Custom engine code is hT3NirhP/fmYQADBZnYcglOvK9Pfd7EOeniIqP8jNsyIqInnckcwYMMXCYbdK0dUjZIF9d4cJ0rHoBDjwVLBKuHEZnZByh0BAA
Bcustom11: Custom engine code is hT3NjrhPDfiYQADBZnYcglOvK9PfWxFtenjIyBqfrgr7if/jL/yPOuK1BAflEcW0DxNH2eDIoezN2gxlQFg81RZtiWXh7aiTAidvAQA
Ncustom12: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom13: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
INFO (ICOV034): Finished {stimuli} measurement for task {<embedded>}.
INFO (ICOV030): Completed measure for task {<embedded>}.
fixed_point_iterative_Multiplier_sva
[<embedded>] % include /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% check_cov -init -type all -model {branch toggle statement} -toggle_ports_only
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
%% 
%% analyze -sv iter_mult_tests.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt/cadence/jasper_2024.09/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'iter_mult_tests.sv'
[INFO (VERI-1328)] iter_mult_tests.sv(1): analyzing included file 'iter_mult.v'
[INFO (VERI-1328)] iter_mult.v(13): analyzing included file 'cmn/muxes.v'
[INFO (VERI-1328)] iter_mult.v(14): analyzing included file 'cmn/regs.v'
%% 
%% elaborate -top fixed_point_iterative_Multiplier_sva -create_related_covers {precondition witness}
INFO (ISW003): Top module name is "fixed_point_iterative_Multiplier_sva".
[WARN (VERI-2501)] iter_mult_tests.sv(48): target design for this bind instance is not instantiated
[INFO (HIER-8002)] iter_mult_tests.sv(46): Disabling old hierarchical reference handler
[INFO (VERI-1018)] iter_mult_tests.sv(3): compiling module 'fixed_point_iterative_Multiplier_sva'
[WARN (VERI-1060)] iter_mult_tests.sv(22): 'initial' construct is ignored
[INFO (VERI-8005)] iter_mult_tests.sv(35): Unintentional sequential element inferred for c_ex read before write using blocking assignment
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          2 (1 packages)
  Single run mode                         On
  Pipeline                                On (1 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      17 (2 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
WARNING (WNL018): iter_mult_tests.sv(37): multiplication operator mult_32u_32u (size 64) automatically black boxed.
    Use the "elaborate -bbox_mul" command to prevent automatic black-boxing.
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
INFO (ICOV005): Invoking auto-setup: Creating a coverage model with the following parameters:
    model = Branch Toggle Statement
    include_x_cover_items = False
    exclude_empty_branch_cover_items = False
    exclude_cover_expression_calculation = False
    enable_proof_core = True
    skip_ternary_branches = False
    type = all
    regexp = False
    toggle_mutation_type = StopAt
    statement_type_blocking = Falsestatement_type_non_blocking = False
INFO (ICOV008): Adding all assertions to the coverage database.
INFO (ICOV009): Finished auto-setup.
fixed_point_iterative_Multiplier_sva
%% 
%% clock clk
%% reset reset
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "reset".
%% 
%% check_cov -measure -type {coi proof bound}
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 0 of 32 design flops, 0 of 0 design latches, 263 of 265 internal elements.
INFO (IRS039): Reset analysis complete.
INFO (ICOV028): Loading coverage metrics from prove/hunt results.
INFO (ICOV033): Starting {coi} measurement for task {<embedded>}.
INFO (ICOV034): Finished {coi} measurement for task {<embedded>}.
INFO (ICOV029): Measuring {stimuli , proof , bound} coverage for task {<embedded>}.
INFO (ICOV033): Starting {stimuli} measurement for task {<embedded>}.
INFO (ICOV033): Starting {proof} measurement for task {<embedded>}.
INFO (IPF031): Settings used for proof thread 1 {proof}:
    orchestration                      = off
    time_limit                         = 86398s
    per_property_max_time_limit        = 86398s
    engine_mode                        = ADcustom1 Ncustom2 AB I C AG K AD N 
    proofgrid_per_engine_max_jobs      = 1
    proofgrid_max_jobs                 = 9
    max engine jobs                    = ADcustom1 Ncustom2 AB I C AG K AD N, total 9 (max 9)
    proofgrid_mode                     = local
    proofgrid_restarts                 = 10
INFO (IPF031): Settings used for proof thread 3 {stimuli}:
    orchestration                      = on
    time_limit                         = 86398s
    per_property_time_limit            = 1s * 10 ^ scan
    engine_mode                        = Hp Ht N B L Bmcustom3 TM 
    proofgrid_per_engine_max_jobs      = 1
    max engine jobs                    = auto
    proofgrid_mode                     = local
    proofgrid_restarts                 = 10
    prefer_shortest                    = on
INFO (ICOV047): C: Coverage measurement of type "proof" finished for property "<embedded>::fixed_point_iterative_Multiplier_sva.CYCLE_TIME" in 0.00s.
    Completed 1 out of 2 properties.
INFO (ICOV047): N: Coverage measurement of type "proof" finished for property "<embedded>::fixed_point_iterative_Multiplier_sva.PRODUCT" in 0.00s.
    Completed 2 out of 2 properties.
INFO (ICOV034): Finished {proof} measurement for task {<embedded>}.
INFO (ICOV034): Finished {stimuli} measurement for task {<embedded>}.
INFO (ICOV030): Completed measure for task {<embedded>}.
fixed_point_iterative_Multiplier_sva
[<embedded>] % prove -bg -task {<embedded>}
background 5
Mpcustom14: Custom engine code is hT3NZbhP9fmY2AbBQnsjfOxn6c+6e6yL+/e8fZFmaQrnlgEA
Ncustom15: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
AMcustom16: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 3 properties to prove with 0 already proven/unreachable
INFO (IPF031): Settings used for proof thread 7:
    orchestration                      = on
    time_limit                         = 86400s
    per_property_time_limit            = 1s * 10 ^ scan
    engine_mode                        = auto
    proofgrid_per_engine_max_jobs      = 1
    max engine jobs                    = auto
    proofgrid_mode                     = local
    proofgrid_restarts                 = 10
7: Using multistage preprocessing
7: Starting reduce
7: Finished reduce in 0s
7.0.PRE: Performing Proof Simplification...
7.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7.0.Hp: Proof Simplification Iteration 1	[0.00 s]
7.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 7.0.PRE: The cover property "fixed_point_iterative_Multiplier_sva.PRODUCT:witness1" was covered in 1 cycles in 0.00 s.
7.0.Hp: Proof Simplification Iteration 2	[0.01 s]
7.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 7.0.PRE: The cover property "fixed_point_iterative_Multiplier_sva.CYCLE_TIME:witness1" was covered in 1 cycles in 0.00 s.
7.0.Hp: Proof Simplification Iteration 3	[0.01 s]
7.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 7.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
7.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 7.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 7.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
7.0.PRE: Proof Simplification completed in 0.01 s
7.0.Hp: Identified and disabled 1 duplicated target.
7: About to start ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
7: ============================= ProofGrid (v3) start =============================
7: ProofGrid usable level: 1
7: Initial ProofGrid level: 1
7: ProofGrid is starting event handling
7.0.Hp: Proofgrid shell started at 1693279@ecelinux-09.ece.cornell.edu(local) jg_1691882_ecelinux-09.ece.cornell.edu_4
7: ProofGrid usable level: 1
7.0.Hp: OS time limit : 43200 / 43200
7: ProofGrid usable level: 1
7.0.Hp: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
7: ProofGrid usable level: 1
7: ProofGrid usable level: 1
7.0.Hp: Trace Attempt  1	[0.00 s]
7.0.Hp: Trace Attempt  2	[0.00 s]
7.0.Hp: Trace Attempt  3	[0.00 s]
7.0.Hp: Trace Attempt  4	[0.00 s]
7.0.Hp: Trace Attempt  5	[0.00 s]
7.0.Hp: Trace Attempt 34	[0.00 s]
7.0.Hp: A trace with 34 cycles was found. [0.00 s]
INFO (IPF047): 7.0.Hp: The cover property "fixed_point_iterative_Multiplier_sva.CYCLE" was covered in 34 cycles in 0.00 s.
7.0.Hp: All properties determined. [0.00 s]
INFO (IPF144): 7: Initiating shutdown of proof [0.00 s]
7.0.Hp: Exited with Success (@ 0.01 s)
7: ProofGrid usable level: 0
7.0.Oh: Proofgrid shell started at 1693298@ecelinux-09.ece.cornell.edu(local) jg_1691882_ecelinux-09.ece.cornell.edu_4
7.0.Ht: Proofgrid shell started at 1693295@ecelinux-09.ece.cornell.edu(local) jg_1691882_ecelinux-09.ece.cornell.edu_4
7.0.Ht: Preventing job from starting because proof is shutting down.
7.0.Ht: Requesting engine job to terminate
7.0.Ht: Interrupted. [0.00 s]
7.0.Mpcustom14: Proofgrid shell started at 1693297@ecelinux-09.ece.cornell.edu(local) jg_1691882_ecelinux-09.ece.cornell.edu_4
7.0.Mpcustom14: Preventing job from starting because proof is shutting down.
7.0.Mpcustom14: Requesting engine job to terminate
7.0.Mpcustom14: Interrupted. [0.00 s]
7.0.Oh: Preventing job from starting because proof is shutting down.
7.0.Oh: Requesting engine job to terminate
7.0.Oh: Interrupted. [0.00 s]
7.0.Oh: Exited with Success (@ 0.09 s)
7.0.L: Proofgrid shell started at 1693299@ecelinux-09.ece.cornell.edu(local) jg_1691882_ecelinux-09.ece.cornell.edu_4
7.0.Mpcustom14: Exited with Success (@ 0.09 s)
7.0.Ht: Exited with Success (@ 0.09 s)
7.0.L: Preventing job from starting because proof is shutting down.
7.0.L: Requesting engine job to terminate
7.0.L: Interrupted. [0.00 s]
7.0.Bm: Proofgrid shell started at 1693296@ecelinux-09.ece.cornell.edu(local) jg_1691882_ecelinux-09.ece.cornell.edu_4
7.0.L: Exited with Success (@ 0.10 s)
7.0.Bm: Preventing job from starting because proof is shutting down.
7.0.Bm: Requesting engine job to terminate
7.0.Bm: Interrupted. [0.00 s]
7.0.Bm: Exited with Success (@ 0.10 s)
7: --------------------------------------------------------------
ProofGrid Summary (utilization 0.72 %)
--------------------------------------------------------------
     engines started                               :     6
     engine jobs started                           :     6

    Time in state (seconds)
    --------------------------------------------
               Pending     Running        Dead
    --------------------------------------------
    min           0.00        0.00        0.00
    mean          0.09        0.00        0.00
    median        0.09        0.00        0.00
    max           0.10        0.00        0.00
    sum           0.54        0.00        0.00

    Data read    : 6.36 kiB
    Data written : 486.00 B

7: ProofGrid usable level: 0
7: All pending notifications were processed.
INFO (IPF059): 7: Completed proof on task: "<embedded>"

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 5
                 assertions                   : 2
                  - proven                    : 0 (0%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 2 (100%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 3
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 3 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
[<embedded>] % visualize -property <embedded>::fixed_point_iterative_Multiplier_sva.CYCLE -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::fixed_point_iterative_Multiplier_sva.CYCLE".
covered
[<embedded>] % include /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl
%% clear -all
INFO (IPF121): Cleared environment completely for new design analysis.
%% 
%% check_cov -init -type all -model {branch toggle statement} -toggle_ports_only
INFO (ICD035): Message "VERI-9104" is already set to "warning" level
%% 
%% analyze -sv iter_mult_tests.sv
[-- (VERI-1482)] Analyzing Verilog file '/opt/cadence/jasper_2024.09/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file 'iter_mult_tests.sv'
[INFO (VERI-1328)] iter_mult_tests.sv(1): analyzing included file 'iter_mult.v'
[INFO (VERI-1328)] iter_mult.v(13): analyzing included file 'cmn/muxes.v'
[INFO (VERI-1328)] iter_mult.v(14): analyzing included file 'cmn/regs.v'
%% 
%% elaborate -top u_sva -create_related_covers {precondition witness}
INFO (ISW003): Top module name is "u_sva".
[ERROR (VERI-8034)] Module u_sva has not been analyzed yet
[ERROR (VDB-9017)] Module u_sva could not be elaborated
Summary of errors detected:
	[ERROR (VERI-8034)] Module u_sva has not been analyzed yet
	[ERROR (VDB-9017)] Module u_sva could not be elaborated
ERROR at line 7 in file /home/deg273/c2s2/jasper/iter_mult/iter_mult_run.tcl, more info in Tcl-variable errorInfo
ERROR (ENL034): 2 errors detected in the design file(s).


