$date
	Fri Feb 20 09:36:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_mul8u_behav $end
$var wire 16 ! y [15:0] $end
$var reg 8 " a [7:0] $end
$var reg 8 # b [7:0] $end
$scope module DUT $end
$var wire 8 $ a [7:0] $end
$var wire 8 % b [7:0] $end
$var wire 16 & y [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 &
b0 %
b0 $
b0 #
b0 "
b0 !
$end
#10
b11111111 #
b11111111 %
#20
b0 #
b0 %
b0 !
b0 &
b11111111 "
b11111111 $
#30
b1111111000000001 !
b1111111000000001 &
b11111111 #
b11111111 %
#40
b111 #
b111 %
b1011011 !
b1011011 &
b1101 "
b1101 $
#50
b10 #
b10 %
b100000000 !
b100000000 &
b10000000 "
b10000000 $
#60
b1100100 #
b1100100 %
b100111000100000 !
b100111000100000 &
b11001000 "
b11001000 $
#70
