vendor_name = ModelSim
source_file = 1, C:/Users/Admin/Desktop/305Labs/Test1/test2.vhd
source_file = 1, C:/Users/Admin/Desktop/305Labs/Test1/test1.vhd
source_file = 1, C:/Users/Admin/Desktop/305Labs/Test1/db/Test1.cbx.xml
source_file = 1, d:/software/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/software/altera/13.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/software/altera/13.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/software/altera/13.1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = test2
instance = comp, \a_out[0]~output\, a_out[0]~output, test2, 1
instance = comp, \a_out[1]~output\, a_out[1]~output, test2, 1
instance = comp, \a_out[2]~output\, a_out[2]~output, test2, 1
instance = comp, \a_out[3]~output\, a_out[3]~output, test2, 1
instance = comp, \a_out[4]~output\, a_out[4]~output, test2, 1
instance = comp, \a_out[5]~output\, a_out[5]~output, test2, 1
instance = comp, \a_out[6]~output\, a_out[6]~output, test2, 1
instance = comp, \a_out[7]~output\, a_out[7]~output, test2, 1
instance = comp, \a_out[8]~output\, a_out[8]~output, test2, 1
instance = comp, \a_out[9]~output\, a_out[9]~output, test2, 1
instance = comp, \a_out[10]~output\, a_out[10]~output, test2, 1
instance = comp, \a_out[11]~output\, a_out[11]~output, test2, 1
instance = comp, \a_out[12]~output\, a_out[12]~output, test2, 1
instance = comp, \a_out[13]~output\, a_out[13]~output, test2, 1
instance = comp, \b_out[0]~output\, b_out[0]~output, test2, 1
instance = comp, \b_out[1]~output\, b_out[1]~output, test2, 1
instance = comp, \b_out[2]~output\, b_out[2]~output, test2, 1
instance = comp, \b_out[3]~output\, b_out[3]~output, test2, 1
instance = comp, \b_out[4]~output\, b_out[4]~output, test2, 1
instance = comp, \b_out[5]~output\, b_out[5]~output, test2, 1
instance = comp, \b_out[6]~output\, b_out[6]~output, test2, 1
instance = comp, \b_out[7]~output\, b_out[7]~output, test2, 1
instance = comp, \b_out[8]~output\, b_out[8]~output, test2, 1
instance = comp, \b_out[9]~output\, b_out[9]~output, test2, 1
instance = comp, \b_out[10]~output\, b_out[10]~output, test2, 1
instance = comp, \b_out[11]~output\, b_out[11]~output, test2, 1
instance = comp, \b_out[12]~output\, b_out[12]~output, test2, 1
instance = comp, \b_out[13]~output\, b_out[13]~output, test2, 1
instance = comp, \clk~input\, clk~input, test2, 1
instance = comp, \clk~inputclkctrl\, clk~inputclkctrl, test2, 1
instance = comp, \y[0]~input\, y[0]~input, test2, 1
instance = comp, \w~input\, w~input, test2, 1
instance = comp, \x[0]~input\, x[0]~input, test2, 1
instance = comp, \a_out~0\, a_out~0, test2, 1
instance = comp, \a_out[0]~reg0\, a_out[0]~reg0, test2, 1
instance = comp, \x[1]~input\, x[1]~input, test2, 1
instance = comp, \y[1]~input\, y[1]~input, test2, 1
instance = comp, \a_out~1\, a_out~1, test2, 1
instance = comp, \a_out[1]~reg0\, a_out[1]~reg0, test2, 1
instance = comp, \x[2]~input\, x[2]~input, test2, 1
instance = comp, \y[2]~input\, y[2]~input, test2, 1
instance = comp, \a_out~2\, a_out~2, test2, 1
instance = comp, \a_out[2]~reg0\, a_out[2]~reg0, test2, 1
instance = comp, \y[3]~input\, y[3]~input, test2, 1
instance = comp, \x[3]~input\, x[3]~input, test2, 1
instance = comp, \a_out~3\, a_out~3, test2, 1
instance = comp, \a_out[3]~reg0\, a_out[3]~reg0, test2, 1
instance = comp, \x[4]~input\, x[4]~input, test2, 1
instance = comp, \y[4]~input\, y[4]~input, test2, 1
instance = comp, \a_out~4\, a_out~4, test2, 1
instance = comp, \a_out[4]~reg0\, a_out[4]~reg0, test2, 1
instance = comp, \y[5]~input\, y[5]~input, test2, 1
instance = comp, \x[5]~input\, x[5]~input, test2, 1
instance = comp, \a_out~5\, a_out~5, test2, 1
instance = comp, \a_out[5]~reg0\, a_out[5]~reg0, test2, 1
instance = comp, \y[6]~input\, y[6]~input, test2, 1
instance = comp, \x[6]~input\, x[6]~input, test2, 1
instance = comp, \a_out~6\, a_out~6, test2, 1
instance = comp, \a_out[6]~reg0\, a_out[6]~reg0, test2, 1
instance = comp, \y[7]~input\, y[7]~input, test2, 1
instance = comp, \x[7]~input\, x[7]~input, test2, 1
instance = comp, \a_out~7\, a_out~7, test2, 1
instance = comp, \a_out[7]~reg0\, a_out[7]~reg0, test2, 1
instance = comp, \x[8]~input\, x[8]~input, test2, 1
instance = comp, \y[8]~input\, y[8]~input, test2, 1
instance = comp, \a_out~8\, a_out~8, test2, 1
instance = comp, \a_out[8]~reg0\, a_out[8]~reg0, test2, 1
instance = comp, \x[9]~input\, x[9]~input, test2, 1
instance = comp, \y[9]~input\, y[9]~input, test2, 1
instance = comp, \a_out~9\, a_out~9, test2, 1
instance = comp, \a_out[9]~reg0\, a_out[9]~reg0, test2, 1
instance = comp, \x[10]~input\, x[10]~input, test2, 1
instance = comp, \y[10]~input\, y[10]~input, test2, 1
instance = comp, \a_out~10\, a_out~10, test2, 1
instance = comp, \a_out[10]~reg0\, a_out[10]~reg0, test2, 1
instance = comp, \x[11]~input\, x[11]~input, test2, 1
instance = comp, \y[11]~input\, y[11]~input, test2, 1
instance = comp, \a_out~11\, a_out~11, test2, 1
instance = comp, \a_out[11]~reg0\, a_out[11]~reg0, test2, 1
instance = comp, \y[12]~input\, y[12]~input, test2, 1
instance = comp, \x[12]~input\, x[12]~input, test2, 1
instance = comp, \a_out~12\, a_out~12, test2, 1
instance = comp, \a_out[12]~reg0\, a_out[12]~reg0, test2, 1
instance = comp, \x[13]~input\, x[13]~input, test2, 1
instance = comp, \y[13]~input\, y[13]~input, test2, 1
instance = comp, \a_out~13\, a_out~13, test2, 1
instance = comp, \a_out[13]~reg0\, a_out[13]~reg0, test2, 1
instance = comp, \b_out[0]~reg0\, b_out[0]~reg0, test2, 1
instance = comp, \b_out[1]~reg0\, b_out[1]~reg0, test2, 1
instance = comp, \b_out[2]~reg0feeder\, b_out[2]~reg0feeder, test2, 1
instance = comp, \b_out[2]~reg0\, b_out[2]~reg0, test2, 1
instance = comp, \b_out[3]~reg0\, b_out[3]~reg0, test2, 1
instance = comp, \b_out[4]~reg0\, b_out[4]~reg0, test2, 1
instance = comp, \b_out[5]~reg0feeder\, b_out[5]~reg0feeder, test2, 1
instance = comp, \b_out[5]~reg0\, b_out[5]~reg0, test2, 1
instance = comp, \b_out[6]~reg0feeder\, b_out[6]~reg0feeder, test2, 1
instance = comp, \b_out[6]~reg0\, b_out[6]~reg0, test2, 1
instance = comp, \b_out[7]~reg0feeder\, b_out[7]~reg0feeder, test2, 1
instance = comp, \b_out[7]~reg0\, b_out[7]~reg0, test2, 1
instance = comp, \b_out[8]~reg0feeder\, b_out[8]~reg0feeder, test2, 1
instance = comp, \b_out[8]~reg0\, b_out[8]~reg0, test2, 1
instance = comp, \b_out[9]~reg0feeder\, b_out[9]~reg0feeder, test2, 1
instance = comp, \b_out[9]~reg0\, b_out[9]~reg0, test2, 1
instance = comp, \b_out[10]~reg0\, b_out[10]~reg0, test2, 1
instance = comp, \b_out[11]~reg0\, b_out[11]~reg0, test2, 1
instance = comp, \b_out[12]~reg0feeder\, b_out[12]~reg0feeder, test2, 1
instance = comp, \b_out[12]~reg0\, b_out[12]~reg0, test2, 1
instance = comp, \b_out[13]~reg0feeder\, b_out[13]~reg0feeder, test2, 1
instance = comp, \b_out[13]~reg0\, b_out[13]~reg0, test2, 1
