
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_slow_1p08V_125C Corner ===================================

Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000482    0.236960 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004076    0.036753    0.263246    0.500205 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036753    0.000302    0.500507 v fanout68/A (sg13g2_buf_1)
     4    0.027204    0.148732    0.190499    0.691006 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.148733    0.000723    0.691729 v fanout67/A (sg13g2_buf_1)
     5    0.023498    0.130920    0.228257    0.919986 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130939    0.001572    0.921558 v _202_/A (sg13g2_xor2_1)
     2    0.009853    0.074766    0.179885    1.101443 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.074769    0.000564    1.102007 v _204_/A (sg13g2_xor2_1)
     1    0.001847    0.038619    0.098576    1.200583 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.038619    0.000070    1.200654 v _297_/D (sg13g2_dfrbpq_1)
                                              1.200654   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000482    0.236960 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486959   clock uncertainty
                                  0.000000    0.486959   clock reconvergence pessimism
                                 -0.051757    0.435203   library hold time
                                              0.435203   data required time
---------------------------------------------------------------------------------------------
                                              0.435203   data required time
                                             -1.200654   data arrival time
---------------------------------------------------------------------------------------------
                                              0.765451   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000482    0.236960 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004076    0.036753    0.263246    0.500205 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036753    0.000302    0.500507 v fanout68/A (sg13g2_buf_1)
     4    0.027204    0.148732    0.190499    0.691006 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.148733    0.000723    0.691729 v fanout67/A (sg13g2_buf_1)
     5    0.023498    0.130920    0.228257    0.919986 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130942    0.001663    0.921649 v _201_/A (sg13g2_and2_1)
     1    0.003999    0.038094    0.149305    1.070953 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.038094    0.000158    1.071111 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014499    0.155578    0.141656    1.212767 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155587    0.000972    1.213739 ^ _208_/B (sg13g2_xor2_1)
     1    0.002605    0.042337    0.125859    1.339598 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.042337    0.000189    1.339787 v _298_/D (sg13g2_dfrbpq_1)
                                              1.339787   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000496    0.236973 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486973   clock uncertainty
                                  0.000000    0.486973   clock reconvergence pessimism
                                 -0.053254    0.433719   library hold time
                                              0.433719   data required time
---------------------------------------------------------------------------------------------
                                              0.433719   data required time
                                             -1.339787   data arrival time
---------------------------------------------------------------------------------------------
                                              0.906068   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104044    0.001210    1.153925 v _129_/A (sg13g2_inv_1)
     1    0.005473    0.059284    0.080797    1.234722 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.059285    0.000225    1.234947 ^ _293_/RESET_B (sg13g2_dfrbpq_2)
                                              1.234947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000533    0.236610 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486610   clock uncertainty
                                  0.000000    0.486610   clock reconvergence pessimism
                                 -0.178863    0.307747   library removal time
                                              0.307747   data required time
---------------------------------------------------------------------------------------------
                                              0.307747   data required time
                                             -1.234947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.927200   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000533    0.236610 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001964    0.032436    0.271768    0.508378 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.032436    0.000073    0.508451 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018125    0.146229    0.640731    1.149182 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.146239    0.001276    1.150457 ^ fanout77/A (sg13g2_buf_8)
     6    0.035106    0.051168    0.169049    1.319506 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.051168    0.000831    1.320337 ^ _128_/A (sg13g2_inv_2)
     5    0.027676    0.082550    0.089024    1.409361 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.082599    0.001694    1.411056 v _293_/D (sg13g2_dfrbpq_2)
                                              1.411056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000533    0.236610 ^ _293_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486610   clock uncertainty
                                  0.000000    0.486610   clock reconvergence pessimism
                                 -0.069662    0.416948   library hold time
                                              0.416948   data required time
---------------------------------------------------------------------------------------------
                                              0.416948   data required time
                                             -1.411056   data arrival time
---------------------------------------------------------------------------------------------
                                              0.994107   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000533    0.236610 ^ _293_/CLK (sg13g2_dfrbpq_2)
     1    0.001964    0.032436    0.271768    0.508378 ^ _293_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.Cout0 (net)
                      0.032436    0.000073    0.508451 ^ hold3/A (sg13g2_dlygate4sd3_1)
     2    0.018125    0.146229    0.640731    1.149182 ^ hold3/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.146239    0.001276    1.150457 ^ fanout77/A (sg13g2_buf_8)
     6    0.035106    0.051168    0.169049    1.319506 ^ fanout77/X (sg13g2_buf_8)
                                                         net77 (net)
                      0.051210    0.002102    1.321608 ^ _192_/A (sg13g2_xnor2_1)
     1    0.002977    0.053921    0.102171    1.423780 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.053921    0.000194    1.423973 v _294_/D (sg13g2_dfrbpq_1)
                                              1.423973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000686    0.236763 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486763   clock uncertainty
                                  0.000000    0.486763   clock reconvergence pessimism
                                 -0.057882    0.428881   library hold time
                                              0.428881   data required time
---------------------------------------------------------------------------------------------
                                              0.428881   data required time
                                             -1.423973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.995092   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _294_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045765    0.001775    1.312263 v _285_/A (sg13g2_inv_1)
     1    0.005183    0.047080    0.057296    1.369560 ^ _285_/Y (sg13g2_inv_1)
                                                         _001_ (net)
                      0.047083    0.000396    1.369956 ^ _294_/RESET_B (sg13g2_dfrbpq_1)
                                              1.369956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000686    0.236763 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486763   clock uncertainty
                                  0.000000    0.486763   clock reconvergence pessimism
                                 -0.174228    0.312535   library removal time
                                              0.312535   data required time
---------------------------------------------------------------------------------------------
                                              0.312535   data required time
                                             -1.369956   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057421   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _296_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045852    0.002754    1.313242 v _287_/A (sg13g2_inv_1)
     1    0.005129    0.046780    0.057156    1.370398 ^ _287_/Y (sg13g2_inv_1)
                                                         _003_ (net)
                      0.046780    0.000207    1.370605 ^ _296_/RESET_B (sg13g2_dfrbpq_1)
                                              1.370605   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000498    0.236976 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486976   clock uncertainty
                                  0.000000    0.486976   clock reconvergence pessimism
                                 -0.174133    0.312843   library removal time
                                              0.312843   data required time
---------------------------------------------------------------------------------------------
                                              0.312843   data required time
                                             -1.370605   data arrival time
---------------------------------------------------------------------------------------------
                                              1.057763   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000702    0.236778 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002663    0.035717    0.259505    0.496283 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035717    0.000150    0.496433 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011461    0.104481    0.606350    1.102783 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.104481    0.000414    1.103197 ^ fanout55/A (sg13g2_buf_8)
     8    0.040967    0.052794    0.154184    1.257381 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.053345    0.003602    1.260983 ^ _195_/B (sg13g2_xor2_1)
     2    0.010311    0.076519    0.140739    1.401722 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.076524    0.000696    1.402418 v _196_/B (sg13g2_xor2_1)
     1    0.002085    0.040205    0.092743    1.495160 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.040205    0.000075    1.495236 v _295_/D (sg13g2_dfrbpq_2)
                                              1.495236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000644    0.236720 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486720   clock uncertainty
                                  0.000000    0.486720   clock reconvergence pessimism
                                 -0.052375    0.434345   library hold time
                                              0.434345   data required time
---------------------------------------------------------------------------------------------
                                              0.434345   data required time
                                             -1.495236   data arrival time
---------------------------------------------------------------------------------------------
                                              1.060891   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _300_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045761    0.001616    1.312105 v _291_/A (sg13g2_inv_1)
     1    0.005705    0.050096    0.059750    1.371855 ^ _291_/Y (sg13g2_inv_1)
                                                         _007_ (net)
                      0.050120    0.000418    1.372273 ^ _300_/RESET_B (sg13g2_dfrbpq_1)
                                              1.372273   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036801    0.000484    0.236561 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486561   clock uncertainty
                                  0.000000    0.486561   clock reconvergence pessimism
                                 -0.175403    0.311158   library removal time
                                              0.311158   data required time
---------------------------------------------------------------------------------------------
                                              0.311158   data required time
                                             -1.372273   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061115   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _299_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045846    0.002714    1.313203 v _290_/A (sg13g2_inv_1)
     1    0.005631    0.049677    0.059516    1.372718 ^ _290_/Y (sg13g2_inv_1)
                                                         _006_ (net)
                      0.049677    0.000229    1.372948 ^ _299_/RESET_B (sg13g2_dfrbpq_2)
                                              1.372948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486990   clock uncertainty
                                  0.000000    0.486990   clock reconvergence pessimism
                                 -0.175169    0.311821   library removal time
                                              0.311821   data required time
---------------------------------------------------------------------------------------------
                                              0.311821   data required time
                                             -1.372948   data arrival time
---------------------------------------------------------------------------------------------
                                              1.061126   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _295_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045834    0.002627    1.313116 v _286_/A (sg13g2_inv_1)
     1    0.005901    0.051254    0.060680    1.373796 ^ _286_/Y (sg13g2_inv_1)
                                                         _002_ (net)
                      0.051279    0.000449    1.374245 ^ _295_/RESET_B (sg13g2_dfrbpq_2)
                                              1.374245   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000644    0.236720 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486720   clock uncertainty
                                  0.000000    0.486720   clock reconvergence pessimism
                                 -0.175766    0.310955   library removal time
                                              0.310955   data required time
---------------------------------------------------------------------------------------------
                                              0.310955   data required time
                                             -1.374245   data arrival time
---------------------------------------------------------------------------------------------
                                              1.063290   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _301_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045801    0.002389    1.312878 v _292_/A (sg13g2_inv_1)
     1    0.006193    0.052969    0.062051    1.374929 ^ _292_/Y (sg13g2_inv_1)
                                                         _008_ (net)
                      0.052975    0.000455    1.375383 ^ _301_/RESET_B (sg13g2_dfrbpq_1)
                                              1.375383   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000702    0.236778 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486778   clock uncertainty
                                  0.000000    0.486778   clock reconvergence pessimism
                                 -0.176507    0.310271   library removal time
                                              0.310271   data required time
---------------------------------------------------------------------------------------------
                                              0.310271   data required time
                                             -1.375383   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065112   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _298_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045823    0.002550    1.313038 v _289_/A (sg13g2_inv_1)
     1    0.006309    0.053652    0.062607    1.375645 ^ _289_/Y (sg13g2_inv_1)
                                                         _005_ (net)
                      0.053658    0.000452    1.376096 ^ _298_/RESET_B (sg13g2_dfrbpq_1)
                                              1.376096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000496    0.236973 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486973   clock uncertainty
                                  0.000000    0.486973   clock reconvergence pessimism
                                 -0.176793    0.310180   library removal time
                                              0.310180   data required time
---------------------------------------------------------------------------------------------
                                              0.310180   data required time
                                             -1.376096   data arrival time
---------------------------------------------------------------------------------------------
                                              1.065916   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _297_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     1    0.002755    0.027253    0.003213    1.003213 v rst (in)
                                                         rst (net)
                      0.027253    0.000000    1.003213 v input1/A (sg13g2_buf_1)
     2    0.017856    0.104030    0.149503    1.152715 v input1/X (sg13g2_buf_1)
                                                         net1 (net)
                      0.104049    0.001385    1.154101 v fanout78/A (sg13g2_buf_8)
     8    0.035255    0.045739    0.156388    1.310489 v fanout78/X (sg13g2_buf_8)
                                                         net78 (net)
                      0.045875    0.002910    1.313399 v _288_/A (sg13g2_inv_1)
     1    0.006785    0.056469    0.064835    1.378234 ^ _288_/Y (sg13g2_inv_1)
                                                         _004_ (net)
                      0.056476    0.000510    1.378744 ^ _297_/RESET_B (sg13g2_dfrbpq_1)
                                              1.378744   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000482    0.236960 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486959   clock uncertainty
                                  0.000000    0.486959   clock reconvergence pessimism
                                 -0.177883    0.309076   library removal time
                                              0.309076   data required time
---------------------------------------------------------------------------------------------
                                              0.309076   data required time
                                             -1.378744   data arrival time
---------------------------------------------------------------------------------------------
                                              1.069668   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000702    0.236778 ^ _301_/CLK (sg13g2_dfrbpq_1)
     1    0.002663    0.035717    0.259505    0.496283 ^ _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.035717    0.000150    0.496433 ^ hold9/A (sg13g2_dlygate4sd3_1)
     2    0.011461    0.104481    0.606350    1.102783 ^ hold9/X (sg13g2_dlygate4sd3_1)
                                                         net45 (net)
                      0.104481    0.000414    1.103197 ^ fanout55/A (sg13g2_buf_8)
     8    0.040967    0.052794    0.154184    1.257381 ^ fanout55/X (sg13g2_buf_8)
                                                         net55 (net)
                      0.052965    0.000982    1.258363 ^ _199_/B (sg13g2_xnor2_1)
     2    0.011462    0.127204    0.151955    1.410318 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.127247    0.000592    1.410911 v _200_/B (sg13g2_xor2_1)
     1    0.003510    0.045861    0.123002    1.533913 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.045861    0.000226    1.534139 v _296_/D (sg13g2_dfrbpq_1)
                                              1.534139   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000498    0.236976 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486976   clock uncertainty
                                  0.000000    0.486976   clock reconvergence pessimism
                                 -0.054673    0.432302   library hold time
                                              0.432302   data required time
---------------------------------------------------------------------------------------------
                                              0.432302   data required time
                                             -1.534139   data arrival time
---------------------------------------------------------------------------------------------
                                              1.101836   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080326    0.000823    0.557423 v fanout59/A (sg13g2_buf_8)
     8    0.041376    0.048575    0.145559    0.702982 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.051474    0.009003    0.711985 v _182_/B (sg13g2_nand2_1)
     1    0.005963    0.059856    0.073738    0.785724 ^ _182_/Y (sg13g2_nand2_1)
                                                         _020_ (net)
                      0.059857    0.000372    0.786095 ^ _217_/A (sg13g2_nor3_1)
     1    0.004939    0.050427    0.075774    0.861869 v _217_/Y (sg13g2_nor3_1)
                                                         _043_ (net)
                      0.050428    0.000358    0.862228 v _218_/A2 (sg13g2_o21ai_1)
     1    0.003155    0.069610    0.122362    0.984589 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.069611    0.000210    0.984800 ^ hold10/A (sg13g2_dlygate4sd3_1)
     1    0.003619    0.060224    0.582757    1.567557 ^ hold10/X (sg13g2_dlygate4sd3_1)
                                                         net46 (net)
                      0.060224    0.000140    1.567697 ^ _219_/A (sg13g2_inv_1)
     1    0.001858    0.027401    0.045790    1.613487 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.027401    0.000124    1.613611 v _301_/D (sg13g2_dfrbpq_1)
                                              1.613611   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000702    0.236778 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486778   clock uncertainty
                                  0.000000    0.486778   clock reconvergence pessimism
                                 -0.047201    0.439577   library hold time
                                              0.439577   data required time
---------------------------------------------------------------------------------------------
                                              0.439577   data required time
                                             -1.613611   data arrival time
---------------------------------------------------------------------------------------------
                                              1.174033   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000644    0.236720 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012155    0.059485    0.296235    0.532955 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059488    0.000880    0.533835 ^ fanout72/A (sg13g2_buf_8)
     7    0.032488    0.045719    0.125169    0.659004 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.045855    0.002723    0.661727 ^ _140_/B (sg13g2_nor2_2)
     5    0.018513    0.061117    0.075561    0.737288 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.061163    0.001095    0.738383 v _144_/A (sg13g2_nand2_1)
     2    0.007831    0.067641    0.079855    0.818239 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067648    0.000544    0.818782 ^ _212_/B (sg13g2_nor2_1)
     2    0.013042    0.082778    0.100515    0.919297 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.082825    0.001181    0.920478 v _213_/C (sg13g2_nand3_1)
     2    0.010393    0.085580    0.119346    1.039824 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.085591    0.000786    1.040611 ^ _214_/B (sg13g2_xnor2_1)
     1    0.002176    0.047694    0.100061    1.140672 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.047694    0.000140    1.140812 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.001789    0.053748    0.590033    1.730845 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net38 (net)
                      0.053748    0.000066    1.730911 v _300_/D (sg13g2_dfrbpq_1)
                                              1.730911   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036801    0.000484    0.236561 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.250000    0.486561   clock uncertainty
                                  0.000000    0.486561   clock reconvergence pessimism
                                 -0.057813    0.428748   library hold time
                                              0.428748   data required time
---------------------------------------------------------------------------------------------
                                              0.428748   data required time
                                             -1.730911   data arrival time
---------------------------------------------------------------------------------------------
                                              1.302163   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036801    0.000484    0.236561 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.010972    0.069252    0.290729    0.527290 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.069261    0.000792    0.528081 v output2/A (sg13g2_buf_1)
     1    0.006653    0.049251    0.126151    0.654233 v output2/X (sg13g2_buf_1)
                                                         sign (net)
                      0.049253    0.000401    0.654634 v sign (out)
                                              0.654634   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.654634   data arrival time
---------------------------------------------------------------------------------------------
                                              1.404634   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036801    0.000484    0.236561 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.011120    0.084127    0.297730    0.534290 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.084130    0.000612    0.534902 ^ _127_/A (sg13g2_inv_1)
     1    0.011501    0.076407    0.098784    0.633686 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.076411    0.000640    0.634325 v output3/A (sg13g2_buf_1)
     1    0.008459    0.058041    0.136936    0.771262 v output3/X (sg13g2_buf_1)
                                                         signB (net)
                      0.058046    0.000583    0.771845 v signB (out)
                                              0.771845   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.771845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.521845   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000482    0.236960 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004076    0.036753    0.263246    0.500205 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036753    0.000302    0.500507 v fanout68/A (sg13g2_buf_1)
     4    0.027204    0.148732    0.190499    0.691006 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.148733    0.000723    0.691729 v fanout67/A (sg13g2_buf_1)
     5    0.023498    0.130920    0.228257    0.919986 v fanout67/X (sg13g2_buf_1)
                                                         net67 (net)
                      0.130942    0.001663    0.921649 v _201_/A (sg13g2_and2_1)
     1    0.003999    0.038094    0.149305    1.070953 v _201_/X (sg13g2_and2_1)
                                                         _032_ (net)
                      0.038094    0.000158    1.071111 v _207_/B1 (sg13g2_a21oi_1)
     2    0.014499    0.155578    0.141656    1.212767 ^ _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.155585    0.000832    1.213599 ^ _209_/A2 (sg13g2_o21ai_1)
     1    0.005831    0.078647    0.143068    1.356667 v _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.078648    0.000442    1.357109 v _211_/A (sg13g2_xnor2_1)
     1    0.001812    0.044674    0.106644    1.463753 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.044674    0.000068    1.463821 v hold8/A (sg13g2_dlygate4sd3_1)
     1    0.001455    0.052169    0.586492    2.050312 v hold8/X (sg13g2_dlygate4sd3_1)
                                                         net44 (net)
                      0.052169    0.000057    2.050369 v _299_/D (sg13g2_dfrbpq_2)
                                              2.050369   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.250000    0.486990   clock uncertainty
                                  0.000000    0.486990   clock reconvergence pessimism
                                 -0.057292    0.429698   library hold time
                                              0.429698   data required time
---------------------------------------------------------------------------------------------
                                              0.429698   data required time
                                             -2.050369   data arrival time
---------------------------------------------------------------------------------------------
                                              1.620671   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.557453 v fanout57/A (sg13g2_buf_8)
     8    0.033837    0.044385    0.143794    0.701246 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044418    0.001942    0.703188 v _180_/A (sg13g2_nand2_1)
     1    0.002920    0.037111    0.049945    0.753133 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.037112    0.000196    0.753329 ^ output24/A (sg13g2_buf_1)
     1    0.011493    0.085506    0.131592    0.884922 ^ output24/X (sg13g2_buf_1)
                                                         sine_out[28] (net)
                      0.085516    0.000983    0.885905 ^ sine_out[28] (out)
                                              0.885905   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.885905   data arrival time
---------------------------------------------------------------------------------------------
                                              1.635905   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.557453 v fanout57/A (sg13g2_buf_8)
     8    0.033837    0.044385    0.143794    0.701246 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044413    0.001783    0.703029 v _170_/A (sg13g2_nand2_1)
     1    0.003031    0.037732    0.050481    0.753510 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.037732    0.000118    0.753628 ^ output20/A (sg13g2_buf_1)
     1    0.012057    0.088961    0.134460    0.888087 ^ output20/X (sg13g2_buf_1)
                                                         sine_out[24] (net)
                      0.088969    0.000907    0.888994 ^ sine_out[24] (out)
                                              0.888994   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.888994   data arrival time
---------------------------------------------------------------------------------------------
                                              1.638994   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000879    0.564714 ^ fanout57/A (sg13g2_buf_8)
     8    0.034719    0.048360    0.147279    0.711993 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048387    0.001772    0.713765 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.004644    0.039185    0.056317    0.770082 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.039187    0.000278    0.770360 v output17/A (sg13g2_buf_1)
     1    0.008468    0.057480    0.118297    0.888657 v output17/X (sg13g2_buf_1)
                                                         sine_out[21] (net)
                      0.057483    0.000516    0.889174 v sine_out[21] (out)
                                              0.889174   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.889174   data arrival time
---------------------------------------------------------------------------------------------
                                              1.639174   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000879    0.564714 ^ fanout57/A (sg13g2_buf_8)
     8    0.034719    0.048360    0.147279    0.711993 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048383    0.001589    0.713582 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.006784    0.049091    0.065055    0.778636 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.049118    0.000495    0.779131 v output13/A (sg13g2_buf_1)
     1    0.007641    0.053611    0.120124    0.899255 v output13/X (sg13g2_buf_1)
                                                         sine_out[18] (net)
                      0.053611    0.000200    0.899454 v sine_out[18] (out)
                                              0.899454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.899454   data arrival time
---------------------------------------------------------------------------------------------
                                              1.649454   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000879    0.564714 ^ fanout57/A (sg13g2_buf_8)
     8    0.034719    0.048360    0.147279    0.711993 ^ fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.048388    0.001794    0.713787 ^ _167_/A (sg13g2_nor2_1)
     1    0.006588    0.052515    0.070729    0.784516 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.052518    0.000388    0.784904 v output19/A (sg13g2_buf_1)
     1    0.008794    0.059270    0.126305    0.911210 v output19/X (sg13g2_buf_1)
                                                         sine_out[23] (net)
                      0.059274    0.000538    0.911748 v sine_out[23] (out)
                                              0.911748   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.911748   data arrival time
---------------------------------------------------------------------------------------------
                                              1.661747   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.557453 v fanout57/A (sg13g2_buf_8)
     8    0.033837    0.044385    0.143794    0.701246 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044414    0.001819    0.703066 v _175_/A (sg13g2_nand2_1)
     1    0.006627    0.057981    0.067101    0.770166 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.057991    0.000585    0.770752 ^ output22/A (sg13g2_buf_1)
     1    0.012157    0.089857    0.145631    0.916383 ^ output22/X (sg13g2_buf_1)
                                                         sine_out[26] (net)
                      0.089864    0.000852    0.917236 ^ sine_out[26] (out)
                                              0.917236   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.917236   data arrival time
---------------------------------------------------------------------------------------------
                                              1.667235   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.557453 v fanout57/A (sg13g2_buf_8)
     8    0.033837    0.044385    0.143794    0.701246 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044413    0.001773    0.703019 v _172_/A (sg13g2_nand2_1)
     1    0.008345    0.068068    0.075035    0.778054 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.068080    0.000711    0.778765 ^ output21/A (sg13g2_buf_1)
     1    0.011253    0.084360    0.146747    0.925513 ^ output21/X (sg13g2_buf_1)
                                                         sine_out[25] (net)
                      0.084374    0.001087    0.926600 ^ sine_out[25] (out)
                                              0.926600   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.926600   data arrival time
---------------------------------------------------------------------------------------------
                                              1.676600   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000852    0.557453 v fanout57/A (sg13g2_buf_8)
     8    0.033837    0.044385    0.143794    0.701246 v fanout57/X (sg13g2_buf_8)
                                                         net57 (net)
                      0.044414    0.001803    0.703049 v _176_/B1 (sg13g2_o21ai_1)
     1    0.007631    0.073929    0.082309    0.785358 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.073939    0.000674    0.786031 ^ output23/A (sg13g2_buf_1)
     1    0.011624    0.086882    0.151518    0.937549 ^ output23/X (sg13g2_buf_1)
                                                         sine_out[27] (net)
                      0.086896    0.001108    0.938657 ^ sine_out[27] (out)
                                              0.938657   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.938657   data arrival time
---------------------------------------------------------------------------------------------
                                              1.688657   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.557474 v fanout58/A (sg13g2_buf_2)
     8    0.031898    0.099026    0.188748    0.746222 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.099107    0.002555    0.748777 v _148_/B1 (sg13g2_a21oi_1)
     1    0.002559    0.059966    0.082579    0.831356 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.059966    0.000099    0.831455 ^ output11/A (sg13g2_buf_1)
     1    0.007638    0.062622    0.126387    0.957842 ^ output11/X (sg13g2_buf_1)
                                                         sine_out[16] (net)
                      0.062622    0.000200    0.958041 ^ sine_out[16] (out)
                                              0.958041   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.958041   data arrival time
---------------------------------------------------------------------------------------------
                                              1.708041   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.564735 ^ fanout58/A (sg13g2_buf_2)
     8    0.032632    0.117314    0.202198    0.766934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117379    0.002547    0.769481 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.002671    0.044308    0.072273    0.841754 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.044308    0.000104    0.841858 v output16/A (sg13g2_buf_1)
     1    0.007688    0.053760    0.117899    0.959757 v output16/X (sg13g2_buf_1)
                                                         sine_out[20] (net)
                      0.053760    0.000202    0.959959 v sine_out[20] (out)
                                              0.959959   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.959959   data arrival time
---------------------------------------------------------------------------------------------
                                              1.709959   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.564735 ^ fanout58/A (sg13g2_buf_2)
     8    0.032632    0.117314    0.202198    0.766934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117380    0.002557    0.769491 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005009    0.053704    0.083941    0.853432 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.053705    0.000314    0.853746 v output18/A (sg13g2_buf_1)
     1    0.008159    0.056214    0.124371    0.978117 v output18/X (sg13g2_buf_1)
                                                         sine_out[22] (net)
                      0.056217    0.000493    0.978610 v sine_out[22] (out)
                                              0.978610   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.978610   data arrival time
---------------------------------------------------------------------------------------------
                                              1.728610   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.564735 ^ fanout58/A (sg13g2_buf_2)
     8    0.032632    0.117314    0.202198    0.766934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117388    0.002686    0.769619 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.003959    0.055243    0.087343    0.856962 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.055243    0.000275    0.857237 v output12/A (sg13g2_buf_1)
     1    0.007638    0.053703    0.123192    0.980429 v output12/X (sg13g2_buf_1)
                                                         sine_out[17] (net)
                      0.053703    0.000200    0.980628 v sine_out[17] (out)
                                              0.980628   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.980628   data arrival time
---------------------------------------------------------------------------------------------
                                              1.730628   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.564735 ^ fanout58/A (sg13g2_buf_2)
     8    0.032632    0.117314    0.202198    0.766934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117399    0.002863    0.769797 ^ _160_/A (sg13g2_nor2_1)
     1    0.005270    0.047120    0.095413    0.865210 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047122    0.000350    0.865560 v output14/A (sg13g2_buf_1)
     1    0.007625    0.053502    0.119058    0.984618 v output14/X (sg13g2_buf_1)
                                                         sine_out[19] (net)
                      0.053502    0.000199    0.984817 v sine_out[19] (out)
                                              0.984817   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -0.984817   data arrival time
---------------------------------------------------------------------------------------------
                                              1.734817   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000644    0.236720 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012155    0.059485    0.296235    0.532955 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059488    0.000880    0.533835 ^ fanout72/A (sg13g2_buf_8)
     7    0.032488    0.045719    0.125169    0.659004 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.045811    0.002309    0.661313 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.011639    0.138379    0.157975    0.819288 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.138390    0.001057    0.820344 v output28/A (sg13g2_buf_1)
     1    0.014093    0.086855    0.186403    1.006748 v output28/X (sg13g2_buf_1)
                                                         sine_out[31] (net)
                      0.086857    0.000572    1.007320 v sine_out[31] (out)
                                              1.007320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.007320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.757320   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054839    0.007151    0.720994 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.009187    0.110781    0.123118    0.844111 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.110797    0.001068    0.845180 v output15/A (sg13g2_buf_1)
     1    0.013550    0.083639    0.173003    1.018183 v output15/X (sg13g2_buf_1)
                                                         sine_out[1] (net)
                      0.083652    0.001057    1.019240 v sine_out[1] (out)
                                              1.019240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.019240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.769240   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095953    0.000900    0.564735 ^ fanout58/A (sg13g2_buf_2)
     8    0.032632    0.117314    0.202198    0.766934 ^ fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.117335    0.001567    0.768500 ^ _281_/A (sg13g2_nor2_1)
     1    0.011630    0.079780    0.125255    0.893756 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.079791    0.000919    0.894674 v output35/A (sg13g2_buf_1)
     1    0.009370    0.062418    0.142518    1.037193 v output35/X (sg13g2_buf_1)
                                                         sine_out[8] (net)
                      0.062418    0.000236    1.037429 v sine_out[8] (out)
                                              1.037429   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.037429   data arrival time
---------------------------------------------------------------------------------------------
                                              1.787429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055751    0.009167    0.723009 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064735    0.081313    0.804322 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064759    0.000390    0.804711 v _284_/A (sg13g2_and2_1)
     1    0.005180    0.042903    0.124312    0.929023 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.042905    0.000298    0.929322 v output7/A (sg13g2_buf_1)
     1    0.007856    0.054535    0.117892    1.047213 v output7/X (sg13g2_buf_1)
                                                         sine_out[12] (net)
                      0.054535    0.000163    1.047377 v sine_out[12] (out)
                                              1.047377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.047377   data arrival time
---------------------------------------------------------------------------------------------
                                              1.797377   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000644    0.236720 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012155    0.059485    0.296235    0.532955 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059488    0.000880    0.533835 ^ fanout72/A (sg13g2_buf_8)
     7    0.032488    0.045719    0.125169    0.659004 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.045855    0.002723    0.661727 ^ _140_/B (sg13g2_nor2_2)
     5    0.018513    0.061117    0.075561    0.737288 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.061163    0.001095    0.738383 v _144_/A (sg13g2_nand2_1)
     2    0.007831    0.067641    0.079855    0.818239 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067652    0.000675    0.818913 ^ _145_/B (sg13g2_nand2_1)
     1    0.005610    0.072941    0.104755    0.923668 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.072941    0.000357    0.924025 v output9/A (sg13g2_buf_1)
     1    0.007642    0.054014    0.132094    1.056119 v output9/X (sg13g2_buf_1)
                                                         sine_out[14] (net)
                      0.054014    0.000200    1.056319 v sine_out[14] (out)
                                              1.056319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.056319   data arrival time
---------------------------------------------------------------------------------------------
                                              1.806319   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037597    0.000393    0.130182 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020362    0.036801    0.105895    0.236077 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.036802    0.000644    0.236720 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.012155    0.059485    0.296235    0.532955 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.059488    0.000880    0.533835 ^ fanout72/A (sg13g2_buf_8)
     7    0.032488    0.045719    0.125169    0.659004 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.045855    0.002723    0.661727 ^ _140_/B (sg13g2_nor2_2)
     5    0.018513    0.061117    0.075561    0.737288 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.061163    0.001095    0.738383 v _144_/A (sg13g2_nand2_1)
     2    0.007831    0.067641    0.079855    0.818239 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.067648    0.000544    0.818782 ^ _212_/B (sg13g2_nor2_1)
     2    0.013042    0.082778    0.100515    0.919297 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.082823    0.001140    0.920437 v output26/A (sg13g2_buf_1)
     1    0.009626    0.063684    0.144696    1.065133 v output26/X (sg13g2_buf_1)
                                                         sine_out[2] (net)
                      0.063700    0.000988    1.066121 v sine_out[2] (out)
                                              1.066121   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.066121   data arrival time
---------------------------------------------------------------------------------------------
                                              1.816121   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055751    0.009167    0.723009 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064735    0.081313    0.804322 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064736    0.000339    0.804661 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065220    0.077294    0.881955 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065229    0.000587    0.882542 ^ _278_/A (sg13g2_nor2_1)
     1    0.002791    0.038951    0.063061    0.945603 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.038951    0.000192    0.945796 v output33/A (sg13g2_buf_1)
     1    0.009493    0.062474    0.122265    1.068061 v output33/X (sg13g2_buf_1)
                                                         sine_out[6] (net)
                      0.062479    0.000613    1.068673 v sine_out[6] (out)
                                              1.068673   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.068673   data arrival time
---------------------------------------------------------------------------------------------
                                              1.818673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054826    0.007119    0.720962 ^ _143_/A (sg13g2_nor2_1)
     2    0.006486    0.053118    0.073504    0.794466 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053118    0.000194    0.794660 v _147_/A (sg13g2_nand2_1)
     2    0.007618    0.065136    0.075456    0.870116 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.065141    0.000447    0.870563 ^ _275_/B (sg13g2_nor2_1)
     1    0.006241    0.049257    0.070277    0.940840 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.049262    0.000542    0.941382 v output30/A (sg13g2_buf_1)
     1    0.011550    0.072611    0.135432    1.076814 v output30/X (sg13g2_buf_1)
                                                         sine_out[3] (net)
                      0.072632    0.001187    1.078001 v sine_out[3] (out)
                                              1.078001   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.078001   data arrival time
---------------------------------------------------------------------------------------------
                                              1.828001   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055751    0.009167    0.723009 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064735    0.081313    0.804322 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064736    0.000339    0.804661 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065220    0.077294    0.881955 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065224    0.000376    0.882331 ^ _277_/A (sg13g2_nor2_1)
     1    0.004276    0.045304    0.069278    0.951609 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.045304    0.000284    0.951893 v output32/A (sg13g2_buf_1)
     1    0.011247    0.071205    0.132404    1.084297 v output32/X (sg13g2_buf_1)
                                                         sine_out[5] (net)
                      0.071213    0.000799    1.085096 v sine_out[5] (out)
                                              1.085096   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.085096   data arrival time
---------------------------------------------------------------------------------------------
                                              1.835096   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055751    0.009167    0.723009 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064735    0.081313    0.804322 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064736    0.000339    0.804661 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065220    0.077294    0.881955 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065224    0.000381    0.882336 ^ _279_/A (sg13g2_nor2_1)
     1    0.004467    0.046121    0.070091    0.952427 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.046122    0.000266    0.952694 v output34/A (sg13g2_buf_1)
     1    0.011116    0.070619    0.132158    1.084852 v output34/X (sg13g2_buf_1)
                                                         sine_out[7] (net)
                      0.070636    0.001076    1.085927 v sine_out[7] (out)
                                              1.085927   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.085927   data arrival time
---------------------------------------------------------------------------------------------
                                              1.835927   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055751    0.009167    0.723009 ^ _130_/B (sg13g2_nor2_1)
     2    0.009818    0.064735    0.081313    0.804322 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.064736    0.000339    0.804661 v _136_/B (sg13g2_nand2b_2)
     4    0.014898    0.065220    0.077294    0.881955 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.065230    0.000641    0.882596 ^ _276_/A (sg13g2_nor2_1)
     1    0.006121    0.053216    0.077012    0.959608 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.053219    0.000378    0.959986 v output31/A (sg13g2_buf_1)
     1    0.011522    0.072676    0.137484    1.097470 v output31/X (sg13g2_buf_1)
                                                         sine_out[4] (net)
                      0.072685    0.000820    1.098291 v sine_out[4] (out)
                                              1.098291   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.098291   data arrival time
---------------------------------------------------------------------------------------------
                                              1.848291   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.054826    0.007119    0.720962 ^ _143_/A (sg13g2_nor2_1)
     2    0.006486    0.053118    0.073504    0.794466 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.053118    0.000194    0.794660 v _147_/A (sg13g2_nand2_1)
     2    0.007618    0.065136    0.075456    0.870116 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.065141    0.000454    0.870570 ^ _149_/B (sg13g2_nand2_1)
     1    0.005019    0.067644    0.099518    0.970088 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.067644    0.000312    0.970400 v output10/A (sg13g2_buf_1)
     1    0.007638    0.053911    0.129421    1.099821 v output10/X (sg13g2_buf_1)
                                                         sine_out[15] (net)
                      0.053911    0.000200    1.100020 v sine_out[15] (out)
                                              1.100020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.100020   data arrival time
---------------------------------------------------------------------------------------------
                                              1.850020   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055391    0.008415    0.722258 ^ _255_/A (sg13g2_nor4_1)
     1    0.004363    0.057551    0.076129    0.798387 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.057552    0.000622    0.799009 v _256_/B2 (sg13g2_a22oi_1)
     1    0.006831    0.123766    0.129148    0.928157 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.123767    0.000654    0.928811 ^ output4/A (sg13g2_buf_1)
     1    0.011189    0.085252    0.172136    1.100948 ^ output4/X (sg13g2_buf_1)
                                                         sine_out[0] (net)
                      0.085252    0.000423    1.101371 ^ sine_out[0] (out)
                                              1.101371   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.101371   data arrival time
---------------------------------------------------------------------------------------------
                                              1.851371   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000482    0.236960 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.004076    0.036753    0.263246    0.500205 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.036753    0.000302    0.500507 v fanout68/A (sg13g2_buf_1)
     4    0.027204    0.148732    0.190499    0.691006 v fanout68/X (sg13g2_buf_1)
                                                         net68 (net)
                      0.148814    0.001943    0.692949 v fanout65/A (sg13g2_buf_8)
     8    0.043070    0.051995    0.180392    0.873341 v fanout65/X (sg13g2_buf_8)
                                                         net65 (net)
                      0.052794    0.004925    0.878266 v _282_/A1 (sg13g2_a21oi_1)
     1    0.002940    0.067904    0.101647    0.979914 ^ _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.067904    0.000221    0.980135 ^ output5/A (sg13g2_buf_1)
     1    0.007910    0.064399    0.131807    1.111941 ^ output5/X (sg13g2_buf_1)
                                                         sine_out[10] (net)
                      0.064399    0.000185    1.112126 ^ sine_out[10] (out)
                                              1.112126   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.112126   data arrival time
---------------------------------------------------------------------------------------------
                                              1.862126   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055756    0.009176    0.723018 ^ _131_/B (sg13g2_or2_1)
     6    0.021864    0.148778    0.192677    0.915696 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148857    0.001910    0.917605 ^ _283_/B1 (sg13g2_a21oi_1)
     1    0.003444    0.053352    0.084483    1.002088 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.053353    0.000222    1.002310 v output6/A (sg13g2_buf_1)
     1    0.007905    0.054991    0.123165    1.125475 v output6/X (sg13g2_buf_1)
                                                         sine_out[11] (net)
                      0.054994    0.000481    1.125956 v sine_out[11] (out)
                                              1.125956   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.125956   data arrival time
---------------------------------------------------------------------------------------------
                                              1.875956   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055756    0.009176    0.723018 ^ _131_/B (sg13g2_or2_1)
     6    0.021864    0.148778    0.192677    0.915696 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148790    0.001396    0.917092 ^ _280_/B1 (sg13g2_a21oi_1)
     1    0.003751    0.054577    0.086145    1.003237 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.054577    0.000230    1.003467 v output36/A (sg13g2_buf_1)
     1    0.008515    0.057953    0.126232    1.129699 v output36/X (sg13g2_buf_1)
                                                         sine_out[9] (net)
                      0.057956    0.000523    1.130221 v sine_out[9] (out)
                                              1.130221   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.130221   data arrival time
---------------------------------------------------------------------------------------------
                                              1.880221   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024836    0.095946    0.326845    0.563835 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.095952    0.000849    0.564684 ^ fanout59/A (sg13g2_buf_8)
     8    0.041980    0.052996    0.149158    0.713842 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.055756    0.009176    0.723018 ^ _131_/B (sg13g2_or2_1)
     6    0.021864    0.148778    0.192677    0.915696 ^ _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.148852    0.001755    0.917450 ^ _139_/B1 (sg13g2_a21oi_1)
     1    0.005678    0.062449    0.096676    1.014126 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.062450    0.000325    1.014451 v output8/A (sg13g2_buf_1)
     1    0.007641    0.053829    0.126848    1.141299 v output8/X (sg13g2_buf_1)
                                                         sine_out[13] (net)
                      0.053829    0.000149    1.141448 v sine_out[13] (out)
                                              1.141448   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.141448   data arrival time
---------------------------------------------------------------------------------------------
                                              1.891448   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.557474 v fanout58/A (sg13g2_buf_2)
     8    0.031898    0.099026    0.188748    0.746222 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.099073    0.001991    0.748212 v _181_/B (sg13g2_and2_1)
     4    0.014757    0.089169    0.189919    0.938131 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089177    0.000871    0.939001 v _184_/B1 (sg13g2_a21oi_1)
     1    0.004927    0.077065    0.096077    1.035078 ^ _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.077065    0.000198    1.035276 ^ output25/A (sg13g2_buf_1)
     1    0.012243    0.090659    0.156075    1.191351 ^ output25/X (sg13g2_buf_1)
                                                         sine_out[29] (net)
                      0.090666    0.000879    1.192230 ^ sine_out[29] (out)
                                              1.192230   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.192230   data arrival time
---------------------------------------------------------------------------------------------
                                              1.942230   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.557474 v fanout58/A (sg13g2_buf_2)
     8    0.031898    0.099026    0.188748    0.746222 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.099077    0.002064    0.748286 v _183_/B (sg13g2_and2_1)
     2    0.006813    0.050811    0.157468    0.905753 v _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.050812    0.000327    0.906080 v _186_/A1 (sg13g2_a21oi_1)
     1    0.008763    0.109457    0.154390    1.060470 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.109473    0.001050    1.061520 ^ output27/A (sg13g2_buf_1)
     1    0.010870    0.082875    0.164925    1.226445 ^ output27/X (sg13g2_buf_1)
                                                         sine_out[30] (net)
                      0.082889    0.001080    1.227526 ^ sine_out[30] (out)
                                              1.227526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.227526   data arrival time
---------------------------------------------------------------------------------------------
                                              1.977526   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.013603    0.047249    0.017995    0.017995 ^ clk (in)
                                                         clk (net)
                      0.047257    0.000000    0.017995 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.021054    0.037597    0.111794    0.129789 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.037599    0.000902    0.130691 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020170    0.036671    0.105787    0.236478 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.036671    0.000512    0.236990 ^ _299_/CLK (sg13g2_dfrbpq_2)
     4    0.024148    0.080318    0.319611    0.556601 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.080327    0.000873    0.557474 v fanout58/A (sg13g2_buf_2)
     8    0.031898    0.099026    0.188748    0.746222 v fanout58/X (sg13g2_buf_2)
                                                         net58 (net)
                      0.099073    0.001991    0.748212 v _181_/B (sg13g2_and2_1)
     4    0.014757    0.089169    0.189919    0.938131 v _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.089176    0.000868    0.938999 v _189_/B1 (sg13g2_o21ai_1)
     1    0.012607    0.114102    0.130698    1.069697 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.114120    0.001161    1.070858 ^ output29/A (sg13g2_buf_1)
     1    0.013968    0.101753    0.180831    1.251689 ^ output29/X (sg13g2_buf_1)
                                                         sine_out[32] (net)
                      0.101762    0.001068    1.252757 ^ sine_out[32] (out)
                                              1.252757   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                 -1.000000   -0.750000   output external delay
                                             -0.750000   data required time
---------------------------------------------------------------------------------------------
                                             -0.750000   data required time
                                             -1.252757   data arrival time
---------------------------------------------------------------------------------------------
                                              2.002757   slack (MET)



