create_clock [get_ports $::env(CLOCK_PORT)]  -name $::env(CLOCK_PORT)  -period $::env(CLOCK_PERIOD)
set input_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
set output_delay_value [expr $::env(CLOCK_PERIOD) * $::env(IO_PCT)]
puts "\[INFO\]: Setting output delay to: $output_delay_value"
puts "\[INFO\]: Setting input delay to: $input_delay_value"


set clk_indx [lsearch [all_inputs] [get_port $::env(CLOCK_PORT)]]
#set rst_indx [lsearch [all_inputs] [get_port resetn]]
set all_inputs_wo_clk [lreplace [all_inputs] $clk_indx $clk_indx]
#set all_inputs_wo_clk_rst [lreplace $all_inputs_wo_clk $rst_indx $rst_indx]
set all_inputs_wo_clk_rst $all_inputs_wo_clk


# correct resetn
set_input_delay $input_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] $all_inputs_wo_clk_rst
#set_input_delay 0.0 -clock [get_clocks $::env(CLOCK_PORT)] {resetn}
set_output_delay $output_delay_value  -clock [get_clocks $::env(CLOCK_PORT)] [all_outputs]

# TODO set this as parameter
set_driving_cell -lib_cell $::env(SYNTH_DRIVING_CELL) -pin $::env(SYNTH_DRIVING_CELL_PIN) [all_inputs]
set cap_load [expr $::env(SYNTH_CAP_LOAD) / 1000.0]
puts "\[INFO\]: Setting load to: $cap_load"
set_load  $cap_load [all_outputs]

## above setting copied from script/base.sdc
## set for timing loop
###
#Tile_X0Y1_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y1_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y1_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y1_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y1_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y2_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y2_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y2_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y2_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y2_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y3_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y3_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y3_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y3_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y3_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y4_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y4_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y4_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y4_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y4_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y5_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y5_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y5_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y5_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y5_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y6_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y6_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y6_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y6_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y6_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y7_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y7_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y7_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y7_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y7_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y8_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y8_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y8_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y8_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y8_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y9_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y9_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y9_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y9_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y9_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y10_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y10_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y10_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y10_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y10_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y11_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y11_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y11_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y11_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y11_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y12_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y12_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y12_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y12_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y12_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y13_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y13_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y13_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y13_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y13_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y14_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y14_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y14_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y14_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y14_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
#Tile_X0Y15_W_IO
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y15_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y15_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y15_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y15_W_IO/Inst_W_IO_switch_matrix/E6BEG*]
##Tile_X0Y16_W_IO
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y16_W_IO/Inst_W_IO_switch_matrix/E1BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y16_W_IO/Inst_W_IO_switch_matrix/E2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y16_W_IO/Inst_W_IO_switch_matrix/E2BEGb*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X0Y16_W_IO/Inst_W_IO_switch_matrix/E6BEG*]

#Tile_X1Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X2Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X3Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X4Y0_N_term_single2
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S4BEG*]
#Tile_X5Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X6Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X7Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X8Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X9Y0_N_term_single2
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y0_N_term_single2/Inst_N_term_single2_switch_matrix/S4BEG*]
#Tile_X10Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X11Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X12Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X13Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
#Tile_X14Y0_N_term_single2
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y0_N_term_single2/Inst_N_term_single_switch2_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y0_N_term_single2/Inst_N_term_single_switch2_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y0_N_term_single2/Inst_N_term_single_switch2_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y0_N_term_single2/Inst_N_term_single_switch2_matrix/S4BEG*]
#Tile_X15Y0_N_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
##Tile_X16Y0_N_term_single
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]
##Tile_X17Y0_N_term_single
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y0_N_term_single/Inst_N_term_single_switch_matrix/S1BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y0_N_term_single/Inst_N_term_single_switch_matrix/S2BEGb*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y0_N_term_single/Inst_N_term_single_switch_matrix/S4BEG*]


#Tile_X1Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X2Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X3Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X4Y16_S_term_single2
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y16_S_term_single2/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y16_S_term_single2/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y16_S_term_single2/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y16_S_term_single2/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X5Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X6Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X7Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X8Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X9Y16_S_term_single2
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y16_S_term_single2/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y16_S_term_single2/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y16_S_term_single2/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y16_S_term_single2/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X10Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X11Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X12Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X13Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X14Y16_S_term_single2
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y16_S_term_single2/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y16_S_term_single2/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y16_S_term_single2/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y16_S_term_single2/Inst_S_term_single_switch_matrix/S4BEG*]
#Tile_X15Y16_S_term_single
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
##Tile_X16Y16_S_term_single
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X16Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]
##Tile_X17Y16_S_term_single
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y16_S_term_single/Inst_S_term_single_switch_matrix/S1BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y16_S_term_single/Inst_S_term_single_switch_matrix/S2BEGb*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X17Y16_S_term_single/Inst_S_term_single_switch_matrix/S4BEG*]

#set_disable_timing Inst_LUT4AB_switch_matrix/
#Tile_X1Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X1Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
##Tile_X1Y16_LUT4AB
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
#set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X1Y16_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X2Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X2Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X2Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X3Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X3Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X3Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X4Y1_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y1_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y2_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y2_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y3_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y3_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y4_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y4_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y5_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y5_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y6_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y6_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y7_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y7_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y8_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y8_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y9_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y9_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y10_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y10_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y11_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y11_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y12_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y12_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y13_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y13_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y14_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y14_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X4Y15_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X4Y15_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]


#Tile_X5Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X5Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X5Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X6Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X6Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X6Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X7Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X7Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X7Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X8Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X8Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X8Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X9Y1_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y1_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y2_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y2_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y3_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y3_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y4_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y4_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y5_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y5_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y6_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y6_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y7_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y7_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y8_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y8_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y9_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y9_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y10_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y10_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y11_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y11_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y12_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y12_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y13_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y13_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y14_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y14_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X9Y15_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X9Y15_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]


#Tile_X10Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X10Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X10Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X11Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X11Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X11Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X12Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X12Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X12Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X13Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X13Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X13Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]


#Tile_X14Y1_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y1_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y2_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y2_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y3_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y3_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y4_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y4_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y5_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y5_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y6_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y6_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y7_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y7_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y8_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y8_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y9_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y9_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y10_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y10_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y11_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y11_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y12_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y12_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y13_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y13_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y14_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y14_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]
#Tile_X14Y15_RegFile
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X14Y15_RegFile/Inst_RegFile_switch_matrix/J_l_GH_BEG*]


#Tile_X15Y1_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y1_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y2_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y2_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y3_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y3_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y4_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y4_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y5_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y5_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y6_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y6_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y7_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y7_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y8_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y8_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y9_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y9_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y10_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y10_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y11_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y11_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y12_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y12_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y13_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y13_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y14_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y14_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]
#Tile_X15Y15_LUT4AB
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHa_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_ABb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_CDb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_EFb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2MID_GHb_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_AB_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_CD_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_EF_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J2END_GH_BEG*] 
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JN2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JE2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JS2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/JW2BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_AB_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_CD_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_EF_BEG*]
set_disable_timing [get_pins inst_eFPGA_top/Inst_eFPGA/Tile_X15Y15_LUT4AB/Inst_LUT4AB_switch_matrix/J_l_GH_BEG*]

