# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"testbench_simple_time_synth.v" \

sv xil_defaultlib  \
"../../../../../1-SesionGuiada.srcs/sources_1/new/cable.sv" \
"../../../../../1-SesionGuiada.srcs/sim_1/new/testbench_simple.sv" \

# Do not sort compile order
nosort
