
*** Running vivado
    with args -log Design_MicroBlaze_clk_wiz_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Design_MicroBlaze_clk_wiz_1_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Thu Oct 30 09:04:10 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Design_MicroBlaze_clk_wiz_1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:39 . Memory (MB): peak = 493.977 ; gain = 213.441
Command: synth_design -top Design_MicroBlaze_clk_wiz_1_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24320
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 1202.969 ; gain = 493.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Design_MicroBlaze_clk_wiz_1_0' [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0.v:65]
INFO: [Synth 8-6157] synthesizing module 'Design_MicroBlaze_clk_wiz_1_0_clk_wiz' [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76883]
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:76883]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89421]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:89421]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [D:/Xilinx/2025.1/Vivado/scripts/rt/data/unisim_comp.v:2678]
INFO: [Synth 8-6155] done synthesizing module 'Design_MicroBlaze_clk_wiz_1_0_clk_wiz' (0#1) [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0_clk_wiz.v:65]
INFO: [Synth 8-6155] done synthesizing module 'Design_MicroBlaze_clk_wiz_1_0' (0#1) [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0.v:65]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:59 . Memory (MB): peak = 1311.516 ; gain = 602.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:59 . Memory (MB): peak = 1311.516 ; gain = 602.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:59 . Memory (MB): peak = 1311.516 ; gain = 602.051
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1311.516 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0_ooc.xdc] for cell 'inst'
Parsing XDC File [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0_board.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0_board.xdc] for cell 'inst'
Parsing XDC File [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0.xdc] for cell 'inst'
Finished Parsing XDC File [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [f:/Advance Hardware Eng/Lab_4/Design_MicroBlaze/ip/Design_MicroBlaze_clk_wiz_1_0/Design_MicroBlaze_clk_wiz_1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Design_MicroBlaze_clk_wiz_1_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Design_MicroBlaze_clk_wiz_1_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [F:/Advance Hardware Eng/Lab_4/Lab_4.runs/Design_MicroBlaze_clk_wiz_1_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/Advance Hardware Eng/Lab_4/Lab_4.runs/Design_MicroBlaze_clk_wiz_1_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1311.516 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.247 . Memory (MB): peak = 1311.516 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
