<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/CodeGen/TargetInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;9.0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_19e251b771363806b5435ead42278477.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">TargetInstrInfo.h</div></div>
</div><!--header-->
<div class="contents">
<a href="TargetInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//===- llvm/CodeGen/TargetInstrInfo.h - Instruction Info --------*- C++ -*-===//</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">//</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// This file describes the target machine instruction set to the code generator.</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef LLVM_TARGET_TARGETINSTRINFO_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define LLVM_TARGET_TARGETINSTRINFO_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span> </div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="preprocessor">#include &quot;<a class="code" href="DenseMapInfo_8h.html">llvm/ADT/DenseMapInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="preprocessor">#include &quot;<a class="code" href="None_8h.html">llvm/ADT/None.h</a>&quot;</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="preprocessor">#include &quot;<a class="code" href="LiveRegUnits_8h.html">llvm/CodeGen/LiveRegUnits.h</a>&quot;</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="preprocessor">#include &quot;<a class="code" href="MachineCombinerPattern_8h.html">llvm/CodeGen/MachineCombinerPattern.h</a>&quot;</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="preprocessor">#include &quot;<a class="code" href="MachineLoopInfo_8h.html">llvm/CodeGen/MachineLoopInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="preprocessor">#include &quot;<a class="code" href="MachineOutliner_8h.html">llvm/CodeGen/MachineOutliner.h</a>&quot;</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#include &quot;<a class="code" href="BranchProbability_8h.html">llvm/Support/BranchProbability.h</a>&quot;</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="preprocessor">#include &quot;<a class="code" href="llvm_2Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="preprocessor">#include &lt;cassert&gt;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="preprocessor">#include &lt;cstddef&gt;</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="preprocessor">#include &lt;cstdint&gt;</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="preprocessor">#include &lt;utility&gt;</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="preprocessor">#include &lt;vector&gt;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="keyword">namespace </span><a class="code hl_namespace" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="keyword">class </span>DFAPacketizer;</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="keyword">class </span>InstrItineraryData;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="keyword">class </span>LiveIntervals;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="keyword">class </span>LiveVariables;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="keyword">class </span>MachineMemOperand;</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="keyword">class </span>MachineRegisterInfo;</div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="keyword">class </span>MCAsmInfo;</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="keyword">class </span>MCInst;</div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="keyword">struct </span>MCSchedModel;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="keyword">class </span>Module;</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="keyword">class </span>ScheduleDAG;</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="keyword">class </span>ScheduleHazardRecognizer;</div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="keyword">class </span>SDNode;</div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="keyword">class </span>SelectionDAG;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="keyword">class </span>RegScavenger;</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="keyword">class </span>TargetRegisterClass;</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="keyword">class </span>TargetRegisterInfo;</div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="keyword">class </span>TargetSchedModel;</div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="keyword">class </span>TargetSubtargetInfo;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt; <span class="keyword">class </span>SmallVectorImpl;</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//---------------------------------------------------------------------------</span><span class="comment"></span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">///</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">/// TargetInstrInfo - Interface to description of machine instruction set</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">///</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html">   67</a></span><span class="comment"></span><span class="keyword">class </span><a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> : <span class="keyword">public</span> <a class="code hl_class" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> {</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="keyword">public</span>:</div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">   69</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">TargetInstrInfo</a>(<span class="keywordtype">unsigned</span> CFSetupOpcode = ~0u, <span class="keywordtype">unsigned</span> CFDestroyOpcode = ~0u,</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span>                  <span class="keywordtype">unsigned</span> CatchRetOpcode = ~0u, <span class="keywordtype">unsigned</span> ReturnOpcode = ~0u)</div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>      : CallFrameSetupOpcode(CFSetupOpcode),</div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>        CallFrameDestroyOpcode(CFDestroyOpcode), CatchRetOpcode(CatchRetOpcode),</div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>        ReturnOpcode(ReturnOpcode) {}</div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">   74</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">TargetInstrInfo</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82b4dd0611f4e9b708e1940a945581e9">   75</a></span>  <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82b4dd0611f4e9b708e1940a945581e9">operator=</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;) = <span class="keyword">delete</span>;</div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>  <span class="keyword">virtual</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">~TargetInstrInfo</a>();</div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span> </div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">   78</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">isGenericOpcode</a>(<span class="keywordtype">unsigned</span> Opc) {</div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span>    <span class="keywordflow">return</span> Opc &lt;= TargetOpcode::GENERIC_OP_END;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span>  }</div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"></span> </div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">  /// Given a machine instruction descriptor, returns the register</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">  /// class constraint for OpNum, or NULL.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"></span>  <span class="keyword">virtual</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span>  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment"></span> </div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">  /// Return true if the instruction is trivially rematerializable, meaning it</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">  /// has no side effects and requires no operands that aren&#39;t always available.</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">  /// This means the only allowed uses are constants and unallocatable physical</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">  /// registers so that the instructions result is independent of the place</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">  /// in the function.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a73ed4a30f8a6cc793abff4778c8900df">   94</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a73ed4a30f8a6cc793abff4778c8900df">isTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span>                                   <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOpcode() == TargetOpcode::IMPLICIT_DEF ||</div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>           (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().isRematerializable() &amp;&amp;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>            (<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2a96463f8c798f277ece7b8b010e79c7">isReallyTriviallyReMaterializable</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AA) ||</div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span>             isReallyTriviallyReMaterializableGeneric(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, AA)));</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span>  }</div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span> </div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">  /// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">  /// set, this hook lets the target specify whether the instruction is actually</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">  /// trivially rematerializable, taking into consideration its operands. This</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">  /// predicate must return false if the instruction has any side effects other</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">  /// than producing a value, or if it requres any address registers that are</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">  /// not always available.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">  /// Requirements must be check as stated in isTriviallyReMaterializable() .</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2a96463f8c798f277ece7b8b010e79c7">  110</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2a96463f8c798f277ece7b8b010e79c7">isReallyTriviallyReMaterializable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>                                                 <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>  }</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment"></span> </div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">  /// This method commutes the operands of the given machine instruction MI.</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">  /// The operands to be commuted are specified by their indices OpIdx1 and</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">  /// OpIdx2.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">  /// If a target has any instructions that are commutable but require</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">  /// converting to different instructions or making non-trivial changes</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">  /// to commute them, this method can be overloaded to do that.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">  /// The default implementation simply swaps the commutable operands.</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">  /// new machine instruction is created and returned.</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">  /// Do not call this method for a non-commutable instruction.</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">commuteInstructionImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI,</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>                                               <span class="keywordtype">unsigned</span> OpIdx1,</div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>                                               <span class="keywordtype">unsigned</span> OpIdx2) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"></span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">  /// Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">  /// operand indices to (ResultIdx1, ResultIdx2).</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">  /// One or both input values of the pair: (ResultIdx1, ResultIdx2) may be</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">  /// predefined to some indices or be undefined (designated by the special</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">  /// value &#39;CommuteAnyOperandIndex&#39;).</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">  /// The predefined result indices cannot be re-defined.</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">  /// The function returns true iff after the result pair redefinition</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">  /// the fixed result pair is equal to or equivalent to the source pair of</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">  /// indices: (CommutableOpIdx1, CommutableOpIdx2). It is assumed here that</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">  /// the pairs (x,y) and (y,x) are equivalent.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">fixCommutedOpIndices</a>(<span class="keywordtype">unsigned</span> &amp;ResultIdx1, <span class="keywordtype">unsigned</span> &amp;ResultIdx2,</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>                                   <span class="keywordtype">unsigned</span> CommutableOpIdx1,</div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>                                   <span class="keywordtype">unsigned</span> CommutableOpIdx2);</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">  /// For instructions with opcodes for which the M_REMATERIALIZABLE flag is</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">  /// set and the target hook isReallyTriviallyReMaterializable returns false,</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">  /// this function does target-independent tests to determine if the</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">  /// instruction is really trivially rematerializable.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment"></span>  <span class="keywordtype">bool</span> isReallyTriviallyReMaterializableGeneric(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>                                                <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span> </div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">  /// These methods return the opcode of the frame setup/destroy instructions</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">  /// if they exist (-1 otherwise).  Some targets use pseudo instructions in</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">  /// order to abstract away the difference between operating with a frame</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">  /// pointer and operating without, through the use of these two instructions.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">  162</a></span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameSetupOpcode; }</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">  163</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CallFrameDestroyOpcode; }</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment"></span> </div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">  /// Returns true if the argument is a frame pseudo instruction.</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">  166</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>() ||</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>           <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>();</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  }</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"></span> </div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">  /// Returns true if the argument is a frame setup pseudo instruction.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">  172</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOpcode() == <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>();</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  }</div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"></span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">  /// Returns size of the frame associated with the given frame instruction.</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">  /// For frame setup instruction this is frame that is set up space set up</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">  /// after the instruction. For frame destroy instruction this is the frame</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">  /// freed by the caller.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">  /// Note, in some cases a call frame (or a part of it) may be prepared prior</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">  /// to the frame setup instruction. It occurs in the calls that involve</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">  /// inalloca arguments. This function reports only the size of the frame part</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">  /// that is set up between the frame setup and destroy pseudo instructions.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">  184</a></span><span class="comment"></span>  int64_t <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">isFrameInstr</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &amp;&amp; <span class="stringliteral">&quot;Not a frame instruction&quot;</span>);</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getImm() &gt;= 0);</div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span>    <span class="keywordflow">return</span> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(0).getImm();</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  }</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment"></span> </div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">  /// Returns the total frame size, which is made up of the space set up inside</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">  /// the pair of frame start-stop instructions and the space that is set up</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">  /// prior to the pair.</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">  193</a></span><span class="comment"></span>  int64_t <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>    <span class="keywordflow">if</span> (<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">isFrameSetup</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>      <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm() &gt;= 0 &amp;&amp;</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>             <span class="stringliteral">&quot;Frame size must not be negative&quot;</span>);</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>      <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) + <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>.getOperand(1).getImm();</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>    }</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">getFrameSize</a>(<a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>  }</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span> </div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">  202</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">getCatchReturnOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> CatchRetOpcode; }</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">  203</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">getReturnOpcode</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> ReturnOpcode; }</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"></span> </div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">  /// Returns the actual stack pointer adjustment made by an instruction</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">  /// as part of a call sequence. By default, only call frame setup/destroy</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">  /// instructions adjust the stack, but targets may want to override this</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">  /// to enable more fine-grained adjustment, or adjust by a different value.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">getSPAdjust</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment"></span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">  /// Return true if the instruction is a &quot;coalescable&quot; extension instruction.</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">  /// That is, it&#39;s like a copy where it&#39;s legal for the source to overlap the</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">  /// destination. e.g. X86::MOVSX64rr32. If this returns true, then it&#39;s</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">  /// expected the pre-extension value is available as a subreg of the result</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">  /// register. This also returns the sub-register index in SubIdx.</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">  216</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">isCoalescableExtInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>                                     <span class="keywordtype">unsigned</span> &amp;DstReg, <span class="keywordtype">unsigned</span> &amp;SubIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>  }</div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"></span> </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">  /// If the specified machine instruction is a direct</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">  /// load from a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">  /// the destination along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">  /// any side effects other than loading from the stack slot.</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">  226</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>                                       <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>  }</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"></span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">  /// Optional extension of isLoadFromStackSlot that returns the number of</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">  /// bytes loaded from the stack. This must be implemented if a backend</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">  /// supports partial stack slot spills/loads to further disambiguate</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">  /// what the load does.</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">  235</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">isLoadFromStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>                                       <span class="keywordtype">int</span> &amp;FrameIndex,</div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>                                       <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>    MemBytes = 0;</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">isLoadFromStackSlot</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>  }</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"></span> </div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">  /// Check for post-frame ptr elimination stack locations as well.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">  /// This uses a heuristic so it isn&#39;t reliable for correctness.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">  244</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">isLoadFromStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>                                             <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span>  }</div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment"></span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">  /// If the specified machine instruction has a load from a stack slot,</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">  /// return true along with the FrameIndices of the loaded stack slot and the</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">  /// machine mem operands containing the reference.</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">  /// If not, return false.  Unlike isLoadFromStackSlot, this returns true for</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">  /// any instructions that loads from the stack.  This is just a hint, as some</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">  /// cases may be missed.</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae3c237cad94f54f0d82a18a131709d41">hasLoadFromStackSlot</a>(</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment"></span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">  /// If the specified machine instruction is a direct</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">  /// store to a stack slot, return the virtual or physical register number of</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">  /// the source reg along with the FrameIndex of the loaded stack slot.  If</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">  /// not, return 0.  This predicate must return 0 if the instruction has</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">  /// any side effects other than storing to the stack slot.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">  264</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>                                      <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span>  }</div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"></span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">  /// Optional extension of isStoreToStackSlot that returns the number of</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">  /// bytes stored to the stack. This must be implemented if a backend</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">  /// supports partial stack slot spills/loads to further disambiguate</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">  /// what the store does.</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">  273</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">isStoreToStackSlot</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>                                      <span class="keywordtype">int</span> &amp;FrameIndex,</div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>                                      <span class="keywordtype">unsigned</span> &amp;MemBytes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>    MemBytes = 0;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">isStoreToStackSlot</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, FrameIndex);</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  }</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"></span> </div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">  /// Check for post-frame ptr elimination stack locations as well.</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">  /// This uses a heuristic, so it isn&#39;t reliable for correctness.</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">  282</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">isStoreToStackSlotPostFE</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>                                            <span class="keywordtype">int</span> &amp;FrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  }</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment"></span> </div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">  /// If the specified machine instruction has a store to a stack slot,</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">  /// return true along with the FrameIndices of the loaded stack slot and the</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">  /// machine mem operands containing the reference.</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">  /// If not, return false.  Unlike isStoreToStackSlot,</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">  /// this returns true for any instructions that stores to the</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment">  /// stack.  This is just a hint, as some cases may be missed.</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5df2834716ee814af9f2555897ecb932">hasStoreToStackSlot</a>(</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;const MachineMemOperand *&gt;</a> &amp;Accesses) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment"></span> </div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">  /// Return true if the specified machine instruction</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">  /// is a copy of one stack slot to another and has no other effect.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">  /// Provide the identity of the two frame indices.</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">  300</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">isStackSlotCopy</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;DestFrameIndex,</div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span>                               <span class="keywordtype">int</span> &amp;SrcFrameIndex)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span>  }</div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"></span> </div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">  /// Compute the size in bytes and offset within a stack slot of a spilled</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">  /// register or subregister.</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">  /// \param [out] Size in bytes of the spilled value.</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">  /// \param [out] Offset in bytes within the stack slot.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">  /// \returns true if both Size and Offset are successfully computed.</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">  /// Not all subregisters have computable spill slots. For example,</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">  /// subregisters registers may not be byte-sized, and a pair of discontiguous</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">  /// subregisters has no single offset.</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span><span class="comment">  /// Targets with nontrivial bigendian implementations may need to override</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span><span class="comment">  /// this, particularly to support spilled vector registers.</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">getStackSlotRange</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <span class="keywordtype">unsigned</span> SubIdx,</div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>                                 <span class="keywordtype">unsigned</span> &amp;<a class="code hl_variable" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>, <span class="keywordtype">unsigned</span> &amp;Offset,</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"></span> </div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">  /// Returns the size in bytes of the specified MachineInstr, or ~0U</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">  /// when this function is not implemented by a target.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">  324</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">getInstSizeInBytes</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span>    <span class="keywordflow">return</span> ~0U;</div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span>  }</div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment"></span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">  /// Return true if the instruction is as cheap as a move instruction.</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">  /// Targets for different archs need to override this, and different</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">  /// micro-architectures can also be finely tuned inside.</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">  332</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">isAsCheapAsAMove</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isAsCheapAsAMove();</div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span>  }</div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment"></span> </div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">  /// Return true if the instruction should be sunk by MachineSink.</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">  /// MachineSink determines on its own whether the instruction is safe to sink;</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">  /// this gives the target a hook to override the default behavior with regards</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">  /// to which instructions should be sunk.</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">  341</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">shouldSink</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"></span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">  /// Re-issue the specified &#39;original&#39; instruction at the</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment">  /// specific location targeting a new destination register.</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">  /// The register in Orig-&gt;getOperand(0).getReg() will be substituted by</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">  /// DestReg:SubIdx. Any existing subreg index is preserved or composed with</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">  /// SubIdx.</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a391ca7ebab79d32f158bc8ab69ee0755">reMaterialize</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span>                             <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DestReg,</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span>                             <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig,</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"></span> </div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">  /// Clones instruction or the whole instruction bundle \p Orig and</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">  /// insert into \p MBB before \p InsertBefore. The target may update operands</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">  /// that are required to be unique.</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span><span class="comment">  /// \p Orig must not return true for MachineInstr::isNotDuplicable().</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">duplicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertBefore,</div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"></span> </div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">  /// This method must be implemented by targets that</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">  /// may be able to convert a two-address instruction into one or more true</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">  /// three-address instructions on demand.  This allows the X86 target (for</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">  /// example) to convert ADD and SHL instructions into LEA instructions if they</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">  /// would require register copies due to two-addressness.</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno">  368</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">  /// This method returns a null pointer if the transformation cannot be</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">  /// performed, otherwise it returns the last new instruction.</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa0981818c57a013e2161fa7d4eb1774f">  372</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa0981818c57a013e2161fa7d4eb1774f">convertToThreeAddress</a>(<a class="code hl_class" href="classllvm_1_1ImmutableList_1_1iterator.html">MachineFunction::iterator</a> &amp;MFI,</div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span>                                              <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span>                                              <a class="code hl_class" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span>  }</div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span> </div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span>  <span class="comment">// This constant can be used as an input value of operand index passed to</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span>  <span class="comment">// the method findCommutedOpIndices() to tell the method that the</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>  <span class="comment">// corresponding operand index is not pre-defined and that the method</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="comment">// can pick any commutable operand.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">  382</a></span>  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a> = ~0U;</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"></span> </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment">  /// This method commutes the operands of the given machine instruction MI.</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">  /// The operands to be commuted are specified by their indices OpIdx1 and</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">  /// OpIdx2. OpIdx1 and OpIdx2 arguments may be set to a special value</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">  /// &#39;CommuteAnyOperandIndex&#39;, which means that the method is free to choose</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">  /// any arbitrarily chosen commutable operand. If both arguments are set to</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; then the method looks for 2 different commutable</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">  /// operands; then commutes them if such operands could be found.</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">  /// If NewMI is false, MI is modified in place and returned; otherwise, a</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">  /// new machine instruction is created and returned.</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">  /// Do not call this method for a non-commutable instruction or</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">  /// for non-commuable operands.</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">  /// Even though the instruction is commutable, the method may still</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">  /// fail to commute the operands, null pointer is returned in such cases.</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">commuteInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">bool</span> NewMI = <span class="keyword">false</span>,</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span>                     <span class="keywordtype">unsigned</span> OpIdx1 = <a class="code hl_variable" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>,</div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span>                     <span class="keywordtype">unsigned</span> OpIdx2 = <a class="code hl_variable" href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">CommuteAnyOperandIndex</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"></span> </div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">  /// Returns true iff the routine could find two commutable operands in the</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">  /// given machine instruction.</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">  /// The &#39;SrcOpIdx1&#39; and &#39;SrcOpIdx2&#39; are INPUT and OUTPUT arguments.</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno">  408</span><span class="comment">  /// If any of the INPUT values is set to the special value</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">  /// &#39;CommuteAnyOperandIndex&#39; then the method arbitrarily picks a commutable</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">  /// operand, then returns its index in the corresponding argument.</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">  /// If both of INPUT values are set to &#39;CommuteAnyOperandIndex&#39; then method</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment">  /// looks for 2 commutable operands.</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">  /// If INPUT values refer to some operands of MI, then the method simply</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">  /// returns true if the corresponding operands are commutable and returns</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">  /// false otherwise.</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">  /// For example, calling this method this way:</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">  ///     findCommutedOpIndices(MI, Op1, Op2);</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">  /// can be interpreted as a query asking to find an operand that would be</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">  /// commutable with the operand#1.</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5216b27b7d959441d577ee3d447afcf2">findCommutedOpIndices</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcOpIdx1,</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>                                     <span class="keywordtype">unsigned</span> &amp;SrcOpIdx2) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"></span> </div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">  /// A pair composed of a register and a sub-register index.</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">  /// Used to give some type checking when modeling Reg:SubReg.</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">  427</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> {</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">  428</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>;</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">  429</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>;</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a9856fa4fd3b7704082a15d7e0d65317b">  431</a></span>    <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a9856fa4fd3b7704082a15d7e0d65317b">RegSubRegPair</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> = 0, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = 0)</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>        : <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>), <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>) {}</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span> </div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">  434</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">operator==</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>      <span class="keywordflow">return</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> == <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.Reg &amp;&amp; <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> == <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.SubReg;</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>    }</div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">  437</a></span>    <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">operator!=</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&amp; <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>      <span class="keywordflow">return</span> !(*<span class="keyword">this</span> == <a class="code hl_define" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>);</div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    }</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  };</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"></span> </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">  /// A pair composed of a pair of a register and a sub-register index,</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">  /// and another sub-register index.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">  /// Used to give some type checking when modeling Reg:SubReg1, SubReg2.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">  445</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> : <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> {</div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">  446</a></span>    <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>;</div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span> </div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a81b952996ae158b6ca0f44de6bd22db5">  448</a></span>    <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a81b952996ae158b6ca0f44de6bd22db5">RegSubRegPairAndIdx</a>(<span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a> = 0, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a> = 0,</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>                        <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a> = 0)</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>        : <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>), <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>(<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">SubIdx</a>) {}</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>  };</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"></span> </div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">  /// Build the equivalent inputs of a REG_SEQUENCE for the given \p MI</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">  /// \p [out] InputRegs of the equivalent REG_SEQUENCE. Each element of</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">  /// the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. Operands with the undef</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">  /// flag are not added to this list.</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">  /// E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">  /// two elements:</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">  /// - %1:sub1, sub0</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">  /// - %2&lt;:0&gt;, sub1</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">  /// with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">  /// \pre MI.isRegSequence() or MI.isRegSequenceLike().</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">  /// \note The generic implementation does not provide any support for</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">  /// MI.isRegSequenceLike(). In other words, one has to override</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">  /// getRegSequenceLikeInputs for target specific instructions.</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment"></span>  <span class="keywordtype">bool</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">getRegSequenceInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>                       <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"></span> </div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">  /// Build the equivalent inputs of a EXTRACT_SUBREG for the given \p MI</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span><span class="comment">  /// \p [out] InputReg of the equivalent EXTRACT_SUBREG.</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span><span class="comment">  /// E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">  /// - %1:sub1, sub0</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">  /// False otherwise.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">  /// \pre MI.isExtractSubreg() or MI.isExtractSubregLike().</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">  /// \note The generic implementation does not provide any support for</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">  /// MI.isExtractSubregLike(). In other words, one has to override</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">  /// getExtractSubregLikeInputs for target specific instructions.</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">getExtractSubregInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span>                              <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"></span> </div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment">  /// Build the equivalent inputs of a INSERT_SUBREG for the given \p MI</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment">  /// and \p DefIdx.</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment">  /// \p [out] BaseReg and \p [out] InsertedReg contain</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">  /// the equivalent inputs of INSERT_SUBREG.</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">  /// E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">  /// - BaseReg: %0:sub0</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">  /// - InsertedReg: %1:sub1, sub3</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">  /// \returns true if it is possible to build such an input sequence</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">  /// with the pair \p MI, \p DefIdx and the operand has no undef flag set.</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">  /// False otherwise.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">  /// \pre MI.isInsertSubreg() or MI.isInsertSubregLike().</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">  /// \note The generic implementation does not provide any support for</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">  /// MI.isInsertSubregLike(). In other words, one has to override</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">  /// getInsertSubregLikeInputs for target specific instructions.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">getInsertSubregInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>                             <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>                             <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"></span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">  /// Return true if two machine instructions would produce identical values.</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">  /// By default, this is only true when the two instructions</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">  /// are deemed identical except for defs. If this function is called when the</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">  /// IR is still in SSA form, the caller can pass the MachineRegisterInfo for</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">  /// aggressive checks.</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">produceSameValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0,</div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1,</div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"></span> </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">  /// \returns true if a branch from an instruction with opcode \p BranchOpc</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">  ///  bytes is capable of jumping to a position \p BrOffset bytes away.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">  525</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">isBranchOffsetInRange</a>(<span class="keywordtype">unsigned</span> BranchOpc,</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>                                     int64_t BrOffset)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  }</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment"></span> </div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">  /// \returns The block that branch instruction \p MI jumps to.</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab8ab946af55bc208ded5c21c11ff71c2">  531</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab8ab946af55bc208ded5c21c11ff71c2">getBranchDestBlock</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  }</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"></span> </div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">  /// Insert an unconditional indirect branch at the end of \p MBB to \p</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">  /// NewDestBB.  \p BrOffset indicates the offset of \p NewDestBB relative to</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">  /// the offset of the position to insert the new branch.</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">  /// \returns The number of bytes added to the block.</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa8bc56478f10c70565f7c52e18273d19">  540</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa8bc56478f10c70565f7c52e18273d19">insertIndirectBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span>                                        <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;NewDestBB,</div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span>                                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span>                                        int64_t BrOffset = 0,</div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span>                                        <a class="code hl_class" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement&quot;</span>);</div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span>  }</div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment"></span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">  /// Analyze the branching code at the end of MBB, returning</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">  /// true if it cannot be understood (e.g. it&#39;s a switch dispatch or isn&#39;t</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">  /// implemented for a target).  Upon success, this returns false and returns</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">  /// with the following information in various cases:</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">  /// 1. If this block ends with no branches (it just falls through to its succ)</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">  ///    just return false, leaving TBB/FBB null.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">  /// 2. If this block ends with only an unconditional branch, it sets TBB to be</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span><span class="comment">  ///    the destination block.</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span><span class="comment">  /// 3. If this block ends with a conditional branch and it falls through to a</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span><span class="comment">  ///    successor block, it sets TBB to be the branch destination block and a</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span><span class="comment">  ///    list of operands that evaluate the condition. These operands can be</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">  ///    passed to other TargetInstrInfo methods to create new branches.</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">  /// 4. If this block ends with a conditional branch followed by an</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">  ///    unconditional branch, it returns the &#39;true&#39; destination in TBB, the</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">  ///    &#39;false&#39; destination in FBB, and a list of operands that evaluate the</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">  ///    condition.  These operands can be passed to other TargetInstrInfo</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">  ///    methods to create new branches.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">  /// Note that removeBranch and insertBranch must be implemented to support</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span><span class="comment">  /// cases where this method returns success.</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment">  /// before calling this function.</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">  575</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">analyzeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>                             <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>                             <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span>  }</div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment"></span> </div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">  /// Represents a predicate at the MachineFunction level.  The control flow a</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">  /// MachineBranchPredicate represents is:</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">  ///  Reg = LHS `Predicate` RHS         == ConditionDef</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">  ///  if Reg then goto TrueDest else goto FalseDest</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">  588</a></span><span class="comment"></span>  <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> {</div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">  589</a></span>    <span class="keyword">enum</span> <a class="code hl_enumeration" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">ComparePredicate</a> {</div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">  590</a></span>      <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">PRED_EQ</a>,     <span class="comment">// True if two values are equal</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">  591</a></span>      <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">PRED_NE</a>,     <span class="comment">// True if two values are not equal</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>      <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">PRED_INVALID</a> <span class="comment">// Sentinel value</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">  593</a></span>    };</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span> </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">  595</a></span>    <a class="code hl_enumeration" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">ComparePredicate</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">Predicate</a> = <a class="code hl_enumvalue" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">PRED_INVALID</a>;</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">  596</a></span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">LHS</a> = <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">  597</a></span>    <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">RHS</a> = <a class="code hl_function" href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">MachineOperand::CreateImm</a>(0);</div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">  598</a></span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">TrueDest</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">  599</a></span>    <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">FalseDest</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">  600</a></span>    <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">ConditionDef</a> = <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment"></span> </div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">    /// SingleUseCondition is true if ConditionDef is dead except for the</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">    /// branch(es) at the end of the basic block.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">    ///</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">  605</a></span><span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">SingleUseCondition</a> = <span class="keyword">false</span>;</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span> </div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a64196ad911f3b51abed16d4d1faec617">  607</a></span>    <span class="keyword">explicit</span> <a class="code hl_function" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a64196ad911f3b51abed16d4d1faec617">MachineBranchPredicate</a>() = <span class="keywordflow">default</span>;</div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  };</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span><span class="comment"></span> </div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span><span class="comment">  /// Analyze the branching code at the end of MBB and parse it into the</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">  /// MachineBranchPredicate structure if possible.  Returns false on success</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">  /// and true on failure.</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">  /// If AllowModify is true, then this routine is allowed to modify the basic</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">  /// block (e.g. delete instructions after the unconditional branch).</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">  617</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">analyzeBranchPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>                                      <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">MachineBranchPredicate</a> &amp;MBP,</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>                                      <span class="keywordtype">bool</span> AllowModify = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span>  }</div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"></span> </div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">  /// Remove the branching code at the end of the specific MBB.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">  /// This is only invoked in cases where AnalyzeBranch returns success. It</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">  /// returns the number of instructions that were removed.</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">  /// If \p BytesRemoved is non-null, report the change in code size from the</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">  /// removed instructions.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">  628</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">removeBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span>                                <span class="keywordtype">int</span> *BytesRemoved = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::removeBranch!&quot;</span>);</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  }</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment"></span> </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">  /// Insert branch code into the end of the specified MachineBasicBlock. The</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">  /// operands to this method are the same as those returned by AnalyzeBranch.</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">  /// This is only invoked in cases where AnalyzeBranch returns success. It</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">  /// returns the number of instructions inserted. If \p BytesAdded is non-null,</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">  /// report the change in code size from the added instructions.</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">  /// It is also invoked by tail merging to add unconditional branches in</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">  /// cases where AnalyzeBranch doesn&#39;t apply because there was no original</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">  /// branch to analyze.  At least this much must be implemented, else tail</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">  /// merging needs to be disabled.</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">  /// The CFG information in MBB.Predecessors and MBB.Successors must be valid</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">  /// before calling this function.</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">  646</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span>                                <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span>                                <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span>                                <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertBranch!&quot;</span>);</div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span>  }</div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">  654</a></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">insertUnconditionalBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span>                                     <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *DestBB,</div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span>                                     <span class="keywordtype">int</span> *BytesAdded = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">insertBranch</a>(MBB, DestBB, <span class="keyword">nullptr</span>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a>(), DL,</div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span>                        BytesAdded);</div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span>  }</div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment"></span> </div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">  /// Analyze the loop code, return true if it cannot be understoo. Upon</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">  /// success, this function returns false and returns information about the</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">  /// induction variable and compare instruction used at the end.</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">  665</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">analyzeLoop</a>(<a class="code hl_class" href="classllvm_1_1MachineLoop.html">MachineLoop</a> &amp;L, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;IndVarInst,</div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code hl_class" href="classllvm_1_1CmpInst.html">CmpInst</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span>  }</div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment"></span> </div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">  /// Generate code to reduce the loop iteration by one and check if the loop</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">  /// is finished.  Return the value/register of the new loop count.  We need</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">  /// this function when peeling off one or more iterations of a loop. This</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno">  673</span><span class="comment">  /// function assumes the nth iteration is peeled first.</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">  674</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">reduceLoopCount</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span>                                   <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;PreHeader,</div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *IndVar, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Cmp,</div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span>                                   <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span>                                   <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;PrevInsts,</div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span>                                   <span class="keywordtype">unsigned</span> Iter, <span class="keywordtype">unsigned</span> MaxIter)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement ReduceLoopCount&quot;</span>);</div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span>  }</div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment"></span> </div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">  /// Delete the instruction OldInst and everything after it, replacing it with</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">  /// an unconditional branch to NewDest. This is used by the tail merging pass.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">ReplaceTailWithBranchTo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> Tail,</div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span>                                       <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *NewDest) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment"></span> </div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">  /// Return true if it&#39;s legal to split the given basic</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">  /// block at the specified instruction (i.e. instruction would be the start</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">  /// of a new basic block).</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">  691</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">isLegalToSplitMBBAt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> MBBI)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>  }</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment"></span> </div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">  /// Return true if it&#39;s profitable to predicate</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">  /// instructions with accumulated instruction latency of &quot;NumCycles&quot;</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">  /// of the specified basic block, where the probability of the instructions</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">  /// being executed is given by Probability, and Confidence is a measure</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">  /// of our confidence that it will be properly predicted.</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">  701</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span>                                   <span class="keywordtype">unsigned</span> ExtraPredCycles,</div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span>                                   <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span>  }</div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno">  706</span><span class="comment"></span> </div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">  /// Second variant of isProfitableToIfCvt. This one</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">  /// checks for the case where two basic blocks from true and false path</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">  /// of a if-then-else (diamond) are predicated on mutally exclusive</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">  /// predicates, where the probability of the true path being taken is given</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">  /// by Probability, and Confidence is a measure of our confidence that it</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">  /// will be properly predicted.</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">  713</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">isProfitableToIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <span class="keywordtype">unsigned</span> NumTCycles,</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>                                   <span class="keywordtype">unsigned</span> ExtraTCycles,</div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>                                   <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <span class="keywordtype">unsigned</span> NumFCycles,</div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>                                   <span class="keywordtype">unsigned</span> ExtraFCycles,</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>                                   <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span>  }</div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment"></span> </div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">  /// Return true if it&#39;s profitable for if-converter to duplicate instructions</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">  /// of specified accumulated instruction latencies in the specified MBB to</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">  /// enable if-conversion.</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">  /// The probability of the instructions being executed is given by</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">  /// Probability, and Confidence is a measure of our confidence that it</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">  /// will be properly predicted.</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">  727</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">isProfitableToDupForIfCvt</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>                                         <span class="keywordtype">unsigned</span> NumCycles,</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>                                         <a class="code hl_class" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  }</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment"></span> </div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">  /// Return true if it&#39;s profitable to unpredicate</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">  /// one side of a &#39;diamond&#39;, i.e. two sides of if-else predicated on mutually</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span><span class="comment">  /// exclusive predicates.</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">  /// e.g.</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">  ///   subeq  r0, r1, #1</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">  ///   addne  r0, r1, #1</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">  /// =&gt;</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">  ///   sub    r0, r1, #1</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">  ///   addne  r0, r1, #1</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">  /// This may be profitable is conditional instructions are always executed.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">  744</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">isProfitableToUnpredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                                         <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  }</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment"></span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">  /// Return true if it is possible to insert a select</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">  /// instruction that chooses between TrueReg and FalseReg based on the</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">  /// condition code in Cond.</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span><span class="comment">  /// When successful, also return the latency in cycles from TrueReg,</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">  /// FalseReg, and Cond to the destination register. In most cases, a select</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">  /// instruction will be 1 cycle, so CondCycles = TrueCycles = FalseCycles = 1</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">  /// Some x86 implementations have 2-cycle cmov instructions.</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span><span class="comment">  /// @param MBB         Block where select instruction would be inserted.</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span><span class="comment">  /// @param Cond        Condition returned by AnalyzeBranch.</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">  /// @param TrueReg     Virtual register to select when Cond is true.</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">  /// @param FalseReg    Virtual register to select when Cond is false.</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">  /// @param CondCycles  Latency from Cond+Branch to select output.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">  /// @param TrueCycles  Latency from TrueReg to select output.</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">  /// @param FalseCycles Latency from FalseReg to select output.</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afeff03c33d0a0be6228f5724d86a2540">  766</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afeff03c33d0a0be6228f5724d86a2540">canInsertSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>                               <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond, <span class="keywordtype">unsigned</span> TrueReg,</div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>                               <span class="keywordtype">unsigned</span> FalseReg, <span class="keywordtype">int</span> &amp;CondCycles,</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>                               <span class="keywordtype">int</span> &amp;TrueCycles, <span class="keywordtype">int</span> &amp;FalseCycles)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  }</div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span><span class="comment"></span> </div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">  /// Insert a select instruction into MBB before I that will copy TrueReg to</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">  /// DstReg when Cond is true, and FalseReg to DstReg when Cond is false.</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">  /// This function can only be called after canInsertSelect() returned true.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">  /// The condition in Cond comes from AnalyzeBranch, and it can be assumed</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">  /// that the same flags or registers required by Cond are available at the</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">  /// insertion point.</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">  /// @param MBB      Block where select instruction should be inserted.</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">  /// @param I        Insertion point.</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">  /// @param DL       Source location for debugging.</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">  /// @param DstReg   Virtual register to be defined by select instruction.</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">  /// @param Cond     Condition as computed by AnalyzeBranch.</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">  /// @param TrueReg  Virtual register to copy when Cond is true.</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">  /// @param FalseReg Virtual register to copy when Cons is false.</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9bc5658b21838fbbb4d9f92a520f615b">  788</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9bc5658b21838fbbb4d9f92a520f615b">insertSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>                            <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_define" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>                            <span class="keywordtype">unsigned</span> DstReg, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Cond,</div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>                            <span class="keywordtype">unsigned</span> TrueReg, <span class="keywordtype">unsigned</span> FalseReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertSelect!&quot;</span>);</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>  }</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span><span class="comment"></span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">  /// Analyze the given select instruction, returning true if</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">  /// it cannot be understood. It is assumed that MI-&gt;isSelect() is true.</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">  /// When successful, return the controlling condition and the operands that</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">  /// determine the true and false result values.</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">  ///   Result = SELECT Cond, TrueOp, FalseOp</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">  /// Some targets can optimize select instructions, for example by predicating</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">  /// the instruction defining one of the operands. Such targets should set</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">  /// Optimizable.</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">  /// @param         MI Select instruction to analyze.</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">  /// @param Cond    Condition controlling the select.</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">  /// @param TrueOp  Operand number of the value selected when Cond is true.</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">  /// @param FalseOp Operand number of the value selected when Cond is false.</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">  /// @param Optimizable Returned as true if MI is optimizable.</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">  /// @returns False on success.</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">  813</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">analyzeSelect</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>                             <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>                             <span class="keywordtype">unsigned</span> &amp;TrueOp, <span class="keywordtype">unsigned</span> &amp;FalseOp,</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>                             <span class="keywordtype">bool</span> &amp;Optimizable)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().isSelect() &amp;&amp; <span class="stringliteral">&quot;MI must be a select instruction&quot;</span>);</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>  }</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment"></span> </div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">  /// Given a select instruction that was understood by</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">  /// analyzeSelect and returned Optimizable = true, attempt to optimize MI by</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">  /// merging it with one of its operands. Returns NULL on failure.</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">  /// When successful, returns the new select instruction. The client is</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">  /// responsible for deleting MI.</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">  /// If both sides of the select can be optimized, PreferFalse is used to pick</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">  /// a side.</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">  /// @param MI          Optimizable select instruction.</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">  /// @param NewMIs     Set that record all MIs in the basic block up to \p</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">  /// MI. Has to be updated with any newly created MI or deleted ones.</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span><span class="comment">  /// @param PreferFalse Try to optimize FalseOp instead of TrueOp.</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">  /// @returns Optimized instruction or NULL.</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a31b099a7de1dfef1561ec6f7df09da47">  836</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a31b099a7de1dfef1561ec6f7df09da47">optimizeSelect</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>                                       <a class="code hl_class" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs,</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>                                       <span class="keywordtype">bool</span> PreferFalse = <span class="keyword">false</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    <span class="comment">// This function must be implemented if Optimizable is ever set.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target must implement TargetInstrInfo::optimizeSelect!&quot;</span>);</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>  }</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment"></span> </div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment">  /// Emit instructions to copy a pair of physical registers.</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">  /// This function should support copies within any legal register class as</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">  /// well as any cross-class copies created during instruction selection.</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">  /// The source and destination registers may overlap, which may require a</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">  /// careful implementation when multiple copy instructions are required for</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">  /// large registers. See for example the ARM target.</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa4a547e6248e4aaf9cb934319b0b1ca6">  851</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa4a547e6248e4aaf9cb934319b0b1ca6">copyPhysReg</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span>                           <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL,</div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span>                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span>                           <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno">  855</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::copyPhysReg!&quot;</span>);</div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span>  }</div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span> </div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">  /// Target-dependent implemenation for IsCopyInstr.</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">  /// value from one register to another register return true along with</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">  /// @Source machine operand and @Destination machine operand.</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2eef8b02fc9c478272f090e7a9e56d7c">  863</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2eef8b02fc9c478272f090e7a9e56d7c">isCopyInstrImpl</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Source,</div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Destination)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span>  }</div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span> </div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">  /// If the specific machine instruction is a instruction that moves/copies</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">  /// value from one register to another register return true along with</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">  /// @Source machine operand and @Destination machine operand.</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">  /// For COPY-instruction the method naturally returns true, for all other</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">  /// instructions the method calls target-dependent implementation.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab207c10b42938ee91306120e9a9ff172">  875</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab207c10b42938ee91306120e9a9ff172">isCopyInstr</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Source,</div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno">  876</span>                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;Destination)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno">  877</span>    <span class="keywordflow">if</span> (<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.isCopy()) {</div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno">  878</span>      Destination = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(0);</div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno">  879</span>      Source = &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getOperand(1);</div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span>      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span>    }</div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2eef8b02fc9c478272f090e7a9e56d7c">isCopyInstrImpl</a>(<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, Source, Destination);</div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span>  }</div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment"></span> </div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">  /// Store the specified register of the given register class to the specified</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">  /// stack frame index. The store instruction is to be added to the given</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">  /// machine basic block before the specified machine instruction. If isKill</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno">  888</span><span class="comment">  /// is true, the register operand is the last use and must be marked kill.</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">  889</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">storeRegToStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span>                                   <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span>                                   <span class="keywordtype">unsigned</span> SrcReg, <span class="keywordtype">bool</span> isKill, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno">  895</span>                     <span class="stringliteral">&quot;TargetInstrInfo::storeRegToStackSlot!&quot;</span>);</div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span>  }</div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment"></span> </div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">  /// Load the specified register of the given register class from the specified</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">  /// stack frame index. The load instruction is to be added to the given</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">  /// machine basic block before the specified machine instruction.</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">  901</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">loadRegFromStackSlot</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>                                    <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>                                    <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC,</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>                     <span class="stringliteral">&quot;TargetInstrInfo::loadRegFromStackSlot!&quot;</span>);</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  }</div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment"></span> </div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">  /// This function is called for all pseudo instructions</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">  /// that remain after register allocation. Many pseudo instructions are</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">  /// created to help register allocation. This is the place to convert them</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno">  913</span><span class="comment">  /// into real instructions. The target can edit MI in place, or it can insert</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno">  914</span><span class="comment">  /// new instructions and erase MI. The function should return true if</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">  /// anything was changed.</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">  916</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">expandPostRAPseudo</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment"></span> </div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno">  918</span><span class="comment">  /// Check whether the target can fold a load that feeds a subreg operand</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno">  919</span><span class="comment">  /// (or a subreg operand that feeds a store).</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span><span class="comment">  /// For example, X86 may want to return true if it can fold</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">  /// movl (%esp), %eax</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">  /// subb, %al, ...</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">  /// Into:</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">  /// subb (%esp), ...</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">  ///</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">  /// Ideally, we&#39;d like the target implementation of foldMemoryOperand() to</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">  /// reject subregs - but since this behavior used to be enforced in the</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span><span class="comment">  /// target-independent code, moving this responsibility to the targets</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span><span class="comment">  /// has the potential of causing nasty silent breakage in out-of-tree targets.</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">  930</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">isSubregFoldable</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment"></span> </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">  /// Attempt to fold a load or store of the specified stack</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">  /// slot into the specified machine instruction for the specified operand(s).</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">  /// If this is possible, a new instruction is returned with the specified</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span><span class="comment">  /// operand folded, otherwise NULL is returned.</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">  /// The new instruction is inserted before MI, and the client is responsible</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">  /// for removing the old instruction.</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">  /// If VRM is passed, the assigned physregs can be inspected by target to</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">  /// decide on using an opcode (note that those assignments can still change).</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>                                  <span class="keywordtype">int</span> FI,</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>                                  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>                                  <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span><span class="comment"></span> </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span><span class="comment">  /// Same as the previous version except it allows folding of any load and</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span><span class="comment">  /// store from / to any address, not just from a specific stack slot.</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment"></span>  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">foldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>                                  <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span>                                  <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment"></span> </div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">  /// Return true when there is potentially a faster code sequence</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">  /// for an instruction chain ending in \p Root. All potential patterns are</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span><span class="comment">  /// returned in the \p Pattern vector. Pattern should be sorted in priority</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">  /// order since the pattern evaluator stops checking as soon as it finds a</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">  /// faster sequence.</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">  /// \param Patterns - Vector of possible combination patterns</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">getMachineCombinerPatterns</a>(</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root,</div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineCombinerPattern&gt;</a> &amp;Patterns) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment"></span> </div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">  /// Return true when a code sequence can improve throughput. It</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">  /// should be called only for instructions in loops.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">  /// \param Pattern - combiner pattern</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">isThroughputPattern</a>(<a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment"></span> </div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">  /// Return true if the input \P Inst is part of a chain of dependent ops</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span><span class="comment">  /// that are suitable for reassociation, otherwise return false.</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">  /// If the instruction&#39;s operands must be commuted to have a previous</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">  /// instruction of the same type define the first source operand, \P Commuted</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">  /// will be set to true.</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">isReassociationCandidate</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment"></span> </div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">  /// Return true when \P Inst is both associative and commutative.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">  975</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">isAssociativeAndCommutative</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>  }</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment"></span> </div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">  /// Return true when \P Inst has reassociable operands in the same \P MBB.</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">hasReassociableOperands</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst,</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment"></span> </div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">  /// Return true when \P Inst has reassociable sibling.</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">hasReassociableSibling</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst, <span class="keywordtype">bool</span> &amp;Commuted) <span class="keyword">const</span>;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment"></span> </div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span><span class="comment">  /// When getMachineCombinerPatterns() finds patterns, this function generates</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">  /// the instructions that could replace the original code sequence. The client</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">  /// has to decide whether the actual replacement is beneficial or not.</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">  /// \param Root - Instruction that could be combined with one of its operands</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">  /// \param Pattern - Combination pattern for Root</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">  /// \param InsInstrs - Vector of new instructions that implement P</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">  /// \param DelInstrs - Old instructions, including Root, that could be</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">  /// replaced by InsInstr</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">  /// \param InstIdxForVirtReg - map of virtual register to instruction in</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">  /// InsInstr that defines it</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">genAlternativeCodeSequence</a>(</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span>      <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern,</div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>      <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstIdxForVirtReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment"></span> </div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">  /// Attempt to reassociate \P Root and \P Prev according to \P Pattern to</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">  /// reduce critical path length.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment"></span>  <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aeaf9f81008caca606b5846b753a4e393">reassociateOps</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Root, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Prev,</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>                      <a class="code hl_enumeration" href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">MachineCombinerPattern</a> Pattern,</div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>                      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;InsInstrs,</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>                      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;DelInstrs,</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>                      <a class="code hl_class" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;InstrIdxForVirtReg) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment"></span> </div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">  /// This is an architecture-specific helper function of reassociateOps.</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">  /// Set special operand attributes for new instructions after reassociation.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8"> 1012</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">setSpecialOperandAttr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI1, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;OldMI2,</div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI1,</div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>                                     <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;NewMI2)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment"></span> </div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">  /// Return true when a target supports MachineCombiner.</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05"> 1017</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">useMachineCombiner</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment"></span> </div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">  /// Return true if the given SDNode can be copied during scheduling</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">  /// even if it has glue.</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0"> 1021</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">canCopyGluedNodeDuringSchedule</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span> </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="keyword">protected</span>:<span class="comment"></span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">  /// Target-dependent implementation for foldMemoryOperand.</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">  /// Target-independent code in foldMemoryOperand will</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">  /// The instruction and any auxiliary instructions necessary will be inserted</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">  /// at InsertPt.</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89"> 1030</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">foldMemoryOperandImpl</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>                        <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>                        <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <span class="keywordtype">int</span> FrameIndex,</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>                        <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>,</div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>                        <a class="code hl_class" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  }</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span><span class="comment"></span> </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span><span class="comment">  /// Target-dependent implementation for foldMemoryOperand.</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">  /// Target-independent code in foldMemoryOperand will</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">  /// take care of adding a MachineMemOperand to the newly created instruction.</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">  /// The instruction and any auxiliary instructions necessary will be inserted</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">  /// at InsertPt.</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1"> 1043</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1">foldMemoryOperandImpl</a>(</div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span>      <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Ops,</div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span>      <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> InsertPt, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;LoadMI,</div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span>      <a class="code hl_class" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LIS = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  }</div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span><span class="comment"></span> </div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">  /// Target-dependent implementation of getRegSequenceInputs.</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">  /// \returns true if it is possible to build the equivalent</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">  /// REG_SEQUENCE inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">  /// \pre MI.isRegSequenceLike().</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">  /// \see TargetInstrInfo::getRegSequenceInputs.</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007"> 1058</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">getRegSequenceLikeInputs</a>(</div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>      <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;RegSubRegPairAndIdx&gt;</a> &amp;InputRegs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  }</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment"></span> </div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span><span class="comment">  /// Target-dependent implementation of getExtractSubregInputs.</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span><span class="comment">  /// \returns true if it is possible to build the equivalent</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">  /// EXTRACT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">  /// \pre MI.isExtractSubregLike().</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment">  /// \see TargetInstrInfo::getExtractSubregInputs.</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637"> 1072</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">getExtractSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span>                                          <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span>                                          <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InputReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span>  }</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment"></span> </div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">  /// Target-dependent implementation of getInsertSubregInputs.</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">  /// \returns true if it is possible to build the equivalent</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">  /// INSERT_SUBREG inputs with the pair \p MI, \p DefIdx. False otherwise.</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">  /// \pre MI.isInsertSubregLike().</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">  /// \see TargetInstrInfo::getInsertSubregInputs.</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1"> 1087</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">getInsertSubregLikeInputs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>                            <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a> &amp;BaseReg,</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>                            <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">RegSubRegPairAndIdx</a> &amp;InsertedReg)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  }</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span><span class="keyword">public</span>:<span class="comment"></span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span><span class="comment">  /// getAddressSpaceForPseudoSourceKind - Given the kind of memory</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span><span class="comment">  /// (e.g. stack) the target returns the corresponding address space.</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a8660d72cee719036e902a894b6ccbcb8"> 1097</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8660d72cee719036e902a894b6ccbcb8">getAddressSpaceForPseudoSourceKind</a>(<span class="keywordtype">unsigned</span> Kind)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span>  }</div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment"></span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">  /// unfoldMemoryOperand - Separate a single instruction which folded a load or</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">  /// a store or a load and a store into two or more instruction. If this is</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">  /// possible, returns true as well as the new instructions by reference.</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2"> 1105</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2">unfoldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>                      <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>                      <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineInstr *&gt;</a> &amp;NewMIs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  }</div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span> </div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd"> 1111</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd">unfoldMemoryOperand</a>(<a class="code hl_class" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_define" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>                                   <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;NewNodes)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  }</div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment"></span> </div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">  /// Returns the opcode of the would be new</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span><span class="comment">  /// instruction after load / store are unfolded from an instruction of the</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span><span class="comment">  /// specified opcode. It returns zero if the specified unfolding is not</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span><span class="comment">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span><span class="comment">  /// index of the operand which will hold the register holding the loaded</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">  /// value.</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f"> 1123</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">getOpcodeAfterMemoryUnfold</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">bool</span> UnfoldLoad, <span class="keywordtype">bool</span> UnfoldStore,</div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span>                             <span class="keywordtype">unsigned</span> *LoadRegIndex = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span>  }</div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment"></span> </div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"> 1128</span><span class="comment">  /// This is used by the pre-regalloc scheduler to determine if two loads are</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span><span class="comment">  /// loading from the same base address. It should only return true if the base</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span><span class="comment">  /// pointers are the same and the only differences between the two addresses</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span><span class="comment">  /// are the offset. It also returns the offsets by reference.</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961"> 1132</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">areLoadsFromSameBasePtr</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>                                       int64_t &amp;Offset1,</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>                                       int64_t &amp;Offset2)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span>  }</div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment"></span> </div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">  /// This is a used by the pre-regalloc scheduler to determine (in conjunction</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">  /// with areLoadsFromSameBasePtr) if two loads should be scheduled together.</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">  /// On some targets if two loads are loading from</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">  /// addresses in the same cache line, it&#39;s better if they are scheduled</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">  /// together. This function takes two integers that represent the load offsets</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">  /// from the common base address. It returns true if it decides it&#39;s desirable</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">  /// to schedule the two loads together. &quot;NumLoads&quot; is the number of loads that</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">  /// have already been scheduled after Load1.</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370"> 1146</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">shouldScheduleLoadsNear</a>(<a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *Load2,</div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>                                       int64_t Offset1, int64_t Offset2,</div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>                                       <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span>  }</div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment"></span> </div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">  /// Get the base operand and byte offset of an instruction that reads/writes</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"> 1153</span><span class="comment">  /// memory.</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afc36df4bcae0fcd18c7b64f62b4b78ef"> 1154</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afc36df4bcae0fcd18c7b64f62b4b78ef">getMemOperandWithOffset</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"> 1155</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&amp;BaseOp,</div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"> 1156</span>                                       int64_t &amp;Offset,</div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"> 1157</span>                                       <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"> 1158</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>  }</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span><span class="comment"></span> </div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">  /// Return true if the instruction contains a base register and offset. If</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">  /// true, the function also sets the operand position in the instruction</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">  /// for the base register and offset.</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b"> 1164</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">getBaseAndOffsetPosition</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>                                        <span class="keywordtype">unsigned</span> &amp;BasePos,</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>                                        <span class="keywordtype">unsigned</span> &amp;OffsetPos)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  }</div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span><span class="comment"></span> </div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span><span class="comment">  /// If the instruction is an increment of a constant value, return the amount.</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438"> 1171</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">getIncrementValue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">int</span> &amp;<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>  }</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span><span class="comment"></span> </div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"> 1175</span><span class="comment">  /// Returns true if the two given memory operations should be scheduled</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">  /// adjacent. Note that you have to add:</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">  ///   DAG-&gt;addMutation(createLoadClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">  /// or</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">  ///   DAG-&gt;addMutation(createStoreClusterDAGMutation(DAG-&gt;TII, DAG-&gt;TRI));</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">  /// to TargetPassConfig::createMachineScheduler() to have an effect.</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aa34f293ebd89cec7fdf5f8517d026585"> 1181</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aa34f293ebd89cec7fdf5f8517d026585">shouldClusterMemOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp1,</div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;BaseOp2,</div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span>                                   <span class="keywordtype">unsigned</span> NumLoads)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"> 1184</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;target did not implement shouldClusterMemOps()&quot;</span>);</div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"> 1185</span>  }</div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"> 1186</span><span class="comment"></span> </div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">  /// Reverses the branch condition of the specified condition list,</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">  /// returning false on success and true if it cannot be reversed.</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83"> 1190</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">reverseBranchCondition</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span>  }</div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"> 1193</span><span class="comment"></span> </div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"> 1194</span><span class="comment">  /// Insert a noop into the instruction stream at the specified point.</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"> 1195</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">insertNoop</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"> 1196</span>                          <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"> 1197</span><span class="comment"></span> </div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"> 1198</span><span class="comment">  /// Return the noop instruction to use for a noop.</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"> 1199</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6f5192e6e323573235edd3ae6ca02ca0">getNoop</a>(<a class="code hl_class" href="classllvm_1_1MCInst.html">MCInst</a> &amp;NopInst) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"> 1200</span><span class="comment"></span> </div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">  /// Return true for post-incremented instructions.</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e"> 1202</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">isPostIncrement</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment"></span> </div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">  /// Returns true if the instruction is already predicated.</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd"> 1205</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment"></span> </div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">  /// Returns true if the instruction is a</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"> 1208</span><span class="comment">  /// terminator instruction that has not been predicated.</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"> 1209</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">isUnpredicatedTerminator</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"> 1210</span><span class="comment"></span> </div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span><span class="comment">  /// Returns true if MI is an unconditional tail call.</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3"> 1212</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">isUnconditionalTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  }</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span><span class="comment"></span> </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">  /// Returns true if the tail call can be made conditional on BranchCond.</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa"> 1217</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">canMakeTailCallConditional</a>(<a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>  }</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment"></span> </div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">  /// Replace the conditional branch in MBB with a conditional tail call.</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35"> 1223</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">replaceBranchWithTailCall</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>                                         <a class="code hl_class" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;TailCall)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement replaceBranchWithTailCall!&quot;</span>);</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>  }</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment"></span> </div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">  /// Convert the instruction into a predicated instruction.</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">  /// It returns true if the operation was successful.</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">PredicateInstruction</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>                                    <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span><span class="comment"></span> </div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span><span class="comment">  /// Returns true if the first specified predicate</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span><span class="comment">  /// subsumes the second, e.g. GE subsumes GT.</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498"> 1236</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">SubsumesPredicate</a>(<a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred1,</div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>                                 <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MachineOperand&gt;</a> Pred2)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  }</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span><span class="comment"></span> </div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">  /// If the specified instruction defines any predicate</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">  /// or condition code register(s) used for predication, returns true as well</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">  /// as the definition predicate(s) by reference.</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ab2f1aadbbdd580da1ca2012252183473"> 1244</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ab2f1aadbbdd580da1ca2012252183473">DefinesPredicate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>                                std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>  }</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span><span class="comment"></span> </div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span><span class="comment">  /// Return true if the specified instruction can be predicated.</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span><span class="comment">  /// By default, this returns true for every instruction with a</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span><span class="comment">  /// PredicateOperand.</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8"> 1252</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">isPredicable</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>.getDesc().isPredicable();</div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>  }</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span><span class="comment"></span> </div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">  /// Return true if it&#39;s safe to move a machine</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">  /// instruction that defines the specified register class.</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168"> 1258</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">isSafeToMoveRegClassDefs</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>  }</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment"></span> </div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">  /// Test if the given instruction should be considered a scheduling boundary.</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">  /// This primarily includes labels and terminators.</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">isSchedulingBoundary</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment"></span> </div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">  /// Measure the specified inline asm to determine an approximation of its</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">  /// length.</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">getInlineAsmLength</a>(</div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *Str, <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> &amp;MAI,</div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span>    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"> 1273</span><span class="comment"></span> </div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"> 1274</span><span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"> 1275</span><span class="comment">  /// scheduling the machine instructions before register allocation.</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"> 1276</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"> 1277</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">CreateTargetHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI,</div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"> 1278</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"> 1279</span><span class="comment"></span> </div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"> 1280</span><span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">  /// scheduling the machine instructions before register allocation.</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a8bb0ab19ce755ac493757d602edc4ac7">CreateTargetMIHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *,</div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span>                                 <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment"></span> </div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">  /// Allocate and return a hazard recognizer to use for this target when</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">  /// scheduling the machine instructions after register allocation.</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *,</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span><span class="comment"></span> </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span><span class="comment">  /// Allocate and return a hazard recognizer to use for by non-scheduling</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span><span class="comment">  /// passes.</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a55d2e824f1b036f45b51519f2844720b"> 1295</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a55d2e824f1b036f45b51519f2844720b">CreateTargetPostRAHazardRecognizer</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  }</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment"></span> </div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">  /// Provide a global flag for disabling the PreRA hazard recognizer that</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">  /// targets may choose to honor.</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">usePreRAHazardRecognizer</a>() <span class="keyword">const</span>;</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment"></span> </div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">  /// For a comparison instruction, return the source registers</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span><span class="comment">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span><span class="comment">  /// compares against in CmpValue. Return true if the comparison instruction</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span><span class="comment">  /// can be analyzed.</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6a3fd47a8415f29ea5d5dda96d580ee2"> 1307</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6a3fd47a8415f29ea5d5dda96d580ee2">analyzeCompare</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;SrcReg,</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>                              <span class="keywordtype">unsigned</span> &amp;SrcReg2, <span class="keywordtype">int</span> &amp;Mask, <span class="keywordtype">int</span> &amp;<a class="code hl_class" href="classllvm_1_1Value.html">Value</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>  }</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment"></span> </div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">  /// See if the comparison instruction can be converted</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span><span class="comment">  /// into something more efficient. E.g., on ARM most instructions can set the</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span><span class="comment">  /// flags register, obviating the need for a separate CMP.</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9b5e8b329d91bbb4af9ba025ab8a2bb5"> 1315</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9b5e8b329d91bbb4af9ba025ab8a2bb5">optimizeCompareInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <span class="keywordtype">unsigned</span> SrcReg,</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>                                    <span class="keywordtype">unsigned</span> SrcReg2, <span class="keywordtype">int</span> Mask, <span class="keywordtype">int</span> <a class="code hl_class" href="classllvm_1_1Value.html">Value</a>,</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>                                    <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  }</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db"> 1320</a></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">optimizeCondBranch</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment"></span> </div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">  /// Try to remove the load by folding it to a register operand at the use.</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">  /// We fold the load instructions if and only if the</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">  /// def and use are in the same BB. We only look at one load and see</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">  /// defined by the load we are trying to fold. DefMI returns the machine</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">  /// instruction that defines FoldAsLoadDefReg, and the function returns</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"> 1328</span><span class="comment">  /// the machine instruction generated due to folding.</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ac0d580e572628f6b94eaaad5372e5889"> 1329</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac0d580e572628f6b94eaaad5372e5889">optimizeLoadInstr</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"> 1330</span>                                          <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"> 1331</span>                                          <span class="keywordtype">unsigned</span> &amp;FoldAsLoadDefReg,</div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"> 1332</span>                                          <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"> 1333</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"> 1334</span>  }</div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"> 1335</span><span class="comment"></span> </div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">  /// &#39;Reg&#39; is known to be defined by a move immediate instruction,</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">  /// try to fold the immediate into the use instruction.</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">  /// If MRI-&gt;hasOneNonDBGUse(Reg) is true, and this function returns true,</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">  /// then the caller may assume that DefMI has been erased from its parent</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">  /// block. The caller may assume that it will not be erased by this</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">  /// function otherwise.</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a377ec59eb68a194238efa24a53b1906d"> 1342</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a377ec59eb68a194238efa24a53b1906d">FoldImmediate</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span>                             <span class="keywordtype">unsigned</span> <a class="code hl_variable" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span>  }</div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span><span class="comment"></span> </div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">  /// Return the number of u-operations the given machine</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">  /// instruction will be decoded to on the target cpu. The itinerary&#39;s</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">  /// IssueWidth is the number of microops that can be dispatched each</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">  /// cycle. An instruction with zero microops takes no dispatch resources.</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">getNumMicroOps</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span><span class="comment"></span> </div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span><span class="comment">  /// Return true for pseudo instructions that don&#39;t consume any</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span><span class="comment">  /// machine resources in their current form. These are common cases that the</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span><span class="comment">  /// scheduler should consider free, rather than conservatively handling them</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span><span class="comment">  /// as instructions with no itinerary.</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e"> 1358</a></span><span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">isZeroCost</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>    <span class="keywordflow">return</span> Opcode &lt;= TargetOpcode::COPY;</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  }</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span> </div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>                                <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>                                <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment"></span> </div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">  /// Compute and return the use operand latency of a given pair of def and use.</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">  /// In most cases, the static scheduling itinerary was enough to determine the</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span><span class="comment">  /// operand latency. But it may not be possible for instructions with variable</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span><span class="comment">  /// number of defs / uses.</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">  /// This is a raw interface to the itinerary that may be directly overridden</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">  /// by a target. Use computeOperandLatency to get the best estimate of</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">  /// latency.</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">getOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"> 1375</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span>                                <span class="keywordtype">unsigned</span> UseIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment"></span> </div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">  /// Compute the instruction latency of a given instruction.</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">  /// If the instruction has higher cost when predicated, it&#39;s returned via</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">  /// PredCost.</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span>                                   <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"> 1384</span>                                   <span class="keywordtype">unsigned</span> *PredCost = <span class="keyword">nullptr</span>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"> 1385</span> </div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"> 1386</span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">getPredicationCost</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span> </div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <span class="keyword">virtual</span> <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">getInstrLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>                              <a class="code hl_class" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code hl_class" href="classNode.html">Node</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment"></span> </div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">  /// Return the default expected latency for a def based on its opcode.</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">defaultDefLatency</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1MCSchedModel.html">MCSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>                             <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span> </div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <span class="keywordtype">int</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a5a929e4b6682d8bccb2a3ecc3aeb3fe6">computeDefOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span><span class="comment"></span> </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span><span class="comment">  /// Return true if this opcode has high latency to its result.</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d"> 1399</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">isHighLatencyDef</a>(<span class="keywordtype">int</span> opc)<span class="keyword"> const </span>{ <span class="keywordflow">return</span> <span class="keyword">false</span>; }</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span><span class="comment"></span> </div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">  /// Compute operand latency between a def of &#39;Reg&#39;</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">  /// and a use in the current loop. Return true if the target considered</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">  /// it &#39;high&#39;. This is used by optimization passes such as machine LICM to</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">  /// determine whether it makes sense to hoist an instruction out even in a</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">  /// high register pressure situation.</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf"> 1406</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">hasHighOperandLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code hl_variable" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <span class="keywordtype">unsigned</span> DefIdx,</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>                                     <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>,</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>                                     <span class="keywordtype">unsigned</span> UseIdx)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  }</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment"></span> </div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">  /// Compute operand latency of a def of &#39;Reg&#39;. Return true</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">  /// if the target considered it &#39;low&#39;.</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">hasLowDefLatency</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSchedModel.html">TargetSchedModel</a> &amp;SchedModel,</div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>                                <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>,</div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>                                <span class="keywordtype">unsigned</span> DefIdx) <span class="keyword">const</span>;</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment"></span> </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">  /// Perform target-specific instruction verification.</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43"> 1421</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>                                 <a class="code hl_class" href="classllvm_1_1StringRef.html">StringRef</a> &amp;ErrInfo)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  }</div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span><span class="comment"></span> </div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span><span class="comment">  /// Return the current execution domain and bit mask of</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">  /// possible domains for instruction.</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">  /// Some micro-architectures have multiple execution domains, and multiple</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">  /// opcodes that perform the same operation in different domains.  For</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">  /// example, the x86 architecture provides the por, orps, and orpd</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">  /// instructions that all do the same thing.  There is a latency penalty if a</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span><span class="comment">  /// register is written in one domain and read in another.</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span><span class="comment">  /// This function returns a pair (domain, mask) containing the execution</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span><span class="comment">  /// domain of MI, and a bit mask of possible domains.  The setExecutionDomain</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span><span class="comment">  /// function can be used to change the opcode to one of the domains in the</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span><span class="comment">  /// bit mask.  Instructions whose execution domain can&#39;t be changed should</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span><span class="comment">  /// return a 0 mask.</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">  /// The execution domain numbers don&#39;t have any special meaning except domain</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">  /// 0 is used for instructions that are not associated with any interesting</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">  /// execution domain.</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;uint16_t, uint16_t&gt;</div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a907019eb40cf2db5f3a35cb0bc456347"> 1446</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a907019eb40cf2db5f3a35cb0bc456347">getExecutionDomain</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span>    <span class="keywordflow">return</span> std::make_pair(0, 0);</div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span>  }</div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"> 1449</span><span class="comment"></span> </div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="comment">  /// Change the opcode of MI to execute in Domain.</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"> 1451</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"> 1452</span><span class="comment">  /// The bit (1 &lt;&lt; Domain) must be set in the mask returned from</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span><span class="comment">  /// getExecutionDomain(MI).</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef"> 1454</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">setExecutionDomain</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> Domain)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment"></span> </div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">  /// Returns the preferred minimum clearance</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">  /// before an instruction with an unwanted partial register update.</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">  /// Some instructions only write part of a register, and implicitly need to</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">  /// read the other parts of the register.  This may cause unwanted stalls</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">  /// preventing otherwise unrelated instructions from executing in parallel in</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">  /// an out-of-order CPU.</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span><span class="comment">  /// For example, the x86 instruction cvtsi2ss writes its result to bits</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span><span class="comment">  /// [31:0] of the destination xmm register. Bits [127:32] are unaffected, so</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span><span class="comment">  /// the instruction needs to wait for the old value of the register to become</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">  /// available:</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">  ///   addps %xmm1, %xmm0</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">  ///   movaps %xmm0, (%rax)</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span><span class="comment">  /// In the code above, the cvtsi2ss instruction needs to wait for the addps</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span><span class="comment">  /// instruction before it can issue, even though the high bits of %xmm0</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span><span class="comment">  /// probably aren&#39;t needed.</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span><span class="comment">  /// This hook returns the preferred clearance before MI, measured in</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span><span class="comment">  /// instructions.  Other defs of MI&#39;s operand OpNum are avoided in the last N</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span><span class="comment">  /// instructions before MI.  It should only return a positive value for</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span><span class="comment">  /// unwanted dependencies.  If the old bits of the defined register have</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">  /// useful values, or if MI is determined to otherwise read the dependency,</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">  /// the hook should return 0.</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">  /// The unwanted dependency may be handled by:</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">  /// 1. Allocating the same register for an MI def and use.  That makes the</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">  ///    unwanted dependency identical to a required dependency.</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"> 1489</span><span class="comment">  /// 2. Allocating a register for the def that has no defs in the previous N</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="comment">  ///    instructions.</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"> 1491</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="comment">  /// 3. Calling breakPartialRegDependency() with the same arguments.  This</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"> 1493</span><span class="comment">  ///    allows the target to insert a dependency breaking instruction.</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"> 1494</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a"> 1496</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">getPartialRegUpdateClearance</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span>                               <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span>    <span class="comment">// The default implementation returns 0 for no partial register dependency.</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span>  }</div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment"></span> </div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">  /// Return the minimum clearance before an instruction that reads an</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">  /// unused register.</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"> 1504</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"> 1505</span><span class="comment">  /// For example, AVX instructions may copy part of a register operand into</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"> 1506</span><span class="comment">  /// the unused high bits of the destination register.</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">  /// vcvtsi2sdq %rax, undef %xmm0, %xmm14</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">  /// In the code above, vcvtsi2sdq copies %xmm0[127:64] into %xmm14 creating a</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">  /// false dependence on any previous write to %xmm0.</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"> 1513</span><span class="comment">  /// This hook works similarly to getPartialRegUpdateClearance, except that it</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"> 1514</span><span class="comment">  /// does not take an operand index. Instead sets \p OpNum to the index of the</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"> 1515</span><span class="comment">  /// unused register.</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610"> 1516</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610">getUndefRegClearance</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> &amp;OpNum,</div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"> 1517</span>                                        <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"> 1518</span>    <span class="comment">// The default implementation returns 0 for no undef register dependency.</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"> 1519</span>    <span class="keywordflow">return</span> 0;</div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"> 1520</span>  }</div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment"></span> </div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">  /// Insert a dependency-breaking instruction</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">  /// before MI to eliminate an unwanted dependency on OpNum.</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">  /// If it wasn&#39;t possible to avoid a def in the last N instructions before MI</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment">  /// (see getPartialRegUpdateClearance), this hook will be called to break the</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment">  /// unwanted dependency.</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"> 1528</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"> 1529</span><span class="comment">  /// On x86, an xorps instruction can be used as a dependency breaker:</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"> 1531</span><span class="comment">  ///   addps %xmm1, %xmm0</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="comment">  ///   movaps %xmm0, (%rax)</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"> 1533</span><span class="comment">  ///   xorps %xmm0, %xmm0</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="comment">  ///   cvtsi2ss %rbx, %xmm0</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"> 1535</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">  /// An &lt;imp-kill&gt; operand should be added to MI if an instruction was</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">  /// inserted.  This ties the instructions together in the post-ra scheduler.</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e"> 1539</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">breakPartialRegDependency</a>(<a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <span class="keywordtype">unsigned</span> OpNum,</div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span>                                         <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code hl_variable" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)<span class="keyword"> const </span>{}</div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment"></span> </div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment">  /// Create machine specific model for scheduling.</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *</div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a186f383639b8c8fe141b55411d1121a9"> 1544</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a186f383639b8c8fe141b55411d1121a9">CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> &amp;)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"> 1545</span>    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"> 1546</span>  }</div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment"></span> </div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">  /// Sometimes, it is possible for the target</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">  /// to tell, even without aliasing information, that two MIs access different</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">  /// memory addresses. This function returns true if two MIs access different</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment">  /// memory addresses and false otherwise.</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"> 1553</span><span class="comment">  /// Assumes any physical registers used to compute addresses have the same</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"> 1554</span><span class="comment">  /// value for both instructions. (This is the most useful assumption for</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"> 1555</span><span class="comment">  /// post-RA scheduling.)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"> 1556</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"> 1557</span><span class="comment">  /// See also MachineInstr::mayAlias, which is implemented on top of this</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"> 1558</span><span class="comment">  /// function.</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"> 1559</span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2bf7107b833f63a29168a8064e38cf3c"> 1560</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2bf7107b833f63a29168a8064e38cf3c">areMemAccessesTriviallyDisjoint</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIa,</div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span>                                  <span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MIb,</div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span>                                  <a class="code hl_class" href="classllvm_1_1AAResults.html">AliasAnalysis</a> *AA = <span class="keyword">nullptr</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() || MIa.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) &amp;&amp;</div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span>           <span class="stringliteral">&quot;MIa must load from or modify a memory location&quot;</span>);</div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span>    <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>() || MIb.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>()) &amp;&amp;</div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span>           <span class="stringliteral">&quot;MIb must load from or modify a memory location&quot;</span>);</div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"> 1568</span>  }</div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"> 1569</span><span class="comment"></span> </div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"> 1570</span><span class="comment">  /// Return the value to use for the MachineCSE&#39;s LookAheadLimit,</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"> 1571</span><span class="comment">  /// which is a heuristic used for CSE&#39;ing phys reg defs.</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b"> 1572</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">getMachineCSELookAheadLimit</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"> 1573</span>    <span class="comment">// The default lookahead is small to prevent unprofitable quadratic</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span>    <span class="comment">// behavior.</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"> 1575</span>    <span class="keywordflow">return</span> 5;</div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span>  }</div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment"></span> </div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">  /// Return an array that contains the ids of the target indices (used for the</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">  /// TargetIndex machine operand) and their names.</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">  /// MIR Serialization is able to serialize only the target indices that are</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;int, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a3d3166a8e59fbea4a6f27fefd6a8fea1"> 1584</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a3d3166a8e59fbea4a6f27fefd6a8fea1">getSerializableTargetIndices</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"> 1585</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span>  }</div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment"></span> </div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">  /// Decompose the machine operand&#39;s target flags into two values - the direct</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">  /// target flag value and any of bit flags that are applied.</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment"></span>  <span class="keyword">virtual</span> std::pair&lt;unsigned, unsigned&gt;</div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adf55430291b4f35540c9c7dfc28fedaa"> 1591</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adf55430291b4f35540c9c7dfc28fedaa">decomposeMachineOperandsTargetFlags</a>(<span class="keywordtype">unsigned</span> <span class="comment">/*TF*/</span>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span>    <span class="keywordflow">return</span> std::make_pair(0u, 0u);</div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"> 1593</span>  }</div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"> 1594</span><span class="comment"></span> </div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"> 1595</span><span class="comment">  /// Return an array that contains the direct target flag values and their</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"> 1596</span><span class="comment">  /// names.</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"> 1597</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"> 1598</span><span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"> 1599</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"> 1600</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#aefb630da1cbdfc0d8425933e20b37a73"> 1601</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#aefb630da1cbdfc0d8425933e20b37a73">getSerializableDirectMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span>  }</div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment"></span> </div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">  /// Return an array that contains the bitmask target flag values and their</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">  /// names.</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"> 1608</span><span class="comment">  /// MIR Serialization is able to serialize only the target flags that are</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"> 1609</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"> 1610</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;unsigned, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a82ef2aeaba3f310827d58a0a3b16cfd8"> 1611</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a82ef2aeaba3f310827d58a0a3b16cfd8">getSerializableBitmaskMachineOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"> 1612</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"> 1613</span>  }</div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="comment"></span> </div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"> 1615</span><span class="comment">  /// Return an array that contains the MMO target flag values and their</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">  /// names.</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">  ///</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">  /// MIR Serialization is able to serialize only the MMO target flags that are</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">  /// defined by this method.</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;std::pair&lt;MachineMemOperand::Flags, const char *&gt;</a>&gt;</div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a27e0bf9b6a35f938342ed56dfcfe7786"> 1621</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a27e0bf9b6a35f938342ed56dfcfe7786">getSerializableMachineMemOperandTargetFlags</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span>    <span class="keywordflow">return</span> <a class="code hl_variable" href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">None</a>;</div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span>  }</div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment"></span> </div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">  /// Determines whether \p Inst is a tail call instruction. Override this</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">  /// method on targets that do not properly set MCID::Return and MCID::Call on</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">  /// tail call instructions.&quot;</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e"> 1628</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">isTailCall</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Inst)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span>    <span class="keywordflow">return</span> Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">isReturn</a>() &amp;&amp; Inst.<a class="code hl_function" href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">isCall</a>();</div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span>  }</div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment"></span> </div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">  /// True if the instruction is bound to the top of its basic block and no</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"> 1633</span><span class="comment">  /// other instructions shall be inserted before it. This can be implemented</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"> 1634</span><span class="comment">  /// to prevent register allocator to insert spills before such instructions.</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063"> 1635</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063">isBasicBlockPrologue</a>(<span class="keyword">const</span> <a class="code hl_class" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code hl_variable" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"> 1636</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"> 1637</span>  }</div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"> 1638</span><span class="comment"></span> </div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"> 1639</span><span class="comment">  /// Returns a \p outliner::OutlinedFunction struct containing target-specific</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"> 1640</span><span class="comment">  /// information for a set of outlining candidates.</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748"> 1641</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748">getOutliningCandidateInfo</a>(</div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span>      std::vector&lt;outliner::Candidate&gt; &amp;RepeatedSequenceLocs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::getOutliningCandidateInfo!&quot;</span>);</div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span>  }</div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment"></span> </div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">  /// Returns how or if \p MI should be outlined.</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"> 1648</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_enumeration" href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">outliner::InstrType</a></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a236b2cb80f2b144606ff49fff47042e9"> 1649</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a236b2cb80f2b144606ff49fff47042e9">getOutliningType</a>(<a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;MIT, <span class="keywordtype">unsigned</span> Flags)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"> 1650</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"> 1651</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::getOutliningType!&quot;</span>);</div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"> 1652</span>  }</div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"> 1653</span><span class="comment"></span> </div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"> 1654</span><span class="comment">  /// Optional target hook that returns true if \p MBB is safe to outline from,</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"> 1655</span><span class="comment">  /// and returns any target-specific information in \p Flags.</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#ad852aba079d3ad53e763cd14e9a738b5"> 1656</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#ad852aba079d3ad53e763cd14e9a738b5">isMBBSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span>                                      <span class="keywordtype">unsigned</span> &amp;Flags)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span>    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span>  }</div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment"></span> </div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">  /// Insert a custom frame for outlined functions.</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a"> 1662</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">void</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">buildOutlinedFrame</a>(<a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span>                                  <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1OutlinedFunction.html">outliner::OutlinedFunction</a> &amp;OF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::buildOutlinedFrame!&quot;</span>);</div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span>  }</div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment"></span> </div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">  /// Insert a call to an outlined function into the program.</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">  /// Returns an iterator to the spot where we inserted the call. This must be</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">  /// implemented by the target.</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment"></span>  <span class="keyword">virtual</span> <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a9b4582594645039a12b1b83144aed4f4"> 1672</a></span>  <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a9b4582594645039a12b1b83144aed4f4">insertOutlinedCall</a>(<a class="code hl_class" href="classllvm_1_1Module.html">Module</a> &amp;M, <a class="code hl_class" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"> 1673</span>                     <a class="code hl_class" href="classllvm_1_1MachineInstrBundleIterator.html">MachineBasicBlock::iterator</a> &amp;It, <a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"> 1674</span>                     <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1outliner_1_1Candidate.html">outliner::Candidate</a> &amp;<a class="code hl_variable" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"> 1675</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(</div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"> 1676</span>        <span class="stringliteral">&quot;Target didn&#39;t implement TargetInstrInfo::insertOutlinedCall!&quot;</span>);</div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"> 1677</span>  }</div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"> 1678</span><span class="comment"></span> </div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"> 1679</span><span class="comment">  /// Return true if the function can safely be outlined from.</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"> 1680</span><span class="comment">  /// A function \p MF is considered safe for outlining if an outlined function</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">  /// produced from instructions in F will produce a program which produces the</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">  /// same output for any set of given inputs.</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee"> 1683</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">isFunctionSafeToOutlineFrom</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span>                                           <span class="keywordtype">bool</span> OutlineFromLinkOnceODRs)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span>    <a class="code hl_define" href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Target didn&#39;t implement &quot;</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span>                     <span class="stringliteral">&quot;TargetInstrInfo::isFunctionSafeToOutlineFrom!&quot;</span>);</div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span>  }</div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"> 1688</span><span class="comment"></span> </div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"> 1689</span><span class="comment">  /// Return true if the function should be outlined from by default.</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a"> 1690</a></span><span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">shouldOutlineFromFunctionByDefault</a>(<a class="code hl_class" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"> 1691</span>    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"> 1692</span>  }</div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"> 1693</span> </div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"> 1694</span><span class="keyword">private</span>:</div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"> 1695</span>  <span class="keywordtype">unsigned</span> CallFrameSetupOpcode, CallFrameDestroyOpcode;</div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span>  <span class="keywordtype">unsigned</span> CatchRetOpcode;</div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span>  <span class="keywordtype">unsigned</span> ReturnOpcode;</div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span>};</div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment"></span> </div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">/// Provide DenseMapInfo for TargetInstrInfo::RegSubRegPair.</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html"> 1701</a></span><span class="comment"></span><span class="keyword">template</span> &lt;&gt; <span class="keyword">struct </span><a class="code hl_struct" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo</a>&lt;<a class="code hl_class" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a>::<a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">RegSubRegPair</a>&gt; {</div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ad23f3cccfd3b8654293f22d02d142b85"> 1702</a></span>  <span class="keyword">using </span><a class="code hl_struct" href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">RegInfo</a> = <a class="code hl_struct" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo&lt;unsigned&gt;</a>;</div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span> </div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe"> 1704</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe">getEmptyKey</a>() {</div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>(<a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a3ccffdb7a0dd79a29639ee57325c12af">RegInfo::getEmptyKey</a>(),</div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span>                                          <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a3ccffdb7a0dd79a29639ee57325c12af">RegInfo::getEmptyKey</a>());</div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span>  }</div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span> </div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d"> 1709</a></span>  <span class="keyword">static</span> <span class="keyword">inline</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d">getTombstoneKey</a>() {</div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>(<a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a88e1d8df40ef9bcbb7b2566eef375329">RegInfo::getTombstoneKey</a>(),</div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span>                                          <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a88e1d8df40ef9bcbb7b2566eef375329">RegInfo::getTombstoneKey</a>());</div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span>  }</div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"> 1713</span><span class="comment"></span> </div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"> 1714</span><span class="comment">  /// Reuse getHashValue implementation from</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"> 1715</span><span class="comment">  /// std::pair&lt;unsigned, unsigned&gt;.</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528"> 1716</a></span><span class="comment"></span>  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528">getHashValue</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;Val) {</div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"> 1717</span>    std::pair&lt;unsigned, unsigned&gt; PairVal = std::make_pair(Val.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, Val.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"> 1718</span>    <span class="keywordflow">return</span> <a class="code hl_struct" href="structllvm_1_1DenseMapInfo.html">DenseMapInfo&lt;std::pair&lt;unsigned, unsigned&gt;</a>&gt;::getHashValue(PairVal);</div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"> 1719</span>  }</div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"> 1720</span> </div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05"> 1721</a></span>  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05">isEqual</a>(<span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;LHS,</div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span>                      <span class="keyword">const</span> <a class="code hl_struct" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;RHS) {</div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span>    <span class="keywordflow">return</span> <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a450de468f013ec991c9668af278837b0">RegInfo::isEqual</a>(LHS.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>, RHS.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">Reg</a>) &amp;&amp;</div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span>           <a class="code hl_function" href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a450de468f013ec991c9668af278837b0">RegInfo::isEqual</a>(LHS.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>, RHS.<a class="code hl_variable" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">SubReg</a>);</div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span>  }</div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span>};</div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span> </div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"> 1728</span>} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"> 1729</span> </div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"> 1730</span><span class="preprocessor">#endif </span><span class="comment">// LLVM_TARGET_TARGETINSTRINFO_H</span></div>
<div class="ttc" id="aAArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_a6cf2f8996b1e9aaf2d7a435aaa62382f"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a></div><div class="ttdeci">MachineInstrBuilder &amp; UseMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">AArch64ExpandPseudoInsts.cpp:92</a></div></div>
<div class="ttc" id="aAArch64ExpandPseudoInsts_8cpp_html_ad3ece0ac2421637044624c9b01c42466"><div class="ttname"><a href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a></div><div class="ttdeci">MachineInstrBuilder MachineInstrBuilder &amp; DefMI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">AArch64ExpandPseudoInsts.cpp:93</a></div></div>
<div class="ttc" id="aArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="aBranchProbability_8h_html"><div class="ttname"><a href="BranchProbability_8h.html">BranchProbability.h</a></div></div>
<div class="ttc" id="aBuiltinGCs_8cpp_html_a694d9607a781d330039787de0726acc0"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a></div><div class="ttdeci">static GCRegistry::Add&lt; ShadowStackGC &gt; C(&quot;shadow-stack&quot;, &quot;Very portable GC for uncooperative code generators&quot;)</div></div>
<div class="ttc" id="aDenseMapInfo_8h_html"><div class="ttname"><a href="DenseMapInfo_8h.html">DenseMapInfo.h</a></div></div>
<div class="ttc" id="aDenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00091">IRTranslator.cpp:91</a></div></div>
<div class="ttc" id="aLiveRegUnits_8h_html"><div class="ttname"><a href="LiveRegUnits_8h.html">LiveRegUnits.h</a></div><div class="ttdoc">A set of register units.</div></div>
<div class="ttc" id="aMCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aMachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="aMachineCombinerPattern_8h_html"><div class="ttname"><a href="MachineCombinerPattern_8h.html">MachineCombinerPattern.h</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="aMachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="aMachineLoopInfo_8h_html"><div class="ttname"><a href="MachineLoopInfo_8h.html">MachineLoopInfo.h</a></div></div>
<div class="ttc" id="aMachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="aMachineOutliner_8h_html"><div class="ttname"><a href="MachineOutliner_8h.html">MachineOutliner.h</a></div><div class="ttdoc">Contains all data structures shared between the outliner implemented in MachineOutliner....</div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00978">MachineSink.cpp:978</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l00977">MachineSink.cpp:977</a></div></div>
<div class="ttc" id="aNone_8h_html"><div class="ttname"><a href="None_8h.html">None.h</a></div></div>
<div class="ttc" id="aOption_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="aProfile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="aPseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="aVirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="aclassNode_html"><div class="ttname"><a href="classNode.html">Node</a></div><div class="ttdef"><b>Definition:</b> <a href="ItaniumDemangle_8h_source.html#l00106">ItaniumDemangle.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1AAResults_html"><div class="ttname"><a href="classllvm_1_1AAResults.html">llvm::AAResults</a></div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8h_source.html#l00311">AliasAnalysis.h:311</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00041">ArrayRef.h:41</a></div></div>
<div class="ttc" id="aclassllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00030">BranchProbability.h:30</a></div></div>
<div class="ttc" id="aclassllvm_1_1CmpInst_html"><div class="ttname"><a href="classllvm_1_1CmpInst.html">llvm::CmpInst</a></div><div class="ttdoc">This class is the base class for the comparison instructions.</div><div class="ttdef"><b>Definition:</b> <a href="InstrTypes_8h_source.html#l00722">InstrTypes.h:722</a></div></div>
<div class="ttc" id="aclassllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00077">DFAPacketizer.h:77</a></div></div>
<div class="ttc" id="aclassllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdoc">A debug info location.</div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00033">DebugLoc.h:33</a></div></div>
<div class="ttc" id="aclassllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00710">DenseMap.h:711</a></div></div>
<div class="ttc" id="aclassllvm_1_1ImmutableList_1_1iterator_html"><div class="ttname"><a href="classllvm_1_1ImmutableList_1_1iterator.html">llvm::ImmutableList::iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="ImmutableList_8h_source.html#l00085">ImmutableList.h:85</a></div></div>
<div class="ttc" id="aclassllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdoc">Itinerary data supplied by a subtarget to be used by a target.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00106">MCInstrItineraries.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="aclassllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00045">LiveVariables.h:45</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00164">MCInstrDesc.h:164</a></div></div>
<div class="ttc" id="aclassllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00222">MachineFunction.h:222</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstrBundleIterator_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBundleIterator.html">llvm::MachineInstrBundleIterator&lt; MachineInstr &gt;</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00064">MachineInstr.h:66</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a04af1d639a21e7ef4357facd283b42c4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a04af1d639a21e7ef4357facd283b42c4">llvm::MachineInstr::isReturn</a></div><div class="ttdeci">bool isReturn(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00651">MachineInstr.h:651</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a30e7d619f3195fd890116da8b3ed6bab"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a30e7d619f3195fd890116da8b3ed6bab">llvm::MachineInstr::isCall</a></div><div class="ttdeci">bool isCall(QueryType Type=AnyInBundle) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00661">MachineInstr.h:661</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00835">MachineInstr.h:835</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00848">MachineInstr.h:848</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineLoop_html"><div class="ttname"><a href="classllvm_1_1MachineLoop.html">llvm::MachineLoop</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineLoopInfo_8h_source.html#l00044">MachineLoopInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00049">MachineOperand.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineOperand_html_ab09679b541a6ba1219b3602569847364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab09679b541a6ba1219b3602569847364">llvm::MachineOperand::CreateImm</a></div><div class="ttdeci">static MachineOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00747">MachineOperand.h:747</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers,...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="aclassllvm_1_1RegScavenger_html"><div class="ttname"><a href="classllvm_1_1RegScavenger.html">llvm::RegScavenger</a></div><div class="ttdef"><b>Definition:</b> <a href="RegisterScavenging_8h_source.html#l00034">RegisterScavenging.h:34</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00494">SelectionDAGNodes.h:494</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00555">ScheduleDAG.h:555</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleHazardRecognizer_html"><div class="ttname"><a href="classllvm_1_1ScheduleHazardRecognizer.html">llvm::ScheduleHazardRecognizer</a></div><div class="ttdoc">HazardRecognizer - This determines whether or not an instruction can be issued this cycle,...</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleHazardRecognizer_8h_source.html#l00025">ScheduleHazardRecognizer.h:25</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallPtrSetImpl_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html">llvm::SmallPtrSetImpl</a></div><div class="ttdoc">A templated base class for SmallPtrSet which provides the typesafe interface that is common across al...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00343">SmallPtrSet.h:343</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00315">SmallVector.h:315</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00048">StringRef.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00067">TargetInstrInfo.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a000bd55721d30de4fee9eb3d812714ea"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a000bd55721d30de4fee9eb3d812714ea">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01026">TargetInstrInfo.cpp:1027</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a00b5a36b4d498deae0da42cab63b6b65"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a00b5a36b4d498deae0da42cab63b6b65">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, unsigned ExtraPredCycles, BranchProbability Probability) const</div><div class="ttdoc">Return true if it's profitable to predicate instructions with accumulated instruction latency of &quot;Num...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00701">TargetInstrInfo.h:701</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a013a36a3a8a5acbdb9bcf1d3c6fede83"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a013a36a3a8a5acbdb9bcf1d3c6fede83">llvm::TargetInstrInfo::reverseBranchCondition</a></div><div class="ttdeci">virtual bool reverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const</div><div class="ttdoc">Reverses the branch condition of the specified condition list, returning false on success and true if...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01190">TargetInstrInfo.h:1190</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0317b8d1d0eb9aaf9af9d636f5f66e8d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0317b8d1d0eb9aaf9af9d636f5f66e8d">llvm::TargetInstrInfo::removeBranch</a></div><div class="ttdeci">virtual unsigned removeBranch(MachineBasicBlock &amp;MBB, int *BytesRemoved=nullptr) const</div><div class="ttdoc">Remove the branching code at the end of the specific MBB.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00628">TargetInstrInfo.h:628</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a071d83acde1b217eded2733cce23d59f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a071d83acde1b217eded2733cce23d59f">llvm::TargetInstrInfo::getMachineCombinerPatterns</a></div><div class="ttdeci">virtual bool getMachineCombinerPatterns(MachineInstr &amp;Root, SmallVectorImpl&lt; MachineCombinerPattern &gt; &amp;Patterns) const</div><div class="ttdoc">Return true when there is potentially a faster code sequence for an instruction chain ending in Root.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00741">TargetInstrInfo.cpp:741</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a08d09ea531eabac67df6417ecfd7981e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a08d09ea531eabac67df6417ecfd7981e">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct store to a stack slot, return the virtual or physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00264">TargetInstrInfo.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0a1e73b39957ad3da60cb9d3a690df89"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0a1e73b39957ad3da60cb9d3a690df89">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, int FrameIndex, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01030">TargetInstrInfo.h:1030</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0aa73253579dd1c4acde85953454e838"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0aa73253579dd1c4acde85953454e838">llvm::TargetInstrInfo::hasLowDefLatency</a></div><div class="ttdeci">virtual bool hasLowDefLatency(const TargetSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI, unsigned DefIdx) const</div><div class="ttdoc">Compute operand latency of a def of 'Reg'.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01111">TargetInstrInfo.cpp:1111</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0b63f89d9653388354a58218932dc2f8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0b63f89d9653388354a58218932dc2f8">llvm::TargetInstrInfo::setSpecialOperandAttr</a></div><div class="ttdeci">virtual void setSpecialOperandAttr(MachineInstr &amp;OldMI1, MachineInstr &amp;OldMI2, MachineInstr &amp;NewMI1, MachineInstr &amp;NewMI2) const</div><div class="ttdoc">This is an architecture-specific helper function of reassociateOps.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01012">TargetInstrInfo.h:1012</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0ba282dba26451dcfbbc938444595d7e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0ba282dba26451dcfbbc938444595d7e">llvm::TargetInstrInfo::isZeroCost</a></div><div class="ttdeci">bool isZeroCost(unsigned Opcode) const</div><div class="ttdoc">Return true for pseudo instructions that don't consume any machine resources in their current form.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01358">TargetInstrInfo.h:1358</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a0dfb0c744373d4b6112eb343a5b07fc7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">llvm::TargetInstrInfo::analyzeBranch</a></div><div class="ttdeci">virtual bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e....</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00575">TargetInstrInfo.h:575</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a14308e147ea57526f7fd1198ab551a9a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a14308e147ea57526f7fd1198ab551a9a">llvm::TargetInstrInfo::getPartialRegUpdateClearance</a></div><div class="ttdeci">virtual unsigned getPartialRegUpdateClearance(const MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Returns the preferred minimum clearance before an instruction with an unwanted partial register updat...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01496">TargetInstrInfo.h:1496</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a163e14d44765e368d3a79ceea6d00eaa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a163e14d44765e368d3a79ceea6d00eaa">llvm::TargetInstrInfo::canMakeTailCallConditional</a></div><div class="ttdeci">virtual bool canMakeTailCallConditional(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</div><div class="ttdoc">Returns true if the tail call can be made conditional on BranchCond.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01217">TargetInstrInfo.h:1217</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a16bf43322793449e23ced7810ac16ecb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a16bf43322793449e23ced7810ac16ecb">llvm::TargetInstrInfo::getNumMicroOps</a></div><div class="ttdeci">virtual unsigned getNumMicroOps(const InstrItineraryData *ItinData, const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the number of u-operations the given machine instruction will be decoded to on the target cpu.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01069">TargetInstrInfo.cpp:1069</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a186f383639b8c8fe141b55411d1121a9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a186f383639b8c8fe141b55411d1121a9">llvm::TargetInstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">virtual DFAPacketizer * CreateTargetScheduleState(const TargetSubtargetInfo &amp;) const</div><div class="ttdoc">Create machine specific model for scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01544">TargetInstrInfo.h:1544</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a18927162b9131e79e1ee778c7ae4a4e2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a18927162b9131e79e1ee778c7ae4a4e2">llvm::TargetInstrInfo::reduceLoopCount</a></div><div class="ttdeci">virtual unsigned reduceLoopCount(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;PreHeader, MachineInstr *IndVar, MachineInstr &amp;Cmp, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, SmallVectorImpl&lt; MachineInstr * &gt; &amp;PrevInsts, unsigned Iter, unsigned MaxIter) const</div><div class="ttdoc">Generate code to reduce the loop iteration by one and check if the loop is finished.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00674">TargetInstrInfo.h:674</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1cb223b29cc4acffa9ffd03d134b2a1e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1cb223b29cc4acffa9ffd03d134b2a1e">llvm::TargetInstrInfo::isPostIncrement</a></div><div class="ttdeci">virtual bool isPostIncrement(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true for post-incremented instructions.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01202">TargetInstrInfo.h:1202</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1e4f8b28a8543924e7e3e566a847e691"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1e4f8b28a8543924e7e3e566a847e691">llvm::TargetInstrInfo::getSPAdjust</a></div><div class="ttdeci">virtual int getSPAdjust(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the actual stack pointer adjustment made by an instruction as part of a call sequence.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00962">TargetInstrInfo.cpp:962</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a1f670692ec291de148856c498ed6063f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a1f670692ec291de148856c498ed6063f">llvm::TargetInstrInfo::storeRegToStackSlot</a></div><div class="ttdeci">virtual void storeRegToStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned SrcReg, bool isKill, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Store the specified register of the given register class to the specified stack frame index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00889">TargetInstrInfo.h:889</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a236b2cb80f2b144606ff49fff47042e9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a236b2cb80f2b144606ff49fff47042e9">llvm::TargetInstrInfo::getOutliningType</a></div><div class="ttdeci">virtual outliner::InstrType getOutliningType(MachineBasicBlock::iterator &amp;MIT, unsigned Flags) const</div><div class="ttdoc">Returns how or if MI should be outlined.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01649">TargetInstrInfo.h:1649</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a26e9655e762686aff18772a15139df27"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a26e9655e762686aff18772a15139df27">llvm::TargetInstrInfo::ReplaceTailWithBranchTo</a></div><div class="ttdeci">virtual void ReplaceTailWithBranchTo(MachineBasicBlock::iterator Tail, MachineBasicBlock *NewDest) const</div><div class="ttdoc">Delete the instruction OldInst and everything after it, replacing it with an unconditional branch to ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00129">TargetInstrInfo.cpp:129</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a27e0bf9b6a35f938342ed56dfcfe7786"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a27e0bf9b6a35f938342ed56dfcfe7786">llvm::TargetInstrInfo::getSerializableMachineMemOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; MachineMemOperand::Flags, const char * &gt; &gt; getSerializableMachineMemOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the MMO target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01621">TargetInstrInfo.h:1621</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a28d18d91f58682d65e97e9c386064b5b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a28d18d91f58682d65e97e9c386064b5b">llvm::TargetInstrInfo::getBaseAndOffsetPosition</a></div><div class="ttdeci">virtual bool getBaseAndOffsetPosition(const MachineInstr &amp;MI, unsigned &amp;BasePos, unsigned &amp;OffsetPos) const</div><div class="ttdoc">Return true if the instruction contains a base register and offset.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01164">TargetInstrInfo.h:1164</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a29513f18e551370b1b438f95403efc04"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29513f18e551370b1b438f95403efc04">llvm::TargetInstrInfo::PredicateInstruction</a></div><div class="ttdeci">virtual bool PredicateInstruction(MachineInstr &amp;MI, ArrayRef&lt; MachineOperand &gt; Pred) const</div><div class="ttdoc">Convert the instruction into a predicated instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00319">TargetInstrInfo.cpp:319</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a29b6d3fde7f1a20c72a6a7b4eeb4164f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a29b6d3fde7f1a20c72a6a7b4eeb4164f">llvm::TargetInstrInfo::getOpcodeAfterMemoryUnfold</a></div><div class="ttdeci">virtual unsigned getOpcodeAfterMemoryUnfold(unsigned Opc, bool UnfoldLoad, bool UnfoldStore, unsigned *LoadRegIndex=nullptr) const</div><div class="ttdoc">Returns the opcode of the would be new instruction after load / store are unfolded from an instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01123">TargetInstrInfo.h:1123</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2a96463f8c798f277ece7b8b010e79c7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2a96463f8c798f277ece7b8b010e79c7">llvm::TargetInstrInfo::isReallyTriviallyReMaterializable</a></div><div class="ttdeci">virtual bool isReallyTriviallyReMaterializable(const MachineInstr &amp;MI, AliasAnalysis *AA) const</div><div class="ttdoc">For instructions with opcodes for which the M_REMATERIALIZABLE flag is set, this hook lets the target...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00110">TargetInstrInfo.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2b3f813a206819029043906eedccc502"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b3f813a206819029043906eedccc502">llvm::TargetInstrInfo::analyzeBranchPredicate</a></div><div class="ttdeci">virtual bool analyzeBranchPredicate(MachineBasicBlock &amp;MBB, MachineBranchPredicate &amp;MBP, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB and parse it into the MachineBranchPredicate structure i...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00617">TargetInstrInfo.h:617</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2b51d2dd19b3859797509c03d5f451f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2b51d2dd19b3859797509c03d5f451f1">llvm::TargetInstrInfo::getInsertSubregLikeInputs</a></div><div class="ttdeci">virtual bool getInsertSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Target-dependent implementation of getInsertSubregInputs.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01087">TargetInstrInfo.h:1087</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2bf7107b833f63a29168a8064e38cf3c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2bf7107b833f63a29168a8064e38cf3c">llvm::TargetInstrInfo::areMemAccessesTriviallyDisjoint</a></div><div class="ttdeci">virtual bool areMemAccessesTriviallyDisjoint(const MachineInstr &amp;MIa, const MachineInstr &amp;MIb, AliasAnalysis *AA=nullptr) const</div><div class="ttdoc">Sometimes, it is possible for the target to tell, even without aliasing information,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01560">TargetInstrInfo.h:1560</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2de90c613673f0815ee6aa406f67390a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2de90c613673f0815ee6aa406f67390a">llvm::TargetInstrInfo::shouldOutlineFromFunctionByDefault</a></div><div class="ttdeci">virtual bool shouldOutlineFromFunctionByDefault(MachineFunction &amp;MF) const</div><div class="ttdoc">Return true if the function should be outlined from by default.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01690">TargetInstrInfo.h:1690</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a2eef8b02fc9c478272f090e7a9e56d7c"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a2eef8b02fc9c478272f090e7a9e56d7c">llvm::TargetInstrInfo::isCopyInstrImpl</a></div><div class="ttdeci">virtual bool isCopyInstrImpl(const MachineInstr &amp;MI, const MachineOperand *&amp;Source, const MachineOperand *&amp;Destination) const</div><div class="ttdoc">Target-dependent implemenation for IsCopyInstr.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00863">TargetInstrInfo.h:863</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a31b099a7de1dfef1561ec6f7df09da47"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a31b099a7de1dfef1561ec6f7df09da47">llvm::TargetInstrInfo::optimizeSelect</a></div><div class="ttdeci">virtual MachineInstr * optimizeSelect(MachineInstr &amp;MI, SmallPtrSetImpl&lt; MachineInstr * &gt; &amp;NewMIs, bool PreferFalse=false) const</div><div class="ttdoc">Given a select instruction that was understood by analyzeSelect and returned Optimizable = true,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00836">TargetInstrInfo.h:836</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a3541a7d19e9c5c8d62f693fcf2887c7d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3541a7d19e9c5c8d62f693fcf2887c7d">llvm::TargetInstrInfo::isAssociativeAndCommutative</a></div><div class="ttdeci">virtual bool isAssociativeAndCommutative(const MachineInstr &amp;Inst) const</div><div class="ttdoc">Return true when \P Inst is both associative and commutative.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00975">TargetInstrInfo.h:975</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a377ec59eb68a194238efa24a53b1906d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a377ec59eb68a194238efa24a53b1906d">llvm::TargetInstrInfo::FoldImmediate</a></div><div class="ttdeci">virtual bool FoldImmediate(MachineInstr &amp;UseMI, MachineInstr &amp;DefMI, unsigned Reg, MachineRegisterInfo *MRI) const</div><div class="ttdoc">'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01342">TargetInstrInfo.h:1342</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a391ca7ebab79d32f158bc8ab69ee0755"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a391ca7ebab79d32f158bc8ab69ee0755">llvm::TargetInstrInfo::reMaterialize</a></div><div class="ttdeci">virtual void reMaterialize(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, unsigned SubIdx, const MachineInstr &amp;Orig, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Re-issue the specified 'original' instruction at the specific location targeting a new destination re...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00407">TargetInstrInfo.cpp:407</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a3d3166a8e59fbea4a6f27fefd6a8fea1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a3d3166a8e59fbea4a6f27fefd6a8fea1">llvm::TargetInstrInfo::getSerializableTargetIndices</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; int, const char * &gt; &gt; getSerializableTargetIndices() const</div><div class="ttdoc">Return an array that contains the ids of the target indices (used for the TargetIndex machine operand...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01584">TargetInstrInfo.h:1584</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a40b007b7655df2b53760e67a557cb876"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a40b007b7655df2b53760e67a557cb876">llvm::TargetInstrInfo::getOperandLatency</a></div><div class="ttdeci">virtual int getOperandLatency(const InstrItineraryData *ItinData, SDNode *DefNode, unsigned DefIdx, SDNode *UseNode, unsigned UseIdx) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01038">TargetInstrInfo.cpp:1038</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a490afb5ecb8232428c7ce7b87ef24b43"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">llvm::TargetInstrInfo::verifyInstruction</a></div><div class="ttdeci">virtual bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const</div><div class="ttdoc">Perform target-specific instruction verification.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01421">TargetInstrInfo.h:1421</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a49711da0a9e246f5960bf2816b0d8aa3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a49711da0a9e246f5960bf2816b0d8aa3">llvm::TargetInstrInfo::isUnconditionalTailCall</a></div><div class="ttdeci">virtual bool isUnconditionalTailCall(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if MI is an unconditional tail call.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01212">TargetInstrInfo.h:1212</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4993b49c4db728d9669c0f6a08daae2e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4993b49c4db728d9669c0f6a08daae2e">llvm::TargetInstrInfo::isUnpredicatedTerminator</a></div><div class="ttdeci">virtual bool isUnpredicatedTerminator(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is a terminator instruction that has not been predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00308">TargetInstrInfo.cpp:308</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4993bfe73a55f4fcc5d02d09c410ddaf"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4993bfe73a55f4fcc5d02d09c410ddaf">llvm::TargetInstrInfo::hasHighOperandLatency</a></div><div class="ttdeci">virtual bool hasHighOperandLatency(const TargetSchedModel &amp;SchedModel, const MachineRegisterInfo *MRI, const MachineInstr &amp;DefMI, unsigned DefIdx, const MachineInstr &amp;UseMI, unsigned UseIdx) const</div><div class="ttdoc">Compute operand latency between a def of 'Reg' and a use in the current loop.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01406">TargetInstrInfo.h:1406</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4c46c756d842143ad24a09a2723be290"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4c46c756d842143ad24a09a2723be290">llvm::TargetInstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">virtual bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const</div><div class="ttdoc">Return true if it's profitable to unpredicate one side of a 'diamond', i.e.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00744">TargetInstrInfo.h:744</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4cb5569c23b5e1ed52164d9ec0496c05"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4cb5569c23b5e1ed52164d9ec0496c05">llvm::TargetInstrInfo::useMachineCombiner</a></div><div class="ttdeci">virtual bool useMachineCombiner() const</div><div class="ttdoc">Return true when a target supports MachineCombiner.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01017">TargetInstrInfo.h:1017</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a4ee57d5d6295dfeb44f3b55301b20020"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a4ee57d5d6295dfeb44f3b55301b20020">llvm::TargetInstrInfo::insertNoop</a></div><div class="ttdeci">virtual void insertNoop(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI) const</div><div class="ttdoc">Insert a noop into the instruction stream at the specified point.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00064">TargetInstrInfo.cpp:64</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a51ba312c2d730acd131fccc2cc787498"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a51ba312c2d730acd131fccc2cc787498">llvm::TargetInstrInfo::SubsumesPredicate</a></div><div class="ttdeci">virtual bool SubsumesPredicate(ArrayRef&lt; MachineOperand &gt; Pred1, ArrayRef&lt; MachineOperand &gt; Pred2) const</div><div class="ttdoc">Returns true if the first specified predicate subsumes the second, e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01236">TargetInstrInfo.h:1236</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5216b27b7d959441d577ee3d447afcf2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5216b27b7d959441d577ee3d447afcf2">llvm::TargetInstrInfo::findCommutedOpIndices</a></div><div class="ttdeci">virtual bool findCommutedOpIndices(MachineInstr &amp;MI, unsigned &amp;SrcOpIdx1, unsigned &amp;SrcOpIdx2) const</div><div class="ttdoc">Returns true iff the routine could find two commutable operands in the given machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00284">TargetInstrInfo.cpp:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a524001439888743cdddb9b79c45911d9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a524001439888743cdddb9b79c45911d9">llvm::TargetInstrInfo::isFrameInstr</a></div><div class="ttdeci">bool isFrameInstr(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame pseudo instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00166">TargetInstrInfo.h:166</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a525a9aaabc1362deb245b0099ea5538e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a525a9aaabc1362deb245b0099ea5538e">llvm::TargetInstrInfo::breakPartialRegDependency</a></div><div class="ttdeci">virtual void breakPartialRegDependency(MachineInstr &amp;MI, unsigned OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Insert a dependency-breaking instruction before MI to eliminate an unwanted dependency on OpNum.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01539">TargetInstrInfo.h:1539</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a52e026925b73de52f7a563693ebff007"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a52e026925b73de52f7a563693ebff007">llvm::TargetInstrInfo::getRegSequenceLikeInputs</a></div><div class="ttdeci">virtual bool getRegSequenceLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Target-dependent implementation of getRegSequenceInputs.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01058">TargetInstrInfo.h:1058</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a558a9e2bb84251c5a3dc6fbc2abf6b62"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a558a9e2bb84251c5a3dc6fbc2abf6b62">llvm::TargetInstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToIfCvt(MachineBasicBlock &amp;TMBB, unsigned NumTCycles, unsigned ExtraTCycles, MachineBasicBlock &amp;FMBB, unsigned NumFCycles, unsigned ExtraFCycles, BranchProbability Probability) const</div><div class="ttdoc">Second variant of isProfitableToIfCvt.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00713">TargetInstrInfo.h:713</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a55d2e824f1b036f45b51519f2844720b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a55d2e824f1b036f45b51519f2844720b">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetPostRAHazardRecognizer(const MachineFunction &amp;MF) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for by non-scheduling passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01295">TargetInstrInfo.h:1295</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a57ebdec244ab459050fc26a590a693f1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a57ebdec244ab459050fc26a590a693f1">llvm::TargetInstrInfo::isLoadFromStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">Check for post-frame ptr elimination stack locations as well.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00244">TargetInstrInfo.h:244</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5a929e4b6682d8bccb2a3ecc3aeb3fe6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5a929e4b6682d8bccb2a3ecc3aeb3fe6">llvm::TargetInstrInfo::computeDefOperandLatency</a></div><div class="ttdeci">int computeDefOperandLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;DefMI) const</div><div class="ttdoc">If we can determine the operand latency from the def only, without itinerary lookup,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01137">TargetInstrInfo.cpp:1137</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5cf58df95b00905950bdfee515cd5e9d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5cf58df95b00905950bdfee515cd5e9d">llvm::TargetInstrInfo::getStackSlotRange</a></div><div class="ttdeci">virtual bool getStackSlotRange(const TargetRegisterClass *RC, unsigned SubIdx, unsigned &amp;Size, unsigned &amp;Offset, const MachineFunction &amp;MF) const</div><div class="ttdoc">Compute the size in bytes and offset within a stack slot of a spilled register or subregister.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00377">TargetInstrInfo.cpp:377</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a5df2834716ee814af9f2555897ecb932"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a5df2834716ee814af9f2555897ecb932">llvm::TargetInstrInfo::hasStoreToStackSlot</a></div><div class="ttdeci">virtual bool hasStoreToStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand * &gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a store to a stack slot, return true along with the FrameInd...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00363">TargetInstrInfo.cpp:363</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6034cfb230c4698caa60bdc3a9bf209b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6034cfb230c4698caa60bdc3a9bf209b">llvm::TargetInstrInfo::hasReassociableOperands</a></div><div class="ttdeci">virtual bool hasReassociableOperands(const MachineInstr &amp;Inst, const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true when \P Inst has reassociable operands in the same \P MBB.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00667">TargetInstrInfo.cpp:667</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6073542a939859dd8831f4cf9d710393"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6073542a939859dd8831f4cf9d710393">llvm::TargetInstrInfo::isBranchOffsetInRange</a></div><div class="ttdeci">virtual bool isBranchOffsetInRange(unsigned BranchOpc, int64_t BrOffset) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00525">TargetInstrInfo.h:525</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6150cd07e9535b7e02d53953a1a54cdb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6150cd07e9535b7e02d53953a1a54cdb">llvm::TargetInstrInfo::getReturnOpcode</a></div><div class="ttdeci">unsigned getReturnOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00203">TargetInstrInfo.h:203</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6443aa190143bdfa05e4417b1798f0b3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6443aa190143bdfa05e4417b1798f0b3">llvm::TargetInstrInfo::isStoreToStackSlot</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</div><div class="ttdoc">Optional extension of isStoreToStackSlot that returns the number of bytes stored to the stack.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00273">TargetInstrInfo.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a65168b27efceb92102521e2bc82b8d49"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a65168b27efceb92102521e2bc82b8d49">llvm::TargetInstrInfo::getInlineAsmLength</a></div><div class="ttdeci">virtual unsigned getInlineAsmLength(const char *Str, const MCAsmInfo &amp;MAI, const TargetSubtargetInfo *STI=nullptr) const</div><div class="ttdoc">Measure the specified inline asm to determine an approximation of its length.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00088">TargetInstrInfo.cpp:88</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6a3fd47a8415f29ea5d5dda96d580ee2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6a3fd47a8415f29ea5d5dda96d580ee2">llvm::TargetInstrInfo::analyzeCompare</a></div><div class="ttdeci">virtual bool analyzeCompare(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;SrcReg2, int &amp;Mask, int &amp;Value) const</div><div class="ttdoc">For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two registe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01307">TargetInstrInfo.h:1307</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6a733ae5364b0de2225af33223f383a5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6a733ae5364b0de2225af33223f383a5">llvm::TargetInstrInfo::foldMemoryOperand</a></div><div class="ttdeci">MachineInstr * foldMemoryOperand(MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, int FI, LiveIntervals *LIS=nullptr, VirtRegMap *VRM=nullptr) const</div><div class="ttdoc">Attempt to fold a load or store of the specified stack slot into the specified machine instruction fo...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00531">TargetInstrInfo.cpp:531</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6f5192e6e323573235edd3ae6ca02ca0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6f5192e6e323573235edd3ae6ca02ca0">llvm::TargetInstrInfo::getNoop</a></div><div class="ttdeci">virtual void getNoop(MCInst &amp;NopInst) const</div><div class="ttdoc">Return the noop instruction to use for a noop.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00464">TargetInstrInfo.cpp:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a6fd9a0614742c8f6c8523b0c34b984ee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a6fd9a0614742c8f6c8523b0c34b984ee">llvm::TargetInstrInfo::isFunctionSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isFunctionSafeToOutlineFrom(MachineFunction &amp;MF, bool OutlineFromLinkOnceODRs) const</div><div class="ttdoc">Return true if the function can safely be outlined from.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01683">TargetInstrInfo.h:1683</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7242b69b2f705111801d717e2ea243b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7242b69b2f705111801d717e2ea243b5">llvm::TargetInstrInfo::CreateTargetHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetHazardRecognizer(const TargetSubtargetInfo *STI, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01010">TargetInstrInfo.cpp:1011</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a73e2b33837925c6898584bc1118f2f2a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a73e2b33837925c6898584bc1118f2f2a">llvm::TargetInstrInfo::buildOutlinedFrame</a></div><div class="ttdeci">virtual void buildOutlinedFrame(MachineBasicBlock &amp;MBB, MachineFunction &amp;MF, const outliner::OutlinedFunction &amp;OF) const</div><div class="ttdoc">Insert a custom frame for outlined functions.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01662">TargetInstrInfo.h:1662</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a73ed4a30f8a6cc793abff4778c8900df"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a73ed4a30f8a6cc793abff4778c8900df">llvm::TargetInstrInfo::isTriviallyReMaterializable</a></div><div class="ttdeci">bool isTriviallyReMaterializable(const MachineInstr &amp;MI, AliasAnalysis *AA=nullptr) const</div><div class="ttdoc">Return true if the instruction is trivially rematerializable, meaning it has no side effects and requ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00094">TargetInstrInfo.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7613f5f7e38ac5338a58172dd6429370"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7613f5f7e38ac5338a58172dd6429370">llvm::TargetInstrInfo::shouldScheduleLoadsNear</a></div><div class="ttdeci">virtual bool shouldScheduleLoadsNear(SDNode *Load1, SDNode *Load2, int64_t Offset1, int64_t Offset2, unsigned NumLoads) const</div><div class="ttdoc">This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePt...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01146">TargetInstrInfo.h:1146</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a762db1f75e789783b689f22cda71bad4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a762db1f75e789783b689f22cda71bad4">llvm::TargetInstrInfo::insertBranch</a></div><div class="ttdeci">virtual unsigned insertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, ArrayRef&lt; MachineOperand &gt; Cond, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdoc">Insert branch code into the end of the specified MachineBasicBlock.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00646">TargetInstrInfo.h:646</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a7b8003a932104a6adf3ddbf4435a49f0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a7b8003a932104a6adf3ddbf4435a49f0">llvm::TargetInstrInfo::canCopyGluedNodeDuringSchedule</a></div><div class="ttdeci">virtual bool canCopyGluedNodeDuringSchedule(SDNode *N) const</div><div class="ttdoc">Return true if the given SDNode can be copied during scheduling even if it has glue.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01021">TargetInstrInfo.h:1021</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82a499274493eca235e684f82ee54b70"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82a499274493eca235e684f82ee54b70">llvm::TargetInstrInfo::isGenericOpcode</a></div><div class="ttdeci">static bool isGenericOpcode(unsigned Opc)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00078">TargetInstrInfo.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82b4dd0611f4e9b708e1940a945581e9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82b4dd0611f4e9b708e1940a945581e9">llvm::TargetInstrInfo::operator=</a></div><div class="ttdeci">TargetInstrInfo &amp; operator=(const TargetInstrInfo &amp;)=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a82ef2aeaba3f310827d58a0a3b16cfd8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a82ef2aeaba3f310827d58a0a3b16cfd8">llvm::TargetInstrInfo::getSerializableBitmaskMachineOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableBitmaskMachineOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the bitmask target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01611">TargetInstrInfo.h:1611</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a83870b05e73f275887a1e20baa621475"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">unsigned getCallFrameSetupOpcode() const</div><div class="ttdoc">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise).</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00162">TargetInstrInfo.h:162</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a838a9048864ddaea932c974de0e8ce1a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a838a9048864ddaea932c974de0e8ce1a">llvm::TargetInstrInfo::isSubregFoldable</a></div><div class="ttdeci">virtual bool isSubregFoldable() const</div><div class="ttdoc">Check whether the target can fold a load that feeds a subreg operand (or a subreg operand that feeds ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00930">TargetInstrInfo.h:930</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a84460ff8f44e2d6a1d52dac303c58063"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a84460ff8f44e2d6a1d52dac303c58063">llvm::TargetInstrInfo::isBasicBlockPrologue</a></div><div class="ttdeci">virtual bool isBasicBlockPrologue(const MachineInstr &amp;MI) const</div><div class="ttdoc">True if the instruction is bound to the top of its basic block and no other instructions shall be ins...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01635">TargetInstrInfo.h:1635</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a853f5b5b8b136db8b0f2cf31dafe6610"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a853f5b5b8b136db8b0f2cf31dafe6610">llvm::TargetInstrInfo::getUndefRegClearance</a></div><div class="ttdeci">virtual unsigned getUndefRegClearance(const MachineInstr &amp;MI, unsigned &amp;OpNum, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Return the minimum clearance before an instruction that reads an unused register.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01516">TargetInstrInfo.h:1516</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8660d72cee719036e902a894b6ccbcb8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8660d72cee719036e902a894b6ccbcb8">llvm::TargetInstrInfo::getAddressSpaceForPseudoSourceKind</a></div><div class="ttdeci">virtual unsigned getAddressSpaceForPseudoSourceKind(unsigned Kind) const</div><div class="ttdoc">getAddressSpaceForPseudoSourceKind - Given the kind of memory (e.g.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01097">TargetInstrInfo.h:1097</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8bb0ab19ce755ac493757d602edc4ac7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8bb0ab19ce755ac493757d602edc4ac7">llvm::TargetInstrInfo::CreateTargetMIHazardRecognizer</a></div><div class="ttdeci">virtual ScheduleHazardRecognizer * CreateTargetMIHazardRecognizer(const InstrItineraryData *, const ScheduleDAG *DAG) const</div><div class="ttdoc">Allocate and return a hazard recognizer to use for this target when scheduling the machine instructio...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01018">TargetInstrInfo.cpp:1019</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8bf3bc8a7d9f49d702a21c4f4a10562f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8bf3bc8a7d9f49d702a21c4f4a10562f">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex, unsigned &amp;MemBytes) const</div><div class="ttdoc">Optional extension of isLoadFromStackSlot that returns the number of bytes loaded from the stack.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00235">TargetInstrInfo.h:235</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a8d5210bd68a86582390a6fbf1f57e319"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a8d5210bd68a86582390a6fbf1f57e319">llvm::TargetInstrInfo::duplicate</a></div><div class="ttdeci">virtual MachineInstr &amp; duplicate(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator InsertBefore, const MachineInstr &amp;Orig) const</div><div class="ttdoc">Clones instruction or the whole instruction bundle Orig and insert into MBB before InsertBefore.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00423">TargetInstrInfo.cpp:423</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a907019eb40cf2db5f3a35cb0bc456347"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a907019eb40cf2db5f3a35cb0bc456347">llvm::TargetInstrInfo::getExecutionDomain</a></div><div class="ttdeci">virtual std::pair&lt; uint16_t, uint16_t &gt; getExecutionDomain(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return the current execution domain and bit mask of possible domains for instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01446">TargetInstrInfo.h:1446</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9414061830d845a2b79363614cf5b5db"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9414061830d845a2b79363614cf5b5db">llvm::TargetInstrInfo::optimizeCondBranch</a></div><div class="ttdeci">virtual bool optimizeCondBranch(MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01320">TargetInstrInfo.h:1320</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a951ed5729e865521d99c1b7bf2e4e4a2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a951ed5729e865521d99c1b7bf2e4e4a2">llvm::TargetInstrInfo::analyzeLoop</a></div><div class="ttdeci">virtual bool analyzeLoop(MachineLoop &amp;L, MachineInstr *&amp;IndVarInst, MachineInstr *&amp;CmpInst) const</div><div class="ttdoc">Analyze the loop code, return true if it cannot be understoo.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00665">TargetInstrInfo.h:665</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a98a831626be0c6e512d6d95246891c84"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a98a831626be0c6e512d6d95246891c84">llvm::TargetInstrInfo::getCatchReturnOpcode</a></div><div class="ttdeci">unsigned getCatchReturnOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00202">TargetInstrInfo.h:202</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9b4582594645039a12b1b83144aed4f4"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9b4582594645039a12b1b83144aed4f4">llvm::TargetInstrInfo::insertOutlinedCall</a></div><div class="ttdeci">virtual MachineBasicBlock::iterator insertOutlinedCall(Module &amp;M, MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator &amp;It, MachineFunction &amp;MF, const outliner::Candidate &amp;C) const</div><div class="ttdoc">Insert a call to an outlined function into the program.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01672">TargetInstrInfo.h:1672</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9b5e8b329d91bbb4af9ba025ab8a2bb5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9b5e8b329d91bbb4af9ba025ab8a2bb5">llvm::TargetInstrInfo::optimizeCompareInstr</a></div><div class="ttdeci">virtual bool optimizeCompareInstr(MachineInstr &amp;CmpInstr, unsigned SrcReg, unsigned SrcReg2, int Mask, int Value, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">See if the comparison instruction can be converted into something more efficient.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01315">TargetInstrInfo.h:1315</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9bc5658b21838fbbb4d9f92a520f615b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9bc5658b21838fbbb4d9f92a520f615b">llvm::TargetInstrInfo::insertSelect</a></div><div class="ttdeci">virtual void insertSelect(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, const DebugLoc &amp;DL, unsigned DstReg, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg) const</div><div class="ttdoc">Insert a select instruction into MBB before I that will copy TrueReg to DstReg when Cond is true,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00788">TargetInstrInfo.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9c5e9ccab2a323465af64b3661172af2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9c5e9ccab2a323465af64b3661172af2">llvm::TargetInstrInfo::isAsCheapAsAMove</a></div><div class="ttdeci">virtual bool isAsCheapAsAMove(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction is as cheap as a move instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00332">TargetInstrInfo.h:332</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_a9d33681dd1899a420e4b30bf11f4b58e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a9d33681dd1899a420e4b30bf11f4b58e">llvm::TargetInstrInfo::isTailCall</a></div><div class="ttdeci">virtual bool isTailCall(const MachineInstr &amp;Inst) const</div><div class="ttdoc">Determines whether Inst is a tail call instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01628">TargetInstrInfo.h:1628</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa0981818c57a013e2161fa7d4eb1774f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa0981818c57a013e2161fa7d4eb1774f">llvm::TargetInstrInfo::convertToThreeAddress</a></div><div class="ttdeci">virtual MachineInstr * convertToThreeAddress(MachineFunction::iterator &amp;MFI, MachineInstr &amp;MI, LiveVariables *LV) const</div><div class="ttdoc">This method must be implemented by targets that set the M_CONVERTIBLE_TO_3_ADDR flag.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00372">TargetInstrInfo.h:372</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa0b59f9d1912a25fc5c03ae9b2ff960d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">llvm::TargetInstrInfo::getFrameTotalSize</a></div><div class="ttdeci">int64_t getFrameTotalSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns the total frame size, which is made up of the space set up inside the pair of frame start-sto...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00193">TargetInstrInfo.h:193</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa34f293ebd89cec7fdf5f8517d026585"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa34f293ebd89cec7fdf5f8517d026585">llvm::TargetInstrInfo::shouldClusterMemOps</a></div><div class="ttdeci">virtual bool shouldClusterMemOps(const MachineOperand &amp;BaseOp1, const MachineOperand &amp;BaseOp2, unsigned NumLoads) const</div><div class="ttdoc">Returns true if the two given memory operations should be scheduled adjacent.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01181">TargetInstrInfo.h:1181</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa41720cc33b0511709c92abcb164a59d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa41720cc33b0511709c92abcb164a59d">llvm::TargetInstrInfo::commuteInstruction</a></div><div class="ttdeci">MachineInstr * commuteInstruction(MachineInstr &amp;MI, bool NewMI=false, unsigned OpIdx1=CommuteAnyOperandIndex, unsigned OpIdx2=CommuteAnyOperandIndex) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00238">TargetInstrInfo.cpp:238</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa438b91b89d93aa1caed060cfc90d1cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa438b91b89d93aa1caed060cfc90d1cd">llvm::TargetInstrInfo::genAlternativeCodeSequence</a></div><div class="ttdeci">virtual void genAlternativeCodeSequence(MachineInstr &amp;Root, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstIdxForVirtReg) const</div><div class="ttdoc">When getMachineCombinerPatterns() finds patterns, this function generates the instructions that could...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00855">TargetInstrInfo.cpp:855</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa44220d7a83b114a21ca2d23ffed03b2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa44220d7a83b114a21ca2d23ffed03b2">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(MachineFunction &amp;MF, MachineInstr &amp;MI, unsigned Reg, bool UnfoldLoad, bool UnfoldStore, SmallVectorImpl&lt; MachineInstr * &gt; &amp;NewMIs) const</div><div class="ttdoc">unfoldMemoryOperand - Separate a single instruction which folded a load or a store or a load and a st...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01105">TargetInstrInfo.h:1105</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa4a547e6248e4aaf9cb934319b0b1ca6"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa4a547e6248e4aaf9cb934319b0b1ca6">llvm::TargetInstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, const DebugLoc &amp;DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const</div><div class="ttdoc">Emit instructions to copy a pair of physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00851">TargetInstrInfo.h:851</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa51770f677efd652c55498dc472bec14"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa51770f677efd652c55498dc472bec14">llvm::TargetInstrInfo::isStackSlotCopy</a></div><div class="ttdeci">virtual bool isStackSlotCopy(const MachineInstr &amp;MI, int &amp;DestFrameIndex, int &amp;SrcFrameIndex) const</div><div class="ttdoc">Return true if the specified machine instruction is a copy of one stack slot to another and has no ot...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00300">TargetInstrInfo.h:300</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aa8bc56478f10c70565f7c52e18273d19"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa8bc56478f10c70565f7c52e18273d19">llvm::TargetInstrInfo::insertIndirectBranch</a></div><div class="ttdeci">virtual unsigned insertIndirectBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock &amp;NewDestBB, const DebugLoc &amp;DL, int64_t BrOffset=0, RegScavenger *RS=nullptr) const</div><div class="ttdoc">Insert an unconditional indirect branch at the end of MBB to NewDestBB.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00540">TargetInstrInfo.h:540</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab0ea1fe6f61d0e861ed2be7632a270bb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab0ea1fe6f61d0e861ed2be7632a270bb">llvm::TargetInstrInfo::TargetInstrInfo</a></div><div class="ttdeci">TargetInstrInfo(unsigned CFSetupOpcode=~0u, unsigned CFDestroyOpcode=~0u, unsigned CatchRetOpcode=~0u, unsigned ReturnOpcode=~0u)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00069">TargetInstrInfo.h:69</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab207c10b42938ee91306120e9a9ff172"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab207c10b42938ee91306120e9a9ff172">llvm::TargetInstrInfo::isCopyInstr</a></div><div class="ttdeci">bool isCopyInstr(const MachineInstr &amp;MI, const MachineOperand *&amp;Source, const MachineOperand *&amp;Destination) const</div><div class="ttdoc">If the specific machine instruction is a instruction that moves/copies value from one register to ano...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00875">TargetInstrInfo.h:875</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab2f1aadbbdd580da1ca2012252183473"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab2f1aadbbdd580da1ca2012252183473">llvm::TargetInstrInfo::DefinesPredicate</a></div><div class="ttdeci">virtual bool DefinesPredicate(MachineInstr &amp;MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const</div><div class="ttdoc">If the specified instruction defines any predicate or condition code register(s) used for predication...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01244">TargetInstrInfo.h:1244</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab5a18bb895aa0c46d5de27c4ad046aee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">unsigned getCallFrameDestroyOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00163">TargetInstrInfo.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab5c5ed9e614110e7cbdd8a4ab957ec06"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5c5ed9e614110e7cbdd8a4ab957ec06">llvm::TargetInstrInfo::getFrameSize</a></div><div class="ttdeci">int64_t getFrameSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns size of the frame associated with the given frame instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00184">TargetInstrInfo.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ab8ab946af55bc208ded5c21c11ff71c2"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab8ab946af55bc208ded5c21c11ff71c2">llvm::TargetInstrInfo::getBranchDestBlock</a></div><div class="ttdeci">virtual MachineBasicBlock * getBranchDestBlock(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00531">TargetInstrInfo.h:531</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01205">TargetInstrInfo.h:1205</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abe64dc61c237e5fc4aef94f26d552b9f"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abe64dc61c237e5fc4aef94f26d552b9f">llvm::TargetInstrInfo::loadRegFromStackSlot</a></div><div class="ttdeci">virtual void loadRegFromStackSlot(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, unsigned DestReg, int FrameIndex, const TargetRegisterClass *RC, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Load the specified register of the given register class from the specified stack frame index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00901">TargetInstrInfo.h:901</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abea536f043de7994bc9b67c634a7c879"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abea536f043de7994bc9b67c634a7c879">llvm::TargetInstrInfo::getInsertSubregInputs</a></div><div class="ttdeci">bool getInsertSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPair &amp;BaseReg, RegSubRegPairAndIdx &amp;InsertedReg) const</div><div class="ttdoc">Build the equivalent inputs of a INSERT_SUBREG for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01203">TargetInstrInfo.cpp:1203</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abee18da5b03753cdb0cd484b2a4e2c35"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abee18da5b03753cdb0cd484b2a4e2c35">llvm::TargetInstrInfo::replaceBranchWithTailCall</a></div><div class="ttdeci">virtual void replaceBranchWithTailCall(MachineBasicBlock &amp;MBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, const MachineInstr &amp;TailCall) const</div><div class="ttdoc">Replace the conditional branch in MBB with a conditional tail call.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01223">TargetInstrInfo.h:1223</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_abfc72b67ab4a799ac5472bb3ca3250fc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abfc72b67ab4a799ac5472bb3ca3250fc">llvm::TargetInstrInfo::TargetInstrInfo</a></div><div class="ttdeci">TargetInstrInfo(const TargetInstrInfo &amp;)=delete</div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac0d580e572628f6b94eaaad5372e5889"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac0d580e572628f6b94eaaad5372e5889">llvm::TargetInstrInfo::optimizeLoadInstr</a></div><div class="ttdeci">virtual MachineInstr * optimizeLoadInstr(MachineInstr &amp;MI, const MachineRegisterInfo *MRI, unsigned &amp;FoldAsLoadDefReg, MachineInstr *&amp;DefMI) const</div><div class="ttdoc">Try to remove the load by folding it to a register operand at the use.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01329">TargetInstrInfo.h:1329</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac0d91323eefa7f379cde23508423bcb7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac0d91323eefa7f379cde23508423bcb7">llvm::TargetInstrInfo::isThroughputPattern</a></div><div class="ttdeci">virtual bool isThroughputPattern(MachineCombinerPattern Pattern) const</div><div class="ttdoc">Return true when a code sequence can improve throughput.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00765">TargetInstrInfo.cpp:765</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac13bc95edb94f6383ead8eccba75603e"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac13bc95edb94f6383ead8eccba75603e">llvm::TargetInstrInfo::isCoalescableExtInstr</a></div><div class="ttdeci">virtual bool isCoalescableExtInstr(const MachineInstr &amp;MI, unsigned &amp;SrcReg, unsigned &amp;DstReg, unsigned &amp;SubIdx) const</div><div class="ttdoc">Return true if the instruction is a &quot;coalescable&quot; extension instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00216">TargetInstrInfo.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac2c402f5f405a15e3356949d3d1900c3"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac2c402f5f405a15e3356949d3d1900c3">llvm::TargetInstrInfo::~TargetInstrInfo</a></div><div class="ttdeci">virtual ~TargetInstrInfo()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00040">TargetInstrInfo.cpp:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac45af359a246cde99ce09578e3998985"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac45af359a246cde99ce09578e3998985">llvm::TargetInstrInfo::getInstrLatency</a></div><div class="ttdeci">virtual unsigned getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr &amp;MI, unsigned *PredCost=nullptr) const</div><div class="ttdoc">Compute the instruction latency of a given instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01100">TargetInstrInfo.cpp:1100</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac66abaa28810e0bb35ab77012a3ea997"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac66abaa28810e0bb35ab77012a3ea997">llvm::TargetInstrInfo::produceSameValue</a></div><div class="ttdeci">virtual bool produceSameValue(const MachineInstr &amp;MI0, const MachineInstr &amp;MI1, const MachineRegisterInfo *MRI=nullptr) const</div><div class="ttdoc">Return true if two machine instructions would produce identical values.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00417">TargetInstrInfo.cpp:417</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ac9cc48fa5e52de97bef32acbb6f76ddc"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ac9cc48fa5e52de97bef32acbb6f76ddc">llvm::TargetInstrInfo::isFrameSetup</a></div><div class="ttdeci">bool isFrameSetup(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns true if the argument is a frame setup pseudo instruction.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00172">TargetInstrInfo.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ace9f804c4f1407df72588bb00db16deb"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ace9f804c4f1407df72588bb00db16deb">llvm::TargetInstrInfo::isReassociationCandidate</a></div><div class="ttdeci">bool isReassociationCandidate(const MachineInstr &amp;Inst, bool &amp;Commuted) const</div><div class="ttdoc">Return true if the input \P Inst is part of a chain of dependent ops that are suitable for reassociat...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00713">TargetInstrInfo.cpp:713</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad071e937f4986e51fd3fd54b10888894"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad071e937f4986e51fd3fd54b10888894">llvm::TargetInstrInfo::isSchedulingBoundary</a></div><div class="ttdeci">virtual bool isSchedulingBoundary(const MachineInstr &amp;MI, const MachineBasicBlock *MBB, const MachineFunction &amp;MF) const</div><div class="ttdoc">Test if the given instruction should be considered a scheduling boundary.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00986">TargetInstrInfo.cpp:986</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad0e13c52b664b67847a458ba5e6f9009"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad0e13c52b664b67847a458ba5e6f9009">llvm::TargetInstrInfo::analyzeSelect</a></div><div class="ttdeci">virtual bool analyzeSelect(const MachineInstr &amp;MI, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, unsigned &amp;TrueOp, unsigned &amp;FalseOp, bool &amp;Optimizable) const</div><div class="ttdoc">Analyze the given select instruction, returning true if it cannot be understood.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00813">TargetInstrInfo.h:813</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad5c95e145de31fbd3c6269ebe1b615f7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad5c95e145de31fbd3c6269ebe1b615f7">llvm::TargetInstrInfo::getInstSizeInBytes</a></div><div class="ttdeci">virtual unsigned getInstSizeInBytes(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the size in bytes of the specified MachineInstr, or ~0U when this function is not implemented...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00324">TargetInstrInfo.h:324</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad5db14e4eee47b5fb139bf333d7f1516"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad5db14e4eee47b5fb139bf333d7f1516">llvm::TargetInstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">virtual bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCycles, BranchProbability Probability) const</div><div class="ttdoc">Return true if it's profitable for if-converter to duplicate instructions of specified accumulated in...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00727">TargetInstrInfo.h:727</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad852aba079d3ad53e763cd14e9a738b5"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad852aba079d3ad53e763cd14e9a738b5">llvm::TargetInstrInfo::isMBBSafeToOutlineFrom</a></div><div class="ttdeci">virtual bool isMBBSafeToOutlineFrom(MachineBasicBlock &amp;MBB, unsigned &amp;Flags) const</div><div class="ttdoc">Optional target hook that returns true if MBB is safe to outline from, and returns any target-specifi...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01656">TargetInstrInfo.h:1656</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad89d6efd5d16c7e44f26ef26296e13aa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad89d6efd5d16c7e44f26ef26296e13aa">llvm::TargetInstrInfo::getPredicationCost</a></div><div class="ttdeci">virtual unsigned getPredicationCost(const MachineInstr &amp;MI) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01096">TargetInstrInfo.cpp:1096</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ad9b2151fcd1d9e2cec1689aec6e5ed8a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ad9b2151fcd1d9e2cec1689aec6e5ed8a">llvm::TargetInstrInfo::shouldSink</a></div><div class="ttdeci">virtual bool shouldSink(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the instruction should be sunk by MachineSink.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00341">TargetInstrInfo.h:341</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adbcfa8a45f569feb4562cff3567163ef"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adbcfa8a45f569feb4562cff3567163ef">llvm::TargetInstrInfo::setExecutionDomain</a></div><div class="ttdeci">virtual void setExecutionDomain(MachineInstr &amp;MI, unsigned Domain) const</div><div class="ttdoc">Change the opcode of MI to execute in Domain.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01454">TargetInstrInfo.h:1454</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adeb062669bd6eddffb641dda47d2f748"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adeb062669bd6eddffb641dda47d2f748">llvm::TargetInstrInfo::getOutliningCandidateInfo</a></div><div class="ttdeci">virtual outliner::OutlinedFunction getOutliningCandidateInfo(std::vector&lt; outliner::Candidate &gt; &amp;RepeatedSequenceLocs) const</div><div class="ttdoc">Returns a outliner::OutlinedFunction struct containing target-specific information for a set of outli...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01641">TargetInstrInfo.h:1641</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf401885b0d39da5774814718bc889c8"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf401885b0d39da5774814718bc889c8">llvm::TargetInstrInfo::isPredicable</a></div><div class="ttdeci">virtual bool isPredicable(const MachineInstr &amp;MI) const</div><div class="ttdoc">Return true if the specified instruction can be predicated.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01252">TargetInstrInfo.h:1252</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf4d05c8ea2fc82ae12300ef5fb48951"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf4d05c8ea2fc82ae12300ef5fb48951">llvm::TargetInstrInfo::commuteInstructionImpl</a></div><div class="ttdeci">virtual MachineInstr * commuteInstructionImpl(MachineInstr &amp;MI, bool NewMI, unsigned OpIdx1, unsigned OpIdx2) const</div><div class="ttdoc">This method commutes the operands of the given machine instruction MI.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00155">TargetInstrInfo.cpp:155</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf55430291b4f35540c9c7dfc28fedaa"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf55430291b4f35540c9c7dfc28fedaa">llvm::TargetInstrInfo::decomposeMachineOperandsTargetFlags</a></div><div class="ttdeci">virtual std::pair&lt; unsigned, unsigned &gt; decomposeMachineOperandsTargetFlags(unsigned) const</div><div class="ttdoc">Decompose the machine operand's target flags into two values - the direct target flag value and any o...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01591">TargetInstrInfo.h:1591</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_adf676347c6bf8157f319dac9e601f168"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#adf676347c6bf8157f319dac9e601f168">llvm::TargetInstrInfo::isSafeToMoveRegClassDefs</a></div><div class="ttdeci">virtual bool isSafeToMoveRegClassDefs(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if it's safe to move a machine instruction that defines the specified register class.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01258">TargetInstrInfo.h:1258</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae26cac7943070f09b4d7fa667d1adf95"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae26cac7943070f09b4d7fa667d1adf95">llvm::TargetInstrInfo::getRegSequenceInputs</a></div><div class="ttdeci">bool getRegSequenceInputs(const MachineInstr &amp;MI, unsigned DefIdx, SmallVectorImpl&lt; RegSubRegPairAndIdx &gt; &amp;InputRegs) const</div><div class="ttdoc">Build the equivalent inputs of a REG_SEQUENCE for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01151">TargetInstrInfo.cpp:1151</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae3c237cad94f54f0d82a18a131709d41"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae3c237cad94f54f0d82a18a131709d41">llvm::TargetInstrInfo::hasLoadFromStackSlot</a></div><div class="ttdeci">virtual bool hasLoadFromStackSlot(const MachineInstr &amp;MI, SmallVectorImpl&lt; const MachineMemOperand * &gt; &amp;Accesses) const</div><div class="ttdoc">If the specified machine instruction has a load from a stack slot, return true along with the FrameIn...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00349">TargetInstrInfo.cpp:349</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae5424d7c9e608bd5b2087f1021908a08"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae5424d7c9e608bd5b2087f1021908a08">llvm::TargetInstrInfo::defaultDefLatency</a></div><div class="ttdeci">unsigned defaultDefLatency(const MCSchedModel &amp;SchedModel, const MachineInstr &amp;DefMI) const</div><div class="ttdoc">Return the default expected latency for a def based on its opcode.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01085">TargetInstrInfo.cpp:1085</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_ae73e2be2b66dc9e4f2f90d56076d7ea9"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ae73e2be2b66dc9e4f2f90d56076d7ea9">llvm::TargetInstrInfo::CommuteAnyOperandIndex</a></div><div class="ttdeci">static const unsigned CommuteAnyOperandIndex</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00382">TargetInstrInfo.h:382</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aea2e5f1f528d4df176281fd732b55559"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea2e5f1f528d4df176281fd732b55559">llvm::TargetInstrInfo::isStoreToStackSlotPostFE</a></div><div class="ttdeci">virtual unsigned isStoreToStackSlotPostFE(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">Check for post-frame ptr elimination stack locations as well.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00282">TargetInstrInfo.h:282</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aea784a4f9e9aba7792c23484e2498e8d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aea784a4f9e9aba7792c23484e2498e8d">llvm::TargetInstrInfo::hasReassociableSibling</a></div><div class="ttdeci">bool hasReassociableSibling(const MachineInstr &amp;Inst, bool &amp;Commuted) const</div><div class="ttdoc">Return true when \P Inst has reassociable sibling.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00686">TargetInstrInfo.cpp:686</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aeaf9f81008caca606b5846b753a4e393"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeaf9f81008caca606b5846b753a4e393">llvm::TargetInstrInfo::reassociateOps</a></div><div class="ttdeci">void reassociateOps(MachineInstr &amp;Root, MachineInstr &amp;Prev, MachineCombinerPattern Pattern, SmallVectorImpl&lt; MachineInstr * &gt; &amp;InsInstrs, SmallVectorImpl&lt; MachineInstr * &gt; &amp;DelInstrs, DenseMap&lt; unsigned, unsigned &gt; &amp;InstrIdxForVirtReg) const</div><div class="ttdoc">Attempt to reassociate \P Root and \P Prev according to \P Pattern to reduce critical path length.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00771">TargetInstrInfo.cpp:771</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aebbd8a676ca4d2926a87022815a5015d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aebbd8a676ca4d2926a87022815a5015d">llvm::TargetInstrInfo::isHighLatencyDef</a></div><div class="ttdeci">virtual bool isHighLatencyDef(int opc) const</div><div class="ttdoc">Return true if this opcode has high latency to its result.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01399">TargetInstrInfo.h:1399</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aeeb52dce7ed6b6e3abc562031782d77d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aeeb52dce7ed6b6e3abc562031782d77d">llvm::TargetInstrInfo::expandPostRAPseudo</a></div><div class="ttdeci">virtual bool expandPostRAPseudo(MachineInstr &amp;MI) const</div><div class="ttdoc">This function is called for all pseudo instructions that remain after register allocation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00916">TargetInstrInfo.h:916</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aef5b8db7ddf8b00b66e4f64711a053cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aef5b8db7ddf8b00b66e4f64711a053cd">llvm::TargetInstrInfo::fixCommutedOpIndices</a></div><div class="ttdeci">static bool fixCommutedOpIndices(unsigned &amp;ResultIdx1, unsigned &amp;ResultIdx2, unsigned CommutableOpIdx1, unsigned CommutableOpIdx2)</div><div class="ttdoc">Assigns the (CommutableOpIdx1, CommutableOpIdx2) pair of commutable operand indices to (ResultIdx1,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00253">TargetInstrInfo.cpp:253</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_aefb630da1cbdfc0d8425933e20b37a73"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aefb630da1cbdfc0d8425933e20b37a73">llvm::TargetInstrInfo::getSerializableDirectMachineOperandTargetFlags</a></div><div class="ttdeci">virtual ArrayRef&lt; std::pair&lt; unsigned, const char * &gt; &gt; getSerializableDirectMachineOperandTargetFlags() const</div><div class="ttdoc">Return an array that contains the direct target flag values and their names.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01601">TargetInstrInfo.h:1601</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1111c2420d822ebd77ccfa34d6dd6ff"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1111c2420d822ebd77ccfa34d6dd6ff">llvm::TargetInstrInfo::isLoadFromStackSlot</a></div><div class="ttdeci">virtual unsigned isLoadFromStackSlot(const MachineInstr &amp;MI, int &amp;FrameIndex) const</div><div class="ttdoc">If the specified machine instruction is a direct load from a stack slot, return the virtual or physic...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00226">TargetInstrInfo.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1743a67877bf4ba56d53b235d3573e0"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1743a67877bf4ba56d53b235d3573e0">llvm::TargetInstrInfo::getExtractSubregInputs</a></div><div class="ttdeci">bool getExtractSubregInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Build the equivalent inputs of a EXTRACT_SUBREG for the given MI and DefIdx.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01178">TargetInstrInfo.cpp:1178</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af1c44734f854fb7f620d16097f2af637"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af1c44734f854fb7f620d16097f2af637">llvm::TargetInstrInfo::getExtractSubregLikeInputs</a></div><div class="ttdeci">virtual bool getExtractSubregLikeInputs(const MachineInstr &amp;MI, unsigned DefIdx, RegSubRegPairAndIdx &amp;InputReg) const</div><div class="ttdoc">Target-dependent implementation of getExtractSubregInputs.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01072">TargetInstrInfo.h:1072</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af286c176e38f876d4f56a34cb9ee319a"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af286c176e38f876d4f56a34cb9ee319a">llvm::TargetInstrInfo::usePreRAHazardRecognizer</a></div><div class="ttdeci">bool usePreRAHazardRecognizer() const</div><div class="ttdoc">Provide a global flag for disabling the PreRA hazard recognizer that targets may choose to honor.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l01005">TargetInstrInfo.cpp:1005</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af382bec94f69d7c5fba1e67e62e6e6da"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af382bec94f69d7c5fba1e67e62e6e6da">llvm::TargetInstrInfo::insertUnconditionalBranch</a></div><div class="ttdeci">unsigned insertUnconditionalBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *DestBB, const DebugLoc &amp;DL, int *BytesAdded=nullptr) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00654">TargetInstrInfo.h:654</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af454ffcb2775e8a8abf663da93a0a438"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af454ffcb2775e8a8abf663da93a0a438">llvm::TargetInstrInfo::getIncrementValue</a></div><div class="ttdeci">virtual bool getIncrementValue(const MachineInstr &amp;MI, int &amp;Value) const</div><div class="ttdoc">If the instruction is an increment of a constant value, return the amount.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01171">TargetInstrInfo.h:1171</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af4f87b0480bb0e4d689f7b3cf2aa88a1"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af4f87b0480bb0e4d689f7b3cf2aa88a1">llvm::TargetInstrInfo::foldMemoryOperandImpl</a></div><div class="ttdeci">virtual MachineInstr * foldMemoryOperandImpl(MachineFunction &amp;MF, MachineInstr &amp;MI, ArrayRef&lt; unsigned &gt; Ops, MachineBasicBlock::iterator InsertPt, MachineInstr &amp;LoadMI, LiveIntervals *LIS=nullptr) const</div><div class="ttdoc">Target-dependent implementation for foldMemoryOperand.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01043">TargetInstrInfo.h:1043</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af6ae1d6ce8dc191d8300c25b3e287961"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af6ae1d6ce8dc191d8300c25b3e287961">llvm::TargetInstrInfo::areLoadsFromSameBasePtr</a></div><div class="ttdeci">virtual bool areLoadsFromSameBasePtr(SDNode *Load1, SDNode *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) const</div><div class="ttdoc">This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base a...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01132">TargetInstrInfo.h:1132</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af7a82bf89bd98729150cebde60be9dfd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af7a82bf89bd98729150cebde60be9dfd">llvm::TargetInstrInfo::unfoldMemoryOperand</a></div><div class="ttdeci">virtual bool unfoldMemoryOperand(SelectionDAG &amp;DAG, SDNode *N, SmallVectorImpl&lt; SDNode * &gt; &amp;NewNodes) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01111">TargetInstrInfo.h:1111</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum,...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00044">TargetInstrInfo.cpp:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afa3c5e05e3b2eb5e8dd9c763efbdca4b"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afa3c5e05e3b2eb5e8dd9c763efbdca4b">llvm::TargetInstrInfo::getMachineCSELookAheadLimit</a></div><div class="ttdeci">virtual unsigned getMachineCSELookAheadLimit() const</div><div class="ttdoc">Return the value to use for the MachineCSE's LookAheadLimit, which is a heuristic used for CSE'ing ph...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01572">TargetInstrInfo.h:1572</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afa8e907121203db549a15f70f615ef50"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afa8e907121203db549a15f70f615ef50">llvm::TargetInstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">virtual bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const</div><div class="ttdoc">Return true if it's legal to split the given basic block at the specified instruction (i....</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00691">TargetInstrInfo.h:691</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afc36df4bcae0fcd18c7b64f62b4b78ef"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afc36df4bcae0fcd18c7b64f62b4b78ef">llvm::TargetInstrInfo::getMemOperandWithOffset</a></div><div class="ttdeci">virtual bool getMemOperandWithOffset(const MachineInstr &amp;MI, const MachineOperand *&amp;BaseOp, int64_t &amp;Offset, const TargetRegisterInfo *TRI) const</div><div class="ttdoc">Get the base operand and byte offset of an instruction that reads/writes memory.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01154">TargetInstrInfo.h:1154</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetInstrInfo_html_afeff03c33d0a0be6228f5724d86a2540"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#afeff03c33d0a0be6228f5724d86a2540">llvm::TargetInstrInfo::canInsertSelect</a></div><div class="ttdeci">virtual bool canInsertSelect(const MachineBasicBlock &amp;MBB, ArrayRef&lt; MachineOperand &gt; Cond, unsigned TrueReg, unsigned FalseReg, int &amp;CondCycles, int &amp;TrueCycles, int &amp;FalseCycles) const</div><div class="ttdoc">Return true if it is possible to insert a select instruction that chooses between TrueReg and FalseRe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00766">TargetInstrInfo.h:766</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00219">TargetRegisterInfo.h:219</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSchedModel_html"><div class="ttname"><a href="classllvm_1_1TargetSchedModel.html">llvm::TargetSchedModel</a></div><div class="ttdoc">Provide an instruction scheduling machine model to CodeGen passes.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSchedule_8h_source.html#l00031">TargetSchedule.h:31</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html">llvm::TargetSubtargetInfo</a></div><div class="ttdoc">TargetSubtargetInfo - Generic base class for all target subtargets.</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00062">TargetSubtargetInfo.h:62</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00072">Value.h:72</a></div></div>
<div class="ttc" id="aclassllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="allvm_2Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="llvm_2Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable.</div><div class="ttdef"><b>Definition:</b> <a href="llvm_2Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1outliner_html_a0765e098fe7aae0f01b60ec890ac1b52"><div class="ttname"><a href="namespacellvm_1_1outliner.html#a0765e098fe7aae0f01b60ec890ac1b52">llvm::outliner::InstrType</a></div><div class="ttdeci">InstrType</div><div class="ttdoc">Represents how an instruction should be mapped by the outliner.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00033">MachineOutliner.h:33</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants.</div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a6497a581a4f7152729c29a368ac7d7be"><div class="ttname"><a href="namespacellvm.html#a6497a581a4f7152729c29a368ac7d7be">llvm::None</a></div><div class="ttdeci">const NoneType None</div><div class="ttdef"><b>Definition:</b> <a href="None_8h_source.html#l00023">None.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8050bfe8dcbfba2dbf1ece9a4827bb05"><div class="ttname"><a href="namespacellvm.html#a8050bfe8dcbfba2dbf1ece9a4827bb05">llvm::MachineCombinerPattern</a></div><div class="ttdeci">MachineCombinerPattern</div><div class="ttdoc">These are instruction patterns matched by the machine combiner pass.</div><div class="ttdef"><b>Definition:</b> <a href="MachineCombinerPattern_8h_source.html#l00020">MachineCombinerPattern.h:20</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4_html_a3ccffdb7a0dd79a29639ee57325c12af"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a3ccffdb7a0dd79a29639ee57325c12af">llvm::DenseMapInfo&lt; CachedHashStringRef &gt;::getEmptyKey</a></div><div class="ttdeci">static CachedHashStringRef getEmptyKey()</div><div class="ttdef"><b>Definition:</b> <a href="CachedHashString_8h_source.html#l00051">CachedHashString.h:51</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4_html_a450de468f013ec991c9668af278837b0"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a450de468f013ec991c9668af278837b0">llvm::DenseMapInfo&lt; CachedHashStringRef &gt;::isEqual</a></div><div class="ttdeci">static bool isEqual(const CachedHashStringRef &amp;LHS, const CachedHashStringRef &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="CachedHashString_8h_source.html#l00062">CachedHashString.h:62</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4_html_a88e1d8df40ef9bcbb7b2566eef375329"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01CachedHashStringRef_01_4.html#a88e1d8df40ef9bcbb7b2566eef375329">llvm::DenseMapInfo&lt; CachedHashStringRef &gt;::getTombstoneKey</a></div><div class="ttdeci">static CachedHashStringRef getTombstoneKey()</div><div class="ttdef"><b>Definition:</b> <a href="CachedHashString_8h_source.html#l00054">CachedHashString.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_a3d4315dd5a3e784903ff1a7e7a546528"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#a3d4315dd5a3e784903ff1a7e7a546528">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getHashValue</a></div><div class="ttdeci">static unsigned getHashValue(const TargetInstrInfo::RegSubRegPair &amp;Val)</div><div class="ttdoc">Reuse getHashValue implementation from std::pair&lt;unsigned, unsigned&gt;.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01716">TargetInstrInfo.h:1716</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_ac71bdb91d07d20f218df3df2edaef89d"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#ac71bdb91d07d20f218df3df2edaef89d">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getTombstoneKey</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getTombstoneKey()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01709">TargetInstrInfo.h:1709</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_af25c8fda3a2440cdd80c5700908b6ffe"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af25c8fda3a2440cdd80c5700908b6ffe">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::getEmptyKey</a></div><div class="ttdeci">static TargetInstrInfo::RegSubRegPair getEmptyKey()</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01704">TargetInstrInfo.h:1704</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4_html_af9fa041d45b08902da295d552d85ff05"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01TargetInstrInfo_1_1RegSubRegPair_01_4.html#af9fa041d45b08902da295d552d85ff05">llvm::DenseMapInfo&lt; TargetInstrInfo::RegSubRegPair &gt;::isEqual</a></div><div class="ttdeci">static bool isEqual(const TargetInstrInfo::RegSubRegPair &amp;LHS, const TargetInstrInfo::RegSubRegPair &amp;RHS)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01721">TargetInstrInfo.h:1721</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_3_01unsigned_01_4_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo_3_01unsigned_01_4.html">llvm::DenseMapInfo&lt; unsigned &gt;</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMapInfo_8h_source.html#l00082">DenseMapInfo.h:82</a></div></div>
<div class="ttc" id="astructllvm_1_1DenseMapInfo_html"><div class="ttname"><a href="structllvm_1_1DenseMapInfo.html">llvm::DenseMapInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMapInfo_8h_source.html#l00029">DenseMapInfo.h:29</a></div></div>
<div class="ttc" id="astructllvm_1_1MCSchedModel_html"><div class="ttname"><a href="structllvm_1_1MCSchedModel.html">llvm::MCSchedModel</a></div><div class="ttdoc">Machine model for scheduling, bundling, and heuristics.</div><div class="ttdef"><b>Definition:</b> <a href="MCSchedule_8h_source.html#l00244">MCSchedule.h:244</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html">llvm::TargetInstrInfo::MachineBranchPredicate</a></div><div class="ttdoc">Represents a predicate at the MachineFunction level.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00588">TargetInstrInfo.h:588</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a33cd893b21b2cb85f4d328c2c253a99d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a33cd893b21b2cb85f4d328c2c253a99d">llvm::TargetInstrInfo::MachineBranchPredicate::SingleUseCondition</a></div><div class="ttdeci">bool SingleUseCondition</div><div class="ttdoc">SingleUseCondition is true if ConditionDef is dead except for the branch(es) at the end of the basic ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00605">TargetInstrInfo.h:605</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a484c4fd0e655ca2615a4432e616689fe"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a484c4fd0e655ca2615a4432e616689fe">llvm::TargetInstrInfo::MachineBranchPredicate::TrueDest</a></div><div class="ttdeci">MachineBasicBlock * TrueDest</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00598">TargetInstrInfo.h:598</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a5049a2814cb83e5262207eb6c9493ce3"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a5049a2814cb83e5262207eb6c9493ce3">llvm::TargetInstrInfo::MachineBranchPredicate::ConditionDef</a></div><div class="ttdeci">MachineInstr * ConditionDef</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00600">TargetInstrInfo.h:600</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a584e52240f4a8b764a2e127f9761ea55"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a584e52240f4a8b764a2e127f9761ea55">llvm::TargetInstrInfo::MachineBranchPredicate::RHS</a></div><div class="ttdeci">MachineOperand RHS</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00597">TargetInstrInfo.h:597</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a64196ad911f3b51abed16d4d1faec617"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a64196ad911f3b51abed16d4d1faec617">llvm::TargetInstrInfo::MachineBranchPredicate::MachineBranchPredicate</a></div><div class="ttdeci">MachineBranchPredicate()=default</div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a67ed191e24ec55b1a8ed54229290be40"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a67ed191e24ec55b1a8ed54229290be40">llvm::TargetInstrInfo::MachineBranchPredicate::LHS</a></div><div class="ttdeci">MachineOperand LHS</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00596">TargetInstrInfo.h:596</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a755cc46e23d85705bcfa90b5bc6ed407"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a755cc46e23d85705bcfa90b5bc6ed407">llvm::TargetInstrInfo::MachineBranchPredicate::Predicate</a></div><div class="ttdeci">ComparePredicate Predicate</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00595">TargetInstrInfo.h:595</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a827b15abc240c919ac355439a00a016e"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a827b15abc240c919ac355439a00a016e">llvm::TargetInstrInfo::MachineBranchPredicate::FalseDest</a></div><div class="ttdeci">MachineBasicBlock * FalseDest</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00599">TargetInstrInfo.h:599</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4de"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4de">llvm::TargetInstrInfo::MachineBranchPredicate::ComparePredicate</a></div><div class="ttdeci">ComparePredicate</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00589">TargetInstrInfo.h:589</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4dea02fa81ea3223e6e227667d961aabb27b">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_INVALID</a></div><div class="ttdeci">@ PRED_INVALID</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00593">TargetInstrInfo.h:592</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deaad918b3cba10c164cc7a28f9065c523a">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_EQ</a></div><div class="ttdeci">@ PRED_EQ</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00590">TargetInstrInfo.h:590</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate_html_a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1MachineBranchPredicate.html#a9287365ba305dca4b74822d95d2db4deae8061645dcdd388057c4329328eac643">llvm::TargetInstrInfo::MachineBranchPredicate::PRED_NE</a></div><div class="ttdeci">@ PRED_NE</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00591">TargetInstrInfo.h:591</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html">llvm::TargetInstrInfo::RegSubRegPairAndIdx</a></div><div class="ttdoc">A pair composed of a pair of a register and a sub-register index, and another sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00445">TargetInstrInfo.h:445</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_a7f62bad8eb5dce2e4a7d7518fc5c21ac"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a7f62bad8eb5dce2e4a7d7518fc5c21ac">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a></div><div class="ttdeci">unsigned SubIdx</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00446">TargetInstrInfo.h:446</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx_html_a81b952996ae158b6ca0f44de6bd22db5"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPairAndIdx.html#a81b952996ae158b6ca0f44de6bd22db5">llvm::TargetInstrInfo::RegSubRegPairAndIdx::RegSubRegPairAndIdx</a></div><div class="ttdeci">RegSubRegPairAndIdx(unsigned Reg=0, unsigned SubReg=0, unsigned SubIdx=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00448">TargetInstrInfo.h:448</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">llvm::TargetInstrInfo::RegSubRegPair</a></div><div class="ttdoc">A pair composed of a register and a sub-register index.</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00427">TargetInstrInfo.h:427</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a04987b47613d5c40dc8cff1012cea08b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a04987b47613d5c40dc8cff1012cea08b">llvm::TargetInstrInfo::RegSubRegPair::Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00428">TargetInstrInfo.h:428</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a29bf4043c6ab960c1d334fd6b7c83255"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a29bf4043c6ab960c1d334fd6b7c83255">llvm::TargetInstrInfo::RegSubRegPair::operator==</a></div><div class="ttdeci">bool operator==(const RegSubRegPair &amp;P) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00434">TargetInstrInfo.h:434</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a66f92cf2247d7b3c3a351ff48dd42d7d"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a66f92cf2247d7b3c3a351ff48dd42d7d">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00429">TargetInstrInfo.h:429</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_a9856fa4fd3b7704082a15d7e0d65317b"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#a9856fa4fd3b7704082a15d7e0d65317b">llvm::TargetInstrInfo::RegSubRegPair::RegSubRegPair</a></div><div class="ttdeci">RegSubRegPair(unsigned Reg=0, unsigned SubReg=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00431">TargetInstrInfo.h:431</a></div></div>
<div class="ttc" id="astructllvm_1_1TargetInstrInfo_1_1RegSubRegPair_html_afb0092f47474b24c5150943c56518515"><div class="ttname"><a href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html#afb0092f47474b24c5150943c56518515">llvm::TargetInstrInfo::RegSubRegPair::operator!=</a></div><div class="ttdeci">bool operator!=(const RegSubRegPair &amp;P) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00437">TargetInstrInfo.h:437</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1Candidate_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1Candidate.html">llvm::outliner::Candidate</a></div><div class="ttdoc">An individual sequence of instructions to be replaced with a call to an outlined function.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00037">MachineOutliner.h:37</a></div></div>
<div class="ttc" id="astructllvm_1_1outliner_1_1OutlinedFunction_html"><div class="ttname"><a href="structllvm_1_1outliner_1_1OutlinedFunction.html">llvm::outliner::OutlinedFunction</a></div><div class="ttdoc">The information necessary to create an outlined function for some class of candidate.</div><div class="ttdef"><b>Definition:</b> <a href="MachineOutliner_8h_source.html#l00163">MachineOutliner.h:163</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jul 13 2022 11:21:05 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
