Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Wed May 18 07:19:12 2022
| Host         : riscmakers.home running 64-bit CentOS Linux release 8.5.2111
| Command      : report_timing -nworst 1 -delay_type max -sort_by group -file reports_cva6_sim_impl/cva6_sim.timing.rpt
| Design       : cva6_zybo_z7_20
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.258ns  (required time - arrival time)
  Source:                 i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_ariane/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             clk_out1_xlnx_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        21.887ns  (logic 4.786ns (21.867%)  route 17.101ns (78.133%))
  Logic Levels:           28  (LUT2=3 LUT3=1 LUT4=8 LUT5=5 LUT6=11)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.622ns = ( 20.600 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.977ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20719, routed)       1.715    -0.977    i_ariane/issue_stage_i/i_scoreboard/clk_out1
    SLICE_X65Y96         FDCE                                         r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y96         FDCE (Prop_fdce_C_Q)         0.456    -0.521 r  i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]/Q
                         net (fo=7, routed)           0.601     0.079    i_ariane/issue_stage_i/i_scoreboard/commit_pointer_q_reg[0][1]_0[1]
    SLICE_X67Y96         LUT2 (Prop_lut2_I0_O)        0.124     0.203 r  i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3/O
                         net (fo=161, routed)         0.602     0.805    i_ariane/issue_stage_i/i_scoreboard/mem_q[1][issued]_i_3_n_0
    SLICE_X66Y96         LUT4 (Prop_lut4_I0_O)        0.124     0.929 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9/O
                         net (fo=1, routed)           0.563     1.492    i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_9_n_0
    SLICE_X67Y98         LUT5 (Prop_lut5_I4_O)        0.124     1.616 f  i_ariane/issue_stage_i/i_scoreboard/speculative_read_pointer_q[1]_i_5/O
                         net (fo=22, routed)          0.705     2.321    i_ariane/issue_stage_i/i_scoreboard/commit_instr_id_commit[0][fu][0]
    SLICE_X66Y99         LUT6 (Prop_lut6_I1_O)        0.124     2.445 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_11/O
                         net (fo=117, routed)         0.877     3.322    i_ariane/issue_stage_i/i_scoreboard/wfi_q_reg_0
    SLICE_X65Y98         LUT2 (Prop_lut2_I1_O)        0.152     3.474 r  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9/O
                         net (fo=12, routed)          0.838     4.312    i_ariane/issue_stage_i/i_scoreboard/csr_op_commit_csr[4]
    SLICE_X65Y99         LUT6 (Prop_lut6_I5_O)        0.332     4.644 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_31/O
                         net (fo=11, routed)          0.634     5.278    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_9_0
    SLICE_X65Y100        LUT2 (Prop_lut2_I0_O)        0.124     5.402 f  i_ariane/issue_stage_i/i_scoreboard/mem[31][31]_i_25/O
                         net (fo=33, routed)          0.194     5.596    i_ariane/issue_stage_i/i_scoreboard/csr_reg_q_reg[csr_address][4]_31
    SLICE_X65Y100        LUT3 (Prop_lut3_I2_O)        0.124     5.720 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[step]_i_5/O
                         net (fo=72, routed)          0.371     6.091    i_ariane/ex_stage_i/csr_buffer_i/mstatus_q_reg[mprv]
    SLICE_X64Y100        LUT6 (Prop_lut6_I5_O)        0.124     6.215 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30/O
                         net (fo=10, routed)          0.185     6.400    i_ariane/ex_stage_i/csr_buffer_i/mem[31][31]_i_30_n_0
    SLICE_X64Y100        LUT6 (Prop_lut6_I0_O)        0.124     6.524 f  i_ariane/ex_stage_i/csr_buffer_i/mem[31][0]_i_3/O
                         net (fo=117, routed)         0.710     7.234    i_ariane/issue_stage_i/i_scoreboard/mem_reg[18][1]
    SLICE_X64Y100        LUT4 (Prop_lut4_I1_O)        0.152     7.386 f  i_ariane/issue_stage_i/i_scoreboard/scause_q[1]_i_2/O
                         net (fo=10, routed)          0.639     8.025    i_ariane/issue_stage_i/i_scoreboard/mem_q_reg[3][sbe][ex][cause][1]_0
    SLICE_X65Y100        LUT4 (Prop_lut4_I1_O)        0.326     8.351 r  i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5/O
                         net (fo=2, routed)           0.598     8.949    i_ariane/issue_stage_i/i_scoreboard/dcsr_q[cause][8]_i_5_n_0
    SLICE_X66Y100        LUT4 (Prop_lut4_I1_O)        0.116     9.065 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0__0_i_12/O
                         net (fo=4, routed)           1.016    10.080    i_ariane/csr_regfile_i/npc_q_reg[11]
    SLICE_X67Y87         LUT4 (Prop_lut4_I3_O)        0.328    10.408 f  i_ariane/csr_regfile_i/fetch_entry_ready_o0__0_i_3/O
                         net (fo=5, routed)           0.658    11.066    i_ariane/issue_stage_i/i_scoreboard/set_debug_pc
    SLICE_X67Y87         LUT4 (Prop_lut4_I1_O)        0.124    11.190 f  i_ariane/issue_stage_i/i_scoreboard/issue_cnt_q[2]_i_2/O
                         net (fo=52, routed)          0.769    11.959    i_ariane/ex_stage_i/i_mult/i_div/flush_ctrl_id
    SLICE_X81Y85         LUT5 (Prop_lut5_I4_O)        0.118    12.077 r  i_ariane/ex_stage_i/i_mult/i_div/mem_q[0][sbe][result][31]_i_24/O
                         net (fo=35, routed)          0.514    12.592    i_ariane/issue_stage_i/i_issue_read_operands/mult_valid_0
    SLICE_X81Y85         LUT5 (Prop_lut5_I3_O)        0.326    12.918 r  i_ariane/issue_stage_i/i_issue_read_operands/mem_q[0][sbe][result][31]_i_14/O
                         net (fo=13, routed)          0.591    13.509    i_ariane/issue_stage_i/i_scoreboard/flu_trans_id_ex_id[1]
    SLICE_X81Y84         LUT6 (Prop_lut6_I4_O)        0.124    13.633 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56/O
                         net (fo=2, routed)           0.458    14.090    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_56_n_0
    SLICE_X82Y83         LUT4 (Prop_lut4_I2_O)        0.124    14.214 r  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_42/O
                         net (fo=1, routed)           0.670    14.885    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_42_n_0
    SLICE_X82Y83         LUT6 (Prop_lut6_I5_O)        0.124    15.009 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_27/O
                         net (fo=5, routed)           0.539    15.547    i_ariane/issue_stage_i/i_scoreboard/rs2_fwd_req[4]
    SLICE_X81Y83         LUT6 (Prop_lut6_I1_O)        0.124    15.671 f  i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31/O
                         net (fo=2, routed)           0.697    16.368    i_ariane/issue_stage_i/i_scoreboard/operand_b_q[31]_i_31_n_0
    SLICE_X67Y83         LUT6 (Prop_lut6_I4_O)        0.124    16.492 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_17/O
                         net (fo=1, routed)           0.543    17.035    i_ariane/issue_stage_i/i_scoreboard/rs2_valid_iro_sb
    SLICE_X67Y85         LUT5 (Prop_lut5_I0_O)        0.124    17.159 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5/O
                         net (fo=2, routed)           0.530    17.689    i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_5_n_0
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    17.813 f  i_ariane/issue_stage_i/i_scoreboard/fetch_entry_ready_o0_i_1/O
                         net (fo=14, routed)          0.539    18.352    i_ariane/id_stage_i/issue_ack_iro_sb
    SLICE_X67Y82         LUT4 (Prop_lut4_I1_O)        0.124    18.476 f  i_ariane/id_stage_i/fetch_entry_ready_o0/O
                         net (fo=175, routed)         0.637    19.113    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/fetch_ready_id_if
    SLICE_X63Y78         LUT6 (Prop_lut6_I5_O)        0.124    19.237 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[1].i_fifo_instr_data/status_cnt_q[2]_i_4__1/O
                         net (fo=1, routed)           0.663    19.899    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q_reg[0]_1
    SLICE_X57Y73         LUT6 (Prop_lut6_I0_O)        0.124    20.023 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/status_cnt_q[2]_i_2__3/O
                         net (fo=37, routed)          0.762    20.786    i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.idx_ds_q_reg[0]_16
    SLICE_X62Y75         LUT5 (Prop_lut5_I3_O)        0.124    20.910 r  i_ariane/i_frontend/i_instr_queue/gen_instr_fifo[0].i_fifo_instr_data/gen_pc_q_with_c.pc_q[12]_i_1/O
                         net (fo=1, routed)           0.000    20.910    i_ariane/i_frontend/i_instr_queue/pc_d[12]
    SLICE_X62Y75         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20719, routed)       1.523    20.600    i_ariane/i_frontend/i_instr_queue/clk_out1
    SLICE_X62Y75         FDCE                                         r  i_ariane/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q_reg[12]/C
                         clock pessimism              0.567    21.167    
                         clock uncertainty           -0.077    21.090    
    SLICE_X62Y75         FDCE (Setup_fdce_C_D)        0.077    21.167    i_ariane/i_frontend/i_instr_queue/gen_pc_q_with_c.pc_q_reg[12]
  -------------------------------------------------------------------
                         required time                         21.167    
                         arrival time                         -20.910    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             1.498ns  (required time - arrival time)
  Source:                 i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C
                            (falling edge-triggered cell FDCE clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            tdo
                            (output port clocked by tck  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             tck
  Path Type:              Max at Slow Process Corner
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        5.872ns  (logic 4.015ns (68.378%)  route 1.857ns (31.623%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           5.000ns
  Clock Path Skew:        -7.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    7.128ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.501ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    1.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MaxDelay Path 20.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock tck fall edge)        0.000     0.000 f  
    H15                                               0.000     0.000 f  tck (IN)
                         net (fo=0)                   0.000     0.000    tck
    H15                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  tck_IBUF_inst/O
                         net (fo=1, routed)           3.659     5.159    tck_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.260 f  tck_IBUF_BUFG_inst/O
                         net (fo=257, routed)         1.868     7.128    i_dmi_jtag/i_dmi_jtag_tap/tck_ni
    SLICE_X113Y95        FDCE                                         r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y95        FDCE (Prop_fdce_C_Q)         0.459     7.587 r  i_dmi_jtag/i_dmi_jtag_tap/td_o_reg/Q
                         net (fo=1, routed)           1.857     9.445    tdo_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.556    13.001 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    13.001    tdo
    J15                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
                         clock pessimism              0.000    20.000    
                         clock uncertainty           -0.501    19.499    
                         output delay                -5.000    14.499    
  -------------------------------------------------------------------
                         required time                         14.499    
                         arrival time                         -13.001    
  -------------------------------------------------------------------
                         slack                                  1.498    

Slack (MET) :             18.540ns  (required time - arrival time)
  Source:                 i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Destination:            i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_xlnx_clk_gen  {rise@0.000ns fall@11.111ns period=22.222ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            22.222ns  (clk_out1_xlnx_clk_gen rise@22.222ns - clk_out1_xlnx_clk_gen rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.642ns (21.065%)  route 2.406ns (78.935%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 20.689 - 22.222 ) 
    Source Clock Delay      (SCD):    -0.813ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_sys (IN)
                         net (fo=0)                   0.000     0.000    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20719, routed)       1.879    -0.813    i_dm_top/i_dm_csrs/clk_out1
    SLICE_X108Y39        FDCE                                         r  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y39        FDCE (Prop_fdce_C_Q)         0.518    -0.295 f  i_dm_top/i_dm_csrs/dmcontrol_q_reg[ndmreset]/Q
                         net (fo=3, routed)           0.741     0.446    i_dm_top/i_dm_csrs/ndmreset
    SLICE_X108Y40        LUT2 (Prop_lut2_I0_O)        0.124     0.570 f  i_dm_top/i_dm_csrs/synch_regs_q[3]_i_1/O
                         net (fo=4, routed)           1.665     2.234    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[3]_1
    SLICE_X91Y29         FDCE                                         f  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_xlnx_clk_gen rise edge)
                                                     22.222    22.222 r  
    K17                                               0.000    22.222 r  clk_sys (IN)
                         net (fo=0)                   0.000    22.222    i_xlnx_clk_gen/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    23.627 r  i_xlnx_clk_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    24.788    i_xlnx_clk_gen/inst/clk_in1_xlnx_clk_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    16.974 r  i_xlnx_clk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    18.986    i_xlnx_clk_gen/inst/clk_out1_xlnx_clk_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    19.077 r  i_xlnx_clk_gen/inst/clkout1_buf/O
                         net (fo=20719, routed)       1.611    20.689    i_rstgen_main/i_rstgen_bypass/clk_out1
    SLICE_X91Y29         FDCE                                         r  i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]/C
                         clock pessimism              0.567    21.256    
                         clock uncertainty           -0.077    21.179    
    SLICE_X91Y29         FDCE (Recov_fdce_C_CLR)     -0.405    20.774    i_rstgen_main/i_rstgen_bypass/synch_regs_q_reg[2]
  -------------------------------------------------------------------
                         required time                         20.774    
                         arrival time                          -2.234    
  -------------------------------------------------------------------
                         slack                                 18.540    




