set_family {SmartFusion2}
read_adl {C:\Users\Constantin\Documents\VHDLSoundchip\designer\soundchip\soundchip.adl}
map_netlist
read_sdc {C:\Users\Constantin\Documents\VHDLSoundchip\constraint\user.sdc}
check_constraints {C:\Users\Constantin\Documents\VHDLSoundchip\constraint\timing_sdc_check.log}
