Source Block: oh/spi/hdl/spi_slave_regs.v@52:62@HdlIdDef
   reg [7:0] 	   spi_status;
   reg [7:0] 	   spi_cmd;
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   wire [63:0] 	   core_data;   
   integer 	   i;

   //#####################################
   //# SPI DECODE

Diff Content:
+ 57    reg [511:0]     spi_regs;

Clone Blocks:
Clone Blocks 1:
oh/spi/hdl/spi_slave_regs.v@49:59
   
   //regs
   reg [7:0] 	   spi_config;
   reg [7:0] 	   spi_status;
   reg [7:0] 	   spi_cmd;
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   wire [63:0] 	   core_data;   
   integer 	   i;

Clone Blocks 2:
oh/spi/hdl/spi_slave_regs.v@53:63
   reg [7:0] 	   spi_cmd;
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   wire [63:0] 	   core_data;   
   integer 	   i;

   //#####################################
   //# SPI DECODE
   //#####################################

Clone Blocks 3:
oh/spi/hdl/spi_slave_regs.v@54:64
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   wire [63:0] 	   core_data;   
   integer 	   i;

   //#####################################
   //# SPI DECODE
   //#####################################
   

Clone Blocks 4:
oh/spi/hdl/spi_slave_regs.v@48:58
   output 	   wait_out;     // 0   
   
   //regs
   reg [7:0] 	   spi_config;
   reg [7:0] 	   spi_status;
   reg [7:0] 	   spi_cmd;
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   wire [63:0] 	   core_data;   

Clone Blocks 5:
oh/spi/hdl/spi_slave_regs.v@47:57
   input [PW-1:0]  packet_in;    // writeback data
   output 	   wait_out;     // 0   
   
   //regs
   reg [7:0] 	   spi_config;
   reg [7:0] 	   spi_status;
   reg [7:0] 	   spi_cmd;
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];

Clone Blocks 6:
oh/spi/hdl/spi_slave_regs.v@51:61
   reg [7:0] 	   spi_config;
   reg [7:0] 	   spi_status;
   reg [7:0] 	   spi_cmd;
   reg [7:0] 	   spi_psize;
   
   reg [63:0] 	   core_regs;
   reg [7:0] 	   user_regs[UREGS-1:0];
   wire [63:0] 	   core_data;   
   integer 	   i;

   //#####################################

