C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt   -part iCE40HX1K  -package VQ100    -maxfan 10000 -RWCheckOnRam 0 -pipe -fixgatedclocks 1 -fixgeneratedclocks 1 -summaryfile D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synlog\report\And_Gate_LUT_fpga_mapper.xml  -flow mapping  -multisrs  -oedif  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.edf   -autoconstraint  -freq 1.000   D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synwork\And_Gate_LUT_prem.srd  -sap  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.sap  -otap  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.tap  -omap  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.map  -devicelib  C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v  -sap  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.sap  -ologparam  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\syntmp\And_Gate_LUT.plg  -osyn  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.srm  -prjdir  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\  -prjname  And_Gate_LUT_syn  -log  D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synlog\And_Gate_LUT_fpga_mapper.srr 
rc:0 success:1 runtime:1
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.edf|io:o|time:1652031626|size:5557|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synwork\And_Gate_LUT_prem.srd|io:i|time:1652031625|size:1381|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.sap|io:o|time:1652031625|size:117|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.tap|io:o|time:0|size:0|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.map|io:o|time:1652031626|size:28|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v|io:i|time:1651489892|size:224837|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.sap|io:o|time:1652031625|size:117|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\syntmp\And_Gate_LUT.plg|io:o|time:1652031626|size:237|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\And_Gate_LUT.srm|io:o|time:1652031626|size:6953|exec:0
file:D:\Verilog\Nandland_Go_Board_Projects\Projects\And_Gate_LUT\And_Gate_LUT_Implmnt\synlog\And_Gate_LUT_fpga_mapper.srr|io:o|time:1652031626|size:7471|exec:0
file:C:\lscc\iCEcube2.2020.12\synpbase\bin\m_generic.exe|io:i|time:1651489867|size:17853440|exec:1
file:C:\lscc\iCEcube2.2020.12\synpbase\bin64\m_generic.exe|io:i|time:1651489887|size:32355840|exec:1
