

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_122_51'
================================================================
* Date:           Tue Feb  3 00:40:08 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  25.201 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        7|        7|  0.176 us|  0.176 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_122_5  |        5|        5|         3|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1888|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     45|    -|
|Register         |        -|    -|      70|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      70|   1933|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |add_ln122_fu_377_p2         |         +|   0|  0|  14|           7|           5|
    |add_ln125_10_fu_747_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln125_11_fu_753_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln125_12_fu_817_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln125_13_fu_823_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln125_14_fu_887_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln125_15_fu_893_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln125_16_fu_957_p2      |         +|   0|  0|  31|          24|          24|
    |add_ln125_17_fu_963_p2      |         +|   0|  0|  32|          25|          25|
    |add_ln125_18_fu_1027_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_19_fu_1033_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_1_fu_403_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln125_20_fu_1097_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_21_fu_1103_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_22_fu_1167_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_23_fu_1173_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_24_fu_1237_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_25_fu_1243_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_26_fu_1307_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_27_fu_1313_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_28_fu_1377_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_29_fu_1383_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_2_fu_467_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln125_30_fu_1447_p2     |         +|   0|  0|  31|          24|          24|
    |add_ln125_31_fu_1453_p2     |         +|   0|  0|  32|          25|          25|
    |add_ln125_3_fu_473_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln125_4_fu_537_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln125_5_fu_543_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln125_6_fu_607_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln125_7_fu_613_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln125_8_fu_677_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln125_9_fu_683_p2       |         +|   0|  0|  32|          25|          25|
    |add_ln125_fu_398_p2         |         +|   0|  0|  31|          24|          24|
    |and_ln125_10_fu_1131_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_11_fu_1201_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_12_fu_1271_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_13_fu_1341_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_14_fu_1411_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_15_fu_1481_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln125_1_fu_501_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_2_fu_571_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_3_fu_641_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_4_fu_711_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_5_fu_781_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_6_fu_851_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_7_fu_921_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_8_fu_991_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln125_9_fu_1061_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln125_fu_431_p2         |       and|   0|  0|   2|           1|           1|
    |select_ln125_10_fu_793_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln125_11_fu_801_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln125_12_fu_863_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln125_13_fu_871_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln125_14_fu_933_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln125_15_fu_941_p3   |    select|   0|  0|  24|           1|          24|
    |select_ln125_16_fu_1003_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_17_fu_1011_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_18_fu_1073_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_19_fu_1081_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_1_fu_451_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln125_20_fu_1143_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_21_fu_1151_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_22_fu_1213_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_23_fu_1221_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_24_fu_1283_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_25_fu_1291_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_26_fu_1353_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_27_fu_1361_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_28_fu_1423_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_29_fu_1431_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_2_fu_513_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln125_30_fu_1493_p3  |    select|   0|  0|  24|           1|          23|
    |select_ln125_31_fu_1501_p3  |    select|   0|  0|  24|           1|          24|
    |select_ln125_3_fu_521_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln125_4_fu_583_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln125_5_fu_591_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln125_6_fu_653_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln125_7_fu_661_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln125_8_fu_723_p3    |    select|   0|  0|  24|           1|          23|
    |select_ln125_9_fu_731_p3    |    select|   0|  0|  24|           1|          24|
    |select_ln125_fu_443_p3      |    select|   0|  0|  24|           1|          23|
    |ap_enable_pp0               |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_10_fu_775_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_11_fu_787_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_12_fu_845_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_13_fu_857_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_14_fu_915_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_15_fu_927_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_16_fu_985_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_17_fu_997_p2      |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_18_fu_1055_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_19_fu_1067_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_1_fu_437_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_20_fu_1125_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_21_fu_1137_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_22_fu_1195_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_23_fu_1207_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_24_fu_1265_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_25_fu_1277_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_26_fu_1335_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_27_fu_1347_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_28_fu_1405_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_29_fu_1417_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_2_fu_495_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_30_fu_1475_p2     |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_31_fu_1487_p2     |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_3_fu_507_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_4_fu_565_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_5_fu_577_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_6_fu_635_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_7_fu_647_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_8_fu_705_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln125_9_fu_717_p2       |       xor|   0|  0|   2|           1|           1|
    |xor_ln125_fu_425_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1888|         872|        1607|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_3     |   9|          2|    7|         14|
    |empty_fu_94              |   9|          2|   24|         48|
    |j_fu_98                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   40|         80|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |A_17_load_reg_1636                |  24|   0|   24|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_fu_94                       |  24|   0|   24|          0|
    |j_fu_98                           |   7|   0|    7|          0|
    |tmp_reg_1533                      |   1|   0|    1|          0|
    |zext_ln125_reg_1537               |   9|   0|   64|         55|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  70|   0|  125|         55|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+---------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_122_51|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_122_51|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_122_51|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_122_51|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_122_51|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  top_kernel_Pipeline_VITIS_LOOP_122_51|  return value|
|i_1            |   in|    8|     ap_none|                                    i_1|        scalar|
|A_17_address0  |  out|    9|   ap_memory|                                   A_17|         array|
|A_17_ce0       |  out|    1|   ap_memory|                                   A_17|         array|
|A_17_q0        |   in|   24|   ap_memory|                                   A_17|         array|
|A_18_address0  |  out|    9|   ap_memory|                                   A_18|         array|
|A_18_ce0       |  out|    1|   ap_memory|                                   A_18|         array|
|A_18_q0        |   in|   24|   ap_memory|                                   A_18|         array|
|A_19_address0  |  out|    9|   ap_memory|                                   A_19|         array|
|A_19_ce0       |  out|    1|   ap_memory|                                   A_19|         array|
|A_19_q0        |   in|   24|   ap_memory|                                   A_19|         array|
|A_20_address0  |  out|    9|   ap_memory|                                   A_20|         array|
|A_20_ce0       |  out|    1|   ap_memory|                                   A_20|         array|
|A_20_q0        |   in|   24|   ap_memory|                                   A_20|         array|
|A_21_address0  |  out|    9|   ap_memory|                                   A_21|         array|
|A_21_ce0       |  out|    1|   ap_memory|                                   A_21|         array|
|A_21_q0        |   in|   24|   ap_memory|                                   A_21|         array|
|A_22_address0  |  out|    9|   ap_memory|                                   A_22|         array|
|A_22_ce0       |  out|    1|   ap_memory|                                   A_22|         array|
|A_22_q0        |   in|   24|   ap_memory|                                   A_22|         array|
|A_23_address0  |  out|    9|   ap_memory|                                   A_23|         array|
|A_23_ce0       |  out|    1|   ap_memory|                                   A_23|         array|
|A_23_q0        |   in|   24|   ap_memory|                                   A_23|         array|
|A_24_address0  |  out|    9|   ap_memory|                                   A_24|         array|
|A_24_ce0       |  out|    1|   ap_memory|                                   A_24|         array|
|A_24_q0        |   in|   24|   ap_memory|                                   A_24|         array|
|A_25_address0  |  out|    9|   ap_memory|                                   A_25|         array|
|A_25_ce0       |  out|    1|   ap_memory|                                   A_25|         array|
|A_25_q0        |   in|   24|   ap_memory|                                   A_25|         array|
|A_26_address0  |  out|    9|   ap_memory|                                   A_26|         array|
|A_26_ce0       |  out|    1|   ap_memory|                                   A_26|         array|
|A_26_q0        |   in|   24|   ap_memory|                                   A_26|         array|
|A_27_address0  |  out|    9|   ap_memory|                                   A_27|         array|
|A_27_ce0       |  out|    1|   ap_memory|                                   A_27|         array|
|A_27_q0        |   in|   24|   ap_memory|                                   A_27|         array|
|A_28_address0  |  out|    9|   ap_memory|                                   A_28|         array|
|A_28_ce0       |  out|    1|   ap_memory|                                   A_28|         array|
|A_28_q0        |   in|   24|   ap_memory|                                   A_28|         array|
|A_29_address0  |  out|    9|   ap_memory|                                   A_29|         array|
|A_29_ce0       |  out|    1|   ap_memory|                                   A_29|         array|
|A_29_q0        |   in|   24|   ap_memory|                                   A_29|         array|
|A_30_address0  |  out|    9|   ap_memory|                                   A_30|         array|
|A_30_ce0       |  out|    1|   ap_memory|                                   A_30|         array|
|A_30_q0        |   in|   24|   ap_memory|                                   A_30|         array|
|A_31_address0  |  out|    9|   ap_memory|                                   A_31|         array|
|A_31_ce0       |  out|    1|   ap_memory|                                   A_31|         array|
|A_31_q0        |   in|   24|   ap_memory|                                   A_31|         array|
|A_32_address0  |  out|    9|   ap_memory|                                   A_32|         array|
|A_32_ce0       |  out|    1|   ap_memory|                                   A_32|         array|
|A_32_q0        |   in|   24|   ap_memory|                                   A_32|         array|
|p_out          |  out|   24|      ap_vld|                                  p_out|       pointer|
|p_out_ap_vld   |  out|    1|      ap_vld|                                  p_out|       pointer|
+---------------+-----+-----+------------+---------------------------------------+--------------+

