V 50
K _ ddsconfig
Y 1
D 0 0 270 160
Z 10
i 9
P 1 0 120 20 120 0 2 0
L 20 120 10 0 2 0 1 0 reset
A 0 130 10 0 2 0 PINTYPE=IN
P 2 0 100 20 100 0 2 0
L 20 100 10 0 2 0 1 0 clk
A 0 110 10 0 2 0 PINTYPE=IN
P 7 0 80 20 80 0 2 0
L 20 80 10 0 2 0 1 0 datain[15:0]
A 0 90 10 0 2 0 PINTYPE=IN
P 8 0 60 20 60 0 2 0
L 20 60 10 0 2 0 1 0 load
A 0 70 10 0 2 0 PINTYPE=IN
P 9 0 40 20 40 0 2 0
L 20 40 10 0 2 0 1 0 choice
A 0 50 10 0 2 0 PINTYPE=IN
P 3 270 120 250 120 0 3 0
L 180 120 10 0 2 0 1 0 ddswclk
A 250 130 10 0 2 0 PINTYPE=OUT
P 4 270 100 250 100 0 3 0
L 170 100 10 0 2 0 1 0 ddsreset
A 250 110 10 0 2 0 PINTYPE=OUT
P 5 270 80 250 80 0 3 0
L 180 80 10 0 2 0 1 0 ddsfqud
A 250 90 10 0 2 0 PINTYPE=OUT
P 6 270 60 250 60 0 3 0
L 180 60 10 0 2 0 1 0 ddsdata
A 250 70 10 0 2 0 PINTYPE=OUT
U 20 10 10 0 2 3 DEVICE=ddsconfig
U 20 0 10 0 3 0 VFILE=D:/FPGA_PROGRAM/NMR_FPGA/hdl/ddsconfig.v
U 20 -10 10 0 3 0 ACCEL=VCS
U 20 -20 10 0 3 0 LEVEL=VERILOG
U 20 -30 10 0 3 0 VERILOG=ddsconfig
U 20 -40 10 0 3 0 PINORDER=reset clk ddswclk ddsreset ddsfqud ddsdata datain[15:0] load choice 
b 20 20 250 140
E
