var searchData=
[
  ['o_20operation_20functions_0',['I/O operation functions',['../group__DMA__Exported__Functions__Group2.html',1,'']]],
  ['oar1_1',['OAR1',['../structI2C__TypeDef.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_2',['OAR2',['../structI2C__TypeDef.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fbor_5flevel1_3',['OB_BOR_LEVEL1',['../group__FLASHEx__BOR__Reset__Level.html#ga3a888b788e75f0bc1f9add85c9ccd9d6',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel2_4',['OB_BOR_LEVEL2',['../group__FLASHEx__BOR__Reset__Level.html#gad678e849fcf817f6ed2d837538e8ebc2',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5flevel3_5',['OB_BOR_LEVEL3',['../group__FLASHEx__BOR__Reset__Level.html#ga3132b8202c0a345e9dd33d136714b046',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fbor_5foff_6',['OB_BOR_OFF',['../group__FLASHEx__BOR__Reset__Level.html#gaabc231cb1d05a94fe860f67bb5a37b12',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fhw_7',['OB_IWDG_HW',['../group__FLASHEx__Option__Bytes__IWatchdog.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fiwdg_5fsw_8',['OB_IWDG_SW',['../group__FLASHEx__Option__Bytes__IWatchdog.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5frdp_5flevel_5f2_9',['OB_RDP_LEVEL_2',['../group__FLASHEx__Option__Bytes__Read__Protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5fno_5frst_10',['OB_STDBY_NO_RST',['../group__FLASHEx__Option__Bytes__nRST__STDBY.html#gad776ed7b3b9a98013aac9976eedb7e94',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstdby_5frst_11',['OB_STDBY_RST',['../group__FLASHEx__Option__Bytes__nRST__STDBY.html#ga69451a6f69247528f58735c9c83499ce',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstop_5fno_5frst_12',['OB_STOP_NO_RST',['../group__FLASHEx__Option__Bytes__nRST__STOP.html#ga7344fe0ec25c5eb2d11db7c855325436',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fstop_5frst_13',['OB_STOP_RST',['../group__FLASHEx__Option__Bytes__nRST__STOP.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fdisable_14',['OB_WRPSTATE_DISABLE',['../group__FLASHEx__WRP__State.html#gaa34eb6205fe554f65a311ee974d5a4ab',1,'stm32f4xx_hal_flash_ex.h']]],
  ['ob_5fwrpstate_5fenable_15',['OB_WRPSTATE_ENABLE',['../group__FLASHEx__WRP__State.html#ga9fc463145ab57616baa36d95523186a1',1,'stm32f4xx_hal_flash_ex.h']]],
  ['observation_20registers_16',['Software Test Library Observation Registers',['../group__STL__Type.html',1,'']]],
  ['ocfastmode_17',['OCFastMode',['../structTIM__OC__InitTypeDef.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_18',['OCIdleState',['../structTIM__OC__InitTypeDef.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState'],['../structTIM__OnePulse__InitTypeDef.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState']]],
  ['ocmode_19',['OCMode',['../structTIM__OC__InitTypeDef.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode'],['../structTIM__OnePulse__InitTypeDef.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode']]],
  ['ocnidlestate_20',['OCNIdleState',['../structTIM__OC__InitTypeDef.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState'],['../structTIM__OnePulse__InitTypeDef.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState']]],
  ['ocnpolarity_21',['OCNPolarity',['../structTIM__OC__InitTypeDef.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity'],['../structTIM__OnePulse__InitTypeDef.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity']]],
  ['ocpolarity_22',['OCPolarity',['../structTIM__OC__InitTypeDef.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity'],['../structTIM__OnePulse__InitTypeDef.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity']]],
  ['odr_23',['ODR',['../structGPIO__TypeDef.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['of_20stop_20bits_24',['UART Number of Stop Bits',['../group__UART__Stop__Bits.html',1,'']]],
  ['offstate_20selection_20for_20idle_20mode_20state_25',['TIM OSSI OffState Selection for Idle mode state',['../group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html',1,'']]],
  ['offstate_20selection_20for_20run_20mode_20state_26',['TIM OSSR OffState Selection for Run mode state',['../group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html',1,'']]],
  ['offstateidlemode_27',['OffStateIDLEMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_28',['OffStateRunMode',['../structTIM__BreakDeadTimeConfigTypeDef.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['one_20pulse_20functions_29',['One Pulse functions',['../group__TIMEx__Exported__Functions__Group4.html',1,'Extended Timer Complementary One Pulse functions'],['../group__TIM__Exported__Functions__Group5.html',1,'TIM One Pulse functions']]],
  ['one_20pulse_20mode_30',['TIM One Pulse Mode',['../group__TIM__One__Pulse__Mode.html',1,'']]],
  ['opamp_20aliased_20defines_20maintained_20for_20legacy_20purpose_31',['HAL OPAMP Aliased Defines maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Defines.html',1,'']]],
  ['opamp_20aliased_20macros_20maintained_20for_20legacy_20purpose_32',['HAL OPAMP Aliased Macros maintained for legacy purpose',['../group__HAL__OPAMP__Aliased__Macros.html',1,'']]],
  ['operation_20functions_33',['operation functions',['../group__DMA__Exported__Functions__Group2.html',1,'I/O operation functions'],['../group__I2C__Exported__Functions__Group2.html',1,'Input and Output operation functions'],['../group__EXTI__Exported__Functions__Group2.html',1,'IO operation functions'],['../group__UART__Exported__Functions__Group2.html',1,'IO operation functions']]],
  ['optcr_34',['OPTCR',['../structFLASH__TypeDef.html#acfef9b6d7da4271943edc04d7dfdf595',1,'FLASH_TypeDef']]],
  ['optcr1_35',['OPTCR1',['../structFLASH__TypeDef.html#a1dddf235f246a1d4e7e5084cd51e2dd0',1,'FLASH_TypeDef']]],
  ['optcr_5fbyte0_5faddress_36',['OPTCR_BYTE0_ADDRESS',['../group__FLASH__Private__Constants.html#ga8223df020203a97af44e4b14e219d01e',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte1_5faddress_37',['OPTCR_BYTE1_ADDRESS',['../group__FLASH__Private__Constants.html#ga3c08568a9b3a9d213a70eff8e87117ac',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte2_5faddress_38',['OPTCR_BYTE2_ADDRESS',['../group__FLASH__Private__Constants.html#ga600e8029b876676da246a62924a294c7',1,'stm32f4xx_hal_flash.h']]],
  ['optcr_5fbyte3_5faddress_39',['OPTCR_BYTE3_ADDRESS',['../group__FLASH__Private__Constants.html#gab0cdb1b585010a65ca09ecf67055fb94',1,'stm32f4xx_hal_flash.h']]],
  ['option_20bytes_20iwatchdog_40',['FLASH Option Bytes IWatchdog',['../group__FLASHEx__Option__Bytes__IWatchdog.html',1,'']]],
  ['option_20bytes_20nrst_5fstdby_41',['FLASH Option Bytes nRST_STDBY',['../group__FLASHEx__Option__Bytes__nRST__STDBY.html',1,'']]],
  ['option_20bytes_20nrst_5fstop_42',['FLASH Option Bytes nRST_STOP',['../group__FLASHEx__Option__Bytes__nRST__STOP.html',1,'']]],
  ['option_20bytes_20pc_20readwrite_20protection_43',['FLASH Option Bytes PC ReadWrite Protection',['../group__FLASHEx__Option__Bytes__PC__ReadWrite__Protection.html',1,'']]],
  ['option_20bytes_20read_20protection_44',['FLASH Option Bytes Read Protection',['../group__FLASHEx__Option__Bytes__Read__Protection.html',1,'']]],
  ['option_20bytes_20write_20protection_45',['FLASH Option Bytes Write Protection',['../group__FLASHEx__Option__Bytes__Write__Protection.html',1,'']]],
  ['option_20type_46',['Option Type',['../group__FLASHEx__Advanced__Option__Type.html',1,'FLASH Advanced Option Type'],['../group__FLASHEx__Option__Type.html',1,'FLASH Option Type']]],
  ['optionbyte_5fbor_47',['OPTIONBYTE_BOR',['../group__FLASHEx__Option__Type.html#gaf4063216c8386467d187663190936c07',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5frdp_48',['OPTIONBYTE_RDP',['../group__FLASHEx__Option__Type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5fuser_49',['OPTIONBYTE_USER',['../group__FLASHEx__Option__Type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optionbyte_5fwrp_50',['OPTIONBYTE_WRP',['../group__FLASHEx__Option__Type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32f4xx_hal_flash_ex.h']]],
  ['optiontype_51',['OptionType',['../structFLASH__OBProgramInitTypeDef.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_52',['OPTKEYR',['../structFLASH__TypeDef.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['or_53',['OR',['../structTIM__TypeDef.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'TIM_TypeDef']]],
  ['oscillator_20type_54',['Oscillator Type',['../group__RCC__Oscillator__Type.html',1,'']]],
  ['oscillatortype_55',['OscillatorType',['../structRCC__OscInitTypeDef.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_56',['OSPEEDR',['../structGPIO__TypeDef.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['ossi_20offstate_20selection_20for_20idle_20mode_20state_57',['TIM OSSI OffState Selection for Idle mode state',['../group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state.html',1,'']]],
  ['ossr_20offstate_20selection_20for_20run_20mode_20state_58',['TIM OSSR OffState Selection for Run mode state',['../group__TIM__OSSR__Off__State__Selection__for__Run__mode__state.html',1,'']]],
  ['otg_5ffs_5firqn_59',['OTG_FS_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32f411xe.h']]],
  ['otg_5ffs_5fwkup_5firqn_60',['OTG_FS_WKUP_IRQn',['../group__Peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa612f35c4440359c35acbaa3c1458c5f',1,'stm32f411xe.h']]],
  ['otyper_61',['OTYPER',['../structGPIO__TypeDef.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['output_20compare_20and_20pwm_20modes_62',['TIM Output Compare and PWM Modes',['../group__TIM__Output__Compare__and__PWM__modes.html',1,'']]],
  ['output_20compare_20functions_63',['Output Compare functions',['../group__TIMEx__Exported__Functions__Group2.html',1,'Extended Timer Complementary Output Compare functions'],['../group__TIM__Exported__Functions__Group2.html',1,'TIM Output Compare functions']]],
  ['output_20compare_20idle_20state_64',['Output Compare Idle State',['../group__TIM__Output__Compare__N__Idle__State.html',1,'TIM Complementary Output Compare Idle State'],['../group__TIM__Output__Compare__Idle__State.html',1,'TIM Output Compare Idle State']]],
  ['output_20compare_20polarity_65',['Output Compare Polarity',['../group__TIM__Output__Compare__N__Polarity.html',1,'TIM Complementary Output Compare Polarity'],['../group__TIM__Output__Compare__Polarity.html',1,'TIM Output Compare Polarity']]],
  ['output_20compare_20state_66',['Output Compare State',['../group__TIM__Output__Compare__N__State.html',1,'TIM Complementary Output Compare State'],['../group__TIM__Output__Compare__State.html',1,'TIM Output Compare State']]],
  ['output_20enable_67',['TIM Automatic Output Enable',['../group__TIM__AOE__Bit__Set__Reset.html',1,'']]],
  ['output_20fast_20state_68',['TIM Output Fast State',['../group__TIM__Output__Fast__State.html',1,'']]],
  ['output_20operation_20functions_69',['Input and Output operation functions',['../group__I2C__Exported__Functions__Group2.html',1,'']]],
  ['over_20sampling_70',['UART Over Sampling',['../group__UART__Over__Sampling.html',1,'']]],
  ['oversampling_71',['OverSampling',['../structUART__InitTypeDef.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ownaddress1_72',['OwnAddress1',['../structI2C__InitTypeDef.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_73',['OwnAddress2',['../structI2C__InitTypeDef.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]]
];
