// Seed: 1601579984
module module_0 (
    output tri1  id_0,
    output tri0  id_1,
    output uwire id_2
);
  wire id_4, id_5;
  logic id_6;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_4,
      id_4,
      id_6,
      id_4,
      id_5,
      id_5,
      id_4,
      id_6,
      id_6,
      id_4
  );
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    output wor   id_2
);
  logic id_4 = (-1);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire  id_13;
  logic id_14;
  ;
  wire id_15;
  assign id_7 = (id_9);
endmodule
