

================================================================
== Vivado HLS Report for 'carre_do_carre'
================================================================
* Date:           Thu Dec 21 14:59:05 2017

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.78|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    6|    6|         6|          -|          -|  inf |    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %carre_x), !map !765"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %clk), !map !769"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %reset), !map !773"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %e), !map !777"
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %s), !map !781"
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str31, i32 0, [7 x i8]* @p_str132, [4 x i8]* @p_str233, i32 0, i32 0, i1* %clk) nounwind" [src/modules/carre.cpp:4]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPort([6 x i8]* @p_str31, i32 0, [7 x i8]* @p_str132, [6 x i8]* @p_str334, i32 0, i32 0, i1* %reset) nounwind" [src/modules/carre.cpp:5]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %e, [8 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536, [1 x i8]* @p_str536, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536) nounwind" [src/modules/carre.cpp:6]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %s, [8 x i8]* @p_str435, i32 0, i32 0, [1 x i8]* @p_str536, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536, [1 x i8]* @p_str536, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str536, [1 x i8]* @p_str536) nounwind" [src/modules/carre.cpp:7]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProcessDef([6 x i8]* @p_str31, i32 2, [9 x i8]* @p_str637) nounwind" [src/modules/carre.cpp:8]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str738)" [src/modules/carre.cpp:8]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str536) nounwind" [src/modules/carre.cpp:8]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind" [src/modules/carre.cpp:8]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind" [src/modules/carre.cpp:14]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str738, i32 %tmp_s)" [src/modules/carre.cpp:14]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "br label %1" [src/modules/carre.cpp:14]

 <State 2> : 3.91ns
ST_2 : Operation 24 [1/1] (3.90ns)   --->   "%val = call float @_ssdm_op_Read.ap_fifo.volatile.floatP(float* %e)" [src/modules/carre.cpp:6]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>

 <State 3> : 5.78ns
ST_3 : Operation 25 [4/4] (5.78ns)   --->   "%tmp_6 = fmul float %val, %val" [src/modules/carre.cpp:7]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 5.78ns
ST_4 : Operation 26 [3/4] (5.78ns)   --->   "%tmp_6 = fmul float %val, %val" [src/modules/carre.cpp:7]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 5> : 5.78ns
ST_5 : Operation 27 [2/4] (5.78ns)   --->   "%tmp_6 = fmul float %val, %val" [src/modules/carre.cpp:7]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 6> : 5.78ns
ST_6 : Operation 28 [1/4] (5.78ns)   --->   "%tmp_6 = fmul float %val, %val" [src/modules/carre.cpp:7]   --->   Core 98 'FMul' <Latency = 3> <II = 1> <Delay = 5.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

 <State 7> : 3.91ns
ST_7 : Operation 29 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.floatP(float* %carre_x, float %tmp_6)" [src/modules/carre.cpp:7]
ST_7 : Operation 30 [1/1] (3.90ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.floatP(float* %s, float %tmp_6)" [src/modules/carre.cpp:8]   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 31 [1/1] (0.00ns)   --->   "br label %1" [src/modules/carre.cpp:9]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 3.91ns
The critical path consists of the following:
	fifo read on port 'e' (src/modules/carre.cpp:6) [23]  (3.91 ns)

 <State 3>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/carre.cpp:7) [24]  (5.78 ns)

 <State 4>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/carre.cpp:7) [24]  (5.78 ns)

 <State 5>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/carre.cpp:7) [24]  (5.78 ns)

 <State 6>: 5.78ns
The critical path consists of the following:
	'fmul' operation ('tmp', src/modules/carre.cpp:7) [24]  (5.78 ns)

 <State 7>: 3.91ns
The critical path consists of the following:
	fifo write on port 's' (src/modules/carre.cpp:8) [26]  (3.91 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
