# ğŸ’» AXI4-Lite ê¸°ë°˜ SPI/I2C í†µí•© System
> SPIì™€ I2C Master/Slaveë¥¼ ì„¤ê³„í•˜ê³ , UVM í™˜ê²½ì—ì„œ ë™ì‘ì„ ê²€ì¦í•˜ì˜€ìŠµë‹ˆë‹¤.
> ë˜í•œ Microblaze CPUì™€ AXI_I2C Bridge, AXI_API Bridgeë¥¼ ì—°ë™í•˜ì—¬ ì‹¤ì œ ë³´ë“œ ì œì–´ê¹Œì§€ ìˆ˜í–‰í•¨ìœ¼ë¡œì¨, ì„¤ê³„ ë‹¨ê³„ì—ì„œ êµ¬í˜„í•œ ê¸°ëŠ¥ì´ í•˜ë“œì›¨ì–´ í™˜ê²½ì—ì„œë„ ì •ìƒì ìœ¼ë¡œ ë™ì‘í•¨ì„ í™•ì¸í•˜ì˜€ìŠµë‹ˆë‹¤.

---


# ğŸ“Œ í”„ë¡œì íŠ¸ ê°œìš”

| í•­ëª©             | ë‚´ìš©                                                   |
|------------------|--------------------------------------------------------|
| **â±ï¸ ê°œë°œ ê¸°ê°„** | 2024.08.24 ~ 2024.09.01                               |
| **ğŸ–¥ï¸ ê°œë°œ í™˜ê²½**  | Vivado, VCS, VSCode                               |
| **ğŸ’» ì–¸ì–´**       | System Verilog, Verilog                                           |

---

# ğŸ§° Block Diagram
<img width="1583" height="707" alt="image" src="https://github.com/user-attachments/assets/8e1ed11a-676c-4e06-9b5c-8edce6dded6d" />

---

# ğŸ“‰ SPI

## 1ï¸âƒ£ Logic Analyzer(Write / Read)
<img width="2383" height="473" alt="image" src="https://github.com/user-attachments/assets/78323098-dca5-4a45-abb9-e51a02410e93" />

## 2ï¸âƒ£ RTL Simulation
<img width="1506" height="829" alt="image" src="https://github.com/user-attachments/assets/f1fdda0d-38a1-489e-8a59-98839af87cb8" />


---

# ğŸ“ˆ I2C

## 1ï¸âƒ£ Logic Analyzer(Write / Read)
<img width="2240" height="758" alt="image" src="https://github.com/user-attachments/assets/dadc48ef-9603-4b9d-b9c8-e3a2aa1e876b" />

## 2ï¸âƒ£ RTL Simulation
<img width="1658" height="836" alt="image" src="https://github.com/user-attachments/assets/a83f102c-24fe-46d8-9a2b-4c0b8aa902af" />


---

# ğŸ› ï¸ UVM
## 1ï¸âƒ£ Source Code

### Sequence
```verilog
class i2c_seq_item extends uvm_sequence_item;

    rand bit reset;
    rand bit [7:0] tx_data;
         logic [7:0] rx_data;
         logic       done;
         logic [1:0] mode;
    rand bit       enable;
         logic [7:0] inoutPort1;
         logic [7:0] inoutPort2;

    // Reference reg ë³€ê²½
    rand bit [6:0] SLAVE_ADDR;
    rand bit [1:0] REG_NUM;

    // ì œì•½ ì¡°ê±´
    constraint valid_addr_c {
        SLAVE_ADDR inside {7'h60, 7'h70}; // 1100_000 or 1110_000
    }

    constraint reg_num_c {
        REG_NUM inside {0, 1, 2};
    }

endclass
```

### Driver
```verilog
if (i2c_item.REG_NUM == 1) begin
    i_if.tx_data = {i2c_item.SLAVE_ADDR, 1'b1}; // LSB = read for IDR
end else begin
    i_if.tx_data = {i2c_item.SLAVE_ADDR, 1'b0}; // LSB = write for MOR or ODR
end
```
```verilog
if (i2c_item.REG_NUM == 1) begin
    i_if.mode = 3; // LSB = read for IDR
end else begin
    i_if.mode = 0; // LSB = write for MOR or ODR
end
```

### Monitor
```verilog
virtual task run_phase(uvm_phase phase);
    forever begin
        @(posedge i_if.clk);
        @(posedge i_if.done);
        @(posedge i_if.done);
        @(posedge i_if.done);
        @(posedge i_if.done);
        @(posedge i_if.done);
        @(posedge i_if.clk);

        i2c_item.rx_data   = i_if.rx_data;
        i2c_item.tx_data   = i_if.tx_data;
        i2c_item.inoutPort1 = i_if.inoutPort1;
        i2c_item.inoutPort2 = i_if.inoutPort2;
        i2c_item.done      = i_if.done;
        i2c_item.mode      = i_if.mode;
        i2c_item.enable    = i_if.enable;

        @(posedge i_if.clk);

        i2c_item.REG_NUM   = i_if.REG_NUM;
        i2c_item.SLAVE_ADDR = i_if.SLAVE_ADDR;

        `uvm_info("MON", $sformatf("SLAVE_ADDR: %0b, REG_NUM: %0d, tx_data: %0b, inoutPort1: %0b, inoutPort2: %0b",
                    i2c_item.SLAVE_ADDR, i2c_item.REG_NUM, i2c_item.tx_data,
                    i2c_item.inoutPort1, i2c_item.inoutPort2), UVM_NONE);

        send.write(i2c_item);
    end
endtask
```
### Scoreboard
```verilog
// 0: MODER
2'b00: begin // MODER ì“°ê¸°
    if (i2c_item.SLAVE_ADDR == 7'b1100000) begin
        moder_reg1 = i2c_item.tx_data;
        $display("MODER1 updated to: %0b", moder_reg1);
    end else if (i2c_item.SLAVE_ADDR == 7'b1110000) begin
        moder_reg2 = i2c_item.tx_data;
        $display("MODER2 updated to: %0b", moder_reg2);
    end
end
```

```verilog
// 1: IDR
2'b01: begin
    expected = 8'hZZ; // ì´ˆê¸°ê°’
    if (i2c_item.SLAVE_ADDR == 7'b1100000) begin
        for (int i = 0; i < 8; i++) begin
            if (moder_reg1[i] == 1'b0) begin
                if (i2c_item.inoutPort1[i] !== i2c_item.rx_data[i]) begin
                    `uvm_error("SCO", $sformatf("IDR1[%0d] mismatch: expected %0b, got %0b",
                                i, i2c_item.rx_data[i], i2c_item.inoutPort1[i]));
                end
            end
        end
        $display("IDR1 PASS: %0b", i2c_item.rx_data);
    end else if (i2c_item.SLAVE_ADDR == 7'b1110000) begin
        for (int i = 0; i < 8; i++) begin
            if (moder_reg2[i] == 1'b0) begin
                if (i2c_item.inoutPort2[i] !== i2c_item.rx_data[i]) begin
                    `uvm_error("SCO", $sformatf("IDR2[%0d] mismatch: expected %0b, got %0b",
                                i, i2c_item.rx_data[i], i2c_item.inoutPort2[i]));
                end
            end
        end
        $display("IDR2 PASS: %0b", i2c_item.rx_data);
    end
end
```

```verilog
// 2: ODR
2'b10: begin
    expected = 8'hZZ;
    if (i2c_item.SLAVE_ADDR == 7'b1100000) begin
        odr_reg1 = i2c_item.tx_data; // write ì‹œ ODR ê°±ì‹ 
        for (int i = 0; i < 8; i++) begin
            if (moder_reg1[i] == 1'b1 && i2c_item.inoutPort1[i] !== odr_reg1[i]) begin
                `uvm_error("SCO", $sformatf("ODR1[%0d] mismatch: expected %0b, got %0b",
                            i, odr_reg1[i], i2c_item.inoutPort1[i]));
            end
        end
        $display("ODR1 PASS: %0b", odr_reg1);
    end else if (i2c_item.SLAVE_ADDR == 7'b1110000) begin
        odr_reg2 = i2c_item.tx_data; // write ì‹œ ODR ê°±ì‹ 
        for (int i = 0; i < 8; i++) begin
            if (moder_reg2[i] == 1'b1 && i2c_item.inoutPort2[i] !== odr_reg2[i]) begin
                `uvm_error("SCO", $sformatf("ODR2[%0d] mismatch: expected %0b, got %0b",
                            i, odr_reg2[i], i2c_item.inoutPort2[i]));
            end
        end
        $display("ODR2 PASS: %0b", odr_reg2);
    end
end
```

## 2ï¸âƒ£ UVM Report
<img width="1672" height="916" alt="image" src="https://github.com/user-attachments/assets/4437348d-77a4-45e3-ab53-cf07f9a11c6f" />

ì‹œë®¬ë ˆì´ì…˜ì´ ì •ìƒì ìœ¼ë¡œ ì¢…ë£Œë˜ì—ˆê³  ì˜¤ë¥˜ ì—†ì´ PASSëœ ê²ƒì„ í™•ì¸í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

<img width="381" height="358" alt="image" src="https://github.com/user-attachments/assets/128ec8b3-d624-4996-9c0b-7399a135e6a1" />

---

# ğŸ“– UVM Verification Result
<img width="1803" height="660" alt="image" src="https://github.com/user-attachments/assets/48cb2f39-50ac-45e7-ae50-09c576958d52" />

