cur_speed	,	V_50
chip_select	,	V_64
spin_lock_init	,	F_40
of_match_device	,	F_37
SPI_CS_SW	,	V_120
status_reg	,	V_90
"Error: No device match found\n"	,	L_8
cur_spi	,	V_52
read_words	,	V_30
len	,	V_14
dev	,	V_78
spi_unregister_master	,	F_61
spi_message	,	V_72
SPI_ACTIVE_SCLK_DRIVE_LOW	,	V_62
xfer_completion	,	V_81
spi_max_frequency	,	V_70
xfer	,	V_76
def_command_reg	,	V_54
DATA_DIR_RX	,	V_39
pm_runtime_put	,	F_26
request_irq	,	F_46
EIO	,	V_83
tegra_sflash_readl	,	F_1
wait_for_completion_timeout	,	F_22
cur_words	,	V_35
SPI_MODES	,	V_56
"CpuXfer ERROR bit set 0x%x\n"	,	L_5
SPI_RX_EN	,	V_66
"master allocation failed\n"	,	L_9
"spi-max-frequency"	,	L_7
INIT_COMPLETION	,	F_21
of_node	,	V_99
tegra_sflash_resume	,	F_65
SPI_STATUS	,	V_8
SPI_CPOL	,	V_60
device	,	V_121
tegra_sflash_calculate_curr_xfer_param	,	F_6
spi_master_get_devdata	,	F_12
actual_length	,	V_79
free_irq	,	F_57
device_node	,	V_97
rx_status	,	V_85
tegra_sflash_start_transfer_one	,	F_11
of_property_read_u32	,	F_35
tegra_sflash_runtime_resume	,	F_52
num_chipselect	,	V_112
SPI_DMA_TIMEOUT	,	V_82
DATA_DIR_TX	,	V_37
devm_ioremap_resource	,	F_42
u8	,	T_1
i	,	V_27
irq	,	V_93
pm_runtime_get_sync	,	F_17
spi_device	,	V_9
tegra_sflash_isr	,	F_33
SPI_RDY	,	V_6
spi_master_suspend	,	F_64
r	,	V_103
exit_pm_disable	,	V_118
t	,	V_12
x	,	V_28
MAX_CHIP_SELECT	,	V_113
platform_device	,	V_100
tx_buf	,	V_24
handle_cpu_based_xfer	,	F_27
"spi can not start transfer, err %d\n"	,	L_2
is_first_of_msg	,	V_44
SPI_FIFO_DEPTH	,	V_19
max_speed_hz	,	V_69
is_single_xfer	,	V_45
reg	,	V_3
dma_control_reg	,	V_42
"CpuXfer 0x%08x:0x%08x\n"	,	L_6
platform_get_irq	,	F_45
ret	,	V_77
exit_free_master	,	V_116
tegra_sflash_probe	,	F_36
max_n_32bit	,	V_23
tegra_sflash_parse_dt	,	F_34
spin_unlock_irqrestore	,	F_32
context_data	,	V_94
list_is_singular	,	F_19
cs_change	,	V_86
"pm runtime failed, e = %d\n"	,	L_14
platform_get_resource	,	F_41
transfer_one_message	,	V_111
tx_status	,	V_84
spi_finalize_current_message	,	F_25
curr_xfer_words	,	V_20
tegra_sflash_remove	,	F_59
SPI_TX_EN	,	V_67
SPI_BIT_LENGTH	,	F_14
SPI_IE_TXC	,	V_38
speed	,	V_47
dev_err	,	F_18
cur_direction	,	V_36
tegra_sflash_of_match	,	V_106
"spi trasfer timeout, err %d\n"	,	L_3
of_device_id	,	V_104
spi_master_resume	,	F_66
devm_clk_get	,	F_48
cur_tx_pos	,	V_25
tegra_sflash_transfer_one_message	,	F_16
clk_disable_unprepare	,	F_67
curr_xfer	,	V_53
tegra_sflash_runtime_suspend	,	F_56
"pm runtime get failed, e = %d\n"	,	L_12
speed_hz	,	V_49
"can not get clock\n"	,	L_11
cur_pos	,	V_15
SPI_M_S	,	V_119
setup	,	V_110
remain_len	,	V_13
base	,	V_4
ENOMEM	,	V_108
SPI_RX_FIFO	,	V_34
dev_get_drvdata	,	F_63
bytes_per_word	,	V_17
tegra_sflash_setup	,	F_15
cur_rx_pos	,	V_32
bus_num	,	V_114
spi_master_put	,	F_58
spi_master	,	V_71
SPI_DMA_CTL	,	V_41
SPI_CPHA	,	V_58
lock	,	V_89
tegra_periph_reset_assert	,	F_29
val	,	V_5
tegra_sflash_fill_tx_fifo_from_client_txbuf	,	F_7
clk	,	V_51
SPI_TX_OVF	,	V_95
"Failed to register ISR for IRQ %d\n"	,	L_10
SPI_CS_VAL_HIGH	,	V_55
IRQ_HANDLED	,	V_92
tegra_sflash_writel	,	F_3
SPI_RXF_EMPTY	,	V_33
"Error in Transfer\n"	,	L_4
tegra_periph_reset_deassert	,	F_30
status	,	V_22
ENODEV	,	V_107
pm_runtime_status_suspended	,	F_55
flags	,	V_88
command_reg	,	V_65
SPI_CS0_EN	,	V_63
SPI_IE_RXC	,	V_40
init_completion	,	F_49
pm_runtime_enabled	,	F_51
max_word	,	V_16
is_first_msg	,	V_74
mode_bits	,	V_109
transfers	,	V_80
bits_per_word	,	V_18
pm_runtime_disable	,	F_54
clk_prepare_enable	,	F_68
"pm_runtime_get() failed, err = %d\n"	,	L_1
delay_usecs	,	V_87
tegra_sflash_data	,	V_1
udelay	,	F_24
single_xfer	,	V_75
complete	,	F_31
SPI_CK_SDA_FALLING	,	V_59
msg	,	V_73
SPI_TXF_FULL	,	V_26
tegra_sflash_read_rx_fifo_to_client_rxbuf	,	F_8
mode	,	V_57
pdev	,	V_101
u32	,	T_2
resource	,	V_102
spi_transfer	,	V_11
rx_buf	,	V_31
SPI_BSY	,	V_91
spi	,	V_10
tegra_sflash_start_cpu_based_transfer	,	F_9
SPI_RX_UNF	,	V_96
PTR_ERR	,	F_44
SPI_DMA_BLK_COUNT	,	F_10
SPI_ACTIVE_SCLK_DRIVE_HIGH	,	V_61
spin_lock_irqsave	,	F_28
list_for_each_entry	,	F_20
SPI_DMA_EN	,	V_43
clk_set_rate	,	F_13
platform_set_drvdata	,	F_39
np	,	V_98
platform_get_drvdata	,	F_60
tsd	,	V_2
"clk_prepare failed: %d\n"	,	L_15
SPI_TX_FIFO	,	V_29
tegra_sflash_clear_status	,	F_5
spi_register_master	,	F_53
exit_free_irq	,	V_117
"can not register to master err %d\n"	,	L_13
IORESOURCE_MEM	,	V_115
pm_runtime_enable	,	F_50
dev_name	,	F_47
readl	,	F_2
writel	,	F_4
SPI_COMMAND	,	V_68
irqreturn_t	,	T_3
match	,	V_105
tegra_sflash_suspend	,	F_62
WARN_ON	,	F_23
command	,	V_48
SPI_FIFO_ERROR	,	V_7
nbytes	,	V_21
master	,	V_46
spi_alloc_master	,	F_38
IS_ERR	,	F_43
