Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date             : Mon May 01 15:49:42 2017
| Host             : 2002-16 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file chip_8A_board_power_routed.rpt -pb chip_8A_board_power_summary_routed.pb -rpx chip_8A_board_power_routed.rpx
| Design           : chip_8A_board
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.114 |
| Dynamic (W)              | 0.016 |
| Device Static (W)        | 0.098 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.5  |
| Junction Temperature (C) | 25.5  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |    <0.001 |        3 |       --- |             --- |
| Slice Logic              |     0.005 |     2809 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1222 |     63400 |            1.93 |
|   CARRY4                 |    <0.001 |       93 |     15850 |            0.59 |
|   LUT as Distributed RAM |    <0.001 |       64 |     19000 |            0.34 |
|   Register               |    <0.001 |     1011 |    126800 |            0.80 |
|   BUFG                   |    <0.001 |        2 |        32 |            6.25 |
|   F7/F8 Muxes            |    <0.001 |       94 |     63400 |            0.15 |
|   Others                 |     0.000 |       19 |       --- |             --- |
| Signals                  |     0.006 |     2255 |       --- |             --- |
| Block RAM                |     0.002 |       18 |       135 |           13.33 |
| I/O                      |     0.003 |       54 |       210 |           25.71 |
| Static Power             |     0.098 |          |           |                 |
| Total                    |     0.114 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.029 |       0.013 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| chip_8A_board               |     0.016 |
|   my_clock_div              |    <0.001 |
|   my_core                   |     0.007 |
|   my_mem_controller         |     0.004 |
|     MEM                     |    <0.001 |
|     ROM                     |     0.002 |
|   my_time_keeper            |    <0.001 |
|   my_vga_controller         |     0.001 |
|     vga_VBUFF_reg_0_1_0_0   |    <0.001 |
|     vga_VBUFF_reg_0_1_10_10 |    <0.001 |
|     vga_VBUFF_reg_0_1_11_11 |    <0.001 |
|     vga_VBUFF_reg_0_1_12_12 |    <0.001 |
|     vga_VBUFF_reg_0_1_13_13 |    <0.001 |
|     vga_VBUFF_reg_0_1_14_14 |    <0.001 |
|     vga_VBUFF_reg_0_1_15_15 |    <0.001 |
|     vga_VBUFF_reg_0_1_16_16 |    <0.001 |
|     vga_VBUFF_reg_0_1_17_17 |    <0.001 |
|     vga_VBUFF_reg_0_1_18_18 |    <0.001 |
|     vga_VBUFF_reg_0_1_19_19 |    <0.001 |
|     vga_VBUFF_reg_0_1_1_1   |    <0.001 |
|     vga_VBUFF_reg_0_1_20_20 |    <0.001 |
|     vga_VBUFF_reg_0_1_21_21 |    <0.001 |
|     vga_VBUFF_reg_0_1_22_22 |    <0.001 |
|     vga_VBUFF_reg_0_1_23_23 |    <0.001 |
|     vga_VBUFF_reg_0_1_24_24 |    <0.001 |
|     vga_VBUFF_reg_0_1_25_25 |    <0.001 |
|     vga_VBUFF_reg_0_1_26_26 |    <0.001 |
|     vga_VBUFF_reg_0_1_27_27 |    <0.001 |
|     vga_VBUFF_reg_0_1_28_28 |    <0.001 |
|     vga_VBUFF_reg_0_1_29_29 |    <0.001 |
|     vga_VBUFF_reg_0_1_2_2   |    <0.001 |
|     vga_VBUFF_reg_0_1_30_30 |    <0.001 |
|     vga_VBUFF_reg_0_1_31_31 |    <0.001 |
|     vga_VBUFF_reg_0_1_32_32 |    <0.001 |
|     vga_VBUFF_reg_0_1_33_33 |    <0.001 |
|     vga_VBUFF_reg_0_1_34_34 |    <0.001 |
|     vga_VBUFF_reg_0_1_35_35 |    <0.001 |
|     vga_VBUFF_reg_0_1_36_36 |    <0.001 |
|     vga_VBUFF_reg_0_1_37_37 |    <0.001 |
|     vga_VBUFF_reg_0_1_38_38 |    <0.001 |
|     vga_VBUFF_reg_0_1_39_39 |    <0.001 |
|     vga_VBUFF_reg_0_1_3_3   |    <0.001 |
|     vga_VBUFF_reg_0_1_40_40 |    <0.001 |
|     vga_VBUFF_reg_0_1_41_41 |    <0.001 |
|     vga_VBUFF_reg_0_1_42_42 |    <0.001 |
|     vga_VBUFF_reg_0_1_43_43 |    <0.001 |
|     vga_VBUFF_reg_0_1_44_44 |    <0.001 |
|     vga_VBUFF_reg_0_1_45_45 |    <0.001 |
|     vga_VBUFF_reg_0_1_46_46 |    <0.001 |
|     vga_VBUFF_reg_0_1_47_47 |    <0.001 |
|     vga_VBUFF_reg_0_1_48_48 |    <0.001 |
|     vga_VBUFF_reg_0_1_49_49 |    <0.001 |
|     vga_VBUFF_reg_0_1_4_4   |    <0.001 |
|     vga_VBUFF_reg_0_1_50_50 |    <0.001 |
|     vga_VBUFF_reg_0_1_51_51 |    <0.001 |
|     vga_VBUFF_reg_0_1_52_52 |    <0.001 |
|     vga_VBUFF_reg_0_1_53_53 |    <0.001 |
|     vga_VBUFF_reg_0_1_54_54 |    <0.001 |
|     vga_VBUFF_reg_0_1_55_55 |    <0.001 |
|     vga_VBUFF_reg_0_1_56_56 |    <0.001 |
|     vga_VBUFF_reg_0_1_57_57 |    <0.001 |
|     vga_VBUFF_reg_0_1_58_58 |    <0.001 |
|     vga_VBUFF_reg_0_1_59_59 |    <0.001 |
|     vga_VBUFF_reg_0_1_5_5   |    <0.001 |
|     vga_VBUFF_reg_0_1_60_60 |    <0.001 |
|     vga_VBUFF_reg_0_1_61_61 |    <0.001 |
|     vga_VBUFF_reg_0_1_62_62 |    <0.001 |
|     vga_VBUFF_reg_0_1_63_63 |    <0.001 |
|     vga_VBUFF_reg_0_1_6_6   |    <0.001 |
|     vga_VBUFF_reg_0_1_7_7   |    <0.001 |
|     vga_VBUFF_reg_0_1_8_8   |    <0.001 |
|     vga_VBUFF_reg_0_1_9_9   |    <0.001 |
+-----------------------------+-----------+


