# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../design.v" \
"../../../../../sync_3_counter/tb_syn_count.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
