
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.69

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: src[1] (input port clocked by clk)
Endpoint: src_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
     1    1.25    0.00    0.00    3.00 ^ src[1] (in)
                                         src[1] (net)
                  0.00    0.00    3.00 ^ _959_/A (BUF_X1)
     1    1.00    0.01    0.02    3.02 ^ _959_/Z (BUF_X1)
                                         net290 (net)
                  0.01    0.00    3.02 ^ output290/A (BUF_X1)
     1    0.15    0.00    0.02    3.03 ^ output290/Z (BUF_X1)
                                         src_o[1] (net)
                  0.00    0.00    3.03 ^ src_o[1] (out)
                                  3.03   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.03   data arrival time
-----------------------------------------------------------------------------
                                  6.03   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: src_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.39    0.00    0.00    3.00 v osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    3.00 v input7/A (BUF_X32)
     1   46.08    0.00    0.02    3.02 v input7/Z (BUF_X32)
                                         net7 (net)
                  0.04    0.03    3.05 v wire802/A (BUF_X8)
     1   49.21    0.01    0.04    3.09 v wire802/Z (BUF_X8)
                                         net802 (net)
                  0.04    0.03    3.12 v wire801/A (BUF_X16)
     1   78.76    0.01    0.04    3.17 v wire801/Z (BUF_X16)
                                         net801 (net)
                  0.10    0.08    3.25 v wire800/A (BUF_X32)
    97  269.71    0.01    0.05    3.30 v wire800/Z (BUF_X32)
                                         net800 (net)
                  0.30    0.24    3.54 v _491_/A2 (AND2_X4)
    24  106.09    0.03    0.14    3.69 v _491_/ZN (AND2_X4)
                                         _062_ (net)
                  0.03    0.00    3.69 v _630_/C2 (AOI222_X2)
     1   50.03    0.21    0.29    3.97 ^ _630_/ZN (AOI222_X2)
                                         _170_ (net)
                  0.21    0.00    3.98 ^ _631_/A (INV_X32)
     1   43.24    0.03   -0.01    3.97 v _631_/ZN (INV_X32)
                                         net294 (net)
                  0.04    0.03    4.00 v wire484/A (BUF_X8)
     1   45.31    0.01    0.04    4.04 v wire484/Z (BUF_X8)
                                         net484 (net)
                  0.04    0.03    4.07 v wire483/A (BUF_X16)
     1   65.19    0.01    0.04    4.11 v wire483/Z (BUF_X16)
                                         net483 (net)
                  0.07    0.06    4.17 v wire482/A (BUF_X16)
     1   54.82    0.01    0.05    4.22 v wire482/Z (BUF_X16)
                                         net482 (net)
                  0.05    0.04    4.26 v output294/A (BUF_X1)
     1    0.79    0.01    0.04    4.31 v output294/Z (BUF_X1)
                                         src_o[23] (net)
                  0.01    0.00    4.31 v src_o[23] (out)
                                  4.31   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.31   data arrival time
-----------------------------------------------------------------------------
                                  7.69   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: osize_vector[0] (input port clocked by clk)
Endpoint: src_o[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
     1   24.39    0.00    0.00    3.00 v osize_vector[0] (in)
                                         osize_vector[0] (net)
                  0.00    0.00    3.00 v input7/A (BUF_X32)
     1   46.08    0.00    0.02    3.02 v input7/Z (BUF_X32)
                                         net7 (net)
                  0.04    0.03    3.05 v wire802/A (BUF_X8)
     1   49.21    0.01    0.04    3.09 v wire802/Z (BUF_X8)
                                         net802 (net)
                  0.04    0.03    3.12 v wire801/A (BUF_X16)
     1   78.76    0.01    0.04    3.17 v wire801/Z (BUF_X16)
                                         net801 (net)
                  0.10    0.08    3.25 v wire800/A (BUF_X32)
    97  269.71    0.01    0.05    3.30 v wire800/Z (BUF_X32)
                                         net800 (net)
                  0.30    0.24    3.54 v _491_/A2 (AND2_X4)
    24  106.09    0.03    0.14    3.69 v _491_/ZN (AND2_X4)
                                         _062_ (net)
                  0.03    0.00    3.69 v _630_/C2 (AOI222_X2)
     1   50.03    0.21    0.29    3.97 ^ _630_/ZN (AOI222_X2)
                                         _170_ (net)
                  0.21    0.00    3.98 ^ _631_/A (INV_X32)
     1   43.24    0.03   -0.01    3.97 v _631_/ZN (INV_X32)
                                         net294 (net)
                  0.04    0.03    4.00 v wire484/A (BUF_X8)
     1   45.31    0.01    0.04    4.04 v wire484/Z (BUF_X8)
                                         net484 (net)
                  0.04    0.03    4.07 v wire483/A (BUF_X16)
     1   65.19    0.01    0.04    4.11 v wire483/Z (BUF_X16)
                                         net483 (net)
                  0.07    0.06    4.17 v wire482/A (BUF_X16)
     1   54.82    0.01    0.05    4.22 v wire482/Z (BUF_X16)
                                         net482 (net)
                  0.05    0.04    4.26 v output294/A (BUF_X1)
     1    0.79    0.01    0.04    4.31 v output294/Z (BUF_X1)
                                         src_o[23] (net)
                  0.01    0.00    4.31 v src_o[23] (out)
                                  4.31   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.31   data arrival time
-----------------------------------------------------------------------------
                                  7.69   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max slew

Pin                                    Limit    Slew   Slack
------------------------------------------------------------
_630_/ZN                                0.20    0.21   -0.01 (VIOLATED)

max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_630_/ZN                               25.63   50.03  -24.40 (VIOLATED)
_640_/ZN                               25.63   26.24   -0.60 (VIOLATED)
_615_/ZN                               25.63   26.07   -0.44 (VIOLATED)
_628_/ZN                               25.63   25.93   -0.29 (VIOLATED)


==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
-0.010389176197350025

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
-0.0523

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
-24.396366119384766

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.63479995727539

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.9517

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 1

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
4.3073

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.6927

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
178.596801

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          3.92e-04   3.98e-04   4.17e-04   1.21e-03 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.92e-04   3.98e-04   4.17e-04   1.21e-03 100.0%
                          32.5%      33.0%      34.5%
