This is an example found in the USRP code where an inertial delay (intra-assignment) is used in a module. Iverilog fails to initialize this code properly, but works when the delay is removed. GPLCver correclty simulates this code. Bug?

