

================================================================
== Vitis HLS Report for 'matmul_partition_Pipeline_readA'
================================================================
* Date:           Mon Jul 21 16:25:50 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- readA   |      257|      257|         3|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_partition.cpp:46]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_partition.cpp:46]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%itr = alloca i32 1" [../matmul_partition.cpp:46]   --->   Operation 8 'alloca' 'itr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %dim"   --->   Operation 9 'read' 'dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln46_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln46"   --->   Operation 10 'read' 'sext_ln46_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %empty"   --->   Operation 11 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln46_cast = sext i62 %sext_ln46_read"   --->   Operation 12 'sext' 'sext_ln46_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 256, void @empty_2, void @empty_10, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln46 = store i31 0, i31 %itr" [../matmul_partition.cpp:46]   --->   Operation 14 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 0, i32 %i" [../matmul_partition.cpp:46]   --->   Operation 15 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 0, i32 %j" [../matmul_partition.cpp:46]   --->   Operation 16 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%itr_2 = load i31 %itr" [../matmul_partition.cpp:46]   --->   Operation 18 'load' 'itr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.52ns)   --->   "%icmp_ln46 = icmp_eq  i31 %itr_2, i31 %tmp" [../matmul_partition.cpp:46]   --->   Operation 20 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%add_ln46 = add i31 %itr_2, i31 1" [../matmul_partition.cpp:46]   --->   Operation 21 'add' 'add_ln46' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.body.split, void %for.body14.lr.ph.exitStub" [../matmul_partition.cpp:46]   --->   Operation 22 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln46 = store i31 %add_ln46, i31 %itr" [../matmul_partition.cpp:46]   --->   Operation 23 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [../matmul_partition.cpp:48]   --->   Operation 24 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_load = load i32 %i" [../matmul_partition.cpp:50]   --->   Operation 25 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln46_cast" [../matmul_partition.cpp:46]   --->   Operation 26 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (2.55ns)   --->   "%icmp_ln48 = icmp_eq  i32 %j_load, i32 %dim_read" [../matmul_partition.cpp:48]   --->   Operation 27 'icmp' 'icmp_ln48' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (2.55ns)   --->   "%add_ln50 = add i32 %i_load, i32 1" [../matmul_partition.cpp:50]   --->   Operation 28 'add' 'add_ln50' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.69ns)   --->   "%j_5 = select i1 %icmp_ln48, i32 0, i32 %j_load" [../matmul_partition.cpp:48]   --->   Operation 29 'select' 'j_5' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i32 %j_5" [../matmul_partition.cpp:48]   --->   Operation 30 'trunc' 'trunc_ln48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln48_1 = trunc i32 %j_5" [../matmul_partition.cpp:48]   --->   Operation 31 'trunc' 'trunc_ln48_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.69ns)   --->   "%i_2 = select i1 %icmp_ln48, i32 %add_ln50, i32 %i_load" [../matmul_partition.cpp:48]   --->   Operation 32 'select' 'i_2' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr" [../matmul_partition.cpp:52]   --->   Operation 33 'read' 'gmem_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln52 = trunc i32 %i_2" [../matmul_partition.cpp:52]   --->   Operation 34 'trunc' 'trunc_ln52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln52, i4 0" [../matmul_partition.cpp:52]   --->   Operation 35 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.91ns)   --->   "%add_ln52 = add i8 %shl_ln, i8 %trunc_ln48_1" [../matmul_partition.cpp:52]   --->   Operation 36 'add' 'add_ln52' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %add_ln52, i32 4, i32 7" [../matmul_partition.cpp:52]   --->   Operation 37 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%switch_ln52 = switch i4 %trunc_ln48, void %arrayidx4.case.15, i4 0, void %arrayidx4.case.0, i4 1, void %arrayidx4.case.1, i4 2, void %arrayidx4.case.2, i4 3, void %arrayidx4.case.3, i4 4, void %arrayidx4.case.4, i4 5, void %arrayidx4.case.5, i4 6, void %arrayidx4.case.6, i4 7, void %arrayidx4.case.7, i4 8, void %arrayidx4.case.8, i4 9, void %arrayidx4.case.9, i4 10, void %arrayidx4.case.10, i4 11, void %arrayidx4.case.11, i4 12, void %arrayidx4.case.12, i4 13, void %arrayidx4.case.13, i4 14, void %arrayidx4.case.14" [../matmul_partition.cpp:52]   --->   Operation 38 'switch' 'switch_ln52' <Predicate = true> <Delay = 1.73>
ST_2 : Operation 39 [1/1] (2.55ns)   --->   "%j_6 = add i32 %j_5, i32 1" [../matmul_partition.cpp:46]   --->   Operation 39 'add' 'j_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %i_2, i32 %i" [../matmul_partition.cpp:46]   --->   Operation 40 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 95 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 95 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../matmul_partition.cpp:46]   --->   Operation 41 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%speclooptripcount_ln47 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [../matmul_partition.cpp:47]   --->   Operation 42 'speclooptripcount' 'speclooptripcount_ln47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [../matmul_partition.cpp:46]   --->   Operation 43 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln52 = zext i4 %lshr_ln" [../matmul_partition.cpp:52]   --->   Operation 44 'zext' 'zext_ln52' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 45 'getelementptr' 'A_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%A_1_addr = getelementptr i32 %A_1, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 46 'getelementptr' 'A_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%A_2_addr = getelementptr i32 %A_2, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 47 'getelementptr' 'A_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%A_3_addr = getelementptr i32 %A_3, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 48 'getelementptr' 'A_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%A_4_addr = getelementptr i32 %A_4, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 49 'getelementptr' 'A_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%A_5_addr = getelementptr i32 %A_5, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 50 'getelementptr' 'A_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_6_addr = getelementptr i32 %A_6, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 51 'getelementptr' 'A_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%A_7_addr = getelementptr i32 %A_7, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 52 'getelementptr' 'A_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%A_8_addr = getelementptr i32 %A_8, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 53 'getelementptr' 'A_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%A_9_addr = getelementptr i32 %A_9, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 54 'getelementptr' 'A_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%A_10_addr = getelementptr i32 %A_10, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 55 'getelementptr' 'A_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%A_11_addr = getelementptr i32 %A_11, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 56 'getelementptr' 'A_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%A_12_addr = getelementptr i32 %A_12, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 57 'getelementptr' 'A_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%A_13_addr = getelementptr i32 %A_13, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 58 'getelementptr' 'A_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%A_14_addr = getelementptr i32 %A_14, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 59 'getelementptr' 'A_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%A_15_addr = getelementptr i32 %A_15, i64 0, i64 %zext_ln52" [../matmul_partition.cpp:52]   --->   Operation 60 'getelementptr' 'A_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_14_addr" [../matmul_partition.cpp:52]   --->   Operation 61 'store' 'store_ln52' <Predicate = (trunc_ln48 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 62 'br' 'br_ln52' <Predicate = (trunc_ln48 == 14)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_13_addr" [../matmul_partition.cpp:52]   --->   Operation 63 'store' 'store_ln52' <Predicate = (trunc_ln48 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 64 'br' 'br_ln52' <Predicate = (trunc_ln48 == 13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_12_addr" [../matmul_partition.cpp:52]   --->   Operation 65 'store' 'store_ln52' <Predicate = (trunc_ln48 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 66 'br' 'br_ln52' <Predicate = (trunc_ln48 == 12)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_11_addr" [../matmul_partition.cpp:52]   --->   Operation 67 'store' 'store_ln52' <Predicate = (trunc_ln48 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 68 'br' 'br_ln52' <Predicate = (trunc_ln48 == 11)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_10_addr" [../matmul_partition.cpp:52]   --->   Operation 69 'store' 'store_ln52' <Predicate = (trunc_ln48 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 70 'br' 'br_ln52' <Predicate = (trunc_ln48 == 10)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_9_addr" [../matmul_partition.cpp:52]   --->   Operation 71 'store' 'store_ln52' <Predicate = (trunc_ln48 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 72 'br' 'br_ln52' <Predicate = (trunc_ln48 == 9)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_8_addr" [../matmul_partition.cpp:52]   --->   Operation 73 'store' 'store_ln52' <Predicate = (trunc_ln48 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 74 'br' 'br_ln52' <Predicate = (trunc_ln48 == 8)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_7_addr" [../matmul_partition.cpp:52]   --->   Operation 75 'store' 'store_ln52' <Predicate = (trunc_ln48 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 76 'br' 'br_ln52' <Predicate = (trunc_ln48 == 7)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_6_addr" [../matmul_partition.cpp:52]   --->   Operation 77 'store' 'store_ln52' <Predicate = (trunc_ln48 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 78 'br' 'br_ln52' <Predicate = (trunc_ln48 == 6)> <Delay = 0.00>
ST_3 : Operation 79 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_5_addr" [../matmul_partition.cpp:52]   --->   Operation 79 'store' 'store_ln52' <Predicate = (trunc_ln48 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 80 'br' 'br_ln52' <Predicate = (trunc_ln48 == 5)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_4_addr" [../matmul_partition.cpp:52]   --->   Operation 81 'store' 'store_ln52' <Predicate = (trunc_ln48 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 82 'br' 'br_ln52' <Predicate = (trunc_ln48 == 4)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_3_addr" [../matmul_partition.cpp:52]   --->   Operation 83 'store' 'store_ln52' <Predicate = (trunc_ln48 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 84 'br' 'br_ln52' <Predicate = (trunc_ln48 == 3)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_2_addr" [../matmul_partition.cpp:52]   --->   Operation 85 'store' 'store_ln52' <Predicate = (trunc_ln48 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 86 'br' 'br_ln52' <Predicate = (trunc_ln48 == 2)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_1_addr" [../matmul_partition.cpp:52]   --->   Operation 87 'store' 'store_ln52' <Predicate = (trunc_ln48 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 88 'br' 'br_ln52' <Predicate = (trunc_ln48 == 1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_addr" [../matmul_partition.cpp:52]   --->   Operation 89 'store' 'store_ln52' <Predicate = (trunc_ln48 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 90 'br' 'br_ln52' <Predicate = (trunc_ln48 == 0)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] ( I:2.32ns O:2.32ns )   --->   "%store_ln52 = store i32 %gmem_addr_read, i4 %A_15_addr" [../matmul_partition.cpp:52]   --->   Operation 91 'store' 'store_ln52' <Predicate = (trunc_ln48 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln52 = br void %arrayidx4.exit" [../matmul_partition.cpp:52]   --->   Operation 92 'br' 'br_ln52' <Predicate = (trunc_ln48 == 15)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln46 = store i32 %j_6, i32 %j" [../matmul_partition.cpp:46]   --->   Operation 93 'store' 'store_ln46' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.body" [../matmul_partition.cpp:46]   --->   Operation 94 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.698ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', ../matmul_partition.cpp:46) of constant 0 on local variable 'itr', ../matmul_partition.cpp:46 [29]  (1.588 ns)
	'load' operation 31 bit ('itr', ../matmul_partition.cpp:46) on local variable 'itr', ../matmul_partition.cpp:46 [34]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln46', ../matmul_partition.cpp:46) [36]  (2.522 ns)
	'store' operation 0 bit ('store_ln46', ../matmul_partition.cpp:46) of variable 'add_ln46', ../matmul_partition.cpp:46 on local variable 'itr', ../matmul_partition.cpp:46 [125]  (1.588 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', ../matmul_partition.cpp:46) [42]  (0.000 ns)
	bus read operation ('gmem_addr_read', ../matmul_partition.cpp:52) on port 'gmem' (../matmul_partition.cpp:52) [52]  (7.300 ns)

 <State 3>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation 4 bit ('A_15_addr', ../matmul_partition.cpp:52) [73]  (0.000 ns)
	'store' operation 0 bit ('store_ln52', ../matmul_partition.cpp:52) of variable 'gmem_addr_read', ../matmul_partition.cpp:52 on array 'A_15' [121]  (2.322 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
