<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>calculateLayer2</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>8.280</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>28541</Best-caseLatency>
            <Average-caseLatency>28541</Average-caseLatency>
            <Worst-caseLatency>28541</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.285 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.285 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.285 ms</Worst-caseRealTimeLatency>
            <Interval-min>28542</Interval-min>
            <Interval-max>28542</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                <Slack>7.30</Slack>
                <TripCount>1014</TripCount>
                <Latency>28539</Latency>
                <AbsoluteTimeLatency>285390</AbsoluteTimeLatency>
                <PipelineII>28</PipelineII>
                <PipelineDepth>176</PipelineDepth>
                <InstanceList/>
            </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>calculateLayer2.cpp:17</SourceLocation>
            <SummaryOfLoopViolations>
                <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                    <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>calculateLayer2.cpp:20</SourceLocation>
                </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>5</BRAM_18K>
            <DSP>8</DSP>
            <FF>5483</FF>
            <LUT>5441</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_AWADDR</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WDATA</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_WSTRB</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_ARADDR</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RDATA</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_RRESP</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BVALID</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BREADY</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_CTRL_bus_BRESP</name>
            <Object>CTRL_bus</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>calculateLayer2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>calculateLayer2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>calculateLayer2</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Addr_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_EN_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_WEN_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Din_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Dout_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Clk_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Rst_A</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Addr_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_EN_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_WEN_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Din_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Dout_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Clk_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>Layer1_Weights_CPU_Rst_B</name>
            <Object>Layer1_Weights_CPU</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>calculateLayer2</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_SIGMOID_fu_533</InstName>
                    <ModuleName>SIGMOID</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>533</ID>
                    <BindInstances>fdiv_32ns_32ns_32_16_no_dsp_1_U2 fmul_32ns_32ns_32_4_max_dsp_1_U1 add_ln317_fu_229_p2 sub_ln18_fu_243_p2 result_2_fu_317_p2 sigmoidLUT_1_U</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>add_ln19_fu_631_p2 add_ln19_1_fu_684_p2 add_ln20_fu_698_p2 mul_3ns_6ns_8_1_1_U11 empty_20_fu_1147_p2 empty_22_fu_859_p2 empty_23_fu_869_p2 empty_24_fu_932_p2 empty_25_fu_942_p2 empty_26_fu_952_p2 empty_27_fu_962_p2 empty_28_fu_972_p2 empty_29_fu_982_p2 empty_30_fu_992_p2 empty_31_fu_1002_p2 empty_32_fu_1012_p2 empty_33_fu_1022_p2 empty_34_fu_1087_p2 empty_35_fu_1097_p2 empty_36_fu_1107_p2 empty_37_fu_1117_p2 empty_38_fu_1127_p2 empty_39_fu_1137_p2 empty_40_fu_1157_p2 empty_41_fu_1167_p2 empty_42_fu_1177_p2 empty_43_fu_1284_p2 empty_44_fu_1294_p2 mul_4ns_7ns_10_1_1_U12 tmp1_fu_1193_p2 empty_46_fu_1203_p2 empty_47_fu_1440_p2 tmp2_fu_1208_p2 empty_48_fu_1218_p2 empty_49_fu_1359_p2 tmp3_fu_1223_p2 empty_50_fu_1233_p2 empty_51_fu_1250_p2 tmp4_fu_1035_p2 empty_52_fu_1045_p2 empty_53_fu_1062_p2 empty_54_fu_890_p2 empty_55_fu_907_p2 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 fmul_32ns_32ns_32_4_max_dsp_1_x_U10 fadd_32ns_32ns_32_5_full_dsp_1_U9 add_ln21_fu_760_p2 add_ln20_1_fu_766_p2 CTRL_bus_s_axi_U gmem_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>SIGMOID</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <TargetInitiationInterval>4</TargetInitiationInterval>
                    <EstimatedClockPeriod>6.424</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28</Best-caseLatency>
                    <Average-caseLatency>28</Average-caseLatency>
                    <Worst-caseLatency>28</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineDepth>29</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>sigmoid.cpp:17</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>1</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>3</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>550</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1293</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fdiv" DSP="0" ID="" IMPL="fabric" LATENCY="15" LOOP="" OPTYPE="fdiv" PRAGMA="" RTLNAME="fdiv_32ns_32ns_32_16_no_dsp_1_U2" SOURCE="sigmoid.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="div"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U1" SOURCE="sigmoid.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="dc"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln317_fu_229_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln317"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln18_fu_243_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="result_2_fu_317_p2" SOURCE="C:\scratch\2023.2\hls_product\689\2023.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59" STORAGESUBTYPE="" URAM="0" VARIABLE="result_2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sigmoidLUT_1_U" SOURCE="" STORAGESIZE="32 256 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="sigmoidLUT_1"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>calculateLayer2</Name>
            <Loops>
                <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>8.280</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>28541</Best-caseLatency>
                    <Average-caseLatency>28541</Average-caseLatency>
                    <Worst-caseLatency>28541</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.285 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.285 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.285 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>28542</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                        <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1014</TripCount>
                        <Latency>28539</Latency>
                        <AbsoluteTimeLatency>0.285 ms</AbsoluteTimeLatency>
                        <PipelineII>28</PipelineII>
                        <PipelineDepth>176</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList>
                            <Instance>grp_SIGMOID_fu_533</Instance>
                        </InstanceList>
                    </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>calculateLayer2.cpp:17</SourceLocation>
                    <SummaryOfLoopViolations>
                        <calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                            <Name>calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>calculateLayer2.cpp:20</SourceLocation>
                        </calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>5</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>8</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>3</UTIL_DSP>
                    <FF>5483</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>5441</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>10</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_fu_631_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln19_1_fu_684_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln19_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_fu_698_p2" SOURCE="calculateLayer2.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_3ns_6ns_8_1_1_U11" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_1147_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_859_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_869_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_932_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_942_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_952_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_962_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_972_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_982_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_992_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_1002_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_1012_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_1022_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_1087_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_1097_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_1107_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_1117_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_1127_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_1137_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_1157_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_1167_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_1177_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1284_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_1294_p2" SOURCE="calculateLayer2.cpp:19" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_7ns_10_1_1_U12" SOURCE="calculateLayer2.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp1_fu_1193_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1203_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1440_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp2_fu_1208_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_1218_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_1359_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp3_fu_1223_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_1233_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_1250_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="tmp4_fu_1035_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_1045_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_1062_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_890_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_907_p2" SOURCE="calculateLayer2.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_s"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_x_U10" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="mul27_4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="4" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_5_full_dsp_1_U9" SOURCE="calculateLayer2.cpp:27" STORAGESUBTYPE="" URAM="0" VARIABLE="somme_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_760_p2" SOURCE="calculateLayer2.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="calculateLayer2_loop_OutputRow_Loop_OutputColumn_Loop" OPTYPE="add" PRAGMA="" RTLNAME="add_ln20_1_fu_766_p2" SOURCE="calculateLayer2.cpp:20" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln20_1"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="CTRL_bus" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="CTRL_bus_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="4" BUNDLEDNAME="gmem" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_cosim trace_level="port"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="Layer1_Neurons_CPU" index="0" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer1_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer1_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer1_Weights_CPU" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="Layer1_Weights_CPU_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="Layer1_Weights_CPU_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="Layer2_Neurons_CPU" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer2_Neurons_CPU_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_CTRL_bus" name="Layer2_Neurons_CPU_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_CTRL_bus" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_CTRL_bus_" paramPrefix="C_S_AXI_CTRL_BUS_">
            <ports>
                <port>s_axi_CTRL_bus_ARADDR</port>
                <port>s_axi_CTRL_bus_ARREADY</port>
                <port>s_axi_CTRL_bus_ARVALID</port>
                <port>s_axi_CTRL_bus_AWADDR</port>
                <port>s_axi_CTRL_bus_AWREADY</port>
                <port>s_axi_CTRL_bus_AWVALID</port>
                <port>s_axi_CTRL_bus_BREADY</port>
                <port>s_axi_CTRL_bus_BRESP</port>
                <port>s_axi_CTRL_bus_BVALID</port>
                <port>s_axi_CTRL_bus_RDATA</port>
                <port>s_axi_CTRL_bus_RREADY</port>
                <port>s_axi_CTRL_bus_RRESP</port>
                <port>s_axi_CTRL_bus_RVALID</port>
                <port>s_axi_CTRL_bus_WDATA</port>
                <port>s_axi_CTRL_bus_WREADY</port>
                <port>s_axi_CTRL_bus_WSTRB</port>
                <port>s_axi_CTRL_bus_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="Layer1_Neurons_CPU_1" access="W" description="Data signal of Layer1_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer1_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x14" name="Layer1_Neurons_CPU_2" access="W" description="Data signal of Layer1_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer1_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer1_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x1c" name="Layer2_Neurons_CPU_1" access="W" description="Data signal of Layer2_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Neurons_CPU" access="W" description="Bit 31 to 0 of Layer2_Neurons_CPU"/>
                    </fields>
                </register>
                <register offset="0x20" name="Layer2_Neurons_CPU_2" access="W" description="Data signal of Layer2_Neurons_CPU" range="32">
                    <fields>
                        <field offset="0" width="32" name="Layer2_Neurons_CPU" access="W" description="Bit 63 to 32 of Layer2_Neurons_CPU"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_CTRL_bus:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer1_Neurons_CPU"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" argName="Layer2_Neurons_CPU"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="Layer2_Neurons_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer1_Weights_CPU_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer1_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer1_Weights_CPU_Addr_A">ADDR</portMap>
                <portMap portMapName="Layer1_Weights_CPU_EN_A">EN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_WEN_A">WE</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Din_A">DIN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Dout_A">DOUT</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Clk_A">CLK</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer1_Weights_CPU_Addr_A</port>
                <port>Layer1_Weights_CPU_Clk_A</port>
                <port>Layer1_Weights_CPU_Din_A</port>
                <port>Layer1_Weights_CPU_Dout_A</port>
                <port>Layer1_Weights_CPU_EN_A</port>
                <port>Layer1_Weights_CPU_Rst_A</port>
                <port>Layer1_Weights_CPU_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer1_Weights_CPU"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="Layer1_Weights_CPU_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="Layer1_Weights_CPU_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="Layer1_Weights_CPU_Addr_B">ADDR</portMap>
                <portMap portMapName="Layer1_Weights_CPU_EN_B">EN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_WEN_B">WE</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Din_B">DIN</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Dout_B">DOUT</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Clk_B">CLK</portMap>
                <portMap portMapName="Layer1_Weights_CPU_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>Layer1_Weights_CPU_Addr_B</port>
                <port>Layer1_Weights_CPU_Clk_B</port>
                <port>Layer1_Weights_CPU_Din_B</port>
                <port>Layer1_Weights_CPU_Dout_B</port>
                <port>Layer1_Weights_CPU_EN_B</port>
                <port>Layer1_Weights_CPU_Rst_B</port>
                <port>Layer1_Weights_CPU_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="Layer1_Weights_CPU"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="12">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem">32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=4</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_CTRL_bus">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_CTRL_bus">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_CTRL_bus">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_CTRL_bus">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_CTRL_bus">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_CTRL_bus">Layer1_Neurons_CPU_1, 0x10, 32, W, Data signal of Layer1_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer1_Neurons_CPU_2, 0x14, 32, W, Data signal of Layer1_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer2_Neurons_CPU_1, 0x1c, 32, W, Data signal of Layer2_Neurons_CPU, </column>
                    <column name="s_axi_CTRL_bus">Layer2_Neurons_CPU_2, 0x20, 32, W, Data signal of Layer2_Neurons_CPU, </column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="Layer1_Weights_CPU_PORTA">32, 32</column>
                    <column name="Layer1_Weights_CPU_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="Layer1_Neurons_CPU">inout, float*</column>
                    <column name="Layer1_Weights_CPU">in, float*</column>
                    <column name="Layer2_Neurons_CPU">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="Layer1_Neurons_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer1_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer1_Neurons_CPU_1 offset=0x10 range=32</column>
                    <column name="Layer1_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer1_Neurons_CPU_2 offset=0x14 range=32</column>
                    <column name="Layer1_Weights_CPU">Layer1_Weights_CPU_PORTA, interface, , </column>
                    <column name="Layer1_Weights_CPU">Layer1_Weights_CPU_PORTB, interface, , </column>
                    <column name="Layer2_Neurons_CPU">m_axi_gmem, interface, , </column>
                    <column name="Layer2_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer2_Neurons_CPU_1 offset=0x1c range=32</column>
                    <column name="Layer2_Neurons_CPU">s_axi_CTRL_bus, register, offset, name=Layer2_Neurons_CPU_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem">write, 1014, 32, calculateLayer2_loop, calculateLayer2.cpp:19:27</column>
                    <column name="m_axi_gmem">read, 5, 32, , </column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem">Layer1_Neurons_CPU, calculateLayer2.cpp:28:34, read, Widen Fail, , , , 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer1_Neurons_CPU, calculateLayer2.cpp:28:34, read, Inferred, 5, OutputColumn_Loop, calculateLayer2.cpp:21:32, , </column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer2.cpp:32:56, write, Widen Fail, , OutputColumn_Loop, calculateLayer2.cpp:21:32, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem">Layer2_Neurons_CPU, calculateLayer2.cpp:32:56, write, Inferred, 1014, calculateLayer2_loop, calculateLayer2.cpp:19:27, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="calculateLayer2.cpp:9" status="valid" parentFunction="calculatelayer2" variable="Layer1_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer1_Neurons_CPU"/>
        <Pragma type="interface" location="calculateLayer2.cpp:10" status="valid" parentFunction="calculatelayer2" variable="Layer1_Weights_CPU" isDirective="0" options="mode=bram port=Layer1_Weights_CPU"/>
        <Pragma type="interface" location="calculateLayer2.cpp:11" status="valid" parentFunction="calculatelayer2" variable="Layer2_Neurons_CPU" isDirective="0" options="mode=m_axi port=Layer2_Neurons_CPU"/>
        <Pragma type="interface" location="calculateLayer2.cpp:12" status="valid" parentFunction="calculatelayer2" variable="return" isDirective="0" options="mode=s_axilite port=return bundle=CTRL_bus"/>
        <Pragma type="pipeline" location="calculateLayer2.cpp:22" status="valid" parentFunction="calculatelayer2" variable="" isDirective="0" options="II=25"/>
        <Pragma type="unroll" location="calculateLayer2.cpp:25" status="valid" parentFunction="calculatelayer2" variable="" isDirective="0" options="factor=5"/>
        <Pragma type="pipeline" location="sigmoid.cpp:17" status="valid" parentFunction="sigmoid" variable="" isDirective="0" options="II=4"/>
    </PragmaReport>
</profile>

