#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffec66abd0 .scope module, "mips" "mips" 2 313;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /OUTPUT 32 "writedata"
v0x7fffec694530_0 .net "aluop", 1 0, v0x7fffec68e140_0;  1 drivers
v0x7fffec6946a0_0 .net "aluout", 31 0, v0x7fffec690730_0;  1 drivers
v0x7fffec6947f0_0 .net "alusrc", 0 0, v0x7fffec68e220_0;  1 drivers
v0x7fffec694890_0 .net "branch", 0 0, v0x7fffec68e2c0_0;  1 drivers
o0x7fa510f201f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffec694930_0 .net "clk", 0 0, o0x7fa510f201f8;  0 drivers
v0x7fffec6949d0_0 .net "data1", 31 0, L_0x7fffec6a67e0;  1 drivers
v0x7fffec694b00_0 .net "data2", 31 0, L_0x7fffec6a6df0;  1 drivers
v0x7fffec694c50_0 .net "funct", 10 0, L_0x7fffec6a62d0;  1 drivers
v0x7fffec694d10_0 .net "inst", 31 0, L_0x7fffec6a5830;  1 drivers
v0x7fffec694e60_0 .net "memread", 0 0, v0x7fffec68e4b0_0;  1 drivers
v0x7fffec694f00_0 .net "memtoreg", 0 0, v0x7fffec68e570_0;  1 drivers
v0x7fffec694fa0_0 .net "memwrite", 0 0, v0x7fffec68e630_0;  1 drivers
v0x7fffec695040_0 .net "readdata", 31 0, L_0x7fffec6a75b0;  1 drivers
o0x7fa510f21158 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffec695100_0 .net "rst", 0 0, o0x7fa510f21158;  0 drivers
v0x7fffec6951a0_0 .net "sigext", 31 0, v0x7fffec68e040_0;  1 drivers
v0x7fffec6952f0_0 .net "writedata", 31 0, L_0x7fffec6a7670;  1 drivers
v0x7fffec6953b0_0 .net "zero", 0 0, L_0x7fffec6a70b0;  1 drivers
S_0x7fffec656870 .scope module, "decode" "decode" 2 324, 2 94 0, S_0x7fffec66abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "inst"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /OUTPUT 32 "data1"
    .port_info 4 /OUTPUT 32 "data2"
    .port_info 5 /OUTPUT 32 "ImmGen"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "memread"
    .port_info 8 /OUTPUT 1 "memwrite"
    .port_info 9 /OUTPUT 1 "memtoreg"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 2 "aluop"
    .port_info 12 /OUTPUT 11 "funct"
v0x7fffec68ea70_0 .net "ImmGen", 31 0, v0x7fffec68e040_0;  alias, 1 drivers
v0x7fffec68eb50_0 .net *"_s11", 0 0, L_0x7fffec6a6150;  1 drivers
v0x7fffec68ec10_0 .net *"_s13", 2 0, L_0x7fffec6a6230;  1 drivers
v0x7fffec68ecd0_0 .net *"_s9", 6 0, L_0x7fffec6a60b0;  1 drivers
v0x7fffec68edb0_0 .net "aluop", 1 0, v0x7fffec68e140_0;  alias, 1 drivers
v0x7fffec68ee70_0 .net "alusrc", 0 0, v0x7fffec68e220_0;  alias, 1 drivers
v0x7fffec68ef10_0 .net "branch", 0 0, v0x7fffec68e2c0_0;  alias, 1 drivers
v0x7fffec68efb0_0 .net "clk", 0 0, o0x7fa510f201f8;  alias, 0 drivers
v0x7fffec68f080_0 .net "data1", 31 0, L_0x7fffec6a67e0;  alias, 1 drivers
v0x7fffec68f150_0 .net "data2", 31 0, L_0x7fffec6a6df0;  alias, 1 drivers
v0x7fffec68f220_0 .net "funct", 10 0, L_0x7fffec6a62d0;  alias, 1 drivers
v0x7fffec68f2c0_0 .net "inst", 31 0, L_0x7fffec6a5830;  alias, 1 drivers
v0x7fffec68f390_0 .net "memread", 0 0, v0x7fffec68e4b0_0;  alias, 1 drivers
v0x7fffec68f460_0 .net "memtoreg", 0 0, v0x7fffec68e570_0;  alias, 1 drivers
v0x7fffec68f530_0 .net "memwrite", 0 0, v0x7fffec68e630_0;  alias, 1 drivers
v0x7fffec68f600_0 .net "opcode", 6 0, L_0x7fffec6a5be0;  1 drivers
v0x7fffec68f6d0_0 .net "rd", 4 0, L_0x7fffec6a5eb0;  1 drivers
v0x7fffec68f8b0_0 .net "regdst", 0 0, v0x7fffec68e7d0_0;  1 drivers
v0x7fffec68f980_0 .net "regwrite", 0 0, v0x7fffec68e890_0;  1 drivers
v0x7fffec68fa20_0 .net "rs1", 4 0, L_0x7fffec6a5cd0;  1 drivers
v0x7fffec68fac0_0 .net "rs2", 4 0, L_0x7fffec6a5dc0;  1 drivers
v0x7fffec68fb90_0 .net "writedata", 31 0, L_0x7fffec6a7670;  alias, 1 drivers
L_0x7fffec6a5be0 .part L_0x7fffec6a5830, 0, 7;
L_0x7fffec6a5cd0 .part L_0x7fffec6a5830, 15, 5;
L_0x7fffec6a5dc0 .part L_0x7fffec6a5830, 20, 5;
L_0x7fffec6a5eb0 .part L_0x7fffec6a5830, 7, 5;
L_0x7fffec6a60b0 .part L_0x7fffec6a5830, 25, 7;
L_0x7fffec6a6150 .part L_0x7fffec6a5830, 30, 1;
L_0x7fffec6a6230 .part L_0x7fffec6a5830, 12, 3;
L_0x7fffec6a62d0 .concat [ 3 1 7 0], L_0x7fffec6a6230, L_0x7fffec6a6150, L_0x7fffec6a60b0;
S_0x7fffec65e690 .scope module, "Registers" "Register_Bank" 2 111, 2 160 0, S_0x7fffec656870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "regwrite"
    .port_info 2 /INPUT 5 "read_reg1"
    .port_info 3 /INPUT 5 "read_reg2"
    .port_info 4 /INPUT 5 "writereg"
    .port_info 5 /INPUT 32 "writedata"
    .port_info 6 /OUTPUT 32 "read_data1"
    .port_info 7 /OUTPUT 32 "read_data2"
L_0x7fffec6a6500 .functor AND 1, v0x7fffec68e890_0, L_0x7fffec6a6460, C4<1>, C4<1>;
L_0x7fffec6a6ae0 .functor AND 1, v0x7fffec68e890_0, L_0x7fffec6a69b0, C4<1>, C4<1>;
v0x7fffec66fb60_0 .net *"_s0", 0 0, L_0x7fffec6a6460;  1 drivers
v0x7fffec65ef30_0 .net *"_s12", 0 0, L_0x7fffec6a69b0;  1 drivers
v0x7fffec68cc10_0 .net *"_s14", 0 0, L_0x7fffec6a6ae0;  1 drivers
v0x7fffec68ccb0_0 .net *"_s16", 31 0, L_0x7fffec6a6be0;  1 drivers
v0x7fffec68cd90_0 .net *"_s18", 6 0, L_0x7fffec6a6cc0;  1 drivers
v0x7fffec68cec0_0 .net *"_s2", 0 0, L_0x7fffec6a6500;  1 drivers
L_0x7fa510ed00a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffec68cf80_0 .net *"_s21", 1 0, L_0x7fa510ed00a8;  1 drivers
v0x7fffec68d060_0 .net *"_s4", 31 0, L_0x7fffec6a65c0;  1 drivers
v0x7fffec68d140_0 .net *"_s6", 6 0, L_0x7fffec6a6660;  1 drivers
L_0x7fa510ed0060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffec68d220_0 .net *"_s9", 1 0, L_0x7fa510ed0060;  1 drivers
v0x7fffec68d300_0 .net "clk", 0 0, o0x7fa510f201f8;  alias, 0 drivers
v0x7fffec68d3c0_0 .var/i "i", 31 0;
v0x7fffec68d4a0 .array "memory", 31 0, 31 0;
v0x7fffec68d560_0 .net "read_data1", 31 0, L_0x7fffec6a67e0;  alias, 1 drivers
v0x7fffec68d640_0 .net "read_data2", 31 0, L_0x7fffec6a6df0;  alias, 1 drivers
v0x7fffec68d720_0 .net "read_reg1", 4 0, L_0x7fffec6a5cd0;  alias, 1 drivers
v0x7fffec68d800_0 .net "read_reg2", 4 0, L_0x7fffec6a5dc0;  alias, 1 drivers
v0x7fffec68d9f0_0 .net "regwrite", 0 0, v0x7fffec68e890_0;  alias, 1 drivers
v0x7fffec68dab0_0 .net "writedata", 31 0, L_0x7fffec6a7670;  alias, 1 drivers
v0x7fffec68db90_0 .net "writereg", 4 0, L_0x7fffec6a5eb0;  alias, 1 drivers
E_0x7fffec643ee0 .event posedge, v0x7fffec68d300_0;
L_0x7fffec6a6460 .cmp/eq 5, L_0x7fffec6a5cd0, L_0x7fffec6a5eb0;
L_0x7fffec6a65c0 .array/port v0x7fffec68d4a0, L_0x7fffec6a6660;
L_0x7fffec6a6660 .concat [ 5 2 0 0], L_0x7fffec6a5cd0, L_0x7fa510ed0060;
L_0x7fffec6a67e0 .functor MUXZ 32, L_0x7fffec6a65c0, L_0x7fffec6a7670, L_0x7fffec6a6500, C4<>;
L_0x7fffec6a69b0 .cmp/eq 5, L_0x7fffec6a5dc0, L_0x7fffec6a5eb0;
L_0x7fffec6a6be0 .array/port v0x7fffec68d4a0, L_0x7fffec6a6cc0;
L_0x7fffec6a6cc0 .concat [ 5 2 0 0], L_0x7fffec6a5dc0, L_0x7fa510ed00a8;
L_0x7fffec6a6df0 .functor MUXZ 32, L_0x7fffec6a6be0, L_0x7fffec6a7670, L_0x7fffec6a6ae0, C4<>;
S_0x7fffec68dd70 .scope module, "control" "ControlUnit" 2 109, 2 115 0, S_0x7fffec656870;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode"
    .port_info 1 /INPUT 32 "inst"
    .port_info 2 /OUTPUT 1 "regdst"
    .port_info 3 /OUTPUT 1 "alusrc"
    .port_info 4 /OUTPUT 1 "memtoreg"
    .port_info 5 /OUTPUT 1 "regwrite"
    .port_info 6 /OUTPUT 1 "memread"
    .port_info 7 /OUTPUT 1 "memwrite"
    .port_info 8 /OUTPUT 1 "branch"
    .port_info 9 /OUTPUT 2 "aluop"
    .port_info 10 /OUTPUT 32 "ImmGen"
v0x7fffec68e040_0 .var "ImmGen", 31 0;
v0x7fffec68e140_0 .var "aluop", 1 0;
v0x7fffec68e220_0 .var "alusrc", 0 0;
v0x7fffec68e2c0_0 .var "branch", 0 0;
v0x7fffec68e380_0 .net "inst", 31 0, L_0x7fffec6a5830;  alias, 1 drivers
v0x7fffec68e4b0_0 .var "memread", 0 0;
v0x7fffec68e570_0 .var "memtoreg", 0 0;
v0x7fffec68e630_0 .var "memwrite", 0 0;
v0x7fffec68e6f0_0 .net "opcode", 6 0, L_0x7fffec6a5be0;  alias, 1 drivers
v0x7fffec68e7d0_0 .var "regdst", 0 0;
v0x7fffec68e890_0 .var "regwrite", 0 0;
E_0x7fffec643860 .event edge, v0x7fffec68e6f0_0;
S_0x7fffec68fdb0 .scope module, "execute" "execute" 2 327, 2 201 0, S_0x7fffec66abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 32 "ImmGen"
    .port_info 3 /INPUT 1 "alusrc"
    .port_info 4 /INPUT 2 "aluop"
    .port_info 5 /INPUT 11 "funct"
    .port_info 6 /OUTPUT 1 "zero"
    .port_info 7 /OUTPUT 32 "aluout"
v0x7fffec691310_0 .net "ImmGen", 31 0, v0x7fffec68e040_0;  alias, 1 drivers
v0x7fffec691420_0 .net "alu_B", 31 0, L_0x7fffec6a6f30;  1 drivers
v0x7fffec6914e0_0 .net "aluctrl", 3 0, v0x7fffec690e20_0;  1 drivers
v0x7fffec6915d0_0 .net "aluop", 1 0, v0x7fffec68e140_0;  alias, 1 drivers
v0x7fffec691670_0 .net "aluout", 31 0, v0x7fffec690730_0;  alias, 1 drivers
v0x7fffec691780_0 .net "alusrc", 0 0, v0x7fffec68e220_0;  alias, 1 drivers
v0x7fffec691870_0 .net "funct", 10 0, L_0x7fffec6a62d0;  alias, 1 drivers
v0x7fffec691960_0 .net "in1", 31 0, L_0x7fffec6a67e0;  alias, 1 drivers
v0x7fffec691a20_0 .net "in2", 31 0, L_0x7fffec6a6df0;  alias, 1 drivers
v0x7fffec691ae0_0 .net "zero", 0 0, L_0x7fffec6a70b0;  alias, 1 drivers
L_0x7fffec6a6f30 .functor MUXZ 32, L_0x7fffec6a6df0, v0x7fffec68e040_0, v0x7fffec68e220_0, C4<>;
S_0x7fffec6900c0 .scope module, "alu" "ALU" 2 209, 2 241 0, S_0x7fffec68fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "alucontrol"
    .port_info 1 /INPUT 32 "A"
    .port_info 2 /INPUT 32 "B"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffec690380_0 .net "A", 31 0, L_0x7fffec6a67e0;  alias, 1 drivers
v0x7fffec6904b0_0 .net "B", 31 0, L_0x7fffec6a6f30;  alias, 1 drivers
L_0x7fa510ed00f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffec690590_0 .net/2u *"_s0", 31 0, L_0x7fa510ed00f0;  1 drivers
v0x7fffec690650_0 .net "alucontrol", 3 0, v0x7fffec690e20_0;  alias, 1 drivers
v0x7fffec690730_0 .var "aluout", 31 0;
v0x7fffec690860_0 .net "zero", 0 0, L_0x7fffec6a70b0;  alias, 1 drivers
E_0x7fffec6442d0 .event edge, v0x7fffec6904b0_0, v0x7fffec68d560_0, v0x7fffec690650_0;
L_0x7fffec6a70b0 .cmp/eq 32, v0x7fffec690730_0, L_0x7fa510ed00f0;
S_0x7fffec6909c0 .scope module, "alucontrol" "alucontrol" 2 211, 2 215 0, S_0x7fffec68fdb0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop"
    .port_info 1 /INPUT 11 "funct"
    .port_info 2 /OUTPUT 4 "alucontrol"
v0x7fffec690c40_0 .net *"_s3", 6 0, L_0x7fffec6a71f0;  1 drivers
L_0x7fa510ed0138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fffec690d40_0 .net *"_s7", 0 0, L_0x7fa510ed0138;  1 drivers
v0x7fffec690e20_0 .var "alucontrol", 3 0;
v0x7fffec690ef0_0 .net "aluop", 1 0, v0x7fffec68e140_0;  alias, 1 drivers
v0x7fffec690fe0_0 .net "funct", 10 0, L_0x7fffec6a62d0;  alias, 1 drivers
v0x7fffec6910f0_0 .net "funct3", 3 0, L_0x7fffec6a7150;  1 drivers
v0x7fffec6911b0_0 .net "funct7", 7 0, L_0x7fffec6a7290;  1 drivers
E_0x7fffec6444d0 .event edge, v0x7fffec6911b0_0, v0x7fffec6910f0_0, v0x7fffec68e140_0;
L_0x7fffec6a7150 .part L_0x7fffec6a62d0, 0, 4;
L_0x7fffec6a71f0 .part L_0x7fffec6a62d0, 4, 7;
L_0x7fffec6a7290 .concat [ 7 1 0 0], L_0x7fffec6a71f0, L_0x7fa510ed0138;
S_0x7fffec691cb0 .scope module, "fetch" "fetch" 2 321, 2 28 0, S_0x7fffec66abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "zero"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "branch"
    .port_info 4 /INPUT 32 "sigext"
    .port_info 5 /OUTPUT 32 "inst"
L_0x7fffec6a5690 .functor AND 1, v0x7fffec68e2c0_0, L_0x7fffec6a70b0, C4<1>, C4<1>;
L_0x7fffec6a5830 .functor BUFZ 32, L_0x7fffec6a5990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fa510ed0018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffec692490_0 .net/2u *"_s0", 31 0, L_0x7fa510ed0018;  1 drivers
v0x7fffec692590_0 .net *"_s10", 31 0, L_0x7fffec6a5990;  1 drivers
v0x7fffec692670_0 .net *"_s13", 29 0, L_0x7fffec6a5a60;  1 drivers
v0x7fffec692730_0 .net *"_s4", 0 0, L_0x7fffec6a5690;  1 drivers
v0x7fffec692810_0 .net *"_s6", 31 0, L_0x7fffec6a5790;  1 drivers
v0x7fffec692940_0 .net "branch", 0 0, v0x7fffec68e2c0_0;  alias, 1 drivers
v0x7fffec692a30_0 .net "clk", 0 0, o0x7fa510f201f8;  alias, 0 drivers
v0x7fffec692ad0_0 .net "inst", 31 0, L_0x7fffec6a5830;  alias, 1 drivers
v0x7fffec692be0 .array "inst_mem", 31 0, 31 0;
v0x7fffec692d30_0 .net "new_pc", 31 0, L_0x7fffec6a58a0;  1 drivers
v0x7fffec692df0_0 .net "pc", 31 0, v0x7fffec692290_0;  1 drivers
v0x7fffec692e90_0 .net "pc_4", 31 0, L_0x7fffec6a55f0;  1 drivers
v0x7fffec692f50_0 .net "rst", 0 0, o0x7fa510f21158;  alias, 0 drivers
v0x7fffec692ff0_0 .net "sigext", 31 0, v0x7fffec68e040_0;  alias, 1 drivers
v0x7fffec693090_0 .net "zero", 0 0, L_0x7fffec6a70b0;  alias, 1 drivers
L_0x7fffec6a55f0 .arith/sum 32, L_0x7fa510ed0018, v0x7fffec692290_0;
L_0x7fffec6a5790 .arith/sum 32, L_0x7fffec6a55f0, v0x7fffec68e040_0;
L_0x7fffec6a58a0 .functor MUXZ 32, L_0x7fffec6a55f0, L_0x7fffec6a5790, L_0x7fffec6a5690, C4<>;
L_0x7fffec6a5990 .array/port v0x7fffec692be0, L_0x7fffec6a5a60;
L_0x7fffec6a5a60 .part v0x7fffec692290_0, 2, 30;
S_0x7fffec691ed0 .scope module, "program_counter" "PC" 2 35, 2 50 0, S_0x7fffec691cb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_in"
    .port_info 1 /INPUT 1 "clk"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /OUTPUT 32 "pc_out"
v0x7fffec6920a0_0 .net "clk", 0 0, o0x7fa510f201f8;  alias, 0 drivers
v0x7fffec6921b0_0 .net "pc_in", 31 0, L_0x7fffec6a58a0;  alias, 1 drivers
v0x7fffec692290_0 .var "pc_out", 31 0;
v0x7fffec692350_0 .net "rst", 0 0, o0x7fa510f21158;  alias, 0 drivers
S_0x7fffec6931f0 .scope module, "memory" "memory" 2 330, 2 276 0, S_0x7fffec66abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /INPUT 32 "writedata"
    .port_info 2 /INPUT 1 "memread"
    .port_info 3 /INPUT 1 "memwrite"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 32 "readdata"
L_0x7fffec6a75b0 .functor BUFZ 32, L_0x7fffec6a7420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffec693460_0 .net *"_s0", 31 0, L_0x7fffec6a7420;  1 drivers
v0x7fffec693560_0 .net *"_s3", 29 0, L_0x7fffec6a74c0;  1 drivers
v0x7fffec693640_0 .net "address", 31 0, v0x7fffec690730_0;  alias, 1 drivers
v0x7fffec693730_0 .net "clk", 0 0, o0x7fa510f201f8;  alias, 0 drivers
v0x7fffec693860_0 .var/i "i", 31 0;
v0x7fffec693940 .array "memory", 127 0, 31 0;
v0x7fffec693a00_0 .net "memread", 0 0, v0x7fffec68e4b0_0;  alias, 1 drivers
v0x7fffec693af0_0 .net "memwrite", 0 0, v0x7fffec68e630_0;  alias, 1 drivers
v0x7fffec693be0_0 .net "readdata", 31 0, L_0x7fffec6a75b0;  alias, 1 drivers
v0x7fffec693d50_0 .net "writedata", 31 0, L_0x7fffec6a6df0;  alias, 1 drivers
L_0x7fffec6a7420 .array/port v0x7fffec693940, L_0x7fffec6a74c0;
L_0x7fffec6a74c0 .part v0x7fffec690730_0, 2, 30;
S_0x7fffec693f10 .scope module, "writeback" "writeback" 2 333, 2 308 0, S_0x7fffec66abd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "aluout"
    .port_info 1 /INPUT 32 "readdata"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /OUTPUT 32 "write_data"
v0x7fffec694150_0 .net "aluout", 31 0, v0x7fffec690730_0;  alias, 1 drivers
v0x7fffec694230_0 .net "memtoreg", 0 0, v0x7fffec68e570_0;  alias, 1 drivers
v0x7fffec694340_0 .net "readdata", 31 0, L_0x7fffec6a75b0;  alias, 1 drivers
v0x7fffec6943e0_0 .net "write_data", 31 0, L_0x7fffec6a7670;  alias, 1 drivers
L_0x7fffec6a7670 .functor MUXZ 32, v0x7fffec690730_0, L_0x7fffec6a75b0, v0x7fffec68e570_0, C4<>;
    .scope S_0x7fffec691ed0;
T_0 ;
    %wait E_0x7fffec643ee0;
    %load/vec4 v0x7fffec6921b0_0;
    %assign/vec4 v0x7fffec692290_0, 0;
    %load/vec4 v0x7fffec692350_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffec692290_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fffec691cb0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec692be0, 0, 4;
    %pushi/vec4 5243155, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec692be0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7fffec68dd70;
T_2 ;
    %wait E_0x7fffec643860;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e7d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e220_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e4b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e2c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffec68e140_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffec68e040_0, 0;
    %load/vec4 v0x7fffec68e6f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e7d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e890_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffec68e140_0, 0;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e2c0_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffec68e140_0, 0;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 1, 31, 6;
    %replicate 19;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x7fffec68e040_0, 0;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e890_0, 0;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffec68e040_0, 0;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e890_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e4b0_0, 0;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffec68e040_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffec68e630_0, 0;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fffec68e380_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffec68e040_0, 0;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffec65e690;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffec68d3c0_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fffec68d3c0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fffec68d3c0_0;
    %ix/getv/s 3, v0x7fffec68d3c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec68d4a0, 0, 4;
    %load/vec4 v0x7fffec68d3c0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffec68d3c0_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x7fffec65e690;
T_4 ;
    %wait E_0x7fffec643ee0;
    %load/vec4 v0x7fffec68d9f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffec68dab0_0;
    %load/vec4 v0x7fffec68db90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec68d4a0, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffec6900c0;
T_5 ;
    %wait E_0x7fffec6442d0;
    %load/vec4 v0x7fffec690650_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffec690730_0, 0;
    %jmp T_5.5;
T_5.0 ;
    %load/vec4 v0x7fffec690380_0;
    %load/vec4 v0x7fffec6904b0_0;
    %and;
    %assign/vec4 v0x7fffec690730_0, 0;
    %jmp T_5.5;
T_5.1 ;
    %load/vec4 v0x7fffec690380_0;
    %load/vec4 v0x7fffec6904b0_0;
    %or;
    %assign/vec4 v0x7fffec690730_0, 0;
    %jmp T_5.5;
T_5.2 ;
    %load/vec4 v0x7fffec690380_0;
    %load/vec4 v0x7fffec6904b0_0;
    %add;
    %assign/vec4 v0x7fffec690730_0, 0;
    %jmp T_5.5;
T_5.3 ;
    %load/vec4 v0x7fffec690380_0;
    %load/vec4 v0x7fffec6904b0_0;
    %sub;
    %assign/vec4 v0x7fffec690730_0, 0;
    %jmp T_5.5;
T_5.5 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffec6909c0;
T_6 ;
    %wait E_0x7fffec6444d0;
    %load/vec4 v0x7fffec690ef0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %load/vec4 v0x7fffec6910f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.9;
T_6.4 ;
    %load/vec4 v0x7fffec6911b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.10, 8;
    %pushi/vec4 2, 0, 4;
    %jmp/1 T_6.11, 8;
T_6.10 ; End of true expr.
    %pushi/vec4 6, 0, 4;
    %jmp/0 T_6.11, 8;
 ; End of false expr.
    %blend;
T_6.11;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.9;
T_6.5 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.9;
T_6.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.9;
T_6.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.9;
T_6.9 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.0 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.3;
T_6.1 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x7fffec690e20_0, 0;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x7fffec6931f0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffec693860_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffec693860_0;
    %cmpi/s 127, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_7.1, 5;
    %load/vec4 v0x7fffec693860_0;
    %ix/getv/s 3, v0x7fffec693860_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec693940, 0, 4;
    %load/vec4 v0x7fffec693860_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fffec693860_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x7fffec6931f0;
T_8 ;
    %wait E_0x7fffec643ee0;
    %load/vec4 v0x7fffec693af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffec693d50_0;
    %load/vec4 v0x7fffec693640_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffec693940, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "riscv-single.v";
