#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Mar 27 19:13:14 2017
# Process ID: 6992
# Current directory: C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7628 C:\Users\ryuta\Documents\SDSocPFM\2016_3\PYNQ_2016_3\hw\vivado\PYNQ_2016_3.xpr
# Log file: C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/vivado.log
# Journal file: C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/PYNQ_2016_3' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IP Output Repository Path: Could not find the directory 'C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.cache/ip', nor could it be found using path 'C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/PYNQ_2016_3/PYNQ_2016_3.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_bd_design {C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/PYNQ_2016_3.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - ps7
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat
Successfully read diagram <PYNQ_2016_3> from BD file <C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/PYNQ_2016_3.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 832.711 ; gain = 88.242
make_wrapper -files [get_files C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/PYNQ_2016_3.bd] -top
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/xlconcat/In0

Verilog Output written to : C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/hdl/PYNQ_2016_3.v
Verilog Output written to : C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/hdl/PYNQ_2016_3_wrapper.v
Wrote  : <C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/PYNQ_2016_3.bd> 
import_files -force -norecurse C:/Users/ryuta/Documents/SDSocPFM/2016_3/PYNQ_2016_3/hw/vivado/PYNQ_2016_3.srcs/sources_1/bd/PYNQ_2016_3/hdl/PYNQ_2016_3_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 27 20:35:48 2017...
