
*** Running vivado
    with args -log CNN_imp_mlp_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN_imp_mlp_0_2.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source CNN_imp_mlp_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNIOT/deeplib/deeplib'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/CNNproj/Ultra96/FPGA/HLS/MLP_samsung'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top CNN_imp_mlp_0_2 -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3496
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1354.512 ; gain = 110.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN_imp_mlp_0_2' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/synth/CNN_imp_mlp_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'mlp' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp.v:12]
	Parameter ap_ST_fsm_state1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state16 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_pp1_stage3 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_pp1_stage4 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_pp1_stage5 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_pp1_stage6 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_pp1_stage7 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_pp1_stage8 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_pp1_stage9 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage3 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage4 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage5 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage6 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage7 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage8 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_pp2_stage9 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state44 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage3 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage4 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage5 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage6 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage7 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage8 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp3_stage9 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state58 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state59 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state60 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage3 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage4 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage5 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage6 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage7 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage8 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp4_stage9 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state77 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state78 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state79 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state80 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state81 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state82 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state83 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state84 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state85 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state86 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state87 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state88 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state89 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state90 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state91 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state92 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state93 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state94 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state95 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state96 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state97 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state98 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state99 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state100 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state101 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state102 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state103 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state104 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state105 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state106 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state107 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state108 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state109 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state110 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state111 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage2 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp5_stage3 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state182 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state183 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state184 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state185 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state186 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state187 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state188 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state189 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state190 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state191 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state192 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state193 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state194 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state195 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state196 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state197 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state198 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state199 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state200 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state201 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state202 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state203 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state204 bound to: 183'b000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state205 bound to: 183'b000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state206 bound to: 183'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state207 bound to: 183'b000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state208 bound to: 183'b000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state209 bound to: 183'b000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state210 bound to: 183'b000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state211 bound to: 183'b000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state212 bound to: 183'b000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state213 bound to: 183'b000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state214 bound to: 183'b000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage0 bound to: 183'b000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage1 bound to: 183'b000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage2 bound to: 183'b000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp6_stage3 bound to: 183'b000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state285 bound to: 183'b000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state286 bound to: 183'b000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state287 bound to: 183'b000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state288 bound to: 183'b000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state289 bound to: 183'b000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state290 bound to: 183'b000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state291 bound to: 183'b000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state292 bound to: 183'b000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state293 bound to: 183'b000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state294 bound to: 183'b000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state295 bound to: 183'b000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state296 bound to: 183'b000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state297 bound to: 183'b000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state298 bound to: 183'b000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state299 bound to: 183'b000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state300 bound to: 183'b000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state301 bound to: 183'b000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state302 bound to: 183'b000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state303 bound to: 183'b000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state304 bound to: 183'b000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state305 bound to: 183'b000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state306 bound to: 183'b000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state307 bound to: 183'b000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state308 bound to: 183'b000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state309 bound to: 183'b000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state310 bound to: 183'b000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state311 bound to: 183'b000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state312 bound to: 183'b000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state313 bound to: 183'b000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state314 bound to: 183'b000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state315 bound to: 183'b000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state316 bound to: 183'b000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state317 bound to: 183'b000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage0 bound to: 183'b000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage1 bound to: 183'b000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage2 bound to: 183'b000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp7_stage3 bound to: 183'b000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state386 bound to: 183'b000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage0 bound to: 183'b000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage1 bound to: 183'b000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage2 bound to: 183'b000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage3 bound to: 183'b000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage4 bound to: 183'b000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage5 bound to: 183'b000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage6 bound to: 183'b000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage7 bound to: 183'b000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage8 bound to: 183'b001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_pp8_stage9 bound to: 183'b010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state400 bound to: 183'b100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'mlp_weights_1_V' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_1_V.v:327]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 44096 - type: integer 
	Parameter AddressWidth bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_weights_1_V_ram' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_1_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 16 - type: integer 
	Parameter MEM_SIZE bound to: 44096 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_weights_1_V_ram' (1#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_1_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_weights_1_V' (2#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_1_V.v:327]
INFO: [Synth 8-6157] synthesizing module 'mlp_weights_2_V' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_2_V.v:327]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 384 - type: integer 
	Parameter AddressWidth bound to: 9 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_weights_2_V_ram' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_2_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 9 - type: integer 
	Parameter MEM_SIZE bound to: 384 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_weights_2_V_ram' (3#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_2_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_weights_2_V' (4#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_weights_2_V.v:327]
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_V' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_bias_V.v:37]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 198 - type: integer 
	Parameter AddressWidth bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_bias_V_ram' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_bias_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 8 - type: integer 
	Parameter MEM_SIZE bound to: 198 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_V_ram' (5#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_bias_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_bias_V' (6#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_bias_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'mlp_buffer_1_V' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_1_V.v:52]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_buffer_1_V_ram' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_1_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_buffer_1_V_ram' (7#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_1_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_buffer_1_V' (8#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_1_V.v:52]
INFO: [Synth 8-6157] synthesizing module 'mlp_buffer_4_V' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_4_V.v:37]
	Parameter DataWidth bound to: 12 - type: integer 
	Parameter AddressRange bound to: 6 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_buffer_4_V_ram' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_4_V.v:6]
	Parameter DWIDTH bound to: 12 - type: integer 
	Parameter AWIDTH bound to: 3 - type: integer 
	Parameter MEM_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_buffer_4_V_ram' (9#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_4_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mlp_buffer_4_V' (10#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_buffer_4_V.v:37]
INFO: [Synth 8-6157] synthesizing module 'mlp_axi_transfer' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_axi_transfer.v:10]
	Parameter ap_ST_fsm_pp0_stage0 bound to: 10'b0000000001 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 10'b0000000010 
	Parameter ap_ST_fsm_pp0_stage2 bound to: 10'b0000000100 
	Parameter ap_ST_fsm_pp0_stage3 bound to: 10'b0000001000 
	Parameter ap_ST_fsm_pp0_stage4 bound to: 10'b0000010000 
	Parameter ap_ST_fsm_pp0_stage5 bound to: 10'b0000100000 
	Parameter ap_ST_fsm_pp0_stage6 bound to: 10'b0001000000 
	Parameter ap_ST_fsm_pp0_stage7 bound to: 10'b0010000000 
	Parameter ap_ST_fsm_pp0_stage8 bound to: 10'b0100000000 
	Parameter ap_ST_fsm_pp0_stage9 bound to: 10'b1000000000 
INFO: [Synth 8-6155] done synthesizing module 'mlp_axi_transfer' (11#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_axi_transfer.v:10]
INFO: [Synth 8-6157] synthesizing module 'mlp_mac_muladd_12s_12s_12s_12_4_1' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_12s_12_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 12 - type: integer 
	Parameter dout_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_12s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0' (12#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_12s_12_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mac_muladd_12s_12s_12s_12_4_1' (13#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_12s_12_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'mlp_mac_muladd_12s_12s_20ns_20_4_1' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_20ns_20_4_1.v:46]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 12 - type: integer 
	Parameter din1_WIDTH bound to: 12 - type: integer 
	Parameter din2_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_20ns_20_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1' (14#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_20ns_20_4_1.v:7]
INFO: [Synth 8-6155] done synthesizing module 'mlp_mac_muladd_12s_12s_20ns_20_4_1' (15#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_mac_muladd_12s_12s_20ns_20_4_1.v:46]
INFO: [Synth 8-6157] synthesizing module 'mlp_regslice_both' [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_regslice_both.v:8]
	Parameter DataWidth bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mlp_regslice_both' (16#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'mlp' (17#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ipshared/0c5b/hdl/verilog/mlp.v:12]
INFO: [Synth 8-6155] done synthesizing module 'CNN_imp_mlp_0_2' (18#1) [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/synth/CNN_imp_mlp_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1537.613 ; gain = 293.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1556.477 ; gain = 312.695
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1556.477 ; gain = 312.695
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1556.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/constraints/mlp_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [f:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.srcs/sources_1/bd/CNN_imp/ip/CNN_imp_mlp_0_2/constraints/mlp_ooc.xdc] for cell 'inst'
Parsing XDC File [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/CNN_imp_mlp_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/CNN_imp_mlp_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1746.902 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1768.984 ; gain = 22.082
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1768.984 ; gain = 525.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1768.984 ; gain = 525.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/CNN_imp_mlp_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 1768.984 ; gain = 525.203
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram0_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram0_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram0_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram0_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram0_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram0_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram0_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram0_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram1_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram1_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram1_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram1_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram1_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram1_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram1_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram1_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram2_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram2_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram2_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram2_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram2_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram2_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram2_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram2_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram3_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram3_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram3_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram3_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram3_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram3_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram3_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram3_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram4_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram4_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram4_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram4_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram4_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram4_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram4_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram4_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram5_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram5_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram5_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram5_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram5_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram5_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram5_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram5_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram6_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram6_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram6_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram6_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram6_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram6_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram6_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram6_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram7_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram7_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram7_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram7_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram7_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram7_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram7_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram7_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram8_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram8_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram8_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram8_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram8_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram8_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram8_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram8_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram9_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram9_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram9_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram9_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram9_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram9_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram9_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram10_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram10_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram10_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram10_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram10_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram10_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram10_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram10_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram11_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram11_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram11_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram11_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram11_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram11_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram11_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram11_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram12_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram12_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram12_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram12_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram12_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram12_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram12_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram12_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram13_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram13_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram13_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram13_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram13_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram13_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram13_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram13_reg"
INFO: [Synth 8-5779] Default cascade height of 4 will be used for BRAM '"mlp_weights_1_V_ram:/ram14_reg"'.
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram14_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 4 and width 9 for RAM "mlp_weights_1_V_ram:/ram14_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram14_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 9 for RAM "mlp_weights_1_V_ram:/ram14_reg"
INFO: [Synth 8-5800] Cascade chain of height 4 reduced to 3 because memory depth for RAM "mlp_weights_1_V_ram:/ram14_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 3 and width 2 for RAM "mlp_weights_1_V_ram:/ram14_reg"
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 2 and width 1 for RAM "mlp_weights_1_V_ram:/ram14_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram0_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram0_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram1_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram1_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram2_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram2_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram3_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram3_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram4_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram4_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram5_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram5_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram6_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram6_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram7_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram7_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram8_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram8_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram9_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram9_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram10_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram10_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram11_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram11_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram12_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram12_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram13_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram13_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_weights_2_V_ram:/ram14_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_weights_2_V_ram:/ram14_reg"
INFO: [Synth 8-6904] The RAM "mlp_bias_V_ram:/ram_reg" of size (depth=198 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"mlp_buffer_1_V_ram:/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "mlp_buffer_1_V_ram:/ram_reg"
INFO: [Synth 8-3971] The signal "mlp_buffer_1_V_ram:/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "mlp_buffer_4_V_ram:/ram_reg" of size (depth=6 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 1768.984 ; gain = 525.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 67    
	   2 Input   12 Bit       Adders := 4     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 18    
	   4 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 15    
	   2 Input    6 Bit       Adders := 5     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      7 Bit         XORs := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               18 Bit    Registers := 193   
	               16 Bit    Registers := 3     
	               14 Bit    Registers := 6     
	               12 Bit    Registers := 1869  
	               10 Bit    Registers := 5     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 12    
	                7 Bit    Registers := 47    
	                6 Bit    Registers := 41    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 28    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 149   
+---RAMs : 
	             516K Bit	(44096 X 12 bit)          RAMs := 15    
	               4K Bit	(384 X 12 bit)          RAMs := 15    
	               2K Bit	(198 X 12 bit)          RAMs := 1     
	              768 Bit	(64 X 12 bit)          RAMs := 3     
	               72 Bit	(6 X 12 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  183 Bit        Muxes := 1     
	   3 Input  183 Bit        Muxes := 2     
	 184 Input  183 Bit        Muxes := 1     
	   2 Input  182 Bit        Muxes := 2     
	   2 Input  181 Bit        Muxes := 1     
	   2 Input  180 Bit        Muxes := 1     
	   2 Input  179 Bit        Muxes := 1     
	   2 Input  178 Bit        Muxes := 1     
	   2 Input  177 Bit        Muxes := 1     
	   2 Input  175 Bit        Muxes := 1     
	   3 Input  172 Bit        Muxes := 1     
	   3 Input  135 Bit        Muxes := 2     
	   3 Input   98 Bit        Muxes := 2     
	   2 Input   62 Bit        Muxes := 1     
	   3 Input   59 Bit        Muxes := 1     
	   2 Input   58 Bit        Muxes := 2     
	   2 Input   57 Bit        Muxes := 1     
	   2 Input   56 Bit        Muxes := 1     
	   2 Input   55 Bit        Muxes := 1     
	   2 Input   54 Bit        Muxes := 1     
	   2 Input   53 Bit        Muxes := 1     
	   2 Input   51 Bit        Muxes := 1     
	   2 Input   50 Bit        Muxes := 1     
	   2 Input   46 Bit        Muxes := 1     
	   3 Input   46 Bit        Muxes := 2     
	   2 Input   45 Bit        Muxes := 2     
	   2 Input   44 Bit        Muxes := 1     
	   2 Input   43 Bit        Muxes := 1     
	   2 Input   42 Bit        Muxes := 1     
	   2 Input   41 Bit        Muxes := 1     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   38 Bit        Muxes := 1     
	   3 Input   35 Bit        Muxes := 2     
	   2 Input   34 Bit        Muxes := 2     
	   2 Input   33 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   3 Input   24 Bit        Muxes := 2     
	   2 Input   23 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 1     
	   2 Input   20 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 3     
	   3 Input   13 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 28    
	   2 Input    8 Bit        Muxes := 21    
	   2 Input    7 Bit        Muxes := 36    
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 17    
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 40    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U7/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U8/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U9/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U10/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U11/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U12/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U13/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U14/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U15/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U16/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U17/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U18/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U19/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U20/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U21/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U22/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U23/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U24/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U25/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U26/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U27/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U28/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U29/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U30/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U31/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U32/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U33/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U34/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U35/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U36/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U37/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U38/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U39/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U40/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U41/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U42/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U43/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U44/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U45/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U46/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U47/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U48/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U49/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U50/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U51/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U52/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U53/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U54/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U55/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U56/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U57/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U58/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U59/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U60/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U61/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U62/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U63/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U64/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U65/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U66/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U67/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U68/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U69/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U6/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U70/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U71/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U72/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U73/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U74/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U75/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U76/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U77/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U78/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U79/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U80/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U81/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U82/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U83/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U84/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U85/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U86/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U87/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U88/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U89/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U90/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U91/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U92/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U93/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U94/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U95/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U96/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U97/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U98/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U99/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U100/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U101/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U102/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U103/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U104/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U105/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U106/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U107/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U108/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U109/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U110/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U111/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U112/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U113/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U114/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U115/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U116/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U117/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U118/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U119/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U120/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U121/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U122/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U123/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U124/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U125/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U126/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U127/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U128/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U129/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U130/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U131/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U132/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U133/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C'+(A2*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U134/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U135/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U136/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U137/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U138/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U139/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U140/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U141/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U142/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U143/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U144/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U145/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U146/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U147/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U148/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U149/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U150/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U151/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U152/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U153/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U154/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U155/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U156/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U157/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U158/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U159/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U160/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U161/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U162/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U163/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U164/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U165/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U166/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U167/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U168/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U169/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U170/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U171/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U172/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U173/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U174/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U175/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U176/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U177/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U178/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U179/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U180/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U181/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U182/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U183/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U184/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U185/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U186/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U187/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U188/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U189/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U190/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U191/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U192/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U193/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U194/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U195/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U196/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (C+(A''*B'')')'.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_12s_12s_20ns_20_4_1_U197/mlp_mac_muladd_12s_12s_20ns_20_4_1_DSP48_1_U/p_reg_reg.
INFO: [Synth 8-6904] The RAM "inst/buffer_4_V_U/mlp_buffer_4_V_ram_U/ram_reg" of size (depth=6 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bias_V_U/mlp_bias_V_ram_U/ram_reg" of size (depth=198 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
DSP Report: Generating DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg, operation Mode is: (C+(A''*B2)')'.
DSP Report: register mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register reg_4046_pp4_iter1_reg_reg is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/a_reg_reg is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: register mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/m_reg_reg is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
DSP Report: operator mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/m is absorbed into DSP mac_muladd_12s_12s_12s_12_4_1_U5/mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0_U/p_reg_reg.
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram0_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram0_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram0_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram0_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram0_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram1_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram1_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram1_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram1_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram2_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram2_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram2_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram2_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram3_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram3_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram3_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram3_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram4_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram4_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram4_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram4_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram5_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram5_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram5_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram5_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram6_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram6_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram6_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram6_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram7_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram7_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram7_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram7_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram8_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram8_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram8_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram8_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram9_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram9_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram9_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram9_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram10_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram10_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram10_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram10_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram11_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram11_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram11_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram11_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram12_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram12_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram12_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram12_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram13_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram13_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram13_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram13_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram14_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 8 will be used for BRAM '"inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram14_reg"'.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram14_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram14_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram1_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram1_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram1_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram2_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram2_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram2_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram3_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram3_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram3_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram4_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram4_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram4_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram5_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram5_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram5_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram6_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram6_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram6_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram7_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram7_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram7_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram8_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram8_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram8_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram9_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram9_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram9_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram10_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram10_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram10_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram11_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram11_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram11_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram12_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram12_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram12_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram13_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram13_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram13_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "weights_2_V_U/mlp_weights_2_V_ram_U/ram14_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram14_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 4 for RAM "inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram14_reg"
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-5779] Default cascade height of 1 will be used for BRAM '"inst/buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg"'.
INFO: [Synth 8-7030] Implemented Non-Cascaded Block Ram (cascade_height = 1) of width 12 for RAM "inst/buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg"
INFO: [Synth 8-3971] The signal "inst/buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg" was recognized as a true dual port RAM template.
INFO: [Synth 8-6904] The RAM "inst/buffer_4_V_U/mlp_buffer_4_V_ram_U/ram_reg" of size (depth=6 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
INFO: [Synth 8-6904] The RAM "inst/bias_V_U/mlp_bias_V_ram_U/ram_reg" of size (depth=198 x width=12) is automatically implemented using LUTRAM. BRAM implementation would be inefficient 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 1768.984 ; gain = 525.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+-------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram0_reg                                      | 43 K x 12(READ_FIRST)  | W | R | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram1_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram2_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram3_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram4_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram5_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram6_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram7_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram8_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram9_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram10_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram11_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram12_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram13_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram14_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg  | 384 x 12(READ_FIRST)   | W | R | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram1_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram2_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram3_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram4_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram5_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram6_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram7_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram8_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram9_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram10_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram11_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram12_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram13_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram14_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg     | 64 x 12(READ_FIRST)    | W | R | 64 x 12(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg     | 64 x 12(READ_FIRST)    | W | R | 64 x 12(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg     | 64 x 12(READ_FIRST)    | W | R | 64 x 12(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
+-------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+-------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives                                  | 
+------------+-------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst        | buffer_4_V_U/mlp_buffer_4_V_ram_U/ram_reg | Implied   | 8 x 12               | RAM16X1S x 12	                              | 
|inst        | bias_V_U/mlp_bias_V_ram_U/ram_reg         | Implied   | 256 x 12             | RAM16X1S x 12	RAM64X1S x 12	RAM128X1S x 12	 | 
+------------+-------------------------------------------+-----------+----------------------+---------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping	Report (see note below)
+------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mlp                                       | (C'+(A2*B'')')' | 13     | 13     | 20     | -      | 20     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C'+(A2*B'')')' | 13     | 13     | 20     | -      | 20     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C'+(A2*B'')')' | 13     | 13     | 20     | -      | 20     | 1    | 2    | 1    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp                                       | (C+(A''*B'')')' | 13     | 13     | 20     | -      | 20     | 2    | 2    | 0    | -    | -     | 1    | 1    | 
|mlp_mac_muladd_12s_12s_12s_12_4_1_DSP48_0 | (C+(A''*B2)')'  | 12     | 12     | 12     | -      | 12     | 2    | 1    | 0    | -    | -     | 1    | 1    | 
+------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 2173.102 ; gain = 929.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram0_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram0_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram0_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram0_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram0_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram1_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram1_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram1_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram1_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram2_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram2_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram2_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram2_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram3_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram3_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram3_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram3_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram4_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram4_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram4_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram4_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram5_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram5_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram5_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram5_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram6_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram6_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram6_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram6_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram7_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram7_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram7_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram7_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram8_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram8_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram8_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram8_reg"
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram9_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram9_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram9_reg" is not power of 2. 
INFO: [Synth 8-5555] Implemented Block Ram Cascade chain of height 6 and width 4 for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram9_reg"
INFO: [Common 17-14] Message 'Synth 8-5555' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram10_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram10_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram10_reg" is not power of 2. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram11_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram11_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram11_reg" is not power of 2. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram12_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram12_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram12_reg" is not power of 2. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram13_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram13_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram13_reg" is not power of 2. 
INFO: [Synth 8-5784] Optimized 8 bits of RAM "ram14_reg" due to constant propagation. Old ram width 12 bits, new ram width 4 bits.
INFO: [Synth 8-5556] The block RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram14_reg" may be mapped as a cascade chain, because it is not timing critical.
INFO: [Synth 8-5800] Cascade chain of height 8 reduced to 6 because memory depth for RAM "inst/\weights_1_V_U/mlp_weights_1_V_ram_U /ram14_reg" is not power of 2. 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:01 ; elapsed = 00:02:04 . Memory (MB): peak = 2371.641 ; gain = 1127.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+-------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                | RTL Object                                    | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+-------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram0_reg                                      | 43 K x 12(READ_FIRST)  | W | R | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram1_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram2_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram3_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram4_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram5_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram6_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram7_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram8_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram9_reg                                      | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram10_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram11_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram12_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram13_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst/\weights_1_V_U/mlp_weights_1_V_ram_U  | ram14_reg                                     | 43 K x 12(READ_FIRST)  | W |   | 43 K x 12(WRITE_FIRST) |   | R | Port A and B     | 0      | 6      | 6               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg  | 384 x 12(READ_FIRST)   | W | R | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram1_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram2_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram3_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram4_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram5_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram6_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram7_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram8_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram9_reg  | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram10_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram11_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram12_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram13_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | weights_2_V_U/mlp_weights_2_V_ram_U/ram14_reg | 384 x 12(READ_FIRST)   | W |   | 384 x 12(WRITE_FIRST)  |   | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg     | 64 x 12(READ_FIRST)    | W | R | 64 x 12(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg     | 64 x 12(READ_FIRST)    | W | R | 64 x 12(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
|inst                                       | buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg     | 64 x 12(READ_FIRST)    | W | R | 64 x 12(READ_FIRST)    | W | R | Port A and B     | 1      | 0      | 1               | 
+-------------------------------------------+-----------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+


Distributed RAM: Final Mapping	Report
+------------+-------------------------------------------+-----------+----------------------+---------------------------------------------+
|Module Name | RTL Object                                | Inference | Size (Depth x Width) | Primitives                                  | 
+------------+-------------------------------------------+-----------+----------------------+---------------------------------------------+
|inst        | buffer_4_V_U/mlp_buffer_4_V_ram_U/ram_reg | Implied   | 8 x 12               | RAM16X1S x 12	                              | 
|inst        | bias_V_U/mlp_bias_V_ram_U/ram_reg         | Implied   | 256 x 12             | RAM16X1S x 12	RAM64X1S x 12	RAM128X1S x 12	 | 
+------------+-------------------------------------------+-----------+----------------------+---------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram0_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram1_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram2_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram3_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram4_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram5_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram6_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram7_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram8_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram9_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram10_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram11_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram12_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram13_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_1_V_U/mlp_weights_1_V_ram_U/ram14_reg_bram_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram0_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram1_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram2_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram3_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram4_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram5_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram6_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram7_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram8_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram9_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram10_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram11_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram12_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram13_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/weights_2_V_U/mlp_weights_2_V_ram_U/ram14_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_1_V_U/mlp_buffer_1_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_2_V_U/mlp_buffer_1_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/buffer_3_V_U/mlp_buffer_1_V_ram_U/ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:09 ; elapsed = 00:02:12 . Memory (MB): peak = 2430.223 ; gain = 1186.441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:18 ; elapsed = 00:02:21 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                             | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mlp         | reg_4119_pp5_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4123_pp5_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4127_pp5_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4131_pp5_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4135_pp5_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4139_pp5_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4143_pp5_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4147_pp5_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4151_pp5_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4155_pp5_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4159_pp5_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4163_pp5_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4167_pp5_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4171_pp5_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4175_pp5_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4179_pp5_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4183_pp5_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4187_pp5_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4191_pp5_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4195_pp5_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4199_pp5_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4203_pp5_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4207_pp5_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4211_pp5_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4215_pp5_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4219_pp5_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4223_pp5_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4227_pp5_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4231_pp5_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4235_pp5_iter10_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4239_pp5_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4243_pp5_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4247_pp5_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4251_pp5_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4255_pp5_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4259_pp5_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4263_pp5_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4267_pp5_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4271_pp5_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4275_pp5_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4279_pp5_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4283_pp5_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4287_pp5_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4291_pp5_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4295_pp5_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4299_pp5_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4119_pp6_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4123_pp6_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4127_pp6_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4131_pp6_iter3_reg_reg[11]                       | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4135_pp6_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4139_pp6_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4143_pp6_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4147_pp6_iter4_reg_reg[11]                       | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4151_pp6_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4155_pp6_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4159_pp6_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4163_pp6_iter5_reg_reg[11]                       | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4167_pp6_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4171_pp6_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4175_pp6_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4179_pp6_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4183_pp6_iter6_reg_reg[11]                       | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4187_pp6_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4191_pp6_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4195_pp6_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4199_pp6_iter7_reg_reg[11]                       | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4203_pp6_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4207_pp6_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4211_pp6_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4215_pp6_iter8_reg_reg[11]                       | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4219_pp6_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4223_pp6_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4227_pp6_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4231_pp6_iter9_reg_reg[11]                       | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4235_pp6_iter10_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4239_pp6_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4243_pp6_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4247_pp6_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4251_pp6_iter11_reg_reg[11]                      | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4255_pp6_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4259_pp6_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4263_pp6_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4267_pp6_iter12_reg_reg[11]                      | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4271_pp6_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4275_pp6_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4279_pp6_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4283_pp6_iter13_reg_reg[11]                      | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4287_pp6_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4291_pp6_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4295_pp6_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | reg_4299_pp6_iter14_reg_reg[11]                      | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_18_reg_18361_pp7_iter3_reg_reg[11]  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_19_reg_18366_pp7_iter3_reg_reg[11]  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_20_reg_18371_pp7_iter3_reg_reg[11]  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_21_reg_18376_pp7_iter3_reg_reg[11]  | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_22_reg_18381_pp7_iter4_reg_reg[11]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_23_reg_18386_pp7_iter4_reg_reg[11]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_24_reg_18391_pp7_iter4_reg_reg[11]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_25_reg_18396_pp7_iter4_reg_reg[11]  | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_26_reg_18401_pp7_iter5_reg_reg[11]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_27_reg_18406_pp7_iter5_reg_reg[11]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_28_reg_18411_pp7_iter5_reg_reg[11]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_29_reg_18416_pp7_iter5_reg_reg[11]  | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_30_reg_18421_pp7_iter6_reg_reg[11]  | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_31_reg_18426_pp7_iter6_reg_reg[11]  | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_32_reg_18526_pp7_iter6_reg_reg[11]  | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_33_reg_18531_pp7_iter6_reg_reg[11]  | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_34_reg_18536_pp7_iter6_reg_reg[11]  | 6      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_35_reg_18541_pp7_iter7_reg_reg[11]  | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_36_reg_18546_pp7_iter7_reg_reg[11]  | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_37_reg_18551_pp7_iter7_reg_reg[11]  | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_38_reg_18556_pp7_iter7_reg_reg[11]  | 7      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_39_reg_18561_pp7_iter8_reg_reg[11]  | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_40_reg_18566_pp7_iter8_reg_reg[11]  | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_41_reg_18571_pp7_iter8_reg_reg[11]  | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_42_reg_18576_pp7_iter8_reg_reg[11]  | 8      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_43_reg_18581_pp7_iter9_reg_reg[11]  | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_44_reg_18586_pp7_iter9_reg_reg[11]  | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_45_reg_18591_pp7_iter9_reg_reg[11]  | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_46_reg_18596_pp7_iter9_reg_reg[11]  | 9      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_47_reg_18601_pp7_iter10_reg_reg[11] | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_48_reg_18616_pp7_iter11_reg_reg[11] | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_49_reg_18621_pp7_iter11_reg_reg[11] | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_50_reg_18626_pp7_iter11_reg_reg[11] | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_51_reg_18631_pp7_iter11_reg_reg[11] | 10     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_52_reg_18636_pp7_iter12_reg_reg[11] | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_53_reg_18641_pp7_iter12_reg_reg[11] | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_54_reg_18646_pp7_iter12_reg_reg[11] | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_55_reg_18651_pp7_iter12_reg_reg[11] | 11     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_56_reg_18656_pp7_iter13_reg_reg[11] | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_57_reg_18661_pp7_iter13_reg_reg[11] | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_58_reg_18666_pp7_iter13_reg_reg[11] | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_59_reg_18671_pp7_iter13_reg_reg[11] | 12     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_60_reg_18676_pp7_iter14_reg_reg[11] | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_61_reg_18681_pp7_iter14_reg_reg[11] | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_62_reg_18686_pp7_iter14_reg_reg[11] | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | weights_2_V_load_63_reg_18691_pp7_iter14_reg_reg[11] | 13     | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mlp         | buffer_4_V_addr_reg_18080_pp7_iter16_reg_reg[2]      | 16     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|mlp         | or_ln_reg_16698_pp6_iter15_reg_reg[6]                | 15     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|mlp         | xor_ln84_reg_15051_pp5_iter15_reg_reg[6]             | 15     | 7     | NO           | NO                 | YES               | 7      | 0       | 
|mlp         | icmp_ln93_reg_17962_pp7_iter16_reg_reg[0]            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | buffer_3_V_addr_reg_16432_pp6_iter16_reg_reg[5]      | 16     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|mlp         | icmp_ln86_reg_16320_pp6_iter16_reg_reg[0]            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mlp         | buffer_2_V_addr_reg_14785_pp5_iter16_reg_reg[5]      | 16     | 6     | NO           | NO                 | YES               | 6      | 0       | 
|mlp         | icmp_ln80_reg_14673_pp5_iter16_reg_reg[0]            | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |    11|
|2     |DSP_ALU         |   193|
|3     |DSP_A_B_DATA    |   193|
|6     |DSP_C_DATA      |   193|
|8     |DSP_MULTIPLIER  |   193|
|9     |DSP_M_DATA      |   193|
|10    |DSP_OUTPUT      |   193|
|11    |DSP_PREADD      |   193|
|12    |DSP_PREADD_DATA |   193|
|13    |LUT1            |    11|
|14    |LUT2            |   239|
|15    |LUT3            |   172|
|16    |LUT4            |   167|
|17    |LUT5            |   343|
|18    |LUT6            |   572|
|19    |RAM128X1S       |     4|
|20    |RAM16X1S        |    16|
|21    |RAM64X1S        |     4|
|22    |RAMB18E2        |    18|
|24    |RAMB36E2        |    90|
|30    |SRL16E          |   584|
|31    |FDRE            |  4319|
|32    |FDSE            |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:24 ; elapsed = 00:02:27 . Memory (MB): peak = 2446.344 ; gain = 1202.563
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:55 ; elapsed = 00:02:13 . Memory (MB): peak = 2446.344 ; gain = 990.055
Synthesis Optimization Complete : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2446.344 ; gain = 1202.563
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.234 . Memory (MB): peak = 2458.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 228 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 3 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2469.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 217 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 193 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E(x2)): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 16 instances
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
428 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 2469.613 ; gain = 1456.910
INFO: [Common 17-1381] The checkpoint 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/CNN_imp_mlp_0_2_synth_1/CNN_imp_mlp_0_2.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP CNN_imp_mlp_0_2, cache-ID = f7054a29f4b6ba09
INFO: [Coretcl 2-1174] Renamed 404 cell refs.
INFO: [Common 17-1381] The checkpoint 'F:/CNNproj/Ultra96/FPGA/Vivado_synthesis/Vivado_implementation.runs/CNN_imp_mlp_0_2_synth_1/CNN_imp_mlp_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CNN_imp_mlp_0_2_utilization_synth.rpt -pb CNN_imp_mlp_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:20:17 2021...
