
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033931                       # Number of seconds simulated
sim_ticks                                 33931065237                       # Number of ticks simulated
final_tick                               605433988356                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 239094                       # Simulator instruction rate (inst/s)
host_op_rate                                   306118                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1748004                       # Simulator tick rate (ticks/s)
host_mem_usage                               16933444                       # Number of bytes of host memory used
host_seconds                                 19411.32                       # Real time elapsed on the host
sim_insts                                  4641124027                       # Number of instructions simulated
sim_ops                                    5942157370                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1847168                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2276992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       615808                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2560                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       531456                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5279488                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2560                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8064                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1447936                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1447936                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        14431                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        17789                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4811                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           20                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         4152                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 41246                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11312                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11312                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        60358                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     54438845                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        49041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     67106411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        52813                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     18148797                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        75447                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15662815                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               155594526                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        60358                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        49041                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        52813                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        75447                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             237658                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          42672872                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               42672872                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          42672872                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        60358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     54438845                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        49041                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     67106411                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        52813                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     18148797                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        75447                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15662815                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              198267398                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                81369462                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28421104                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24852275                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1800516                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14180176                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13670956                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044163                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56534                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33518532                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158155221                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28421104                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15715119                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32558260                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8841067                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4232146                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16523019                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       714318                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77339240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.354060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.167862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44780980     57.90%     57.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1614829      2.09%     59.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2948261      3.81%     63.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2770590      3.58%     67.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552298      5.89%     73.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4747936      6.14%     79.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128150      1.46%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          849282      1.10%     81.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13946914     18.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77339240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349285                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.943668                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34574866                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4102114                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31511067                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126090                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7025093                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3091498                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5205                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176962664                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7025093                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36027453                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1648418                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       447134                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30171732                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2019401                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172311245                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        690228                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       817108                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228800746                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784285859                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784285859                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896161                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79904574                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20321                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9942                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5397377                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26501228                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759854                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        96930                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1887619                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163078318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19864                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137653705                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181479                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48895464                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134272270                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77339240                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.779869                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840520                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26981105     34.89%     34.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14397870     18.62%     53.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12507213     16.17%     69.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671371      9.92%     79.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8031696     10.39%     89.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4721672      6.11%     96.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2089325      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555702      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       383286      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77339240                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541567     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        175380     21.44%     87.66% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100917     12.34%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107973241     78.44%     78.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085385      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23689031     17.21%     96.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4896127      3.56%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137653705                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691712                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             817864                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005941                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353645993                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    211994074                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133167113                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138471569                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       339187                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7571157                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          919                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406499                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7025093                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1051627                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        59207                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163098185                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189345                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26501228                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759854                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9942                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          235                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       958571                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061130                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2019701                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135085087                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22769985                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2568618                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27546478                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20414757                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4776493                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.660145                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133315914                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133167113                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81826046                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199700757                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.636574                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409743                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611585                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49487216                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1805274                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70314147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.615771                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.316676                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32503066     46.23%     46.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14847583     21.12%     67.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8307673     11.82%     79.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814561      4.00%     83.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2695120      3.83%     86.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1120544      1.59%     88.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3003850      4.27%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       875327      1.24%     94.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4146423      5.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70314147                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611585                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179496                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4146423                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229266525                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333228466                       # The number of ROB writes
system.switch_cpus0.timesIdled                  30644                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4030222                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611585                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.813695                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.813695                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228962                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228962                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624867724                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174556781                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182388529                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                81369462                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        27987869                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     22748759                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1907910                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     11429966                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10894908                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2946459                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        80375                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     28026387                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             155160525                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           27987869                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     13841367                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34117109                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10270952                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7015657                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         13727153                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       820861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77479455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.475001                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295867                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43362346     55.97%     55.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3000930      3.87%     59.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2411570      3.11%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5884765      7.60%     70.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1592453      2.06%     72.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2038680      2.63%     75.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1479487      1.91%     77.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          830566      1.07%     78.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16878658     21.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77479455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.343960                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.906864                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        29327085                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      6844571                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         32797910                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       227142                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8282742                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4775823                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        37859                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     185548481                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        70887                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8282742                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        31483098                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1351427                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2306948                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         30818088                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3237147                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     178983815                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        31965                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1337863                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1008087                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         2735                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    250562041                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    835474628                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    835474628                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153368927                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        97193095                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37103                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20994                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8890810                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16722080                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8500245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132148                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2450776                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169228831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35688                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134353294                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       263340                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58620504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178853632                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5980                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77479455                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.734051                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.886688                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27723191     35.78%     35.78% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16472342     21.26%     57.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10630961     13.72%     70.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7960168     10.27%     81.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6874204      8.87%     89.91% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3541337      4.57%     94.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3056532      3.94%     98.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       569927      0.74%     99.16% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       650793      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77479455                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         787485     70.71%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             7      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.71% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165856     14.89%     85.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       160275     14.39%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    111950648     83.33%     83.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1912220      1.42%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14854      0.01%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13307351      9.90%     94.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7168221      5.34%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134353294                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.651151                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1113623                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008289                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    347563005                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    227885564                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    130933159                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135466917                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       505524                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6629514                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2497                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          548                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2188653                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8282742                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         557373                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        73570                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169264520                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       357766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16722080                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8500245                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20834                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         65824                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          548                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130814                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1085137                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2215951                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132215078                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12495877                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2138215                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19468462                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18653060                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6972585                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.624873                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             131019434                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            130933159                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         85345161                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        240989429                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.609119                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354145                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89846591                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110338570                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58926730                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        29708                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1912764                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69196713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.594564                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.133097                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     27676820     40.00%     40.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     18833419     27.22%     67.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7658348     11.07%     78.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4302471      6.22%     84.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3514985      5.08%     89.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1411176      2.04%     91.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1689610      2.44%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       851510      1.23%     95.29% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3258374      4.71%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69196713                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89846591                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110338570                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16404153                       # Number of memory references committed
system.switch_cpus1.commit.loads             10092561                       # Number of loads committed
system.switch_cpus1.commit.membars              14854                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15853307                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99418910                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2246055                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3258374                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           235203639                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          346818660                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41691                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3890007                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89846591                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110338570                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89846591                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.905649                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.905649                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.104181                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.104181                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       594724957                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      180945620                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      171164444                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         29708                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                81369462                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        29713820                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24226293                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1984511                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12496069                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11597071                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3202311                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        87933                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     29731371                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             163269048                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           29713820                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     14799382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36248340                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10551340                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5013207                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         14672836                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       959426                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     79535373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.543412                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.294627                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        43287033     54.42%     54.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2401134      3.02%     57.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4464504      5.61%     63.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4467559      5.62%     68.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2766537      3.48%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2212968      2.78%     74.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1380152      1.74%     76.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1297350      1.63%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17258136     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     79535373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.365172                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.006515                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        30995462                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4957014                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34826771                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       214031                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8542094                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5025420                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     195882127                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8542094                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        33239515                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         950952                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       925965                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32753365                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3123478                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     188926195                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           37                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1301664                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       954092                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    265356558                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    881387764                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    881387764                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    163939887                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       101416671                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        33594                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16142                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          8687318                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17464976                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8925586                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       111079                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3168367                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178062553                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32284                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        141794902                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       279159                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60274341                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    184382819                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     79535373                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.782790                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896704                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     27180750     34.17%     34.17% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17283884     21.73%     55.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11487953     14.44%     70.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7486900      9.41%     79.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7893197      9.92%     89.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3799903      4.78%     94.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3017994      3.79%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       684191      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       700601      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     79535373                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         883394     72.58%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        167498     13.76%     86.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       166213     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118613312     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1904768      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16141      0.01%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.01% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13716611      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7544070      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     141794902                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.742606                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1217105                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008584                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    364621441                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    238369483                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138541682                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143012007                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       440288                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6777879                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1825                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          306                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2155429                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8542094                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         487945                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        84694                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178094844                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       353842                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17464976                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8925586                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16142                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         66324                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          306                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1241646                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1100867                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2342513                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139911057                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13086366                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1883845                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20453415                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19836587                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7367049                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.719454                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138585726                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138541682                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         88285504                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        253411687                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.702625                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348388                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     95478658                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    117562058                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     60533274                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32284                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2008424                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     70993279                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.655960                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149208                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     26872410     37.85%     37.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     19913254     28.05%     65.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8273322     11.65%     77.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4128545      5.82%     83.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4121747      5.81%     89.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1667992      2.35%     91.53% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1672188      2.36%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       894119      1.26%     95.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3449702      4.86%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     70993279                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     95478658                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     117562058                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17457254                       # Number of memory references committed
system.switch_cpus2.commit.loads             10687097                       # Number of loads committed
system.switch_cpus2.commit.membars              16142                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16968883                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        105914288                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2424755                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3449702                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           245638909                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364738332                       # The number of ROB writes
system.switch_cpus2.timesIdled                  30346                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1834089                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           95478658                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            117562058                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     95478658                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.852227                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.852227                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.173397                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.173397                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       628493844                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192481811                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      179931812                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32284                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                81369462                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        30345380                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     24763409                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2023865                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12808406                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11973263                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3135547                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88915                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     31423791                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             164881852                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           30345380                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15108810                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             35749785                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       10553669                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5408898                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         15295644                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       777141                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     81095458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.513741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.331214                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45345673     55.92%     55.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2921484      3.60%     59.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4406439      5.43%     64.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3045443      3.76%     68.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2141293      2.64%     71.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2090400      2.58%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1250018      1.54%     75.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2692696      3.32%     78.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        17202012     21.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     81095458                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.372933                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.026336                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        32317000                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5630717                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         34134354                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       500837                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8512537                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5108147                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          519                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     197430835                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2451                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8512537                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        34122403                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         475589                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      2546402                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         32792952                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2645564                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     191547778                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1107971                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       900616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    268564658                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    891569804                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    891569804                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    165524733                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       103039925                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34515                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        16488                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7872056                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17582400                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8994213                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       112704                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2605086                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         178562923                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        32909                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        142703633                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       284216                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     59454773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    181844009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     81095458                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.759699                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.917348                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     29459654     36.33%     36.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     16112322     19.87%     56.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11558298     14.25%     70.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7702609      9.50%     79.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7802983      9.62%     89.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3748354      4.62%     94.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3323191      4.10%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       630336      0.78%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       757711      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     81095458                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         774678     70.90%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             3      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     70.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        154531     14.14%     85.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       163492     14.96%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    119343990     83.63%     83.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1806552      1.27%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16422      0.01%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14033144      9.83%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7503525      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     142703633                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.753774                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1092704                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    367879644                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    238051074                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    138757205                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     143796337                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       448798                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6811078                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         5996                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2150530                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8512537                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         245046                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        47020                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    178595834                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       623563                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17582400                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8994213                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        16487                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         39984                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            2                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1229720                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1104164                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2333884                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    140082794                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13121826                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2620839                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20441584                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19911617                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7319758                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.721565                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             138817525                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            138757205                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89884188                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        255251949                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.705274                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352139                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     96267305                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    118659658                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     59936375                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2039926                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     72582921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.634815                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.172131                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     28195549     38.85%     38.85% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20580360     28.35%     67.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7782293     10.72%     77.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4363580      6.01%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3674753      5.06%     89.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1647023      2.27%     91.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1573534      2.17%     93.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1077991      1.49%     94.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3687838      5.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     72582921                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     96267305                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     118659658                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17615005                       # Number of memory references committed
system.switch_cpus3.commit.loads             10771322                       # Number of loads committed
system.switch_cpus3.commit.membars              16422                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17210178                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        106824745                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2451813                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3687838                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           247491116                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          365710080                       # The number of ROB writes
system.switch_cpus3.timesIdled                  16319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 274004                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           96267305                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            118659658                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     96267305                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.845245                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.845245                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.183089                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.183089                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       629186466                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      192931765                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      181540666                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32844                       # number of misc regfile writes
system.l20.replacements                         14447                       # number of replacements
system.l20.tagsinuse                             8192                       # Cycle average of tags in use
system.l20.total_refs                          213262                       # Total number of references to valid blocks.
system.l20.sampled_refs                         22639                       # Sample count of references to valid blocks.
system.l20.avg_refs                          9.420116                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          185.267429                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     6.973897                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5146.368054                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          2853.390619                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.022616                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000851                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.628219                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.348314                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35157                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35157                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9347                       # number of Writeback hits
system.l20.Writeback_hits::total                 9347                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35157                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35157                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35157                       # number of overall hits
system.l20.overall_hits::total                  35157                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        14431                       # number of ReadReq misses
system.l20.ReadReq_misses::total                14447                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        14431                       # number of demand (read+write) misses
system.l20.demand_misses::total                 14447                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        14431                       # number of overall misses
system.l20.overall_misses::total                14447                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2824732                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2301893211                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2304717943                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2824732                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2301893211                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2304717943                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2824732                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2301893211                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2304717943                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49588                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49604                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9347                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9347                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49588                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49604                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49588                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49604                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.291018                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.291247                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.291018                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.291247                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.291018                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.291247                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 176545.750000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 159510.304968                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 159529.171662                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 176545.750000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 159510.304968                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 159529.171662                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 176545.750000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 159510.304968                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 159529.171662                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2283                       # number of writebacks
system.l20.writebacks::total                     2283                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        14431                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           14447                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        14431                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            14447                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        14431                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           14447                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2642862                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2137162461                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2139805323                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2642862                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2137162461                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2139805323                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2642862                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2137162461                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2139805323                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.291018                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.291247                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.291018                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.291247                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.291018                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.291247                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165178.875000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 148095.243642                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 148114.163702                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 165178.875000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 148095.243642                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 148114.163702                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 165178.875000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 148095.243642                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 148114.163702                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         17802                       # number of replacements
system.l21.tagsinuse                             8192                       # Cycle average of tags in use
system.l21.total_refs                          758365                       # Total number of references to valid blocks.
system.l21.sampled_refs                         25994                       # Sample count of references to valid blocks.
system.l21.avg_refs                         29.174617                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          201.899787                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.414012                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3295.281651                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4686.404550                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.024646                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001027                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.402256                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.572071                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        47426                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47426                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17647                       # number of Writeback hits
system.l21.Writeback_hits::total                17647                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        47426                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47426                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        47426                       # number of overall hits
system.l21.overall_hits::total                  47426                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        17789                       # number of ReadReq misses
system.l21.ReadReq_misses::total                17802                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        17789                       # number of demand (read+write) misses
system.l21.demand_misses::total                 17802                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        17789                       # number of overall misses
system.l21.overall_misses::total                17802                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2660989                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   3158983223                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     3161644212                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2660989                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   3158983223                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      3161644212                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2660989                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   3158983223                       # number of overall miss cycles
system.l21.overall_miss_latency::total     3161644212                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        65215                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              65228                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17647                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17647                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        65215                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               65228                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        65215                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              65228                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.272775                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.272920                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.272775                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.272920                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.272775                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.272920                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 177580.708472                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 177600.506235                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 177580.708472                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 177600.506235                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 204691.461538                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 177580.708472                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 177600.506235                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3109                       # number of writebacks
system.l21.writebacks::total                     3109                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        17789                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           17802                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        17789                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            17802                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        17789                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           17802                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2511529                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   2953712760                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   2956224289                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2511529                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   2953712760                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   2956224289                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2511529                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   2953712760                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   2956224289                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.272775                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.272920                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.272775                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.272920                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.272775                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.272920                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 193194.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166041.529035                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 166061.357656                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 193194.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 166041.529035                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 166061.357656                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 193194.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 166041.529035                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 166061.357656                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          4826                       # number of replacements
system.l22.tagsinuse                             8192                       # Cycle average of tags in use
system.l22.total_refs                          384897                       # Total number of references to valid blocks.
system.l22.sampled_refs                         13018                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.566523                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          262.546234                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.779880                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2309.663672                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          5607.010214                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.032049                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001560                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.281941                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.684449                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        32299                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  32299                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9762                       # number of Writeback hits
system.l22.Writeback_hits::total                 9762                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        32299                       # number of demand (read+write) hits
system.l22.demand_hits::total                   32299                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        32299                       # number of overall hits
system.l22.overall_hits::total                  32299                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         4811                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 4825                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         4811                       # number of demand (read+write) misses
system.l22.demand_misses::total                  4825                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         4811                       # number of overall misses
system.l22.overall_misses::total                 4825                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1802287                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    805635608                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      807437895                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1802287                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    805635608                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       807437895                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1802287                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    805635608                       # number of overall miss cycles
system.l22.overall_miss_latency::total      807437895                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37110                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37124                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9762                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9762                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37110                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37124                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37110                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37124                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.129642                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.129970                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.129642                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.129970                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.129642                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.129970                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 167456.996051                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 167344.641451                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 167456.996051                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 167344.641451                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 128734.785714                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 167456.996051                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 167344.641451                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                3247                       # number of writebacks
system.l22.writebacks::total                     3247                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         4811                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            4825                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         4811                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             4825                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         4811                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            4825                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1643113                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    750675126                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    752318239                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1643113                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    750675126                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    752318239                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1643113                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    750675126                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    752318239                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.129642                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.129970                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.129642                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.129970                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.129642                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.129970                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 117365.214286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 156033.075452                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 155920.878549                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 117365.214286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 156033.075452                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 155920.878549                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 117365.214286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 156033.075452                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 155920.878549                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          4172                       # number of replacements
system.l23.tagsinuse                      8191.895753                       # Cycle average of tags in use
system.l23.total_refs                          339822                       # Total number of references to valid blocks.
system.l23.sampled_refs                         12364                       # Sample count of references to valid blocks.
system.l23.avg_refs                         27.484795                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          379.813600                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    16.493207                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1987.212511                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          5808.376435                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.046364                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002013                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.242580                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.709030                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999987                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        27795                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  27795                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9118                       # number of Writeback hits
system.l23.Writeback_hits::total                 9118                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        27795                       # number of demand (read+write) hits
system.l23.demand_hits::total                   27795                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        27795                       # number of overall hits
system.l23.overall_hits::total                  27795                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         4133                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 4153                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data           19                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                 19                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         4152                       # number of demand (read+write) misses
system.l23.demand_misses::total                  4172                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         4152                       # number of overall misses
system.l23.overall_misses::total                 4172                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2957497                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    683077060                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      686034557                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      2253406                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      2253406                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2957497                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    685330466                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       688287963                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2957497                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    685330466                       # number of overall miss cycles
system.l23.overall_miss_latency::total      688287963                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           20                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        31928                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              31948                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9118                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9118                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           19                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           20                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        31947                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               31967                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           20                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        31947                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              31967                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.129448                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.129992                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.129965                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.130510                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.129965                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.130510                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 147874.850000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 165273.907573                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 165190.117265                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 118600.315789                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 118600.315789                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 147874.850000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 165060.324181                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164977.939358                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 147874.850000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 165060.324181                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164977.939358                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                2673                       # number of writebacks
system.l23.writebacks::total                     2673                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         4133                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            4153                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data           19                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total            19                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         4152                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             4172                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         4152                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            4172                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2730397                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    635928566                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    638658963                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      2037087                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      2037087                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2730397                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    637965653                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    640696050                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2730397                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    637965653                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    640696050                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.129448                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.129992                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.129965                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.130510                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.129965                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.130510                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 136519.850000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 153866.093879                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 153782.557910                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 107215.105263                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 107215.105263                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 136519.850000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 153652.613921                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 153570.481783                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 136519.850000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 153652.613921                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 153570.481783                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.957783                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016555112                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872108.861878                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.957783                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025573                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870125                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16522998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16522998                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16522998                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16522998                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16522998                       # number of overall hits
system.cpu0.icache.overall_hits::total       16522998                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           21                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           21                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           21                       # number of overall misses
system.cpu0.icache.overall_misses::total           21                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4112403                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4112403                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4112403                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4112403                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4112403                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4112403                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16523019                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16523019                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16523019                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16523019                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16523019                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16523019                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 195828.714286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 195828.714286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 195828.714286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 195828.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 195828.714286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 195828.714286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2841009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2841009                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2841009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2841009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2841009                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2841009                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 177563.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 177563.062500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 177563.062500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49588                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246450659                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49844                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4944.439832                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.111399                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.888601                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.824654                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.175346                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20667889                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20667889                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9940                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25001381                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25001381                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25001381                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25001381                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       159401                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       159401                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       159401                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        159401                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       159401                       # number of overall misses
system.cpu0.dcache.overall_misses::total       159401                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15350577970                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15350577970                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15350577970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15350577970                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15350577970                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15350577970                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20827290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20827290                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25160782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25160782                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25160782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25160782                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007653                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007653                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006335                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006335                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006335                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006335                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 96301.641583                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 96301.641583                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 96301.641583                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 96301.641583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 96301.641583                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 96301.641583                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9347                       # number of writebacks
system.cpu0.dcache.writebacks::total             9347                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       109813                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       109813                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       109813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       109813                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       109813                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       109813                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49588                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49588                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49588                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49588                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49588                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2560165929                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2560165929                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2560165929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2560165929                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2560165929                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2560165929                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002381                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001971                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001971                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 51628.739393                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 51628.739393                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 51628.739393                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 51628.739393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 51628.739393                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 51628.739393                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996667                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1100700546                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2219154.326613                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996667                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13727132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13727132                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13727132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13727132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13727132                       # number of overall hits
system.cpu1.icache.overall_hits::total       13727132                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.cpu1.icache.overall_misses::total           21                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3713581                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3713581                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3713581                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3713581                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13727153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13727153                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13727153                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13727153                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13727153                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13727153                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 176837.190476                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 176837.190476                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 176837.190476                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2695659                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2695659                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2695659                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 207358.384615                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 207358.384615                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 65215                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               192006447                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 65471                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2932.694582                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.106976                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.893024                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.898855                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.101145                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9488528                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9488528                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6281884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6281884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20497                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20497                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14854                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14854                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15770412                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15770412                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15770412                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15770412                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       138637                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       138637                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       138637                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        138637                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       138637                       # number of overall misses
system.cpu1.dcache.overall_misses::total       138637                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   9787552255                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9787552255                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   9787552255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9787552255                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   9787552255                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9787552255                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9627165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9627165                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6281884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6281884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20497                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        14854                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        14854                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15909049                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15909049                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15909049                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15909049                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.014401                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.014401                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008714                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008714                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008714                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008714                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 70598.413519                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70598.413519                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 70598.413519                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 70598.413519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 70598.413519                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 70598.413519                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17647                       # number of writebacks
system.cpu1.dcache.writebacks::total            17647                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        73422                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        73422                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        73422                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        73422                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        73422                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        73422                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        65215                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        65215                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        65215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        65215                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        65215                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        65215                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3538348827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3538348827                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3538348827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3538348827                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3538348827                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3538348827                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004099                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004099                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54256.671425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 54256.671425                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 54256.671425                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 54256.671425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 54256.671425                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 54256.671425                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.995839                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1099312504                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2374325.062635                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.995839                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022429                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14672820                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14672820                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14672820                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14672820                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14672820                       # number of overall hits
system.cpu2.icache.overall_hits::total       14672820                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2110898                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2110898                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2110898                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2110898                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14672836                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14672836                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14672836                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14672836                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14672836                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14672836                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 131931.125000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 131931.125000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 131931.125000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            2                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            2                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1816287                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1816287                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1816287                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 129734.785714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 129734.785714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37110                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               181315590                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37366                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4852.421720                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   232.462251                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    23.537749                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.908056                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.091944                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9988472                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9988472                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6738392                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6738392                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16142                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16142                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16142                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16142                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16726864                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16726864                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16726864                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16726864                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        95943                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        95943                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        95943                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         95943                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        95943                       # number of overall misses
system.cpu2.dcache.overall_misses::total        95943                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   5262415463                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   5262415463                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   5262415463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   5262415463                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   5262415463                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   5262415463                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10084415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10084415                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6738392                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6738392                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16142                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16142                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16142                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16822807                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16822807                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16822807                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16822807                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009514                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005703                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005703                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54849.394568                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54849.394568                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54849.394568                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54849.394568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54849.394568                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54849.394568                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9762                       # number of writebacks
system.cpu2.dcache.writebacks::total             9762                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        58833                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        58833                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        58833                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        58833                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        58833                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        58833                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37110                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37110                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37110                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37110                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37110                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1018480633                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1018480633                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1018480633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1018480633                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1018480633                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1018480633                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 27444.910617                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 27444.910617                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 27444.910617                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 27444.910617                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 27444.910617                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 27444.910617                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               463.811415                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1103236907                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2367461.173820                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    17.811415                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.028544                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.743288                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15295620                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15295620                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15295620                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15295620                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15295620                       # number of overall hits
system.cpu3.icache.overall_hits::total       15295620                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           24                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            24                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.cpu3.icache.overall_misses::total           24                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3907275                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3907275                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3907275                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3907275                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3907275                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3907275                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15295644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15295644                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15295644                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15295644                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15295644                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15295644                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 162803.125000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 162803.125000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 162803.125000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 162803.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 162803.125000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 162803.125000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           20                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           20                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2981539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2981539                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2981539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2981539                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2981539                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2981539                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 149076.950000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 149076.950000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 149076.950000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 149076.950000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 149076.950000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 149076.950000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 31947                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               176421575                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 32203                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               5478.420489                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   230.952920                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    25.047080                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902160                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097840                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9992604                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9992604                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6810424                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6810424                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16456                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16456                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16422                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16422                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16803028                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16803028                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16803028                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16803028                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        64323                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        64323                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          145                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          145                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        64468                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         64468                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        64468                       # number of overall misses
system.cpu3.dcache.overall_misses::total        64468                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2588034027                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2588034027                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     19005608                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     19005608                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2607039635                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2607039635                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2607039635                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2607039635                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     10056927                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10056927                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6810569                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6810569                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16456                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16422                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16867496                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16867496                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16867496                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16867496                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006396                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006396                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003822                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003822                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003822                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003822                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 40234.970804                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40234.970804                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 131073.158621                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 131073.158621                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 40439.282047                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 40439.282047                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 40439.282047                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40439.282047                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       118108                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       118108                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9118                       # number of writebacks
system.cpu3.dcache.writebacks::total             9118                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        32395                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        32395                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          126                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          126                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        32521                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        32521                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        32521                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        32521                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        31928                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        31928                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        31947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        31947                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        31947                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        31947                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    901746541                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    901746541                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      2281779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      2281779                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    904028320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    904028320                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    904028320                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    904028320                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003175                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001894                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001894                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 28243.126441                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 28243.126441                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 120093.631579                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 120093.631579                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 28297.753154                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 28297.753154                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 28297.753154                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 28297.753154                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
