#include "design_v5.h"

#define XC5VLX30_NFRAMES 37
static const v5_design_col_t
xc5vlx30[XC5VLX30_NFRAMES] = {
  V5C_IOB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_DSP48,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_IOB,
  V5C_GCLK,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_IOB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
};

#define XC5VLX30_NBRAMS 2
#define XC5VLX30_NROWS  2

#define XC5VLX85_NFRAMES 63
static const v5_design_col_t
xc5vlx85[XC5VLX85_NFRAMES] = {
  V5C_IOB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_DSP48,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_IOB,
  V5C_GCLK,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_IOB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
};

#define XC5VLX85_NBRAMS 4
#define XC5VLX85_NROWS  3

#define XC5VLX220_NFRAMES 120
static const v5_design_col_t
xc5vlx220[XC5VLX220_NFRAMES] = {
  V5C_IOB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_DSP48,
  V5C_CLB,
  V5C_CLB,
  V5C_DSP48,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_IOB,
  V5C_GCLK,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_BRAM_INT,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_IOB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
  V5C_CLB,
};

#define XC5VLX220_NBRAMS 6
#define XC5VLX220_NROWS  4

