[2025-09-17 21:25:22] START suite=gap trace=605.mcf_s-472B
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-472B.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 4491741 heartbeat IPC: 2.226 cumulative IPC: 2.226 (Simulation time: 00 hr 00 min 51 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 8398873 heartbeat IPC: 2.559 cumulative IPC: 2.381 (Simulation time: 00 hr 01 min 44 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 8398873 cumulative IPC: 2.381 (Simulation time: 00 hr 01 min 44 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 8398873 cumulative IPC: 2.381 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 36419642 heartbeat IPC: 0.3569 cumulative IPC: 0.3569 (Simulation time: 00 hr 05 min 16 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 57871163 heartbeat IPC: 0.4662 cumulative IPC: 0.4043 (Simulation time: 00 hr 07 min 59 sec)
Heartbeat CPU 0 instructions: 50000008 cycles: 78935779 heartbeat IPC: 0.4747 cumulative IPC: 0.4253 (Simulation time: 00 hr 10 min 51 sec)
Heartbeat CPU 0 instructions: 60000010 cycles: 99477150 heartbeat IPC: 0.4868 cumulative IPC: 0.4392 (Simulation time: 00 hr 13 min 31 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 119257261 heartbeat IPC: 0.5056 cumulative IPC: 0.451 (Simulation time: 00 hr 16 min 06 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 143297356 heartbeat IPC: 0.416 cumulative IPC: 0.4448 (Simulation time: 00 hr 19 min 14 sec)
Heartbeat CPU 0 instructions: 90000015 cycles: 162564406 heartbeat IPC: 0.519 cumulative IPC: 0.4541 (Simulation time: 00 hr 21 min 53 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 185368043 heartbeat IPC: 0.4385 cumulative IPC: 0.4521 (Simulation time: 00 hr 24 min 46 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 205266111 heartbeat IPC: 0.5026 cumulative IPC: 0.4572 (Simulation time: 00 hr 27 min 20 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 218967178 cumulative IPC: 0.4567 (Simulation time: 00 hr 30 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 218967178 cumulative IPC: 0.4567 (Simulation time: 00 hr 30 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/605.mcf_s-472B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.4567 instructions: 100000000 cycles: 218967178
CPU 0 Branch Prediction Accuracy: 98.31% MPKI: 1.929 Average ROB Occupancy at Mispredict: 137.9
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 1.929
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 48812857
LQ_STALL: 5236935
SQ_STALL: 39238643


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 80.53688
REPLAY_LOAD: 93.127556
NON_REPLAY_LOAD: 71.022255

== Total ==
ADDR_TRANS: 699946
REPLAY_LOAD: 3140913
NON_REPLAY_LOAD: 44971998

== Counts ==
ADDR_TRANS: 8691
REPLAY_LOAD: 33727
NON_REPLAY_LOAD: 633210

cpu0->cpu0_STLB TOTAL        ACCESS:     275406 HIT:     144192 MISS:     131214 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     275406 HIT:     144192 MISS:     131214 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 273.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8908767 HIT:    1867432 MISS:    7041335 MSHR_MERGE:     791468
cpu0->cpu0_L2C LOAD         ACCESS:    4339464 HIT:     873640 MISS:    3465824 MSHR_MERGE:     139828
cpu0->cpu0_L2C RFO          ACCESS:     246878 HIT:      14725 MISS:     232153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:    3632139 HIT:     442970 MISS:    3189169 MSHR_MERGE:     651640
cpu0->cpu0_L2C WRITE        ACCESS:     534788 HIT:     531403 MISS:       3385 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     155498 HIT:       4694 MISS:     150804 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:    2210923 ISSUED:    2210923 USEFUL:     879427 USELESS:     312780
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 160 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   16136550 HIT:   16136550 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   16136550 HIT:   16136550 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   51708151 HIT:   43811300 MISS:    7896851 MSHR_MERGE:    1733513
cpu0->cpu0_L1D LOAD         ACCESS:   26742352 HIT:   21498761 MISS:    5243591 MSHR_MERGE:     904124
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    1669159 HIT:     145917 MISS:    1523242 MSHR_MERGE:     101760
cpu0->cpu0_L1D WRITE        ACCESS:   23034103 HIT:   22059648 MISS:     974455 MSHR_MERGE:     727564
cpu0->cpu0_L1D TRANSLATION  ACCESS:     262537 HIT:     106974 MISS:     155563 MSHR_MERGE:         65
cpu0->cpu0_L1D PREFETCH REQUESTED:    1669585 ISSUED:    1669159 USEFUL:     418956 USELESS:     272918
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 141 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   14261409 HIT:   14261409 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:   14261409 HIT:   14261409 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   46413559 HIT:   45643196 MISS:     770363 MSHR_MERGE:     494957
cpu0->cpu0_DTLB LOAD         ACCESS:   46413559 HIT:   45643196 MISS:     770363 MSHR_MERGE:     494957
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 134.1 cycles
cpu0->LLC TOTAL        ACCESS:    6714924 HIT:     642951 MISS:    6071973 MSHR_MERGE:      77265
cpu0->LLC LOAD         ACCESS:    3325996 HIT:     112610 MISS:    3213386 MSHR_MERGE:      25869
cpu0->LLC RFO          ACCESS:     232153 HIT:        132 MISS:     232021 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:    2537528 HIT:      63641 MISS:    2473887 MSHR_MERGE:      51396
cpu0->LLC WRITE        ACCESS:     468443 HIT:     465974 MISS:       2469 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     150804 HIT:        594 MISS:     150210 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 137.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     275122
  ROW_BUFFER_MISS:    5717053
  AVG DBUS CONGESTED CYCLE: 3.29
Channel 0 WQ ROW_BUFFER_HIT:      51599
  ROW_BUFFER_MISS:     406784
  FULL:          0
Channel 0 REFRESHES ISSUED:      18248

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       111035         9947          947       374716
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           56           10           27       209072
  STLB miss resolved @ L2C                0            1            2            5         7876
  STLB miss resolved @ LLC                0            0            0            3          786
  STLB miss resolved @ MEM                0          302           44           67       145918

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-17 21:55:32] END   suite=gap trace=605.mcf_s-472B (rc=0)
