// Generated by CIRCT firtool-1.62.1
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

module DataModule__8entry_1(
  input        clock,
  input  [2:0] io_raddr_0,
  input  [2:0] io_raddr_1,
  output       io_rdata_0_isCall,
  output       io_rdata_0_isRet,
  output       io_rdata_0_isJalr,
  output [3:0] io_rdata_0_brSlots_0_offset,
  output       io_rdata_0_brSlots_0_valid,
  output [3:0] io_rdata_0_tailSlot_offset,
  output       io_rdata_0_tailSlot_sharing,
  output       io_rdata_0_tailSlot_valid,
  output [3:0] io_rdata_1_brSlots_0_offset,
  output       io_rdata_1_brSlots_0_valid,
  output [3:0] io_rdata_1_tailSlot_offset,
  output       io_rdata_1_tailSlot_sharing,
  output       io_rdata_1_tailSlot_valid,
  input        io_wen_0,
  input  [2:0] io_waddr_0,
  input        io_wdata_0_isCall,
  input        io_wdata_0_isRet,
  input        io_wdata_0_isJalr,
  input  [3:0] io_wdata_0_brSlots_0_offset,
  input        io_wdata_0_brSlots_0_valid,
  input  [3:0] io_wdata_0_tailSlot_offset,
  input        io_wdata_0_tailSlot_sharing,
  input        io_wdata_0_tailSlot_valid
);

  reg        data_0_isCall;
  reg        data_0_isRet;
  reg        data_0_isJalr;
  reg  [3:0] data_0_brSlots_0_offset;
  reg        data_0_brSlots_0_valid;
  reg  [3:0] data_0_tailSlot_offset;
  reg        data_0_tailSlot_sharing;
  reg        data_0_tailSlot_valid;
  reg        data_1_isCall;
  reg        data_1_isRet;
  reg        data_1_isJalr;
  reg  [3:0] data_1_brSlots_0_offset;
  reg        data_1_brSlots_0_valid;
  reg  [3:0] data_1_tailSlot_offset;
  reg        data_1_tailSlot_sharing;
  reg        data_1_tailSlot_valid;
  reg        data_2_isCall;
  reg        data_2_isRet;
  reg        data_2_isJalr;
  reg  [3:0] data_2_brSlots_0_offset;
  reg        data_2_brSlots_0_valid;
  reg  [3:0] data_2_tailSlot_offset;
  reg        data_2_tailSlot_sharing;
  reg        data_2_tailSlot_valid;
  reg        data_3_isCall;
  reg        data_3_isRet;
  reg        data_3_isJalr;
  reg  [3:0] data_3_brSlots_0_offset;
  reg        data_3_brSlots_0_valid;
  reg  [3:0] data_3_tailSlot_offset;
  reg        data_3_tailSlot_sharing;
  reg        data_3_tailSlot_valid;
  reg        data_4_isCall;
  reg        data_4_isRet;
  reg        data_4_isJalr;
  reg  [3:0] data_4_brSlots_0_offset;
  reg        data_4_brSlots_0_valid;
  reg  [3:0] data_4_tailSlot_offset;
  reg        data_4_tailSlot_sharing;
  reg        data_4_tailSlot_valid;
  reg        data_5_isCall;
  reg        data_5_isRet;
  reg        data_5_isJalr;
  reg  [3:0] data_5_brSlots_0_offset;
  reg        data_5_brSlots_0_valid;
  reg  [3:0] data_5_tailSlot_offset;
  reg        data_5_tailSlot_sharing;
  reg        data_5_tailSlot_valid;
  reg        data_6_isCall;
  reg        data_6_isRet;
  reg        data_6_isJalr;
  reg  [3:0] data_6_brSlots_0_offset;
  reg        data_6_brSlots_0_valid;
  reg  [3:0] data_6_tailSlot_offset;
  reg        data_6_tailSlot_sharing;
  reg        data_6_tailSlot_valid;
  reg        data_7_isCall;
  reg        data_7_isRet;
  reg        data_7_isJalr;
  reg  [3:0] data_7_brSlots_0_offset;
  reg        data_7_brSlots_0_valid;
  reg  [3:0] data_7_tailSlot_offset;
  reg        data_7_tailSlot_sharing;
  reg        data_7_tailSlot_valid;
  wire       read_by_0 = io_wen_0 & io_waddr_0 == io_raddr_0;
  wire       _io_rdata_0_T = io_raddr_0 == 3'h0;
  wire       _io_rdata_0_T_1 = io_raddr_0 == 3'h1;
  wire       _io_rdata_0_T_2 = io_raddr_0 == 3'h2;
  wire       _io_rdata_0_T_3 = io_raddr_0 == 3'h3;
  wire       _io_rdata_0_T_4 = io_raddr_0 == 3'h4;
  wire       _io_rdata_0_T_5 = io_raddr_0 == 3'h5;
  wire       _io_rdata_0_T_6 = io_raddr_0 == 3'h6;
  wire       read_by_0_1 = io_wen_0 & io_waddr_0 == io_raddr_1;
  wire       _io_rdata_1_T = io_raddr_1 == 3'h0;
  wire       _io_rdata_1_T_1 = io_raddr_1 == 3'h1;
  wire       _io_rdata_1_T_2 = io_raddr_1 == 3'h2;
  wire       _io_rdata_1_T_3 = io_raddr_1 == 3'h3;
  wire       _io_rdata_1_T_4 = io_raddr_1 == 3'h4;
  wire       _io_rdata_1_T_5 = io_raddr_1 == 3'h5;
  wire       _io_rdata_1_T_6 = io_raddr_1 == 3'h6;
  always @(posedge clock) begin
    if (io_wen_0 & io_waddr_0 == 3'h0) begin
      data_0_isCall <= io_wdata_0_isCall;
      data_0_isRet <= io_wdata_0_isRet;
      data_0_isJalr <= io_wdata_0_isJalr;
      data_0_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_0_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_0_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_0_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_0_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & io_waddr_0 == 3'h1) begin
      data_1_isCall <= io_wdata_0_isCall;
      data_1_isRet <= io_wdata_0_isRet;
      data_1_isJalr <= io_wdata_0_isJalr;
      data_1_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_1_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_1_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_1_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_1_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & io_waddr_0 == 3'h2) begin
      data_2_isCall <= io_wdata_0_isCall;
      data_2_isRet <= io_wdata_0_isRet;
      data_2_isJalr <= io_wdata_0_isJalr;
      data_2_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_2_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_2_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_2_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_2_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & io_waddr_0 == 3'h3) begin
      data_3_isCall <= io_wdata_0_isCall;
      data_3_isRet <= io_wdata_0_isRet;
      data_3_isJalr <= io_wdata_0_isJalr;
      data_3_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_3_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_3_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_3_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_3_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & io_waddr_0 == 3'h4) begin
      data_4_isCall <= io_wdata_0_isCall;
      data_4_isRet <= io_wdata_0_isRet;
      data_4_isJalr <= io_wdata_0_isJalr;
      data_4_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_4_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_4_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_4_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_4_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & io_waddr_0 == 3'h5) begin
      data_5_isCall <= io_wdata_0_isCall;
      data_5_isRet <= io_wdata_0_isRet;
      data_5_isJalr <= io_wdata_0_isJalr;
      data_5_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_5_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_5_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_5_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_5_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & io_waddr_0 == 3'h6) begin
      data_6_isCall <= io_wdata_0_isCall;
      data_6_isRet <= io_wdata_0_isRet;
      data_6_isJalr <= io_wdata_0_isJalr;
      data_6_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_6_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_6_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_6_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_6_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
    if (io_wen_0 & (&io_waddr_0)) begin
      data_7_isCall <= io_wdata_0_isCall;
      data_7_isRet <= io_wdata_0_isRet;
      data_7_isJalr <= io_wdata_0_isJalr;
      data_7_brSlots_0_offset <= io_wdata_0_brSlots_0_offset;
      data_7_brSlots_0_valid <= io_wdata_0_brSlots_0_valid;
      data_7_tailSlot_offset <= io_wdata_0_tailSlot_offset;
      data_7_tailSlot_sharing <= io_wdata_0_tailSlot_sharing;
      data_7_tailSlot_valid <= io_wdata_0_tailSlot_valid;
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:3];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [2:0] i = 3'h0; i < 3'h4; i += 3'h1) begin
          _RANDOM[i[1:0]] = `RANDOM;
        end
        data_0_isCall = _RANDOM[2'h0][0];
        data_0_isRet = _RANDOM[2'h0][1];
        data_0_isJalr = _RANDOM[2'h0][2];
        data_0_brSlots_0_offset = _RANDOM[2'h0][6:3];
        data_0_brSlots_0_valid = _RANDOM[2'h0][8];
        data_0_tailSlot_offset = _RANDOM[2'h0][12:9];
        data_0_tailSlot_sharing = _RANDOM[2'h0][13];
        data_0_tailSlot_valid = _RANDOM[2'h0][14];
        data_1_isCall = _RANDOM[2'h0][15];
        data_1_isRet = _RANDOM[2'h0][16];
        data_1_isJalr = _RANDOM[2'h0][17];
        data_1_brSlots_0_offset = _RANDOM[2'h0][21:18];
        data_1_brSlots_0_valid = _RANDOM[2'h0][23];
        data_1_tailSlot_offset = _RANDOM[2'h0][27:24];
        data_1_tailSlot_sharing = _RANDOM[2'h0][28];
        data_1_tailSlot_valid = _RANDOM[2'h0][29];
        data_2_isCall = _RANDOM[2'h0][30];
        data_2_isRet = _RANDOM[2'h0][31];
        data_2_isJalr = _RANDOM[2'h1][0];
        data_2_brSlots_0_offset = _RANDOM[2'h1][4:1];
        data_2_brSlots_0_valid = _RANDOM[2'h1][6];
        data_2_tailSlot_offset = _RANDOM[2'h1][10:7];
        data_2_tailSlot_sharing = _RANDOM[2'h1][11];
        data_2_tailSlot_valid = _RANDOM[2'h1][12];
        data_3_isCall = _RANDOM[2'h1][13];
        data_3_isRet = _RANDOM[2'h1][14];
        data_3_isJalr = _RANDOM[2'h1][15];
        data_3_brSlots_0_offset = _RANDOM[2'h1][19:16];
        data_3_brSlots_0_valid = _RANDOM[2'h1][21];
        data_3_tailSlot_offset = _RANDOM[2'h1][25:22];
        data_3_tailSlot_sharing = _RANDOM[2'h1][26];
        data_3_tailSlot_valid = _RANDOM[2'h1][27];
        data_4_isCall = _RANDOM[2'h1][28];
        data_4_isRet = _RANDOM[2'h1][29];
        data_4_isJalr = _RANDOM[2'h1][30];
        data_4_brSlots_0_offset = {_RANDOM[2'h1][31], _RANDOM[2'h2][2:0]};
        data_4_brSlots_0_valid = _RANDOM[2'h2][4];
        data_4_tailSlot_offset = _RANDOM[2'h2][8:5];
        data_4_tailSlot_sharing = _RANDOM[2'h2][9];
        data_4_tailSlot_valid = _RANDOM[2'h2][10];
        data_5_isCall = _RANDOM[2'h2][11];
        data_5_isRet = _RANDOM[2'h2][12];
        data_5_isJalr = _RANDOM[2'h2][13];
        data_5_brSlots_0_offset = _RANDOM[2'h2][17:14];
        data_5_brSlots_0_valid = _RANDOM[2'h2][19];
        data_5_tailSlot_offset = _RANDOM[2'h2][23:20];
        data_5_tailSlot_sharing = _RANDOM[2'h2][24];
        data_5_tailSlot_valid = _RANDOM[2'h2][25];
        data_6_isCall = _RANDOM[2'h2][26];
        data_6_isRet = _RANDOM[2'h2][27];
        data_6_isJalr = _RANDOM[2'h2][28];
        data_6_brSlots_0_offset = {_RANDOM[2'h2][31:29], _RANDOM[2'h3][0]};
        data_6_brSlots_0_valid = _RANDOM[2'h3][2];
        data_6_tailSlot_offset = _RANDOM[2'h3][6:3];
        data_6_tailSlot_sharing = _RANDOM[2'h3][7];
        data_6_tailSlot_valid = _RANDOM[2'h3][8];
        data_7_isCall = _RANDOM[2'h3][9];
        data_7_isRet = _RANDOM[2'h3][10];
        data_7_isJalr = _RANDOM[2'h3][11];
        data_7_brSlots_0_offset = _RANDOM[2'h3][15:12];
        data_7_brSlots_0_valid = _RANDOM[2'h3][17];
        data_7_tailSlot_offset = _RANDOM[2'h3][21:18];
        data_7_tailSlot_sharing = _RANDOM[2'h3][22];
        data_7_tailSlot_valid = _RANDOM[2'h3][23];
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_rdata_0_isCall =
    read_by_0
      ? io_wdata_0_isCall
      : _io_rdata_0_T & data_0_isCall | _io_rdata_0_T_1 & data_1_isCall | _io_rdata_0_T_2
        & data_2_isCall | _io_rdata_0_T_3 & data_3_isCall | _io_rdata_0_T_4
        & data_4_isCall | _io_rdata_0_T_5 & data_5_isCall | _io_rdata_0_T_6
        & data_6_isCall | (&io_raddr_0) & data_7_isCall;
  assign io_rdata_0_isRet =
    read_by_0
      ? io_wdata_0_isRet
      : _io_rdata_0_T & data_0_isRet | _io_rdata_0_T_1 & data_1_isRet | _io_rdata_0_T_2
        & data_2_isRet | _io_rdata_0_T_3 & data_3_isRet | _io_rdata_0_T_4 & data_4_isRet
        | _io_rdata_0_T_5 & data_5_isRet | _io_rdata_0_T_6 & data_6_isRet | (&io_raddr_0)
        & data_7_isRet;
  assign io_rdata_0_isJalr =
    read_by_0
      ? io_wdata_0_isJalr
      : _io_rdata_0_T & data_0_isJalr | _io_rdata_0_T_1 & data_1_isJalr | _io_rdata_0_T_2
        & data_2_isJalr | _io_rdata_0_T_3 & data_3_isJalr | _io_rdata_0_T_4
        & data_4_isJalr | _io_rdata_0_T_5 & data_5_isJalr | _io_rdata_0_T_6
        & data_6_isJalr | (&io_raddr_0) & data_7_isJalr;
  assign io_rdata_0_brSlots_0_offset =
    read_by_0
      ? io_wdata_0_brSlots_0_offset
      : (_io_rdata_0_T ? data_0_brSlots_0_offset : 4'h0)
        | (_io_rdata_0_T_1 ? data_1_brSlots_0_offset : 4'h0)
        | (_io_rdata_0_T_2 ? data_2_brSlots_0_offset : 4'h0)
        | (_io_rdata_0_T_3 ? data_3_brSlots_0_offset : 4'h0)
        | (_io_rdata_0_T_4 ? data_4_brSlots_0_offset : 4'h0)
        | (_io_rdata_0_T_5 ? data_5_brSlots_0_offset : 4'h0)
        | (_io_rdata_0_T_6 ? data_6_brSlots_0_offset : 4'h0)
        | ((&io_raddr_0) ? data_7_brSlots_0_offset : 4'h0);
  assign io_rdata_0_brSlots_0_valid =
    read_by_0
      ? io_wdata_0_brSlots_0_valid
      : _io_rdata_0_T & data_0_brSlots_0_valid | _io_rdata_0_T_1 & data_1_brSlots_0_valid
        | _io_rdata_0_T_2 & data_2_brSlots_0_valid | _io_rdata_0_T_3
        & data_3_brSlots_0_valid | _io_rdata_0_T_4 & data_4_brSlots_0_valid
        | _io_rdata_0_T_5 & data_5_brSlots_0_valid | _io_rdata_0_T_6
        & data_6_brSlots_0_valid | (&io_raddr_0) & data_7_brSlots_0_valid;
  assign io_rdata_0_tailSlot_offset =
    read_by_0
      ? io_wdata_0_tailSlot_offset
      : (_io_rdata_0_T ? data_0_tailSlot_offset : 4'h0)
        | (_io_rdata_0_T_1 ? data_1_tailSlot_offset : 4'h0)
        | (_io_rdata_0_T_2 ? data_2_tailSlot_offset : 4'h0)
        | (_io_rdata_0_T_3 ? data_3_tailSlot_offset : 4'h0)
        | (_io_rdata_0_T_4 ? data_4_tailSlot_offset : 4'h0)
        | (_io_rdata_0_T_5 ? data_5_tailSlot_offset : 4'h0)
        | (_io_rdata_0_T_6 ? data_6_tailSlot_offset : 4'h0)
        | ((&io_raddr_0) ? data_7_tailSlot_offset : 4'h0);
  assign io_rdata_0_tailSlot_sharing =
    read_by_0
      ? io_wdata_0_tailSlot_sharing
      : _io_rdata_0_T & data_0_tailSlot_sharing | _io_rdata_0_T_1
        & data_1_tailSlot_sharing | _io_rdata_0_T_2 & data_2_tailSlot_sharing
        | _io_rdata_0_T_3 & data_3_tailSlot_sharing | _io_rdata_0_T_4
        & data_4_tailSlot_sharing | _io_rdata_0_T_5 & data_5_tailSlot_sharing
        | _io_rdata_0_T_6 & data_6_tailSlot_sharing | (&io_raddr_0)
        & data_7_tailSlot_sharing;
  assign io_rdata_0_tailSlot_valid =
    read_by_0
      ? io_wdata_0_tailSlot_valid
      : _io_rdata_0_T & data_0_tailSlot_valid | _io_rdata_0_T_1 & data_1_tailSlot_valid
        | _io_rdata_0_T_2 & data_2_tailSlot_valid | _io_rdata_0_T_3
        & data_3_tailSlot_valid | _io_rdata_0_T_4 & data_4_tailSlot_valid
        | _io_rdata_0_T_5 & data_5_tailSlot_valid | _io_rdata_0_T_6
        & data_6_tailSlot_valid | (&io_raddr_0) & data_7_tailSlot_valid;
  assign io_rdata_1_brSlots_0_offset =
    read_by_0_1
      ? io_wdata_0_brSlots_0_offset
      : (_io_rdata_1_T ? data_0_brSlots_0_offset : 4'h0)
        | (_io_rdata_1_T_1 ? data_1_brSlots_0_offset : 4'h0)
        | (_io_rdata_1_T_2 ? data_2_brSlots_0_offset : 4'h0)
        | (_io_rdata_1_T_3 ? data_3_brSlots_0_offset : 4'h0)
        | (_io_rdata_1_T_4 ? data_4_brSlots_0_offset : 4'h0)
        | (_io_rdata_1_T_5 ? data_5_brSlots_0_offset : 4'h0)
        | (_io_rdata_1_T_6 ? data_6_brSlots_0_offset : 4'h0)
        | ((&io_raddr_1) ? data_7_brSlots_0_offset : 4'h0);
  assign io_rdata_1_brSlots_0_valid =
    read_by_0_1
      ? io_wdata_0_brSlots_0_valid
      : _io_rdata_1_T & data_0_brSlots_0_valid | _io_rdata_1_T_1 & data_1_brSlots_0_valid
        | _io_rdata_1_T_2 & data_2_brSlots_0_valid | _io_rdata_1_T_3
        & data_3_brSlots_0_valid | _io_rdata_1_T_4 & data_4_brSlots_0_valid
        | _io_rdata_1_T_5 & data_5_brSlots_0_valid | _io_rdata_1_T_6
        & data_6_brSlots_0_valid | (&io_raddr_1) & data_7_brSlots_0_valid;
  assign io_rdata_1_tailSlot_offset =
    read_by_0_1
      ? io_wdata_0_tailSlot_offset
      : (_io_rdata_1_T ? data_0_tailSlot_offset : 4'h0)
        | (_io_rdata_1_T_1 ? data_1_tailSlot_offset : 4'h0)
        | (_io_rdata_1_T_2 ? data_2_tailSlot_offset : 4'h0)
        | (_io_rdata_1_T_3 ? data_3_tailSlot_offset : 4'h0)
        | (_io_rdata_1_T_4 ? data_4_tailSlot_offset : 4'h0)
        | (_io_rdata_1_T_5 ? data_5_tailSlot_offset : 4'h0)
        | (_io_rdata_1_T_6 ? data_6_tailSlot_offset : 4'h0)
        | ((&io_raddr_1) ? data_7_tailSlot_offset : 4'h0);
  assign io_rdata_1_tailSlot_sharing =
    read_by_0_1
      ? io_wdata_0_tailSlot_sharing
      : _io_rdata_1_T & data_0_tailSlot_sharing | _io_rdata_1_T_1
        & data_1_tailSlot_sharing | _io_rdata_1_T_2 & data_2_tailSlot_sharing
        | _io_rdata_1_T_3 & data_3_tailSlot_sharing | _io_rdata_1_T_4
        & data_4_tailSlot_sharing | _io_rdata_1_T_5 & data_5_tailSlot_sharing
        | _io_rdata_1_T_6 & data_6_tailSlot_sharing | (&io_raddr_1)
        & data_7_tailSlot_sharing;
  assign io_rdata_1_tailSlot_valid =
    read_by_0_1
      ? io_wdata_0_tailSlot_valid
      : _io_rdata_1_T & data_0_tailSlot_valid | _io_rdata_1_T_1 & data_1_tailSlot_valid
        | _io_rdata_1_T_2 & data_2_tailSlot_valid | _io_rdata_1_T_3
        & data_3_tailSlot_valid | _io_rdata_1_T_4 & data_4_tailSlot_valid
        | _io_rdata_1_T_5 & data_5_tailSlot_valid | _io_rdata_1_T_6
        & data_6_tailSlot_valid | (&io_raddr_1) & data_7_tailSlot_valid;
endmodule

