

================================================================
== Vivado HLS Report for 'Loop_loop_height1_pr'
================================================================
* Date:           Sat Aug 15 22:41:49 2020

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        TestPattern
* Solution:       TestPattern
* Product family: zynq
* Target device:  xc7z010clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1231681|  1231681|  1231681|  1231681|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_height1  |  1231680|  1231680|      1283|          -|          -|   960|    no    |
        | + loop_width1  |     1280|     1280|         2|          1|          1|  1280|    yes   |
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp_i)
3 --> 
	5  / (tmp_2_i)
	4  / (!tmp_2_i)
4 --> 
	3  / true
5 --> 
	2  / true

* FSM state operations: 

 <State 1> : 1.30ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %imag0_0_data_stream_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_1 : Operation 9 [1/1] (1.30ns)   --->   "br label %0"

 <State 2> : 2.02ns
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%t_V = phi i10 [ 0, %newFuncRoot ], [ %i_V, %1 ]"
ST_2 : Operation 11 [1/1] (1.44ns)   --->   "%tmp_i = icmp eq i10 %t_V, -64" [TestPattern/tp.cpp:81]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 960, i64 960, i64 960)"
ST_2 : Operation 13 [1/1] (1.70ns)   --->   "%i_V = add i10 %t_V, 1" [TestPattern/tp.cpp:81]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %tmp_i, label %test_pattern1_.exit.exitStub, label %3" [TestPattern/tp.cpp:81]
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind" [TestPattern/tp.cpp:81]
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str6)" [TestPattern/tp.cpp:81]
ST_2 : Operation 17 [1/1] (1.44ns)   --->   "%tmp_1_i = icmp ult i10 %t_V, 480" [TestPattern/tp.cpp:85]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.30ns)   --->   "br label %2" [TestPattern/tp.cpp:82]
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "ret void"

 <State 3> : 4.26ns
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%t_V_1 = phi i11 [ 0, %3 ], [ %j_V, %"operator<<.exit.i" ]"
ST_3 : Operation 21 [1/1] (1.52ns)   --->   "%tmp_2_i = icmp eq i11 %t_V_1, -768" [TestPattern/tp.cpp:82]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1280, i64 1280, i64 1280)"
ST_3 : Operation 23 [1/1] (1.70ns)   --->   "%j_V = add i11 %t_V_1, 1" [TestPattern/tp.cpp:82]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %tmp_2_i, label %1, label %5" [TestPattern/tp.cpp:82]
ST_3 : Operation 25 [1/1] (1.52ns)   --->   "%tmp_4_i = icmp ult i11 %t_V_1, 160" [TestPattern/tp.cpp:87]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "br i1 %tmp_1_i, label %4, label %11" [TestPattern/tp.cpp:85]
ST_3 : Operation 27 [1/1] (1.58ns)   --->   "br i1 %tmp_4_i, label %"operator<<.exit.i", label %12" [TestPattern/tp.cpp:130]
ST_3 : Operation 28 [1/1] (1.52ns)   --->   "%tmp_7_i = icmp ult i11 %t_V_1, 320" [TestPattern/tp.cpp:136]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.58ns)   --->   "br i1 %tmp_7_i, label %"operator<<.exit.i", label %13" [TestPattern/tp.cpp:136]
ST_3 : Operation 30 [1/1] (1.52ns)   --->   "%tmp_9_i = icmp ult i11 %t_V_1, 480" [TestPattern/tp.cpp:142]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (1.58ns)   --->   "br i1 %tmp_9_i, label %"operator<<.exit.i", label %15" [TestPattern/tp.cpp:142]
ST_3 : Operation 32 [1/1] (1.52ns)   --->   "%tmp_3_i = icmp ult i11 %t_V_1, 640" [TestPattern/tp.cpp:148]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (1.58ns)   --->   "br i1 %tmp_3_i, label %"operator<<.exit.i", label %14" [TestPattern/tp.cpp:148]
ST_3 : Operation 34 [1/1] (1.52ns)   --->   "%tmp_11_i = icmp ult i11 %t_V_1, 800" [TestPattern/tp.cpp:150]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (1.58ns)   --->   "br i1 %tmp_11_i, label %"operator<<.exit.i", label %16" [TestPattern/tp.cpp:150]
ST_3 : Operation 36 [1/1] (1.52ns)   --->   "%tmp_13_i = icmp ult i11 %t_V_1, 960" [TestPattern/tp.cpp:156]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (1.58ns)   --->   "br i1 %tmp_13_i, label %"operator<<.exit.i", label %"operator=.exit.i"" [TestPattern/tp.cpp:156]
ST_3 : Operation 38 [1/1] (1.52ns)   --->   "%tmp_17_i = icmp ult i11 %t_V_1, -928" [TestPattern/tp.cpp:162]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (1.15ns)   --->   "%storemerge3 = select i1 %tmp_17_i, i8 64, i8 -128" [TestPattern/tp.cpp:162]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (1.15ns)   --->   "%storemerge = select i1 %tmp_17_i, i8 -1, i8 -128" [TestPattern/tp.cpp:162]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (1.58ns)   --->   "br label %"operator<<.exit.i""
ST_3 : Operation 42 [1/1] (1.58ns)   --->   "br i1 %tmp_4_i, label %"operator<<.exit.i", label %6" [TestPattern/tp.cpp:87]
ST_3 : Operation 43 [1/1] (1.52ns)   --->   "%tmp_6_i = icmp ult i11 %t_V_1, 320" [TestPattern/tp.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (1.58ns)   --->   "br i1 %tmp_6_i, label %"operator<<.exit.i", label %7" [TestPattern/tp.cpp:93]
ST_3 : Operation 45 [1/1] (1.52ns)   --->   "%tmp_8_i = icmp ult i11 %t_V_1, 480" [TestPattern/tp.cpp:99]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (1.58ns)   --->   "br i1 %tmp_8_i, label %"operator<<.exit.i", label %9" [TestPattern/tp.cpp:99]
ST_3 : Operation 47 [1/1] (1.52ns)   --->   "%tmp_i_21 = icmp ult i11 %t_V_1, 640" [TestPattern/tp.cpp:105]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.58ns)   --->   "br i1 %tmp_i_21, label %"operator<<.exit.i", label %8" [TestPattern/tp.cpp:105]
ST_3 : Operation 49 [1/1] (1.52ns)   --->   "%tmp_10_i = icmp ult i11 %t_V_1, 800" [TestPattern/tp.cpp:107]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "br i1 %tmp_10_i, label %"operator<<.exit.i", label %10" [TestPattern/tp.cpp:107]
ST_3 : Operation 51 [1/1] (1.52ns)   --->   "%tmp_12_i = icmp ult i11 %t_V_1, 960" [TestPattern/tp.cpp:113]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (1.58ns)   --->   "br i1 %tmp_12_i, label %"operator<<.exit.i", label %"operator=.exit230.i"" [TestPattern/tp.cpp:113]
ST_3 : Operation 53 [1/1] (1.52ns)   --->   "%tmp_15_i = icmp ult i11 %t_V_1, -928" [TestPattern/tp.cpp:119]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (1.15ns)   --->   "%storemerge1 = select i1 %tmp_15_i, i8 -128, i8 -1" [TestPattern/tp.cpp:119]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node storemerge2_cast)   --->   "%not_tmp_15_i = xor i1 %tmp_15_i, true" [TestPattern/tp.cpp:119]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (1.15ns) (out node of the LUT)   --->   "%storemerge2_cast = select i1 %not_tmp_15_i, i8 -1, i8 0" [TestPattern/tp.cpp:119]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "br label %"operator<<.exit.i""

 <State 4> : 3.40ns
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str7) nounwind" [TestPattern/tp.cpp:82]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)" [TestPattern/tp.cpp:82]
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [TestPattern/tp.cpp:84]
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_4 = phi i8 [ -1, %4 ], [ 0, %6 ], [ 0, %7 ], [ -1, %8 ], [ -1, %9 ], [ %storemerge1, %"operator=.exit230.i" ], [ 0, %10 ], [ -1, %11 ], [ 0, %12 ], [ -1, %13 ], [ -1, %14 ], [ 0, %15 ], [ -128, %"operator=.exit.i" ], [ 64, %16 ]" [TestPattern/tp.cpp:119]
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_5 = phi i8 [ 0, %4 ], [ -1, %6 ], [ 0, %7 ], [ -128, %8 ], [ -1, %9 ], [ %storemerge2_cast, %"operator=.exit230.i" ], [ -1, %10 ], [ -1, %11 ], [ -1, %12 ], [ 0, %13 ], [ -128, %14 ], [ 0, %15 ], [ %storemerge3, %"operator=.exit.i" ], [ -1, %16 ]" [TestPattern/tp.cpp:119]
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_6 = phi i8 [ 0, %4 ], [ 0, %6 ], [ -1, %7 ], [ 0, %8 ], [ -1, %9 ], [ -1, %"operator=.exit230.i" ], [ -128, %10 ], [ 0, %11 ], [ -1, %12 ], [ -1, %13 ], [ 64, %14 ], [ 0, %15 ], [ %storemerge, %"operator=.exit.i" ], [ -128, %16 ]" [TestPattern/tp.cpp:162]
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str20)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:641->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->TestPattern/tp.cpp:171]
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str) nounwind" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:645->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->TestPattern/tp.cpp:171]
ST_4 : Operation 66 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_0_V, i8 %tmp_4)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->TestPattern/tp.cpp:171]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 67 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_1_V, i8 %tmp_5)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->TestPattern/tp.cpp:171]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 68 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %imag0_0_data_stream_2_V, i8 %tmp_6)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:648->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->TestPattern/tp.cpp:171]   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 1> <FIFO>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_19 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str20, i32 %tmp_2)" [D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:650->D:/Xilinx/Vivado/2017.4/common/technology/autopilot/hls/hls_video_core.h:662->TestPattern/tp.cpp:171]
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%empty_20 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp_1)" [TestPattern/tp.cpp:172]
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br label %2" [TestPattern/tp.cpp:82]

 <State 5> : 0.00ns
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str6, i32 %tmp)" [TestPattern/tp.cpp:174]
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "br label %0" [TestPattern/tp.cpp:81]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ imag0_0_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag0_0_data_stream_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ imag0_0_data_stream_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6       (specinterface    ) [ 000000]
StgValue_7       (specinterface    ) [ 000000]
StgValue_8       (specinterface    ) [ 000000]
StgValue_9       (br               ) [ 011111]
t_V              (phi              ) [ 001000]
tmp_i            (icmp             ) [ 001111]
empty            (speclooptripcount) [ 000000]
i_V              (add              ) [ 011111]
StgValue_14      (br               ) [ 000000]
StgValue_15      (specloopname     ) [ 000000]
tmp              (specregionbegin  ) [ 000111]
tmp_1_i          (icmp             ) [ 000110]
StgValue_18      (br               ) [ 001111]
StgValue_19      (ret              ) [ 000000]
t_V_1            (phi              ) [ 000100]
tmp_2_i          (icmp             ) [ 001111]
empty_18         (speclooptripcount) [ 000000]
j_V              (add              ) [ 001111]
StgValue_24      (br               ) [ 000000]
tmp_4_i          (icmp             ) [ 001111]
StgValue_26      (br               ) [ 000000]
StgValue_27      (br               ) [ 001111]
tmp_7_i          (icmp             ) [ 001111]
StgValue_29      (br               ) [ 001111]
tmp_9_i          (icmp             ) [ 001111]
StgValue_31      (br               ) [ 001111]
tmp_3_i          (icmp             ) [ 001111]
StgValue_33      (br               ) [ 001111]
tmp_11_i         (icmp             ) [ 001111]
StgValue_35      (br               ) [ 001111]
tmp_13_i         (icmp             ) [ 001111]
StgValue_37      (br               ) [ 001111]
tmp_17_i         (icmp             ) [ 000000]
storemerge3      (select           ) [ 001111]
storemerge       (select           ) [ 001111]
StgValue_41      (br               ) [ 001111]
StgValue_42      (br               ) [ 001111]
tmp_6_i          (icmp             ) [ 001111]
StgValue_44      (br               ) [ 001111]
tmp_8_i          (icmp             ) [ 001111]
StgValue_46      (br               ) [ 001111]
tmp_i_21         (icmp             ) [ 001111]
StgValue_48      (br               ) [ 001111]
tmp_10_i         (icmp             ) [ 001111]
StgValue_50      (br               ) [ 001111]
tmp_12_i         (icmp             ) [ 001111]
StgValue_52      (br               ) [ 001111]
tmp_15_i         (icmp             ) [ 000000]
storemerge1      (select           ) [ 001111]
not_tmp_15_i     (xor              ) [ 000000]
storemerge2_cast (select           ) [ 001111]
StgValue_57      (br               ) [ 001111]
StgValue_58      (specloopname     ) [ 000000]
tmp_1            (specregionbegin  ) [ 000000]
StgValue_60      (specpipeline     ) [ 000000]
tmp_4            (phi              ) [ 000110]
tmp_5            (phi              ) [ 000110]
tmp_6            (phi              ) [ 000110]
tmp_2            (specregionbegin  ) [ 000000]
StgValue_65      (specprotocol     ) [ 000000]
StgValue_66      (write            ) [ 000000]
StgValue_67      (write            ) [ 000000]
StgValue_68      (write            ) [ 000000]
empty_19         (specregionend    ) [ 000000]
empty_20         (specregionend    ) [ 000000]
StgValue_71      (br               ) [ 001111]
empty_17         (specregionend    ) [ 000000]
StgValue_73      (br               ) [ 011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="imag0_0_data_stream_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="imag0_0_data_stream_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_data_stream_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imag0_0_data_stream_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag0_0_data_stream_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str20"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="StgValue_66_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="0" index="2" bw="8" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/4 "/>
</bind>
</comp>

<comp id="89" class="1004" name="StgValue_67_write_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="8" slack="0"/>
<pin id="93" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_67/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="StgValue_68_write_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="8" slack="0"/>
<pin id="100" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_68/4 "/>
</bind>
</comp>

<comp id="103" class="1005" name="t_V_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="1"/>
<pin id="105" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="t_V_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="10" slack="0"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/2 "/>
</bind>
</comp>

<comp id="114" class="1005" name="t_V_1_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="1"/>
<pin id="116" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="t_V_1 (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="t_V_1_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="1"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="11" slack="0"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V_1/3 "/>
</bind>
</comp>

<comp id="125" class="1005" name="tmp_4_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="8" slack="1"/>
<pin id="127" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 (phireg) "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_4_phi_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="1" slack="1"/>
<pin id="136" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="4" bw="1" slack="1"/>
<pin id="138" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="6" bw="1" slack="1"/>
<pin id="140" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="8" bw="1" slack="1"/>
<pin id="142" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="10" bw="8" slack="1"/>
<pin id="144" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="12" bw="1" slack="1"/>
<pin id="146" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="147" dir="0" index="14" bw="1" slack="1"/>
<pin id="148" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="16" bw="1" slack="1"/>
<pin id="150" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="18" bw="1" slack="1"/>
<pin id="152" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="20" bw="1" slack="1"/>
<pin id="154" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="22" bw="1" slack="1"/>
<pin id="156" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="24" bw="8" slack="1"/>
<pin id="158" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="26" bw="8" slack="1"/>
<pin id="160" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="28" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="176" class="1005" name="tmp_5_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="1"/>
<pin id="178" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="tmp_5_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="1" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="0" index="4" bw="1" slack="1"/>
<pin id="188" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="6" bw="8" slack="1"/>
<pin id="190" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="8" bw="1" slack="1"/>
<pin id="192" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="10" bw="8" slack="1"/>
<pin id="194" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="12" bw="1" slack="1"/>
<pin id="196" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="14" bw="1" slack="1"/>
<pin id="198" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="16" bw="1" slack="1"/>
<pin id="200" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="18" bw="1" slack="1"/>
<pin id="202" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="20" bw="8" slack="1"/>
<pin id="204" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="22" bw="1" slack="1"/>
<pin id="206" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="24" bw="8" slack="1"/>
<pin id="208" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="209" dir="0" index="26" bw="1" slack="1"/>
<pin id="210" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="28" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="225" class="1005" name="tmp_6_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="1"/>
<pin id="227" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_6_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="1" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="4" bw="1" slack="1"/>
<pin id="238" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="6" bw="1" slack="1"/>
<pin id="240" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="8" bw="1" slack="1"/>
<pin id="242" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="10" bw="1" slack="1"/>
<pin id="244" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="12" bw="8" slack="1"/>
<pin id="246" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="247" dir="0" index="14" bw="1" slack="1"/>
<pin id="248" dir="0" index="15" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="16" bw="1" slack="1"/>
<pin id="250" dir="0" index="17" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="18" bw="1" slack="1"/>
<pin id="252" dir="0" index="19" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="20" bw="8" slack="1"/>
<pin id="254" dir="0" index="21" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="22" bw="1" slack="1"/>
<pin id="256" dir="0" index="23" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="24" bw="8" slack="1"/>
<pin id="258" dir="0" index="25" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="26" bw="8" slack="1"/>
<pin id="260" dir="0" index="27" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="28" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="11" slack="0"/>
<pin id="278" dir="0" index="1" bw="10" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7_i/3 tmp_6_i/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="11" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9_i/3 tmp_8_i/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="11" slack="0"/>
<pin id="291" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3_i/3 tmp_i_21/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_11_i/3 tmp_10_i/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="11" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13_i/3 tmp_12_i/3 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="11" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_17_i/3 tmp_15_i/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_i_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="7" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp_1_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="10" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_2_i_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="11" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2_i/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="j_V_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_4_i_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="11" slack="0"/>
<pin id="344" dir="0" index="1" bw="9" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4_i/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="storemerge3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="0"/>
<pin id="352" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge3/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="storemerge_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="8" slack="0"/>
<pin id="360" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="storemerge1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="8" slack="0"/>
<pin id="367" dir="0" index="2" bw="1" slack="0"/>
<pin id="368" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge1/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="not_tmp_15_i_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_tmp_15_i/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="storemerge2_cast_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="1" slack="0"/>
<pin id="382" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge2_cast/3 "/>
</bind>
</comp>

<comp id="386" class="1005" name="tmp_i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="390" class="1005" name="i_V_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="395" class="1005" name="tmp_1_i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1_i "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_2_i_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="403" class="1005" name="j_V_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="11" slack="0"/>
<pin id="405" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="408" class="1005" name="tmp_4_i_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4_i "/>
</bind>
</comp>

<comp id="412" class="1005" name="tmp_7_i_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="1"/>
<pin id="414" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7_i "/>
</bind>
</comp>

<comp id="416" class="1005" name="tmp_9_i_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="1"/>
<pin id="418" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9_i "/>
</bind>
</comp>

<comp id="420" class="1005" name="tmp_3_i_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="1"/>
<pin id="422" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3_i "/>
</bind>
</comp>

<comp id="424" class="1005" name="tmp_11_i_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="1"/>
<pin id="426" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_11_i "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_13_i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_13_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="storemerge3_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="8" slack="1"/>
<pin id="434" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="storemerge3 "/>
</bind>
</comp>

<comp id="437" class="1005" name="storemerge_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="1"/>
<pin id="439" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="storemerge "/>
</bind>
</comp>

<comp id="442" class="1005" name="tmp_6_i_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="1"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="446" class="1005" name="tmp_8_i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="1"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_8_i "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_i_21_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i_21 "/>
</bind>
</comp>

<comp id="454" class="1005" name="tmp_10_i_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="1"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_10_i "/>
</bind>
</comp>

<comp id="458" class="1005" name="tmp_12_i_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_12_i "/>
</bind>
</comp>

<comp id="462" class="1005" name="storemerge1_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="1"/>
<pin id="464" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="storemerge1 "/>
</bind>
</comp>

<comp id="467" class="1005" name="storemerge2_cast_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="storemerge2_cast "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="87"><net_src comp="78" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="78" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="78" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="62" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="60" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="58" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="162"><net_src comp="125" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="163"><net_src comp="125" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="164"><net_src comp="125" pin="1"/><net_sink comp="132" pin=4"/></net>

<net id="165"><net_src comp="125" pin="1"/><net_sink comp="132" pin=6"/></net>

<net id="166"><net_src comp="125" pin="1"/><net_sink comp="132" pin=8"/></net>

<net id="167"><net_src comp="125" pin="1"/><net_sink comp="132" pin=12"/></net>

<net id="168"><net_src comp="125" pin="1"/><net_sink comp="132" pin=14"/></net>

<net id="169"><net_src comp="125" pin="1"/><net_sink comp="132" pin=16"/></net>

<net id="170"><net_src comp="125" pin="1"/><net_sink comp="132" pin=18"/></net>

<net id="171"><net_src comp="125" pin="1"/><net_sink comp="132" pin=20"/></net>

<net id="172"><net_src comp="125" pin="1"/><net_sink comp="132" pin=22"/></net>

<net id="173"><net_src comp="125" pin="1"/><net_sink comp="132" pin=24"/></net>

<net id="174"><net_src comp="125" pin="1"/><net_sink comp="132" pin=26"/></net>

<net id="175"><net_src comp="132" pin="28"/><net_sink comp="82" pin=2"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="62" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="60" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="212"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="213"><net_src comp="176" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="214"><net_src comp="176" pin="1"/><net_sink comp="182" pin=4"/></net>

<net id="215"><net_src comp="176" pin="1"/><net_sink comp="182" pin=6"/></net>

<net id="216"><net_src comp="176" pin="1"/><net_sink comp="182" pin=8"/></net>

<net id="217"><net_src comp="176" pin="1"/><net_sink comp="182" pin=12"/></net>

<net id="218"><net_src comp="176" pin="1"/><net_sink comp="182" pin=14"/></net>

<net id="219"><net_src comp="176" pin="1"/><net_sink comp="182" pin=16"/></net>

<net id="220"><net_src comp="176" pin="1"/><net_sink comp="182" pin=18"/></net>

<net id="221"><net_src comp="176" pin="1"/><net_sink comp="182" pin=20"/></net>

<net id="222"><net_src comp="176" pin="1"/><net_sink comp="182" pin=22"/></net>

<net id="223"><net_src comp="176" pin="1"/><net_sink comp="182" pin=26"/></net>

<net id="224"><net_src comp="182" pin="28"/><net_sink comp="89" pin=2"/></net>

<net id="228"><net_src comp="66" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="62" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="60" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="58" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="262"><net_src comp="225" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="263"><net_src comp="225" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="264"><net_src comp="225" pin="1"/><net_sink comp="232" pin=4"/></net>

<net id="265"><net_src comp="225" pin="1"/><net_sink comp="232" pin=6"/></net>

<net id="266"><net_src comp="225" pin="1"/><net_sink comp="232" pin=8"/></net>

<net id="267"><net_src comp="225" pin="1"/><net_sink comp="232" pin=10"/></net>

<net id="268"><net_src comp="225" pin="1"/><net_sink comp="232" pin=12"/></net>

<net id="269"><net_src comp="225" pin="1"/><net_sink comp="232" pin=14"/></net>

<net id="270"><net_src comp="225" pin="1"/><net_sink comp="232" pin=16"/></net>

<net id="271"><net_src comp="225" pin="1"/><net_sink comp="232" pin=18"/></net>

<net id="272"><net_src comp="225" pin="1"/><net_sink comp="232" pin=20"/></net>

<net id="273"><net_src comp="225" pin="1"/><net_sink comp="232" pin=22"/></net>

<net id="274"><net_src comp="225" pin="1"/><net_sink comp="232" pin=26"/></net>

<net id="275"><net_src comp="232" pin="28"/><net_sink comp="96" pin=2"/></net>

<net id="280"><net_src comp="118" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="118" pin="4"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="48" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="118" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="50" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="118" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="118" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="54" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="118" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="56" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="107" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="20" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="107" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="107" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="118" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="118" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="118" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="44" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="306" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="58" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="60" pin="0"/><net_sink comp="348" pin=2"/></net>

<net id="361"><net_src comp="306" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="62" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="363"><net_src comp="60" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="369"><net_src comp="306" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="60" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="62" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="376"><net_src comp="306" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="64" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="383"><net_src comp="372" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="62" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="66" pin="0"/><net_sink comp="378" pin=2"/></net>

<net id="389"><net_src comp="312" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="393"><net_src comp="318" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="398"><net_src comp="324" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="330" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="336" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="411"><net_src comp="342" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="276" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="282" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="288" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="294" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="300" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="348" pin="3"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="182" pin=24"/></net>

<net id="440"><net_src comp="356" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="232" pin=24"/></net>

<net id="445"><net_src comp="276" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="282" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="288" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="294" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="300" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="364" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="132" pin=10"/></net>

<net id="470"><net_src comp="378" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="182" pin=10"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: imag0_0_data_stream_0_V | {4 }
	Port: imag0_0_data_stream_1_V | {4 }
	Port: imag0_0_data_stream_2_V | {4 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		tmp_i : 1
		i_V : 1
		StgValue_14 : 2
		tmp_1_i : 1
	State 3
		tmp_2_i : 1
		j_V : 1
		StgValue_24 : 2
		tmp_4_i : 1
		StgValue_27 : 2
		tmp_7_i : 1
		StgValue_29 : 2
		tmp_9_i : 1
		StgValue_31 : 2
		tmp_3_i : 1
		StgValue_33 : 2
		tmp_11_i : 1
		StgValue_35 : 2
		tmp_13_i : 1
		StgValue_37 : 2
		tmp_17_i : 1
		storemerge3 : 2
		storemerge : 2
		StgValue_42 : 2
		tmp_6_i : 1
		StgValue_44 : 2
		tmp_8_i : 1
		StgValue_46 : 2
		tmp_i_21 : 1
		StgValue_48 : 2
		tmp_10_i : 1
		StgValue_50 : 2
		tmp_12_i : 1
		StgValue_52 : 2
		tmp_15_i : 1
		storemerge1 : 2
		not_tmp_15_i : 2
		storemerge2_cast : 2
	State 4
		StgValue_66 : 1
		StgValue_67 : 1
		StgValue_68 : 1
		empty_19 : 1
		empty_20 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |        grp_fu_276       |    0    |    13   |
|          |        grp_fu_282       |    0    |    13   |
|          |        grp_fu_288       |    0    |    13   |
|          |        grp_fu_294       |    0    |    13   |
|   icmp   |        grp_fu_300       |    0    |    13   |
|          |        grp_fu_306       |    0    |    13   |
|          |       tmp_i_fu_312      |    0    |    13   |
|          |      tmp_1_i_fu_324     |    0    |    13   |
|          |      tmp_2_i_fu_330     |    0    |    13   |
|          |      tmp_4_i_fu_342     |    0    |    13   |
|----------|-------------------------|---------|---------|
|    add   |        i_V_fu_318       |    0    |    17   |
|          |        j_V_fu_336       |    0    |    18   |
|----------|-------------------------|---------|---------|
|          |    storemerge3_fu_348   |    0    |    8    |
|  select  |    storemerge_fu_356    |    0    |    8    |
|          |    storemerge1_fu_364   |    0    |    8    |
|          | storemerge2_cast_fu_378 |    0    |    2    |
|----------|-------------------------|---------|---------|
|    xor   |   not_tmp_15_i_fu_372   |    0    |    8    |
|----------|-------------------------|---------|---------|
|          | StgValue_66_write_fu_82 |    0    |    0    |
|   write  | StgValue_67_write_fu_89 |    0    |    0    |
|          | StgValue_68_write_fu_96 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   199   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|       i_V_reg_390      |   10   |
|       j_V_reg_403      |   11   |
|   storemerge1_reg_462  |    8   |
|storemerge2_cast_reg_467|    8   |
|   storemerge3_reg_432  |    8   |
|   storemerge_reg_437   |    8   |
|      t_V_1_reg_114     |   11   |
|       t_V_reg_103      |   10   |
|    tmp_10_i_reg_454    |    1   |
|    tmp_11_i_reg_424    |    1   |
|    tmp_12_i_reg_458    |    1   |
|    tmp_13_i_reg_428    |    1   |
|     tmp_1_i_reg_395    |    1   |
|     tmp_2_i_reg_399    |    1   |
|     tmp_3_i_reg_420    |    1   |
|     tmp_4_i_reg_408    |    1   |
|      tmp_4_reg_125     |    8   |
|      tmp_5_reg_176     |    8   |
|     tmp_6_i_reg_442    |    1   |
|      tmp_6_reg_225     |    8   |
|     tmp_7_i_reg_412    |    1   |
|     tmp_8_i_reg_446    |    1   |
|     tmp_9_i_reg_416    |    1   |
|    tmp_i_21_reg_450    |    1   |
|      tmp_i_reg_386     |    1   |
+------------------------+--------+
|          Total         |   112  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
| tmp_4_reg_125 |  p0  |   4  |   8  |   32   ||    9    |
| tmp_5_reg_176 |  p0  |   3  |   8  |   24   |
| tmp_6_reg_225 |  p0  |   4  |   8  |   32   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   88   || 4.38825 ||    18   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   199  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   18   |
|  Register |    -   |   112  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   112  |   217  |
+-----------+--------+--------+--------+
