module B1(SW,LEDR);
	input [2:0]SW;
	output [3:0]LEDR;
	wire [3:0]A = 4'b0110;
	wire [3:0]B = 4'b0101;
	alu(SW[2:0],A,B,LEDR);
endmodule
module alu(sel,x,y,z);
	input [2:0]sel;
	input wire [3:0]x,y;
	output reg [3:0]z;
	always @(sel)
	case (sel)
		3'b000 : z = ~x;
		3'b001 : z = x & y;
		3'b010 : z = x | y;
		3'b100 : z = x ^ y;
		default : z = 4'b0000;
	endcase 
endmodule