# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# Date created = 21:42:02  September 11, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		ay_first_test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY MAX7000S
set_global_assignment -name DEVICE "EPM7128STC100-15"
set_global_assignment -name TOP_LEVEL_ENTITY ay_first_test
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "21:42:02  SEPTEMBER 11, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR "-1"
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name MAX7000_DEVICE_IO_STANDARD TTL
set_location_assignment PIN_33 -to IORQ
set_location_assignment PIN_5 -to A7
set_location_assignment PIN_6 -to A6
set_location_assignment PIN_7 -to A5
set_location_assignment PIN_8 -to A4
set_location_assignment PIN_9 -to A3
set_location_assignment PIN_10 -to A2
set_location_assignment PIN_12 -to A1
set_location_assignment PIN_13 -to A0
set_location_assignment PIN_14 -to A8
set_location_assignment PIN_16 -to A9
set_location_assignment PIN_17 -to A10
set_location_assignment PIN_19 -to A11
set_location_assignment PIN_20 -to A12
set_location_assignment PIN_21 -to A13
set_location_assignment PIN_22 -to A14
set_location_assignment PIN_23 -to A15
set_location_assignment PIN_24 -to D7
set_location_assignment PIN_25 -to D6
set_location_assignment PIN_27 -to D5
set_location_assignment PIN_28 -to D4
set_location_assignment PIN_29 -to D3
set_location_assignment PIN_30 -to D2
set_location_assignment PIN_31 -to D1
set_location_assignment PIN_32 -to D0
set_location_assignment PIN_45 -to WR
set_location_assignment PIN_41 -to M1
set_location_assignment PIN_56 -to BC1
set_location_assignment PIN_57 -to BDIR
set_global_assignment -name BDF_FILE ay_first_test.bdf
set_location_assignment PIN_55 -to CLK1_75
set_location_assignment PIN_1 -to IORQGE
set_location_assignment PIN_2 -to CLK
set_location_assignment PIN_99 -to LED
set_location_assignment PIN_52 -to BTN