
*** Running vivado
    with args -log alu_board.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alu_board.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source alu_board.tcl -notrace
Command: link_design -top alu_board -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc]
WARNING: [Vivado 12-584] No ports matched 'output[3]'. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output[2]'. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output[1]'. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'output[0]'. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/alu_board.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1719.844 ; gain = 323.285 ; free physical = 11004 ; free virtual = 22524
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:01 . Memory (MB): peak = 1809.875 ; gain = 90.031 ; free physical = 10974 ; free virtual = 22495

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 2240.375 ; gain = 430.500 ; free physical = 10510 ; free virtual = 22049

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
Ending Logic Optimization Task | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1c4fc6c0f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2240.375 ; gain = 0.000 ; free physical = 10518 ; free virtual = 22057
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 2240.375 ; gain = 520.531 ; free physical = 10518 ; free virtual = 22057
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2272.391 ; gain = 0.000 ; free physical = 10508 ; free virtual = 22049
INFO: [Common 17-1381] The checkpoint '/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab1/alu_board/alu_board.runs/impl_1/alu_board_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file alu_board_drc_opted.rpt -pb alu_board_drc_opted.pb -rpx alu_board_drc_opted.rpx
Command: report_drc -file alu_board_drc_opted.rpt -pb alu_board_drc_opted.pb -rpx alu_board_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/CMC/tools/xilinx/Vivado_2018.2/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab1/alu_board/alu_board.runs/impl_1/alu_board_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10455 ; free virtual = 21995
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f51cbdd2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10455 ; free virtual = 21995
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10455 ; free virtual = 21995

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12a18da4c

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10445 ; free virtual = 21990

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f10bb79

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10446 ; free virtual = 21990

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f10bb79

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10446 ; free virtual = 21990
Phase 1 Placer Initialization | Checksum: 18f10bb79

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10446 ; free virtual = 21990

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18f10bb79

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2352.430 ; gain = 0.000 ; free physical = 10446 ; free virtual = 21990
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 14ea02c05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.95 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10502 ; free virtual = 22047

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 14ea02c05

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10502 ; free virtual = 22047

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f42e7634

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10502 ; free virtual = 22047

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 13f23ee01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10502 ; free virtual = 22047

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13f23ee01

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10502 ; free virtual = 22047

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045
Phase 3 Detail Placement | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14021c9bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045
Ending Placer Task | Checksum: 495c2283

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2417.449 ; gain = 65.020 ; free physical = 10499 ; free virtual = 22045
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 10497 ; free virtual = 22044
INFO: [Common 17-1381] The checkpoint '/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab1/alu_board/alu_board.runs/impl_1/alu_board_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file alu_board_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 10489 ; free virtual = 22035
INFO: [runtcl-4] Executing : report_utilization -file alu_board_utilization_placed.rpt -pb alu_board_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 10491 ; free virtual = 22038
INFO: [runtcl-4] Executing : report_control_sets -verbose -file alu_board_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2417.449 ; gain = 0.000 ; free physical = 10490 ; free virtual = 22036
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 295321a ConstDB: 0 ShapeSum: 46c6f069 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: da4c219d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2462.453 ; gain = 45.004 ; free physical = 10313 ; free virtual = 21860
Post Restoration Checksum: NetGraph: 9959ee0c NumContArr: 40f23391 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: da4c219d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2468.441 ; gain = 50.992 ; free physical = 10288 ; free virtual = 21836

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: da4c219d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2468.441 ; gain = 50.992 ; free physical = 10288 ; free virtual = 21836
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 3c973c0e

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10281 ; free virtual = 21829

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: eb42b965

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828
Phase 4 Rip-up And Reroute | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828
Phase 6 Post Hold Fix | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.01693 %
  Global Horizontal Routing Utilization  = 0.0134982 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2475.707 ; gain = 58.258 ; free physical = 10280 ; free virtual = 21828

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: a6c7d35d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2478.707 ; gain = 61.258 ; free physical = 10278 ; free virtual = 21826

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9548799c

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2478.707 ; gain = 61.258 ; free physical = 10278 ; free virtual = 21826
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 2478.707 ; gain = 61.258 ; free physical = 10278 ; free virtual = 21826

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
54 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 2478.707 ; gain = 61.258 ; free physical = 10278 ; free virtual = 21826
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2478.707 ; gain = 0.000 ; free physical = 10278 ; free virtual = 21827
INFO: [Common 17-1381] The checkpoint '/nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab1/alu_board/alu_board.runs/impl_1/alu_board_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file alu_board_drc_routed.rpt -pb alu_board_drc_routed.pb -rpx alu_board_drc_routed.rpx
Command: report_drc -file alu_board_drc_routed.rpt -pb alu_board_drc_routed.pb -rpx alu_board_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab1/alu_board/alu_board.runs/impl_1/alu_board_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file alu_board_methodology_drc_routed.rpt -pb alu_board_methodology_drc_routed.pb -rpx alu_board_methodology_drc_routed.rpx
Command: report_methodology -file alu_board_methodology_drc_routed.rpt -pb alu_board_methodology_drc_routed.pb -rpx alu_board_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /nfs/home/l/lu_graha/Modelsim/Code/vhdl-src/lab1/alu_board/alu_board.runs/impl_1/alu_board_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file alu_board_power_routed.rpt -pb alu_board_power_summary_routed.pb -rpx alu_board_power_routed.rpx
Command: report_power -file alu_board_power_routed.rpt -pb alu_board_power_summary_routed.pb -rpx alu_board_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
66 Infos, 6 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file alu_board_route_status.rpt -pb alu_board_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file alu_board_timing_summary_routed.rpt -pb alu_board_timing_summary_routed.pb -rpx alu_board_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file alu_board_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file alu_board_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file alu_board_bus_skew_routed.rpt -pb alu_board_bus_skew_routed.pb -rpx alu_board_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 11:14:23 2025...
