Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to D:\WORK\zedboard\cf_ad9467_vc707\synthesis\xst_temp_dir\


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"D:\WORK\zedboard\cf_ad9467_vc707\pcores\" "D:\WORK\zedboard\cf_lib\edk\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxBFMinterface\pcores\" "C:\Xilinx\14.7\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\" }

---- Target Parameters
Target Device                      : xc7a200tfbg676-3
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2311: <ibufgds> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:89 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2319: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2378: Net <axi4_0_S_ARID[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2380: Net <axi4_0_S_ARLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2390: Net <axi4_0_S_AWID[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2392: Net <axi4_0_S_AWLOCK[3]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2411: Net <axi4_0_S_WDATA[1535]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2414: Net <axi4_0_S_WSTRB[191]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2440: Net <axi4lite_0_S_ARLOCK[1]> does not have a driver.
WARNING:HDLCompiler:634 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" Line 2451: Net <axi4lite_0_S_AWLOCK[1]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <proc_sys_reset_0>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_ilmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_i_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_dlmb>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_d_bram_ctrl>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0_bram_block>.
    Set property "BOX_TYPE = user_black_box" for instance <microblaze_0>.
    Set property "BOX_TYPE = user_black_box" for instance <debug_module>.
    Set property "BOX_TYPE = user_black_box" for instance <clock_generator_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4_0>.
    Set property "BOX_TYPE = user_black_box" for instance <RS232_Uart_1>.
    Set property "BOX_TYPE = user_black_box" for instance <DDR3_SDRAM>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_timer_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_intc_0>.
    Set property "BOX_TYPE = user_black_box" for instance <chipscope_ila_0>.
    Set property "BOX_TYPE = user_black_box" for instance <chipscope_icon_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_adc_1c_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_dma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_spi_0>.
    Set property "BOX_TYPE = user_black_box" for instance <util_spi_3w_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_gpio_0>.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <Peripheral_Reset> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <Peripheral_aresetn> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <RstcPPCresetcore_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <RstcPPCresetchip_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <RstcPPCresetsys_0> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <RstcPPCresetcore_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <RstcPPCresetchip_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2669: Output port <RstcPPCresetsys_1> of the instance <proc_sys_reset_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl1_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl2_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl3_DBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl1_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl1_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl1_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl1_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl2_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl2_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl2_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl2_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl3_Ready> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl3_Wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl3_UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Sl3_CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <Interrupt> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <UE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <CE> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2724: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_i_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl1_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl2_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl3_DBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_SSize> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_rdDBus> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_MBusy> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_MWrErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_MRdErr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_rdWdAddr> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_MIRQ> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_BRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_RDATA> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_RRESP> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl1_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl1_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl1_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl1_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl2_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl2_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl2_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl2_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl3_Ready> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl3_Wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl3_UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Sl3_CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <Interrupt> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <UE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <CE> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_addrAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_wait> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_rearbitrate> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_wrDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_wrComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_rdDAck> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_rdComp> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_wrBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <SPLB_CTRL_Sl_rdBTerm> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_AWREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_WREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_BVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_ARREADY> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 2872: Output port <S_AXI_CTRL_RVALID> of the instance <microblaze_0_d_bram_ctrl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <INTERRUPT_ACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <LOCKSTEP_MASTER_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <LOCKSTEP_OUT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_ABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_UABus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_BE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_MSize> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_priority> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_size> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_TAttribute> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_type> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_wrDBus> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_WDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_WSTRB> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARADDR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARLEN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARSIZE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARBURST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARCACHE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARPROT> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARQOS> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_AWDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_AWSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_AWBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_ARDOMAIN> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_ARSNOOP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_ARBAR> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_CRRESP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_CDDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Instruction> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_PC> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Reg_Addr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_MSR_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_PID_Reg> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_New_Reg_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Exception_Kind> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Data_Address> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Data_Write_Value> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Data_Byte_Enable> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL0_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL1_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL2_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL3_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL4_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL5_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL6_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL7_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL8_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL9_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL10_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL11_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL12_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL13_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL14_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL15_M_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M0_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M1_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M2_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M3_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M4_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M5_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M6_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M7_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M8_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M9_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M10_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M11_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M12_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M13_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M14_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M15_AXIS_TDATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <ICACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DCACHE_FSL_OUT_DATA> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <MB_Error> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <SLEEP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DBG_WAKEUP> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <IPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_ABort> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_busLock> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_lockErr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_rdBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_request> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_RNW> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DPLB_M_wrBurst> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_AWVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_WLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_WVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_BREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARLOCK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_ARVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IP_RREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_IC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_WACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_RACK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_ACREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_CRVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_CDVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M_AXI_DC_CDLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Valid_Instr> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Reg_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Exception_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Jump_Taken> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Delay_Slot> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Data_Access> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Data_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Data_Write> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_DCache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_DCache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_DCache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_DCache_Read> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_ICache_Req> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_ICache_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_ICache_Rdy> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_OF_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_EX_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_MEM_PipeRun> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_MB_Halted> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <Trace_Jump_Hit> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL0_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL0_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL0_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL0_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL0_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL1_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL1_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL1_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL1_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL1_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL2_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL2_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL2_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL2_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL2_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL3_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL3_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL3_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL3_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL3_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL4_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL4_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL4_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL4_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL4_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL5_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL5_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL5_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL5_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL5_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL6_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL6_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL6_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL6_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL6_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL7_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL7_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL7_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL7_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL7_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL8_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL8_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL8_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL8_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL8_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL9_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL9_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL9_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL9_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL9_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL10_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL10_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL10_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL10_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL10_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL11_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL11_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL11_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL11_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL11_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL12_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL12_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL12_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL12_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL12_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL13_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL13_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL13_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL13_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL13_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL14_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL14_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL14_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL14_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL14_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL15_S_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL15_S_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL15_M_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL15_M_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <FSL15_M_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M0_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M0_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S0_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M1_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M1_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S1_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M2_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M2_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S2_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M3_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M3_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S3_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M4_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M4_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S4_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M5_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M5_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S5_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M6_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M6_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S6_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M7_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M7_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S7_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M8_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M8_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S8_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M9_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M9_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S9_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M10_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M10_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S10_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M11_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M11_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S11_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M12_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M12_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S12_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M13_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M13_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S13_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M14_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M14_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S14_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M15_AXIS_TLAST> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <M15_AXIS_TVALID> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <S15_AXIS_TREADY> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <ICACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <ICACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <ICACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <ICACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <ICACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DCACHE_FSL_IN_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DCACHE_FSL_IN_READ> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DCACHE_FSL_OUT_CLK> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DCACHE_FSL_OUT_WRITE> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3009: Output port <DCACHE_FSL_OUT_CONTROL> of the instance <microblaze_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_SSize> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_rdDBus> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_rdWdAddr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_MBusy> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_MWrErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_MRdErr> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_MIRQ> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Reg_En_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Interrupt> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_addrAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_wait> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_rearbitrate> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_wrDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_wrComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_wrBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_rdDAck> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_rdComp> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Sl_rdBTerm> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_2> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_3> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_4> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_5> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_6> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_7> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_8> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_9> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_10> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_11> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_12> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_13> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_14> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_15> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_16> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_17> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_18> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_19> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_20> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_21> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_22> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_23> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_24> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_25> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_26> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_27> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_28> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_29> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_30> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Clk_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_TDI_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Capture_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Shift_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Update_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Dbg_Rst_31> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_tdi> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_reset> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_shift> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_update> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_capture> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_sel1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_drck1> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <bscan_ext_tdo> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_DRCK> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_RESET> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_SEL> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_CAPTURE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_SHIFT> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_UPDATE> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 3653: Output port <Ext_JTAG_TDI> of the instance <debug_module> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT5> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT6> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT7> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT8> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT9> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT10> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT11> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT12> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT13> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT14> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKOUT15> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <CLKFBOUT> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4002: Output port <PSDONE> of the instance <clock_generator_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4031: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <M_AXI_AWREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <M_AXI_AWUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <M_AXI_WID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <M_AXI_WUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <M_AXI_ARREGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <M_AXI_ARUSER> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_RRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_BID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_RID_TARGET> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <IRQ> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_WREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_BVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <S_AXI_CTRL_RVALID> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_BID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4239: Output port <DEBUG_RID_ERROR> of the instance <axi4_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <xadc_device_temp_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_bresp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_rdata> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_rresp> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <iodelay_ctrl_rdy_o> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <init_calib_complete> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <interrupt> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <ddr_parity> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_awready> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_wready> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_bvalid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_arready> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4473: Output port <s_axi_ctrl_rvalid> of the instance <DDR3_SDRAM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4559: Output port <GenerateOut0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4559: Output port <GenerateOut1> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4559: Output port <PWM0> of the instance <axi_timer_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4589: Output port <Interrupt_address> of the instance <axi_intc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4589: Output port <Processor_ack_out> of the instance <axi_intc_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4620: Output port <TRIG_OUT> of the instance <chipscope_ila_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control1> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control2> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control3> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control4> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control5> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control6> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control7> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control8> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control9> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control10> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control11> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control12> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control13> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control14> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <control15> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4644: Output port <tdo_out> of the instance <chipscope_icon_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4672: Output port <up_status> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4672: Output port <dma_dbg_data> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4672: Output port <dma_dbg_trigger> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4672: Output port <adc_dbg_data> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4672: Output port <adc_dbg_trigger> of the instance <axi_adc_1c_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awaddr> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awlen> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awsize> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awburst> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awprot> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awcache> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_wdata> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_wstrb> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_araddr> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_arlen> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_arsize> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_arburst> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_arprot> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_arcache> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_araddr> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_arlen> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_arsize> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_arburst> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_arprot> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_arcache> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_tdata> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_tkeep> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_cntrl_tdata> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_cntrl_tkeep> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_awvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_wlast> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_wvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_bready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_arvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_sg_rready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_arvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axi_mm2s_rready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <mm2s_prmry_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_tvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_tlast> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <mm2s_cntrl_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_cntrl_tvalid> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <m_axis_mm2s_cntrl_tlast> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <s2mm_prmry_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <s2mm_sts_reset_out_n> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <s_axis_s2mm_sts_tready> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4716: Output port <mm2s_introut> of the instance <axi_dma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4825: Output port <SCK_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4825: Output port <MISO_O> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4825: Output port <MISO_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4825: Output port <MOSI_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4825: Output port <SS_T> of the instance <axi_spi_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4862: Output port <debug_data> of the instance <util_spi_3w_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4862: Output port <debug_trigger> of the instance <util_spi_3w_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4879: Output port <GPIO2_IO_O> of the instance <axi_gpio_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4879: Output port <GPIO2_IO_T> of the instance <axi_gpio_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\WORK\zedboard\cf_ad9467_vc707\hdl\system.vhd" line 4879: Output port <IP2INTC_Irpt> of the instance <axi_gpio_0> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4_0_S_ARID<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARID<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWID<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWID<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<3>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WDATA<1535:1088>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WDATA<1023:544>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WDATA<511:32>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WSTRB<191:136>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WSTRB<127:68>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4_0_S_WSTRB<63:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLOCK<1>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_axi_adc_1c_0_wrapper.ngc>.
Reading core <../implementation/system_rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/system_proc_sys_reset_0_wrapper.ngc>.
Reading core <../implementation/system_clock_generator_0_wrapper.ngc>.
Reading core <../implementation/system_chipscope_ila_0_wrapper.ngc>.
Reading core <../implementation/system_axi_dma_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_ilmb_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_dlmb_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi4_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_wrapper.ngc>.
Reading core <../implementation/system_ddr3_sdram_wrapper.ngc>.
Reading core <../implementation/system_axi_intc_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc>.
Reading core <../implementation/system_debug_module_wrapper.ngc>.
Reading core <../implementation/system_axi_timer_0_wrapper.ngc>.
Reading core <../implementation/system_axi_spi_0_wrapper.ngc>.
Reading core <../implementation/system_util_spi_3w_0_wrapper.ngc>.
Reading core <../implementation/system_axi_gpio_0_wrapper.ngc>.
Reading core <../implementation/system_microblaze_0_bram_block_wrapper.ngc>.
Reading core <../implementation/system_chipscope_icon_0_wrapper.ngc>.
Loading core <system_axi_adc_1c_0_wrapper> for timing and area information for instance <axi_adc_1c_0>.
Loading core <system_rs232_uart_1_wrapper> for timing and area information for instance <RS232_Uart_1>.
Loading core <system_proc_sys_reset_0_wrapper> for timing and area information for instance <proc_sys_reset_0>.
Loading core <system_clock_generator_0_wrapper> for timing and area information for instance <clock_generator_0>.
Loading core <system_chipscope_ila_0_wrapper> for timing and area information for instance <chipscope_ila_0>.
Loading core <system_axi_dma_0_wrapper> for timing and area information for instance <axi_dma_0>.
Loading core <system_microblaze_0_ilmb_wrapper> for timing and area information for instance <microblaze_0_ilmb>.
Loading core <system_microblaze_0_dlmb_wrapper> for timing and area information for instance <microblaze_0_dlmb>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi4_0_wrapper> for timing and area information for instance <axi4_0>.
Loading core <system_microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.
Loading core <system_ddr3_sdram_wrapper> for timing and area information for instance <DDR3_SDRAM>.
Loading core <system_axi_intc_0_wrapper> for timing and area information for instance <axi_intc_0>.
Loading core <system_microblaze_0_i_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_i_bram_ctrl>.
Loading core <system_microblaze_0_d_bram_ctrl_wrapper> for timing and area information for instance <microblaze_0_d_bram_ctrl>.
Loading core <system_debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <system_axi_timer_0_wrapper> for timing and area information for instance <axi_timer_0>.
Loading core <system_axi_spi_0_wrapper> for timing and area information for instance <axi_spi_0>.
Loading core <system_util_spi_3w_0_wrapper> for timing and area information for instance <util_spi_3w_0>.
Loading core <system_axi_gpio_0_wrapper> for timing and area information for instance <axi_gpio_0>.
Loading core <system_microblaze_0_bram_block_wrapper> for timing and area information for instance <microblaze_0_bram_block>.
Loading core <system_chipscope_icon_0_wrapper> for timing and area information for instance <chipscope_icon_0>.
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1
INFO:Xst:1901 - Instance microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 in unit microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 of type RAMB36 has been replaced by RAMB36E1

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 12.
INFO:Xst:2260 - The FF/Latch <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_adc_1c_0> is equivalent to the following 2 FFs/Latches : <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2> <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4_1> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cas_slot_0> in Unit <DDR3_SDRAM> is equivalent to the following 4 FFs/Latches : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_7> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_6> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_5> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_4> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 
INFO:Xst:2260 - The FF/Latch <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg> in Unit <axi_adc_1c_0> is equivalent to the following 2 FFs/Latches : <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_1> <axi_adc_1c_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4_1> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cas_slot_0> in Unit <DDR3_SDRAM> is equivalent to the following 4 FFs/Latches : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_7> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_6> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_5> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_4> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2> <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4> in Unit <DDR3_SDRAM> is equivalent to the following FF/Latch : <u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/rd_data_fifo_0/cnt_read_4_1> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/mem_intfc0/mc0/mc_cas_slot_0> in Unit <DDR3_SDRAM> is equivalent to the following 4 FFs/Latches : <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_7> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_6> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_5> <u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_4> 
INFO:Xst:2260 - The FF/Latch <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r> in Unit <DDR3_SDRAM> is equivalent to the following 2 FFs/Latches : <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2> <u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy1> 
INFO:Xst:2260 - The FF/Latch <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_GENERATE[21].TCSR1_FF_I> in Unit <axi_timer_0> is equivalent to the following FF/Latch : <axi_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[21].TCSR0_FF_I> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 30024
#      GND                         : 47
#      INV                         : 540
#      LUT1                        : 353
#      LUT2                        : 1772
#      LUT3                        : 6737
#      LUT4                        : 2984
#      LUT5                        : 5059
#      LUT6                        : 8526
#      LUT6_2                      : 136
#      MULT_AND                    : 2
#      MUXCY                       : 1340
#      MUXCY_L                     : 593
#      MUXF5                       : 2
#      MUXF6                       : 1
#      MUXF7                       : 603
#      MUXF8                       : 54
#      VCC                         : 40
#      XORCY                       : 1235
# FlipFlops/Latches                : 28551
#      FD                          : 5245
#      FDC                         : 283
#      FDC_1                       : 5
#      FDCE                        : 147
#      FDE                         : 10344
#      FDE_1                       : 8
#      FDP                         : 55
#      FDPE                        : 4
#      FDR                         : 2522
#      FDRE                        : 8755
#      FDRE_1                      : 1
#      FDS                         : 641
#      FDSE                        : 514
#      IDDR_2CLK                   : 9
#      LDC                         : 1
#      ODDR                        : 17
# RAMS                             : 532
#      RAM32M                      : 441
#      RAM32X1D                    : 42
#      RAM64M                      : 10
#      RAM64X1D                    : 2
#      RAMB18E1                    : 4
#      RAMB36E1                    : 33
# Shift Registers                  : 1886
#      SRL16                       : 17
#      SRL16E                      : 53
#      SRLC16E                     : 1045
#      SRLC32E                     : 771
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 131
#      IBUF                        : 2
#      IBUFDS                      : 9
#      IBUFGDS                     : 2
#      IOBUF                       : 8
#      IOBUF_INTERMDISABLE         : 64
#      IOBUFDS_INTERMDISABLE       : 8
#      OBUF                        : 29
#      OBUFDS                      : 1
#      OBUFT                       : 8
# DSPs                             : 4
#      DSP48E1                     : 4
# Others                           : 334
#      AND2B1L                     : 36
#      BSCANE2                     : 2
#      BUFIO                       : 3
#      IDELAYCTRL                  : 2
#      IDELAYE2                    : 73
#      IN_FIFO                     : 8
#      ISERDESE2                   : 64
#      MMCME2_ADV                  : 1
#      OR2L                        : 4
#      OSERDESE2                   : 103
#      OUT_FIFO                    : 11
#      PHASER_IN_PHY               : 8
#      PHASER_OUT_PHY              : 11
#      PHASER_REF                  : 3
#      PHY_CONTROL                 : 3
#      PLLE2_ADV                   : 1
#      XADC                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg676-3 


Slice Logic Utilization: 
 Number of Slice Registers:           28543  out of  269200    10%  
 Number of Slice LUTs:                29885  out of  134600    22%  
    Number used as Logic:             26107  out of  134600    19%  
    Number used as Memory:             3778  out of  46200     8%  
       Number used as RAM:             1892
       Number used as SRL:             1886

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  43840
   Number with an unused Flip Flop:   15297  out of  43840    34%  
   Number with an unused LUT:         13955  out of  43840    31%  
   Number of fully used LUT-FF pairs: 14588  out of  43840    33%  
   Number of unique control sets:      1229

IO Utilization: 
 Number of IOs:                         151
 Number of bonded IOBs:                 131  out of    400    32%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of Block RAM/FIFO:               35  out of    365     9%  
    Number using Block RAM only:         35
 Number of BUFG/BUFGCTRLs:                7  out of     32    21%  
 Number of DSP48E1s:                      4  out of    740     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                                                                           | Clock buffer(FF name)                                                                                                                                                                                                                                                                                                         | Load  |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT                                                                                                                                 | BUFG                                                                                                                                                                                                                                                                                                                          | 26742 |
adc_clk_in_p                                                                                                                                                                           | IBUFGDS+BUFG                                                                                                                                                                                                                                                                                                                  | 413   |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0                                                                                                                                  | BUFG                                                                                                                                                                                                                                                                                                                          | 3412  |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL                                                                                            | BUFG                                                                                                                                                                                                                                                                                                                          | 125   |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE:O)                 | NONE(*)(chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC)                                                                                                                                                                                                                                | 1     |
debug_module/debug_module/drck_i                                                                                                                                                       | BUFG                                                                                                                                                                                                                                                                                                                          | 211   |
debug_module/Ext_JTAG_UPDATE                                                                                                                                                           | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_0)                                                                                                                                                                                                            | 43    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N0                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                                                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N0                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1)                                                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N0                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1)                                                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N0                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                                                                | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0                                     | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                      | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N0                               | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                          | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N0                               | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1)                          | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N0                               | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1)                          | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N0                               | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                          | 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)| 1     |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1/Data_Bits<4>                                                           | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM)                                                                                                                                                                                                                 | 1     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts)                                                                                                                | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts)                                                                                                                | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs)                                                                                                                  | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs)                                                                                                                  | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs)                                                                                                                  | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs)                                                                                                                  | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs)                                                                                                                  | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed| NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs)                                                                                                                  | 2     |
DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk        | NONE(DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck)                                                                                                                | 1     |
RS232_Uart_1/Interrupt                                                                                                                                                                 | NONE(axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_3)                                                                                                                                                                                                                                                                           | 1     |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT                                                                                                                    | NONE(chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD)                                                                                                                                                                                                                                              | 1     |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                         
                 | Load  |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------+-------+
microblaze_0/M_AXI_DC_RREADY(microblaze_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.UTLB_I/MMU_UTLB_RAM_I/Mram_RAM)                                                                                                                                                                                                                                                           
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                                                                    
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1)                                                                    
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1)                                                                    
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                                                                    
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                          
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                                                                                                          
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1)                                                                                                          
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1)                                                                                                          
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                                                                                                          
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N1(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                         | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                                                                
                 | 124   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1/Data_Bits<4>(microblaze_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                                                                                                          
                 | 112   |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                                                                    
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1)                                                                    
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1)                                                                    
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                             | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                                                                    
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                          
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1)                                                                                                          
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1)                                                                                                          
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1)                                                                                                          
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1)                                                                                                          
                 | 72    |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                         | NONE(microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1)                                                                                
                 | 72    |
axi_adc_1c_0/adc_mon_valid(axi_adc_1c_0/XST_VCC:P)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | NONE(axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/i_mem/Mram_m_ram)                                                                                                                                                                                                                                                                                         
                 | 62    |
axi_adc_1c_0/S_AXI_BRESP<0>(axi_adc_1c_0/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_dma_wr/i_mem/Mram_m_ram)                                                                                                                                                                                                                                                                                         
                 | 36    |
axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                                                                                          | NONE(axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[2].data_fifo_inst/gen_fifo.fifo_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)                                                           
                 | 16    |
microblaze_0_bram_block/microblaze_0_bram_block/net_gnd0(microblaze_0_bram_block/microblaze_0_bram_block/XST_GND:G)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | NONE(microblaze_0_bram_block/microblaze_0_bram_block/ramb36e1_4)                                                                                                                                                                                                                                                                                                        
                 | 16    |
axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                |
NONE(axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)              | 8     |
axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)|
NONE(axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_ASYNC_FIFO.I_ASYNC_FIFO/I_ASYNC_FIFOGEN_FIFO/USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.353ns (Maximum Frequency: 157.413MHz)
   Minimum input arrival time before clock: 4.403ns
   Maximum output required time after clock: 5.906ns
   Maximum combinational path delay: 1.124ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT'
  Clock period: 6.353ns (frequency: 157.413MHz)
  Total number of paths / destination ports: 6377607 / 61639
-------------------------------------------------------------------------
Delay:               6.353ns (Levels of Logic = 13)
  Source:            axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (FF)
  Destination:       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT rising

  Data Path: axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              16   0.361   0.580  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d_1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_ready_d<1>)
     LUT3:I0->O           15   0.097   0.748  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.splitter_ar/m_valid_i<1>1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/n0294<1>)
     LUT6:I1->O           21   0.097   0.470  axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[6].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/read_req1 (M_AXI_ARVALID<6>)
     end scope: 'axi4lite_0:M_AXI_ARVALID<6>'
     begin scope: 'axi_spi_0:S_AXI_ARVALID'
     LUT6:I4->O            2   0.097   0.383  axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done2 (axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done1)
     LUT4:I2->O            5   0.097   0.530  axi_spi_0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wr_done3 (S_AXI_WREADY)
     end scope: 'axi_spi_0:S_AXI_WREADY'
     begin scope: 'axi4lite_0:M_AXI_WREADY<6>'
     LUT3:I0->O            1   0.097   0.683  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh3 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh3)
     LUT6:I1->O            1   0.097   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh5 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.lh)
     MUXF7:I1->O           1   0.279   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s2_low_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.l)
     MUXF8:I0->O           3   0.218   0.305  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/gen_fpga.gen_mux_9_12[0].muxf_s3_inst (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_wready_mux_inst/o_i)
     LUT5:I4->O            6   0.097   0.402  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_awready_mux_inst/O1_SW0 (N28)
     LUT6:I4->O            1   0.097   0.511  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set_SW0 (N60)
     LUT6:I3->O            1   0.097   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i_glue_set)
     FDR:D                     0.008          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i
    ----------------------------------------
    Total                      6.353ns (1.739ns logic, 4.614ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'adc_clk_in_p'
  Clock period: 2.671ns (frequency: 374.434MHz)
  Total number of paths / destination ports: 2266 / 640
-------------------------------------------------------------------------
Delay:               2.671ns (Levels of Logic = 8)
  Source:            axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/adc_data_48 (FF)
  Destination:       axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/adc_pn_match (FF)
  Source Clock:      adc_clk_in_p rising
  Destination Clock: adc_clk_in_p rising

  Data Path: axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/adc_data_48 to axi_adc_1c_0/axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/adc_pn_match
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               6   0.361   0.716  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/adc_data_48 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/adc_data<48>)
     LUT6:I0->O            1   0.097   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_lut<0> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_lut<0>)
     MUXCY:S->O            1   0.353   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<0> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<1> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<2> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<3> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<4> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<4>)
     MUXCY:CI->O           1   0.253   0.693  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/Mcompar_adc_pn_match0_s_cy<5> (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/adc_pn_match0_s)
     LUT6:I0->O            1   0.097   0.000  axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/adc_pn_match_s7 (axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/adc_pn_match_s)
     FD:D                      0.008          axi_adc_1c_0/USER_LOGIC_I/i_adc_1c/i_adc_wr/i_pnmon_a/adc_pn_match
    ----------------------------------------
    Total                      2.671ns (1.261ns logic, 1.410ns route)
                                       (47.2% logic, 52.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0'
  Clock period: 4.752ns (frequency: 210.431MHz)
  Total number of paths / destination ports: 266970 / 8112
-------------------------------------------------------------------------
Delay:               4.752ns (Levels of Logic = 18)
  Source:            axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5 (FF)
  Destination:       axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_22 (FF)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising

  Data Path: axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5 to axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.361   0.703  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg_5 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg<5>)
     LUT6:I0->O           39   0.097   0.403  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa911 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa91)
     LUT4:I3->O            3   0.097   0.305  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_bytes_to_mbaa111 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_bytes_to_mbaa<8>)
     LUT5:I4->O            2   0.097   0.384  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa3 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_eq_b2mbaa4)
     LUT6:I4->O            1   0.097   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_realigner_btt311_lut (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_realigner_btt311_lut)
     MUXCY:S->O           13   0.583   0.567  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_realigner_btt311_cy1 (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Mmux_sig_realigner_btt31)
     LUT6:I3->O            1   0.097   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_lut<11> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_lut<11>)
     MUXCY:S->O            1   0.353   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<11> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<12> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<13> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<14> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<15> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<16> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<17> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<18> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<19> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<20> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<20>)
     MUXCY:CI->O           0   0.023   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<21> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_cy<21>)
     XORCY:CI->O           1   0.370   0.000  axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Maccum_sig_btt_cntr_xor<22> (axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/Result<22>)
     FDRE:D                    0.008          axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr_22
    ----------------------------------------
    Total                      4.752ns (2.390ns logic, 2.362ns route)
                                       (50.3% logic, 49.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Clock period: 3.286ns (frequency: 304.312MHz)
  Total number of paths / destination ports: 2004 / 261
-------------------------------------------------------------------------
Delay:               3.286ns (Levels of Logic = 6)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            17   0.361   0.630  U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (U0/U_ICON/U_CMD/iTARGET<8>)
     LUT4:I0->O            2   0.097   0.515  U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[10].U_LUT (U0/U_ICON/iCOMMAND_SEL<10>)
     LUT4:I1->O           17   0.097   0.453  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (control0<14>)
     end scope: 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0:control0<14>'
     end scope: 'chipscope_icon_0:control0<14>'
     begin scope: 'chipscope_ila_0:CHIPSCOPE_ILA_CONTROL<14>'
     begin scope: 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0:control<14>'
     LUT2:I0->O            1   0.097   0.295  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O            4   0.097   0.293  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.349          U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
    ----------------------------------------
    Total                      3.286ns (1.098ns logic, 2.188ns route)
                                       (33.4% logic, 66.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.128ns (frequency: 195.023MHz)
  Total number of paths / destination ports: 353 / 257
-------------------------------------------------------------------------
Delay:               2.564ns (Levels of Logic = 11)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Source Clock:      debug_module/debug_module/drck_i falling
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE_1:C->Q           1   0.364   0.683  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT6:I1->O           17   0.097   0.453  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.097   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.370   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.008          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      2.564ns (1.427ns logic, 1.137ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/Ext_JTAG_UPDATE'
  Clock period: 5.444ns (frequency: 183.675MHz)
  Total number of paths / destination ports: 350 / 53
-------------------------------------------------------------------------
Delay:               2.722ns (Levels of Logic = 4)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk (FF)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling
  Destination Clock: debug_module/Ext_JTAG_UPDATE rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/force_stop_TClk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.364   0.439  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            2   0.097   0.688  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I41 (Dbg_Reg_En_0<3>)
     end scope: 'debug_module:Dbg_Reg_En_0<3>'
     begin scope: 'microblaze_0:DBG_REG_EN<3>'
     LUT5:I0->O            4   0.097   0.525  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_708_o_PWR_177_o_MUX_6174_o111 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_GND_708_o_PWR_177_o_MUX_6174_o11)
     LUT4:I1->O           10   0.097   0.321  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En<0>1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En)
     FDCE:CE                   0.095          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/single_Step_TClk
    ----------------------------------------
    Total                      2.722ns (0.750ns logic, 1.972ns route)
                                       (27.6% logic, 72.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT'
  Clock period: 1.050ns (frequency: 952.018MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.050ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.361   0.289  U0/U_ICON/U_iDATA_CMD (U0/U_ICON/iDATA_CMD)
     INV:I->O              1   0.113   0.279  U0/U_ICON/U_iDATA_CMD_n (U0/U_ICON/iDATA_CMD_n)
     FDC:D                     0.008          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.050ns (0.482ns logic, 0.568ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'adc_clk_in_p'
  Total number of paths / destination ports: 28 / 28
-------------------------------------------------------------------------
Offset:              2.216ns (Levels of Logic = 5)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE (FF)
  Destination Clock: adc_clk_in_p rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.305  U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.097   0.663  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O            5   0.097   0.314  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE (control0<5>)
     end scope: 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0:control0<5>'
     end scope: 'chipscope_icon_0:control0<5>'
     begin scope: 'chipscope_ila_0:CHIPSCOPE_ILA_CONTROL<5>'
     begin scope: 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0:control<5>'
     LUT2:I1->O            4   0.097   0.293  U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_CLEAR (U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iCLR)
     FDCE:CLR                  0.349          U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_RFDRE
    ----------------------------------------
    Total                      2.216ns (0.640ns logic, 1.576ns route)
                                       (28.9% logic, 71.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0'
  Total number of paths / destination ports: 706 / 592
-------------------------------------------------------------------------
Offset:              1.609ns (Levels of Logic = 6)
  Source:            axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1:O (PAD)
  Destination:       axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising

  Data Path: axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1:O to axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OR2L:O                 5   0.000   0.712  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/new_write)
     LUT6:I0->O            1   0.097   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/hsum_A<0>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/hsum_A<0>)
     MUXCY:S->O            1   0.353   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<4>)
     XORCY:CI->O           1   0.370   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].XORCY_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/sum_A<4>)
     FDRE:D                    0.008          axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst
    ----------------------------------------
    Total                      1.609ns (0.897ns logic, 0.712ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT'
  Total number of paths / destination ports: 3354 / 2723
-------------------------------------------------------------------------
Offset:              1.609ns (Levels of Logic = 6)
  Source:            axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1:O (PAD)
  Destination:       axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst (FF)
  Destination Clock: clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT rising

  Data Path: axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1:O to axi4_0/axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OR2L:O                 5   0.000   0.712  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.new_write_inst/USE_FPGA.or2l_inst1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/new_write)
     LUT6:I0->O            1   0.097   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/hsum_A<0>1 (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/hsum_A<0>)
     MUXCY:S->O            1   0.353   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[0].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[1].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[2].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<3>)
     MUXCY:CI->O           0   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[3].USE_MUXCY.MUXCY_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/addr_cy<4>)
     XORCY:CI->O           1   0.370   0.000  axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].XORCY_inst (axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/sum_A<4>)
     FDRE:D                    0.008          axi4_0/si_converter_bank/gen_conv_slot[0].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_ADDR.ADDR_GEN[4].FDRE_inst
    ----------------------------------------
    Total                      1.609ns (0.897ns logic, 0.712ns route)
                                       (55.7% logic, 44.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 154 / 143
-------------------------------------------------------------------------
Offset:              2.747ns (Levels of Logic = 6)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT (PAD)
  Destination:       chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SHIFT to chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          3   0.000   0.305  U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/iSHIFT_OUT)
     LUT2:I1->O           32   0.097   0.663  U0/U_ICON/U_CTRL_OUT/U_DATA_VALID (U0/U_ICON/U_CTRL_OUT/iDATA_VALID)
     LUT4:I0->O           17   0.097   0.453  U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[10].U_LCE (control0<14>)
     end scope: 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0:control0<14>'
     end scope: 'chipscope_icon_0:control0<14>'
     begin scope: 'chipscope_ila_0:CHIPSCOPE_ILA_CONTROL<14>'
     begin scope: 'chipscope_ila_0/chipscope_ila_0/i_chipscope_ila_0:control<14>'
     LUT2:I0->O            1   0.097   0.295  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_OR_RST_RD_ROW_WIDE (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_wide_rst)
     LUT2:I1->O            4   0.097   0.293  U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_rst (U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/rst)
     FDRE:R                    0.349          U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/I_MULT_ROW.U_RD_COL_ADDR_B/u_cnt/G[0].U_FDRE
    ----------------------------------------
    Total                      2.747ns (0.737ns logic, 2.010ns route)
                                       (26.8% logic, 73.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 182 / 126
-------------------------------------------------------------------------
Offset:              2.229ns (Levels of Logic = 11)
  Source:            debug_module/debug_module/Use_E2.BSCANE2_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7 (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Use_E2.BSCANE2_I:SHIFT to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SHIFT          5   0.000   0.712  debug_module/Use_E2.BSCANE2_I (Ext_JTAG_SHIFT)
     LUT6:I0->O           17   0.097   0.453  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_shifting_Data11 (Dbg_Shift_31)
     end scope: 'debug_module:Dbg_Shift_0'
     begin scope: 'microblaze_0:DBG_SHIFT'
     LUT2:I0->O            1   0.097   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_lut<0>)
     MUXCY:S->O            1   0.353   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<5>)
     MUXCY:CI->O           0   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_cy<6>)
     XORCY:CI->O           1   0.370   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count_xor<7> (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mcount_shift_count7)
     FD:D                      0.008          microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_7
    ----------------------------------------
    Total                      2.229ns (1.063ns logic, 1.166ns route)
                                       (47.7% logic, 52.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              0.635ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts (FF)
  Destination Clock: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out:CTSBUS0 to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PHASER_OUT_PHY:CTSBUS0    2   0.000   0.283  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_dqs_ts<0>)
     ODDR:D1                   0.352          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqsts
    ----------------------------------------
    Total                      0.635ns (0.352ns logic, 0.283ns route)
                                       (55.4% logic, 44.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 29 / 29
-------------------------------------------------------------------------
Offset:              4.403ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Use_E2.BSCANE2_I:SEL (PAD)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination Clock: debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/Use_E2.BSCANE2_I:SEL to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            8   0.000   0.411  debug_module/Use_E2.BSCANE2_I (debug_module/sel)
     LUT5:I3->O            1   0.097   0.556  debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n01281 (debug_module/MDM_Core_I1/JTAG_CONTROL_I/_n0128)
     LUT4:I0->O            1   0.097   0.556  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[0].local_sel_n)
     LUT4:I0->O            1   0.097   0.556  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[1].local_sel_n)
     LUT4:I0->O            1   0.097   0.556  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[2].local_sel_n)
     LUT4:I0->O            1   0.097   0.556  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[3].local_sel_n)
     LUT4:I0->O            1   0.097   0.279  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].LUT_Delay (debug_module/MDM_Core_I1/JTAG_CONTROL_I/Insert_Delays[4].local_sel_n)
     FDC_1:CLR                 0.349          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      4.403ns (0.931ns logic, 3.472ns route)
                                       (21.1% logic, 78.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.025ns (Levels of Logic = 1)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL (PAD)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD (FF)
  Destination Clock: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:SEL to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_iDATA_CMD
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCANE2:SEL            2   0.000   0.284  U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS (U0/U_ICON/iSEL)
     INV:I->O              1   0.113   0.279  U0/U_ICON/U_iSEL_n (U0/U_ICON/iSEL_n)
     FDC:CLR                   0.349          U0/U_ICON/U_iDATA_CMD
    ----------------------------------------
    Total                      1.025ns (0.462ns logic, 0.563ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT'
  Total number of paths / destination ports: 11618 / 1544
-------------------------------------------------------------------------
Offset:              4.332ns (Levels of Logic = 7)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:SRI (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:SRI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.361   0.393  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay)
     LUT2:I0->O            5   0.097   0.530  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_dbg_pc_hit_masked1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_dbg_pc_hit_masked)
     LUT6:I3->O           63   0.097   0.407  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_no_load_store_mask1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_no_load_store_mask)
     LUT2:I1->O            5   0.097   0.314  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exc_no_load_store_fsl1 (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exc_no_load_store_fsl)
     LUT6:I5->O            5   0.097   0.575  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_TLBLO_I1 (microblaze_0/MicroBlaze_Core_I/Performance.ex_Sel_SPR_TLBLO)
     LUT6:I2->O            3   0.097   0.693  microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.ex_stall_cycle (microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/Using_TLBS.ex_stall_cycle)
     LUT5:I0->O            1   0.097   0.379  microblaze_0/MicroBlaze_Core_I/Performance.MMU_I/ex_MMU_Stall_i1 (microblaze_0/MicroBlaze_Core_I/Performance.ex_MMU_Stall)
     LUT3:I1->O            0   0.097   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.ex_databus_access_mmu_n1 (microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.ex_databus_access_mmu_n)
    AND2B1L:SRI                0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      4.332ns (1.040ns logic, 3.292ns route)
                                       (24.0% logic, 76.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.876ns (Levels of Logic = 2)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck (FF)
  Destination:       ddr_memory_clk_n (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck to ddr_memory_clk_n
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             1   0.597   0.279  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_out_q<0>)
     OBUFDS:I->O               0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf (ddr_ck_p<0>)
     end scope: 'DDR3_SDRAM/DDR3_SDRAM:ddr_ck_p<0>'
     end scope: 'DDR3_SDRAM:ddr_ck_p<0>'
    ----------------------------------------
    Total                      0.876ns (0.597ns logic, 0.279ns route)
                                       (68.1% logic, 31.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0'
  Total number of paths / destination ports: 651 / 74
-------------------------------------------------------------------------
Offset:              3.165ns (Levels of Logic = 20)
  Source:            axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23 (FF)
  Destination:       axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst/USE_FPGA.and2b1l_inst:DI (PAD)
  Source Clock:      clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 rising

  Data Path: axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23 to axi4_0/axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst/USE_FPGA.and2b1l_inst:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             17   0.361   0.454  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1_23 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/si_register_slice_inst/aw_pipe/storage_data1<23>)
     LUT2:I0->O           13   0.097   0.612  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/access_is_fix<1>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/access_is_fix)
     LUT6:I2->O            1   0.097   0.379  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/Mmux_mi_word_intra_len21 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/mi_word_intra_len<1>)
     LUT2:I0->O            1   0.097   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/Mxor_USE_FPGA_ADJUSTED_LEN.last_word_for_mask_sel<1>_xo<0>1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_sel<1>)
     MUXCY:S->O            1   0.353   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<1>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<1>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<1>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[1].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<2>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<2>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<2>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<2>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[2].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<3>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<3>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<3>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<3>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[3].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<4>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst1 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry1<4>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst2 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry2<4>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst3 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_dummy_carry3<4>)
     MUXCY:CI->O           1   0.023   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[4].and_inst4 (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask_local_carry<5>)
     XORCY:CI->O           0   0.370   0.000  axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].xorcy_inst (axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.last_word_for_mask<5>)
    AND2B1L:DI                 0.000          axi4_0/si_converter_bank/gen_conv_slot[2].gen_upsizer.upsizer_inst/USE_WRITE.write_addr_inst/USE_FPGA_ADJUSTED_LEN.LUT_LAST_MASK[5].last_mask_inst/USE_FPGA.and2b1l_inst
    ----------------------------------------
    Total                      3.165ns (1.720ns logic, 1.445ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0'
  Total number of paths / destination ports: 59 / 4
-------------------------------------------------------------------------
Offset:              3.845ns (Levels of Logic = 21)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0 rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOADO13    2   1.846   0.697  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (DOA13)
     end scope: 'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1:DOA13'
     LUT6:I0->O            1   0.097   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[0].Compare_All_Bits.sel_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[0].Compare_All_Bits.sel_I)
     MUXCY_L:S->LO         1   0.353   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[0].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<2>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<3>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<4>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.carry_chain<5>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_tag_hit_without_parity)
     MUXCY_L:CI->LO        8   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Valid_Check_With_4word_Cacheline.Using_4Line_6LUT.lut6_valid_check_carry_and/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_cache_hit)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct_carry_and/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_direct)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/mem_read_cache_hit)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_0/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iiii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_iii)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_sel_carry_or_2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/dcache_data_strobe_ii)
     MUXCY_L:CI->LO       34   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Use_XX_Accesses_Hit.dcache_data_strobe_sel2_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_dcache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready_sel_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.mem_databus_ready)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_wait_on_ready_N)
     MUXCY_L:CI->LO      424   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_PipeRun_carry_and/Using_FPGA.MUXCY_I (Trace_MEM_PipeRun)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[2].OF_Piperun_Stage/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<2>)
     MUXCY_L:CI->LO      366   0.023   0.437  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I (Trace_EX_PipeRun)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      3.845ns (2.710ns logic, 1.135ns route)
                                       (70.5% logic, 29.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0'
  Total number of paths / destination ports: 36 / 1
-------------------------------------------------------------------------
Offset:              3.678ns (Levels of Logic = 20)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (RAM)
  Destination:       microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1:DI (PAD)
  Source Clock:      microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0 rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 to microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1:DI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB36E1:CLKARDCLK->DOPADOP2    2   1.846   0.697  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1 (DOPA2)
     end scope: 'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1:DOPA2'
     LUT6:I0->O            1   0.097   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].Compare_All_Bits.sel_I1 (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].Compare_All_Bits.sel_I)
     MUXCY_L:S->LO         1   0.353   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[1].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<2>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[2].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<3>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[3].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<4>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[4].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<5>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[5].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<6>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[6].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<7>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[7].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<8>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[8].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.carry_chain<9>)
     MUXCY_L:CI->LO       12   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_hit_comparator/Using_FPGA.Comp_Carry_Chain[9].MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_1.tag_ok_without_parity)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[3].valid_check_carry_and_I/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_carry<3>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[2].valid_check_carry_and_I/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_carry<2>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[1].valid_check_carry_and_I/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_carry<1>)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.cache_valid_bit_detect_I1/Valid_check_with_8word_cacheline.Using_8Line_4LUT.valid_check_cacheline[0].valid_check_carry_and_I/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/word_is_valid)
     MUXCY_L:CI->LO        4   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Using_FPGA_FSL_2.Using_XX_Access_Part2.carry_or_I1/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.icache_data_strobe)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_Debug.Using_ICache.combined_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_Debug.Using_ICache.iside_data_strobe_combined)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_Debug.Using_ICache.combined_carry_and_I2/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Using_Debug.Using_ICache.iside_data_strobe_combined2)
     MUXCY_L:CI->LO        1   0.023   0.000  microblaze_0/MicroBlaze_Core_I/Performance.Using_Debug.Using_ICache.debug_combinded_carry_or_I/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.ib_ready)
     MUXCY_L:CI->LO        4   0.023   0.293  microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.ib_ready_MMU_carry_or/Using_FPGA.MUXCY_I (microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ib_Ready_MMU)
    AND2B1L:DI                 0.000          microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_ICache_Carry_Chain.Using_Latch_AS_Logic.AND2B1L_I1
    ----------------------------------------
    Total                      3.678ns (2.687ns logic, 0.991ns route)
                                       (73.1% logic, 26.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<3>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[7].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<2>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[6].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<1>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[5].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<0>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[4].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<11>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[3].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<10>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[2].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<9>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.597ns (Levels of Logic = 0)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (FF)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs:I (PAD)
  Source Clock:      DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/oserdes_clk_delayed rising

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs:I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     ODDR:C->Q             0   0.597   0.000  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/dqs_gen.oddr_dqs (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/mem_dqs_out<8>)
    IOBUFDS_INTERMDISABLE:I        0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HR.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs
    ----------------------------------------
    Total                      0.597ns (0.597ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/Ext_JTAG_UPDATE'
  Total number of paths / destination ports: 45 / 1
-------------------------------------------------------------------------
Offset:              3.761ns (Levels of Logic = 7)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/Use_E2.BSCANE2_I:TDO (PAD)
  Source Clock:      debug_module/Ext_JTAG_UPDATE falling

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/Use_E2.BSCANE2_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           14   0.364   0.439  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     LUT2:I0->O            5   0.097   0.712  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Mmux_Dbg_Reg_En_I81 (Dbg_Reg_En_0<7>)
     end scope: 'debug_module:Dbg_Reg_En_0<7>'
     begin scope: 'microblaze_0:DBG_REG_EN<7>'
     LUT6:I0->O            1   0.097   0.511  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1221 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1220)
     LUT3:I0->O            1   0.097   0.693  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.097   0.556  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.097   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCANE2:TDO                0.000          debug_module/Use_E2.BSCANE2_I
    ----------------------------------------
    Total                      3.761ns (0.849ns logic, 2.912ns route)
                                       (22.6% logic, 77.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 209 / 1
-------------------------------------------------------------------------
Offset:              5.906ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (FF)
  Destination:       debug_module/debug_module/Use_E2.BSCANE2_I:TDO (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 to debug_module/debug_module/Use_E2.BSCANE2_I:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              32   0.361   0.790  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count_3 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/shift_count<3>)
     LUT5:I0->O            1   0.097   0.683  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1212 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1211)
     LUT6:I1->O            1   0.097   0.683  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1213 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1212)
     LUT6:I1->O            1   0.097   0.556  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1213)
     LUT5:I1->O            1   0.097   0.295  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1215 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1214)
     LUT6:I5->O            1   0.097   0.511  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1221 (microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1220)
     LUT3:I0->O            1   0.097   0.693  microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/Mmux_TDO1222 (DBG_TDO)
     end scope: 'microblaze_0:DBG_TDO'
     begin scope: 'debug_module:Dbg_TDO_0'
     LUT6:I0->O            1   0.097   0.556  debug_module/MDM_Core_I1/Mmux_TDO_i13 (debug_module/MDM_Core_I1/Mmux_TDO_i12)
     LUT5:I1->O            0   0.097   0.000  debug_module/MDM_Core_I1/Mmux_TDO_i16 (debug_module/tdo)
    BSCANE2:TDO                0.000          debug_module/Use_E2.BSCANE2_I
    ----------------------------------------
    Total                      5.906ns (1.137ns logic, 4.769ns route)
                                       (19.3% logic, 80.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.361ns (Levels of Logic = 0)
  Source:            chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_reg (FF)
  Destination:       chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO (PAD)
  Source Clock:      chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL rising

  Data Path: chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/U_TDO_reg to chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              0   0.361   0.000  U0/U_ICON/U_TDO_reg (U0/U_ICON/iTDO)
    BSCANE2:TDO                0.000          U0/U_ICON/I_YES_BSCAN.U_BS/I_A7.ISYN.I_USE_SOFTBSCAN_EQ0.U_BS
    ----------------------------------------
    Total                      0.361ns (0.361ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1731 / 1650
-------------------------------------------------------------------------
Delay:               1.124ns (Levels of Logic = 1)
  Source:            DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL (PAD)
  Destination:       DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:WREN (PAD)

  Data Path: DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:FULL to DDR3_SDRAM/DDR3_SDRAM/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo:WREN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OUT_FIFO:FULL         15   0.000   0.748  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_of_full)
     LUT5:I0->O            1   0.097   0.279  u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_out1 (u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_wren_pre)
    OUT_FIFO:WREN              0.000          u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo
    ----------------------------------------
    Total                      1.124ns (0.097ns logic, 1.027ns route)
                                       (8.6% logic, 91.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RS232_Uart_1/Interrupt
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT|    1.582|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock adc_clk_in_p
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
adc_clk_in_p                                                                               |    2.671|         |         |         |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    2.754|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT                                     |    2.095|         |         |         |
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+
adc_clk_in_p                                                                               |    2.494|         |         |         |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL|    3.286|         |         |         |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT                        |    1.424|         |         |         |
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>                          |         |    2.831|         |         |
-------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT
-------------------------------------------------------------------+---------+---------+---------+---------+
                                                                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------------------------------------+---------+---------+---------+---------+
chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/U0/iUPDATE_OUT|    1.050|         |         |         |
-------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock chipscope_icon_0/chipscope_icon_0/i_chipscope_icon_0/control0<13>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
adc_clk_in_p   |         |         |    1.073|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT
---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
                                                                                                                                                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                                                                                                                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+
RS232_Uart_1/Interrupt                                                                                                                                               |    0.648|         |         |         |
adc_clk_in_p                                                                                                                                                         |    0.759|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT                                                                                                               |    6.353|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0                                                                                                                |    1.895|         |         |         |
debug_module/Ext_JTAG_UPDATE                                                                                                                                         |    2.546|    1.835|         |         |
debug_module/debug_module/drck_i                                                                                                                                     |    3.453|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/WB_Mux_I/FPGA_Target.ALL_Bits[28].Wb_Mux_I1/Data_Bits<4>                                         |    6.661|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N0             |    2.507|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N0             |    2.507|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N0             |    2.507|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/DATA_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N0             |    2.507|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/TAG_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0|    4.888|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[0].RAMB36_I1/N0                                |    3.763|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[1].RAMB36_I1/N0                                |    3.234|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[2].RAMB36_I1/N0                                |    3.234|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Data_RAM_Module/Using_B36_S9.The_BRAMs[3].RAMB36_I1/N0                                |    3.225|         |         |         |
microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Tag_RAM_Module/Using_B16_S36.Using_RAMB36.The_BRAMs[0].RAMB36_I1/N0                   |    6.075|         |         |         |
---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
adc_clk_in_p                                          |    0.654|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT|    2.307|         |         |         |
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKOUT0 |    4.752|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/Ext_JTAG_UPDATE
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT|    1.396|         |         |         |
debug_module/Ext_JTAG_UPDATE                          |         |    2.722|    5.076|         |
debug_module/debug_module/drck_i                      |    0.667|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock debug_module/debug_module/drck_i
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
clock_generator_0/clock_generator_0/SIG_MMCM0_CLKFBOUT|    3.137|         |         |         |
debug_module/Ext_JTAG_UPDATE                          |         |    3.110|    1.588|         |
debug_module/debug_module/drck_i                      |    1.790|    2.564|    1.791|         |
------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 87.00 secs
Total CPU time to Xst completion: 86.71 secs
 
--> 

Total memory usage is 608604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   26 (   0 filtered)
Number of infos    : 1055 (   0 filtered)

