

================================================================
== Vitis HLS Report for 'backprop_Pipeline_VITIS_LOOP_101_1'
================================================================
* Date:           Wed Dec 20 21:42:29 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        backprop_syn
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.148 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      156|      156|  1.560 us|  1.560 us|  156|  156|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_101_1  |      154|      154|        29|          2|          1|    64|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 29
* Pipeline : 1
  Pipeline-0 : II = 2, D = 29, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.98>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 32 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights3, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_difference_2_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_2_1_reload"   --->   Operation 34 'read' 'output_difference_2_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_difference_1_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_1_1_reload"   --->   Operation 35 'read' 'output_difference_1_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_difference_0_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.double, i64 %output_difference_0_1_reload"   --->   Operation 36 'read' 'output_difference_0_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_103_2.i"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i_19 = load i7 %i"   --->   Operation 39 'load' 'i_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.86ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_19, i7 64" [backprop.c:101]   --->   Operation 41 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 42 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.27ns)   --->   "%add_ln101 = add i7 %i_19, i7 1" [backprop.c:101]   --->   Operation 43 'add' 'add_ln101' <Predicate = true> <Delay = 1.27> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %VITIS_LOOP_103_2.i.split, void %VITIS_LOOP_115_2.i.preheader.exitStub" [backprop.c:101]   --->   Operation 44 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_23_cast = zext i7 %i_19"   --->   Operation 45 'zext' 'i_23_cast' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%empty_42 = trunc i7 %i_19"   --->   Operation 46 'trunc' 'empty_42' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %empty_42, i2 0"   --->   Operation 47 'bitconcatenate' 'p_shl2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.35ns)   --->   "%sub_ln104 = sub i8 %p_shl2, i8 %i_23_cast" [backprop.c:104]   --->   Operation 48 'sub' 'sub_ln104' <Predicate = (!icmp_ln101)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %sub_ln104" [backprop.c:104]   --->   Operation 49 'zext' 'zext_ln104' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weights3_addr = getelementptr i64 %weights3, i64 0, i64 %zext_ln104" [backprop.c:104]   --->   Operation 50 'getelementptr' 'weights3_addr' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:104]   --->   Operation 51 'load' 'weights3_load' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 52 [1/1] (1.35ns)   --->   "%add_ln104 = add i8 %sub_ln104, i8 1" [backprop.c:104]   --->   Operation 52 'add' 'add_ln104' <Predicate = (!icmp_ln101)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i8 %add_ln104" [backprop.c:104]   --->   Operation 53 'zext' 'zext_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weights3_addr_64 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_1" [backprop.c:104]   --->   Operation 54 'getelementptr' 'weights3_addr_64' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.26ns)   --->   "%weights3_load_64 = load i8 %weights3_addr_64" [backprop.c:104]   --->   Operation 55 'load' 'weights3_load_64' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%store_ln101 = store i7 %add_ln101, i7 %i" [backprop.c:101]   --->   Operation 56 'store' 'store_ln101' <Predicate = (!icmp_ln101)> <Delay = 0.84>

State 2 <SV = 1> <Delay = 3.62>
ST_2 : Operation 57 [1/2] (2.26ns)   --->   "%weights3_load = load i8 %weights3_addr" [backprop.c:104]   --->   Operation 57 'load' 'weights3_load' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_2 : Operation 58 [1/2] (2.26ns)   --->   "%weights3_load_64 = load i8 %weights3_addr_64" [backprop.c:104]   --->   Operation 58 'load' 'weights3_load_64' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>
ST_2 : Operation 59 [1/1] (1.35ns)   --->   "%add_ln104_1 = add i8 %sub_ln104, i8 2" [backprop.c:104]   --->   Operation 59 'add' 'add_ln104_1' <Predicate = (!icmp_ln101)> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln104_2 = zext i8 %add_ln104_1" [backprop.c:104]   --->   Operation 60 'zext' 'zext_ln104_2' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%weights3_addr_65 = getelementptr i64 %weights3, i64 0, i64 %zext_ln104_2" [backprop.c:104]   --->   Operation 61 'getelementptr' 'weights3_addr_65' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (2.26ns)   --->   "%weights3_load_65 = load i8 %weights3_addr_65" [backprop.c:104]   --->   Operation 62 'load' 'weights3_load_65' <Predicate = (!icmp_ln101)> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast i64 %weights3_load" [backprop.c:104]   --->   Operation 63 'bitcast' 'bitcast_ln104' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [5/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 64 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%bitcast_ln104_1 = bitcast i64 %weights3_load_64" [backprop.c:104]   --->   Operation 65 'bitcast' 'bitcast_ln104_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [5/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 66 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/2] (2.26ns)   --->   "%weights3_load_65 = load i8 %weights3_addr_65" [backprop.c:104]   --->   Operation 67 'load' 'weights3_load_65' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 192> <RAM>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 68 [4/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 68 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [4/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 69 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%bitcast_ln104_2 = bitcast i64 %weights3_load_65" [backprop.c:104]   --->   Operation 70 'bitcast' 'bitcast_ln104_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [5/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 71 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.14>
ST_5 : Operation 72 [3/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 72 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [3/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 73 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [4/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 74 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.14>
ST_6 : Operation 75 [2/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 75 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [2/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 76 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [3/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 77 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 78 [1/5] (7.14ns)   --->   "%mul8_i3 = dmul i64 %output_difference_0_1_reload_read, i64 %bitcast_ln104" [backprop.c:104]   --->   Operation 78 'dmul' 'mul8_i3' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/5] (7.14ns)   --->   "%mul8_i3_1 = dmul i64 %output_difference_1_1_reload_read, i64 %bitcast_ln104_1" [backprop.c:104]   --->   Operation 79 'dmul' 'mul8_i3_1' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [2/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 80 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.14>
ST_8 : Operation 81 [5/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 81 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [1/5] (7.14ns)   --->   "%mul8_i3_2 = dmul i64 %output_difference_2_1_reload_read, i64 %bitcast_ln104_2" [backprop.c:104]   --->   Operation 82 'dmul' 'mul8_i3_2' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.86>
ST_9 : Operation 83 [4/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 83 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 5.86>
ST_10 : Operation 84 [3/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 84 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.86>
ST_11 : Operation 85 [2/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 85 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 5.86>
ST_12 : Operation 86 [1/5] (5.86ns)   --->   "%add11_i3 = dadd i64 %mul8_i3, i64 0" [backprop.c:104]   --->   Operation 86 'dadd' 'add11_i3' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 5.86>
ST_13 : Operation 87 [5/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 87 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 5.86>
ST_14 : Operation 88 [4/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 88 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 5.86>
ST_15 : Operation 89 [3/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 89 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.86>
ST_16 : Operation 90 [2/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 90 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.86>
ST_17 : Operation 91 [1/5] (5.86ns)   --->   "%add11_i3_1 = dadd i64 %add11_i3, i64 %mul8_i3_1" [backprop.c:104]   --->   Operation 91 'dadd' 'add11_i3_1' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.86>
ST_18 : Operation 92 [5/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 92 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.86>
ST_19 : Operation 93 [4/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 93 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 5.86>
ST_20 : Operation 94 [3/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 94 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 5.86>
ST_21 : Operation 95 [1/1] (0.00ns)   --->   "%i_23_cast33 = zext i7 %i_19"   --->   Operation 95 'zext' 'i_23_cast33' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [2/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 96 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 97 [1/1] (0.00ns)   --->   "%dactivations2_addr = getelementptr i64 %dactivations2, i64 0, i64 %i_23_cast33" [backprop.c:106]   --->   Operation 97 'getelementptr' 'dactivations2_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 98 [2/2] (2.26ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr" [backprop.c:106]   --->   Operation 98 'load' 'dactivations2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 22 <SV = 21> <Delay = 5.86>
ST_22 : Operation 99 [1/5] (5.86ns)   --->   "%add11_i3_2 = dadd i64 %add11_i3_1, i64 %mul8_i3_2" [backprop.c:104]   --->   Operation 99 'dadd' 'add11_i3_2' <Predicate = true> <Delay = 5.86> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.86> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 100 [1/2] (2.26ns)   --->   "%dactivations2_load = load i6 %dactivations2_addr" [backprop.c:106]   --->   Operation 100 'load' 'dactivations2_load' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>

State 23 <SV = 22> <Delay = 0.00>

State 24 <SV = 23> <Delay = 7.14>
ST_24 : Operation 101 [5/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 101 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.14>
ST_25 : Operation 102 [4/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 102 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.14>
ST_26 : Operation 103 [3/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 103 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.14>
ST_27 : Operation 104 [2/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 104 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 28 <SV = 27> <Delay = 7.14>
ST_28 : Operation 105 [1/5] (7.14ns)   --->   "%mul16_i = dmul i64 %add11_i3_2, i64 %dactivations2_load" [backprop.c:106]   --->   Operation 105 'dmul' 'mul16_i' <Predicate = true> <Delay = 7.14> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 4> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 2.26>
ST_29 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln100 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [backprop.c:100]   --->   Operation 106 'specloopname' 'specloopname_ln100' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 107 [1/1] (0.00ns)   --->   "%oracle_activations2_addr = getelementptr i64 %oracle_activations2, i64 0, i64 %i_23_cast33" [backprop.c:102]   --->   Operation 107 'getelementptr' 'oracle_activations2_addr' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 108 [1/1] (2.26ns)   --->   "%store_ln106 = store i64 %mul16_i, i6 %oracle_activations2_addr" [backprop.c:106]   --->   Operation 108 'store' 'store_ln106' <Predicate = true> <Delay = 2.26> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_29 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln101 = br void %VITIS_LOOP_103_2.i" [backprop.c:101]   --->   Operation 109 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.98ns
The critical path consists of the following:
	'alloca' operation ('i') [7]  (0 ns)
	'load' operation ('i') on local variable 'i' [15]  (0 ns)
	'sub' operation ('sub_ln104', backprop.c:104) [28]  (1.36 ns)
	'add' operation ('add_ln104', backprop.c:104) [35]  (1.36 ns)
	'getelementptr' operation ('weights3_addr_64', backprop.c:104) [37]  (0 ns)
	'load' operation ('weights3_load_64', backprop.c:104) on array 'weights3' [38]  (2.27 ns)

 <State 2>: 3.62ns
The critical path consists of the following:
	'add' operation ('add_ln104_1', backprop.c:104) [42]  (1.36 ns)
	'getelementptr' operation ('weights3_addr_65', backprop.c:104) [44]  (0 ns)
	'load' operation ('weights3_load_65', backprop.c:104) on array 'weights3' [45]  (2.27 ns)

 <State 3>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i3', backprop.c:104) [33]  (7.15 ns)

 <State 4>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i3', backprop.c:104) [33]  (7.15 ns)

 <State 5>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i3', backprop.c:104) [33]  (7.15 ns)

 <State 6>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i3', backprop.c:104) [33]  (7.15 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i3', backprop.c:104) [33]  (7.15 ns)

 <State 8>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul8_i3_2', backprop.c:104) [47]  (7.15 ns)

 <State 9>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3', backprop.c:104) [34]  (5.87 ns)

 <State 10>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3', backprop.c:104) [34]  (5.87 ns)

 <State 11>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3', backprop.c:104) [34]  (5.87 ns)

 <State 12>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3', backprop.c:104) [34]  (5.87 ns)

 <State 13>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_1', backprop.c:104) [41]  (5.87 ns)

 <State 14>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_1', backprop.c:104) [41]  (5.87 ns)

 <State 15>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_1', backprop.c:104) [41]  (5.87 ns)

 <State 16>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_1', backprop.c:104) [41]  (5.87 ns)

 <State 17>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_1', backprop.c:104) [41]  (5.87 ns)

 <State 18>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_2', backprop.c:104) [48]  (5.87 ns)

 <State 19>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_2', backprop.c:104) [48]  (5.87 ns)

 <State 20>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_2', backprop.c:104) [48]  (5.87 ns)

 <State 21>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_2', backprop.c:104) [48]  (5.87 ns)

 <State 22>: 5.87ns
The critical path consists of the following:
	'dadd' operation ('add11_i3_2', backprop.c:104) [48]  (5.87 ns)

 <State 23>: 0ns
The critical path consists of the following:

 <State 24>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul16_i', backprop.c:106) [51]  (7.15 ns)

 <State 25>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul16_i', backprop.c:106) [51]  (7.15 ns)

 <State 26>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul16_i', backprop.c:106) [51]  (7.15 ns)

 <State 27>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul16_i', backprop.c:106) [51]  (7.15 ns)

 <State 28>: 7.15ns
The critical path consists of the following:
	'dmul' operation ('mul16_i', backprop.c:106) [51]  (7.15 ns)

 <State 29>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('oracle_activations2_addr', backprop.c:102) [25]  (0 ns)
	'store' operation ('store_ln106', backprop.c:106) of variable 'mul16_i', backprop.c:106 on array 'oracle_activations2' [52]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
