# Multicycle-CPU-of-MIPS-by-Verilog
A simple multicycle CPU of MIPS written in verilog. Project of computer archetecture lesson.

For more introduction, please watch the file multicycle.docx
