EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 10
Title ""
Date ""
Rev "2"
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 1200 1150 1700 950 
U 5BF1CF7D
F0 "CYA-Mem-1" 50
F1 "CYA-Mem-1.sch" 50
$EndSheet
$Sheet
S 4800 1150 1650 950 
U 5BF1D7E4
F0 "Video-3" 50
F1 "Video-3.sch" 50
$EndSheet
$Sheet
S 6600 1150 1500 1400
U 5BF1EACB
F0 "IWM,Serial,Gameport-4" 50
F1 "IWM-4.sch" 50
F2 "3.5DIK" I L 6600 1300 50 
F3 "Q3.H" I L 6600 1400 50 
F4 "HDSEL.H" I L 6600 1500 50 
F5 "RDY.H" I L 6600 1600 50 
F6 "IRQ.L" I L 6600 1700 50 
F7 "7M.H" I L 6600 1800 50 
F8 "CREF.H" I L 6600 1900 50 
F9 "MSEX1" I R 8100 1900 50 
F10 "MSEY1" I R 8100 2000 50 
F11 "RESET.L" I R 8100 1350 50 
F12 "A2R-W.H" I R 8100 1450 50 
F13 "C038-F.L" I R 8100 1550 50 
F14 "C060-67.L" I L 6600 2000 50 
F15 "PLDTRIG.L" I L 6600 2100 50 
$EndSheet
$Sheet
S 1200 4800 1700 2400
U 5BF204DB
F0 "ABD, KEYGLU, Burn Edge, Gameport?" 50
F1 "UG12-5.sch" 50
F2 "CREF.H" I L 1200 5000 50 
F3 "KSEL0.L" I L 1200 5250 50 
F4 "KSEL1.L" I L 1200 5350 50 
F5 "KSEL2.L" I L 1200 5450 50 
F6 "RESET.L" I L 1200 5750 50 
F7 "VBL.L" I L 1200 5100 50 
F8 "DIAGSW" I L 1200 6750 50 
F9 "AN0" I L 1200 6850 50 
F10 "AN1" I L 1200 6950 50 
F11 "IRQ.L" I L 1200 5850 50 
F12 "A2R-W.H" I L 1200 5950 50 
F13 "PH0.H" I L 1200 6050 50 
F14 "SW0-OAPL" I L 1200 6350 50 
F15 "SW1-OAPL" I L 1200 6450 50 
$EndSheet
$Sheet
S 3200 4850 1450 1150
U 5BF20EB3
F0 "Capacitors-6" 50
F1 "Capacitors-6.sch" 50
F2 "PDL3" I L 3200 5350 50 
F3 "PDL2" I L 3200 5250 50 
F4 "PDL1" I L 3200 5150 50 
F5 "PDL0" I L 3200 5050 50 
$EndSheet
$Sheet
S 4950 4900 1400 1150
U 5BF2158F
F0 "Slots and Slotmaker-7" 50
F1 "Slots-7.sch" 50
F2 "RDY.H" I L 4950 5150 50 
F3 "NMI.L" I L 4950 5250 50 
F4 "PH0.H" I L 4950 5350 50 
F5 "Q3.H" I L 4950 5450 50 
F6 "7M.H" I L 4950 5550 50 
F7 "A2R-W.H" I L 4950 5650 50 
F8 "RESET.L" I L 4950 5050 50 
F9 "KSEL0.L" I L 4950 5750 50 
F10 "AN3" I R 6350 5800 50 
F11 "AN2" I R 6350 5700 50 
F12 "AN1" I R 6350 5600 50 
F13 "AN0" I R 6350 5500 50 
F14 "INTDEV6.L" I R 6350 5000 50 
F15 "C038-F.L" I R 6350 5100 50 
F16 "MDIN-OUT" I L 4950 4950 50 
$EndSheet
$Sheet
S 6700 4850 1450 1250
U 5BF22045
F0 "Sound-8" 50
F1 "Sound-8.sch" 50
$EndSheet
$Sheet
S 8700 4850 1650 850 
U 5BF22CDE
F0 "RAM-9" 50
F1 "RAM-9.sch" 50
$EndSheet
$Sheet
S 3050 1150 1600 3000
U 5BF1D236
F0 "MEGA-II-2" 50
F1 "MEGA-II-2.sch" 50
F2 "PDLTRIG.L" I R 4650 3250 50 
F3 "C060-67.L" I R 4650 3350 50 
F4 "SPKR.H" I R 4650 3450 50 
F5 "KSEL1.L" I L 3050 1600 50 
F6 "KSEL2.L" I L 3050 1700 50 
F7 "IRQ.L" I L 3050 1800 50 
F8 "MSEX1" I L 3050 2050 50 
F9 "MSEY1" I L 3050 2150 50 
F10 "DIAGSW" I R 4650 4050 50 
F11 "RESET.L" I L 3050 3150 50 
F12 "MDIN-OUT" I R 4650 3950 50 
F13 "DMA.L" I R 4650 3750 50 
F14 "M2SEL.L" I L 3050 3300 50 
F15 "M2BA0" I R 4650 1650 50 
F16 "INH.L" I R 4650 3850 50 
F17 "A2R-W.H" I L 3050 3400 50 
F18 "SYNC.L" I R 4650 1550 50 
F19 "14MD.H" I R 4650 1350 50 
F20 "7M.H" I L 3050 2350 50 
F21 "CREF.H" I R 4650 1450 50 
F22 "Q3.H" I L 3050 2550 50 
F23 "PH0.H" I L 3050 2450 50 
F24 "RBG8.H" I R 4650 2950 50 
F25 "RBG4.H" I R 4650 2850 50 
F26 "RBG2.H" I R 4650 2750 50 
F27 "RBG1.H" I R 4650 2650 50 
F28 "ABUS[15-0]" I L 3050 1300 50 
F29 "DBUS[7-0]" I L 3050 1400 50 
F30 "ABDIR.L" I L 3050 2750 50 
F31 "ABENB.L" I L 3050 2850 50 
F32 "DBDIR.L" I L 3050 2950 50 
F33 "DBENB.L" I L 3050 3050 50 
F34 "RABUS[7..0]" I R 4650 1200 50 
$EndSheet
$EndSCHEMATC
