# system info System on 2025.12.23.15:33:51
system_info:
name,value
DEVICE,EP2C35F672C6
DEVICE_FAMILY,Cyclone II
GENERATION_ID,1766478825
#
#
# Files generated for System on 2025.12.23.15:33:51
files:
filepath,kind,attributes,module,is_top
System/simulation/System.v,VERILOG,,System,true
System/simulation/submodules/System_onchip_memory2_0.hex,HEX,,System_onchip_memory2_0,false
System/simulation/submodules/System_onchip_memory2_0.v,VERILOG,,System_onchip_memory2_0,false
System/simulation/submodules/System_nios2_qsys_0.sdc,SDC,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0.v,VERILOG,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_jtag_debug_module_sysclk.v,VERILOG,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_jtag_debug_module_tck.v,VERILOG,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_jtag_debug_module_wrapper.v,VERILOG,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_nios2_waves.do,OTHER,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_ociram_default_contents.dat,DAT,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_ociram_default_contents.hex,HEX,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_ociram_default_contents.mif,MIF,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_oci_test_bench.v,VERILOG,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_rf_ram_a.dat,DAT,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_rf_ram_a.hex,HEX,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_rf_ram_a.mif,MIF,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_rf_ram_b.dat,DAT,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_rf_ram_b.hex,HEX,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_rf_ram_b.mif,MIF,,System_nios2_qsys_0,false
System/simulation/submodules/System_nios2_qsys_0_test_bench.v,VERILOG,,System_nios2_qsys_0,false
System/simulation/submodules/System_jtag_uart_0.v,VERILOG,,System_jtag_uart_0,false
System/simulation/submodules/System_onchip_memory2_1.hex,HEX,,System_onchip_memory2_1,false
System/simulation/submodules/System_onchip_memory2_1.v,VERILOG,,System_onchip_memory2_1,false
System/simulation/submodules/DMAFinal.v,VERILOG,,DMAFinal,false
System/simulation/submodules/control_slave.v,VERILOG,,DMAFinal,false
System/simulation/submodules/FIFO.v,VERILOG,,DMAFinal,false
System/simulation/submodules/read_master.v,VERILOG,,DMAFinal,false
System/simulation/submodules/write_master.v,VERILOG,,DMAFinal,false
System/simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
System/simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
System/simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
System/simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
System/simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
System/simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
System/simulation/submodules/System_addr_router.sv,SYSTEM_VERILOG,,System_addr_router,false
System/simulation/submodules/System_addr_router_001.sv,SYSTEM_VERILOG,,System_addr_router_001,false
System/simulation/submodules/System_addr_router_002.sv,SYSTEM_VERILOG,,System_addr_router_002,false
System/simulation/submodules/System_addr_router_003.sv,SYSTEM_VERILOG,,System_addr_router_003,false
System/simulation/submodules/System_id_router.sv,SYSTEM_VERILOG,,System_id_router,false
System/simulation/submodules/System_id_router_001.sv,SYSTEM_VERILOG,,System_id_router_001,false
System/simulation/submodules/System_id_router_002.sv,SYSTEM_VERILOG,,System_id_router_002,false
System/simulation/submodules/System_id_router_004.sv,SYSTEM_VERILOG,,System_id_router_004,false
System/simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
System/simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
System/simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
System/simulation/submodules/System_cmd_xbar_demux.sv,SYSTEM_VERILOG,,System_cmd_xbar_demux,false
System/simulation/submodules/System_cmd_xbar_demux_001.sv,SYSTEM_VERILOG,,System_cmd_xbar_demux_001,false
System/simulation/submodules/System_cmd_xbar_demux_002.sv,SYSTEM_VERILOG,,System_cmd_xbar_demux_002,false
System/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,System_cmd_xbar_mux,false
System/simulation/submodules/System_cmd_xbar_mux.sv,SYSTEM_VERILOG,,System_cmd_xbar_mux,false
System/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,System_cmd_xbar_mux_001,false
System/simulation/submodules/System_cmd_xbar_mux_001.sv,SYSTEM_VERILOG,,System_cmd_xbar_mux_001,false
System/simulation/submodules/System_rsp_xbar_demux.sv,SYSTEM_VERILOG,,System_rsp_xbar_demux,false
System/simulation/submodules/System_rsp_xbar_demux_001.sv,SYSTEM_VERILOG,,System_rsp_xbar_demux_001,false
System/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,System_rsp_xbar_mux,false
System/simulation/submodules/System_rsp_xbar_mux.sv,SYSTEM_VERILOG,,System_rsp_xbar_mux,false
System/simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,System_rsp_xbar_mux_001,false
System/simulation/submodules/System_rsp_xbar_mux_001.sv,SYSTEM_VERILOG,,System_rsp_xbar_mux_001,false
System/simulation/submodules/System_irq_mapper.sv,SYSTEM_VERILOG,,System_irq_mapper,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
System.onchip_memory2_0,System_onchip_memory2_0
System.nios2_qsys_0,System_nios2_qsys_0
System.jtag_uart_0,System_jtag_uart_0
System.onchip_memory2_1,System_onchip_memory2_1
System.DMA_0,DMAFinal
System.nios2_qsys_0_instruction_master_translator,altera_merlin_master_translator
System.nios2_qsys_0_data_master_translator,altera_merlin_master_translator
System.DMA_0_WRITE_translator,altera_merlin_master_translator
System.DMA_0_READ_translator,altera_merlin_master_translator
System.nios2_qsys_0_jtag_debug_module_translator,altera_merlin_slave_translator
System.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
System.onchip_memory2_1_s1_translator,altera_merlin_slave_translator
System.DMA_0_CONTROL_translator,altera_merlin_slave_translator
System.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
System.nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
System.nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
System.DMA_0_WRITE_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
System.DMA_0_READ_translator_avalon_universal_master_0_agent,altera_merlin_master_agent
System.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
System.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
System.onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
System.DMA_0_CONTROL_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
System.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent,altera_merlin_slave_agent
System.nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
System.onchip_memory2_0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
System.onchip_memory2_1_s1_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
System.DMA_0_CONTROL_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
System.jtag_uart_0_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo,altera_avalon_sc_fifo
System.addr_router,System_addr_router
System.addr_router_001,System_addr_router_001
System.addr_router_002,System_addr_router_002
System.addr_router_003,System_addr_router_003
System.id_router,System_id_router
System.id_router_003,System_id_router
System.id_router_001,System_id_router_001
System.id_router_002,System_id_router_002
System.id_router_004,System_id_router_004
System.rst_controller,altera_reset_controller
System.cmd_xbar_demux,System_cmd_xbar_demux
System.cmd_xbar_demux_001,System_cmd_xbar_demux_001
System.cmd_xbar_demux_002,System_cmd_xbar_demux_002
System.cmd_xbar_demux_003,System_cmd_xbar_demux_002
System.rsp_xbar_demux_004,System_cmd_xbar_demux_002
System.cmd_xbar_mux,System_cmd_xbar_mux
System.cmd_xbar_mux_003,System_cmd_xbar_mux
System.cmd_xbar_mux_001,System_cmd_xbar_mux_001
System.cmd_xbar_mux_002,System_cmd_xbar_mux_001
System.rsp_xbar_demux,System_rsp_xbar_demux
System.rsp_xbar_demux_003,System_rsp_xbar_demux
System.rsp_xbar_demux_001,System_rsp_xbar_demux_001
System.rsp_xbar_demux_002,System_rsp_xbar_demux_001
System.rsp_xbar_mux,System_rsp_xbar_mux
System.rsp_xbar_mux_001,System_rsp_xbar_mux_001
System.irq_mapper,System_irq_mapper
