
        Lattice Mapping Report File for Design Module 'barrel_izq_der'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 4 -oc Industrial
     Barrel_Shifter_Izq_Der_impl1.ngd -o Barrel_Shifter_Izq_Der_impl1_map.ncd
     -pr Barrel_Shifter_Izq_Der_impl1.prf -mp Barrel_Shifter_Izq_Der_impl1.mrp
     -lpf D:/Semestre 2-2020/DSD/Practicas/Barrel Shifter Izq
     Der/impl1/Barrel_Shifter_Izq_Der_impl1_synplify.lpf -lpf D:/Semestre
     2-2020/DSD/Practicas/Barrel Shifter Izq Der/Barrel_Shifter_Izq_Der.lpf -c 0
     -gui -msgset D:/Semestre 2-2020/DSD/Practicas/Barrel Shifter Izq
     Der/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.11.3.469
Mapped on:  10/10/20  23:43:10

Design Summary
--------------

   Number of registers:      0 out of  7209 (0%)
      PFU registers:            0 out of  6864 (0%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:        22 out of  3432 (1%)
      SLICEs as Logic/ROM:     22 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:          0 out of  3432 (0%)
   Number of LUT4s:         43 out of  6864 (1%)
      Number used as logic LUTs:         43
      Number used as distributed RAM:     0
      Number used as ripple logic:        0
      Number used as shift registers:     0
   Number of PIO sites used: 20 + 4(JTAG) out of 115 (21%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:        0 out of 1 (0%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  0

                                    Page 1




Design:  barrel_izq_der                                Date:  10/10/20  23:43:10

Design Summary (cont)
---------------------
   Number of Clock Enables:  0
   Number of LSRs:  0
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net shift_c[0]: 26 loads
     Net shift_c[1]: 21 loads
     Net shift_c[2]: 16 loads
     Net Izq_Der_c: 8 loads
     Net I_c[4]: 8 loads
     Net I_c[3]: 7 loads
     Net I_c[5]: 6 loads
     Net I_c[7]: 6 loads
     Net I_c[0]: 5 loads
     Net I_c[6]: 5 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| O[0]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[0]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[7]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[6]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[5]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[4]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[3]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[2]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| O[1]                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| Izq_Der             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| shift[2]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  barrel_izq_der                                Date:  10/10/20  23:43:10

IO (PIO) Attributes (cont)
--------------------------
| shift[1]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| shift[0]            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[7]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[6]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[5]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[4]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[3]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[2]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| I[1]                | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Block VCC undriven or does not drive anything - clipped.
Block GSR_INST undriven or does not drive anything - clipped.
Block GND undriven or does not drive anything - clipped.
Signal VCC undriven or does not drive anything - clipped.

     

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 3 secs  
   Peak Memory Usage: 57 MB
        





















                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
