multiline_comment|/*&n; * Code common to all APECS chips.&n; *&n; * Rewritten for Apecs from the lca.c from:&n; *&n; * Written by David Mosberger (davidm@cs.arizona.edu) with some code&n; * taken from Dave Rusling&squot;s (david.rusling@reo.mts.dec.com) 32-bit&n; * bios code.&n; */
macro_line|#include &lt;linux/kernel.h&gt;
macro_line|#include &lt;linux/config.h&gt;
macro_line|#include &lt;linux/types.h&gt;
macro_line|#include &lt;linux/bios32.h&gt;
macro_line|#include &lt;linux/pci.h&gt;
macro_line|#include &lt;asm/system.h&gt;
macro_line|#include &lt;asm/io.h&gt;
macro_line|#include &lt;asm/hwrpb.h&gt;
macro_line|#include &lt;asm/ptrace.h&gt;
r_extern
r_struct
id|hwrpb_struct
op_star
id|hwrpb
suffix:semicolon
r_extern
id|asmlinkage
r_void
id|wrmces
c_func
(paren
r_int
r_int
id|mces
)paren
suffix:semicolon
r_extern
r_int
id|alpha_sys_type
suffix:semicolon
multiline_comment|/*&n; * BIOS32-style PCI interface:&n; */
macro_line|#ifdef CONFIG_ALPHA_APECS
macro_line|#ifdef DEBUG
DECL|macro|DBG
macro_line|# define DBG(args)&t;printk args
macro_line|#else
DECL|macro|DBG
macro_line|# define DBG(args)
macro_line|#endif
DECL|macro|vulp
mdefine_line|#define vulp&t;volatile unsigned long *
DECL|macro|vuip
mdefine_line|#define vuip&t;volatile unsigned int  *
DECL|variable|apecs_mcheck_expected
r_static
r_volatile
r_int
r_int
id|apecs_mcheck_expected
op_assign
l_int|0
suffix:semicolon
DECL|variable|apecs_mcheck_taken
r_static
r_volatile
r_int
r_int
id|apecs_mcheck_taken
op_assign
l_int|0
suffix:semicolon
DECL|variable|apecs_jd
DECL|variable|apecs_jd1
DECL|variable|apecs_jd2
r_static
r_int
r_int
id|apecs_jd
comma
id|apecs_jd1
comma
id|apecs_jd2
suffix:semicolon
multiline_comment|/*&n; * Given a bus, device, and function number, compute resulting&n; * configuration space address and setup the APECS_HAXR2 register&n; * accordingly.  It is therefore not safe to have concurrent&n; * invocations to configuration space access routines, but there&n; * really shouldn&squot;t be any need for this.&n; *&n; * Type 0:&n; *&n; *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 &n; *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; * | | | | | | | | | | | | | | | | | | | | | | | |F|F|F|R|R|R|R|R|R|0|0|&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; *&n; *&t;31:11&t;Device select bit.&n; * &t;10:8&t;Function number&n; * &t; 7:2&t;Register number&n; *&n; * Type 1:&n; *&n; *  3 3|3 3 2 2|2 2 2 2|2 2 2 2|1 1 1 1|1 1 1 1|1 1 &n; *  3 2|1 0 9 8|7 6 5 4|3 2 1 0|9 8 7 6|5 4 3 2|1 0 9 8|7 6 5 4|3 2 1 0&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; * | | | | | | | | | | |B|B|B|B|B|B|B|B|D|D|D|D|D|F|F|F|R|R|R|R|R|R|0|1|&n; * +-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+-+&n; *&n; *&t;31:24&t;reserved&n; *&t;23:16&t;bus number (8 bits = 128 possible buses)&n; *&t;15:11&t;Device number (5 bits)&n; *&t;10:8&t;function number&n; *&t; 7:2&t;register number&n; *  &n; * Notes:&n; *&t;The function number selects which function of a multi-function device &n; *&t;(e.g., scsi and ethernet).&n; * &n; *&t;The register selects a DWORD (32 bit) register offset.  Hence it&n; *&t;doesn&squot;t get shifted by 2 bits as we want to &quot;drop&quot; the bottom two&n; *&t;bits.&n; */
DECL|function|mk_conf_addr
r_static
r_int
id|mk_conf_addr
c_func
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_int
op_star
id|pci_addr
comma
r_int
r_char
op_star
id|type1
)paren
(brace
r_int
r_int
id|addr
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;mk_conf_addr(bus=%d ,device_fn=0x%x, where=0x%x, pci_addr=0x%p, type1=0x%p)&bslash;n&quot;
comma
id|bus
comma
id|device_fn
comma
id|where
comma
id|pci_addr
comma
id|type1
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|bus
op_eq
l_int|0
)paren
(brace
r_int
id|device
op_assign
id|device_fn
op_rshift
l_int|3
suffix:semicolon
multiline_comment|/* type 0 configuration cycle: */
r_if
c_cond
(paren
id|device
OG
l_int|20
)paren
(brace
id|DBG
c_func
(paren
(paren
l_string|&quot;mk_conf_addr: device (%d) &gt; 20, returning -1&bslash;n&quot;
comma
id|device
)paren
)paren
suffix:semicolon
r_return
op_minus
l_int|1
suffix:semicolon
)brace
op_star
id|type1
op_assign
l_int|0
suffix:semicolon
id|addr
op_assign
(paren
id|device_fn
op_lshift
l_int|8
)paren
op_or
(paren
id|where
)paren
suffix:semicolon
)brace
r_else
(brace
multiline_comment|/* type 1 configuration cycle: */
op_star
id|type1
op_assign
l_int|1
suffix:semicolon
id|addr
op_assign
(paren
id|bus
op_lshift
l_int|16
)paren
op_or
(paren
id|device_fn
op_lshift
l_int|8
)paren
op_or
(paren
id|where
)paren
suffix:semicolon
)brace
op_star
id|pci_addr
op_assign
id|addr
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;mk_conf_addr: returning pci_addr 0x%lx&bslash;n&quot;
comma
id|addr
)paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|conf_read
r_static
r_int
r_int
id|conf_read
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_char
id|type1
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|stat0
comma
id|value
suffix:semicolon
r_int
r_int
id|haxr2
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* to keep gcc quiet */
macro_line|#ifdef CONFIG_ALPHA_SRM
multiline_comment|/* some SRMs step on these registers during a machine check: */
r_register
r_int
id|s0
id|asm
(paren
l_string|&quot;9&quot;
)paren
suffix:semicolon
r_register
r_int
id|s1
id|asm
(paren
l_string|&quot;10&quot;
)paren
suffix:semicolon
r_register
r_int
id|s2
id|asm
(paren
l_string|&quot;11&quot;
)paren
suffix:semicolon
r_register
r_int
id|s3
id|asm
(paren
l_string|&quot;12&quot;
)paren
suffix:semicolon
r_register
r_int
id|s4
id|asm
(paren
l_string|&quot;13&quot;
)paren
suffix:semicolon
r_register
r_int
id|s5
id|asm
(paren
l_string|&quot;14&quot;
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
suffix:colon
l_string|&quot;r=&quot;
(paren
id|s0
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
suffix:colon
l_string|&quot;r=&quot;
(paren
id|s1
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
suffix:colon
l_string|&quot;r=&quot;
(paren
id|s2
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
suffix:colon
l_string|&quot;r=&quot;
(paren
id|s3
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
suffix:colon
l_string|&quot;r=&quot;
(paren
id|s4
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
suffix:colon
l_string|&quot;r=&quot;
(paren
id|s5
)paren
)paren
suffix:semicolon
macro_line|#endif
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* avoid getting hit by machine check */
id|cli
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read(addr=0x%lx, type1=%d)&bslash;n&quot;
comma
id|addr
comma
id|type1
)paren
)paren
suffix:semicolon
multiline_comment|/* reset status register to avoid losing errors: */
id|stat0
op_assign
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
suffix:semicolon
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
op_assign
id|stat0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read: APECS DCSR was 0x%x&bslash;n&quot;
comma
id|stat0
)paren
)paren
suffix:semicolon
multiline_comment|/* if Type1 access, must set HAE #2 */
r_if
c_cond
(paren
id|type1
)paren
(brace
id|haxr2
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
op_assign
id|haxr2
op_or
l_int|1
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read: TYPE1 access&bslash;n&quot;
)paren
)paren
suffix:semicolon
)brace
id|draina
c_func
(paren
)paren
suffix:semicolon
id|apecs_mcheck_expected
op_assign
l_int|1
suffix:semicolon
id|apecs_mcheck_taken
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* access configuration space: */
id|value
op_assign
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|addr
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|apecs_mcheck_taken
)paren
(brace
id|apecs_mcheck_taken
op_assign
l_int|0
suffix:semicolon
id|value
op_assign
l_int|0xffffffffU
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|apecs_mcheck_expected
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * david.rusling@reo.mts.dec.com.  This code is needed for the&n;&t; * EB64+ as it does not generate a machine check (why I don&squot;t&n;&t; * know).  When we build kernels for one particular platform&n;&t; * then we can make this conditional on the type.&n;&t; */
macro_line|#if 1
id|draina
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* now look for any errors */
id|stat0
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;conf_read: APECS DCSR after read 0x%x&bslash;n&quot;
comma
id|stat0
)paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|stat0
op_amp
l_int|0xffe0U
)paren
(brace
multiline_comment|/* is any error bit set? */
multiline_comment|/* if not NDEV, print status */
r_if
c_cond
(paren
op_logical_neg
(paren
id|stat0
op_amp
l_int|0x0800
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;apecs.c:conf_read: got stat0=%x&bslash;n&quot;
comma
id|stat0
)paren
suffix:semicolon
)brace
multiline_comment|/* reset error status: */
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
op_assign
id|stat0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|wrmces
c_func
(paren
l_int|0x7
)paren
suffix:semicolon
multiline_comment|/* reset machine check */
id|value
op_assign
l_int|0xffffffff
suffix:semicolon
)brace
macro_line|#endif
multiline_comment|/* if Type1 access, must reset HAE #2 so normal IO space ops work */
r_if
c_cond
(paren
id|type1
)paren
(brace
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
op_assign
id|haxr2
op_amp
op_complement
l_int|1
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
macro_line|#ifdef CONFIG_ALPHA_SRM
multiline_comment|/* some SRMs step on these registers during a machine check: */
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|s0
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|s1
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|s2
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|s3
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|s4
)paren
)paren
suffix:semicolon
id|asm
r_volatile
(paren
l_string|&quot;# %0&quot;
op_scope_resolution
l_string|&quot;r&quot;
(paren
id|s5
)paren
)paren
suffix:semicolon
macro_line|#endif
r_return
id|value
suffix:semicolon
)brace
DECL|function|conf_write
r_static
r_void
id|conf_write
c_func
(paren
r_int
r_int
id|addr
comma
r_int
r_int
id|value
comma
r_int
r_char
id|type1
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
r_int
r_int
id|stat0
suffix:semicolon
r_int
r_int
id|haxr2
op_assign
l_int|0
suffix:semicolon
multiline_comment|/* to keep gcc quiet */
id|save_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
multiline_comment|/* avoid getting hit by machine check */
id|cli
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* reset status register to avoid losing errors: */
id|stat0
op_assign
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
suffix:semicolon
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
op_assign
id|stat0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* if Type1 access, must set HAE #2 */
r_if
c_cond
(paren
id|type1
)paren
(brace
id|haxr2
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
op_assign
id|haxr2
op_or
l_int|1
suffix:semicolon
)brace
id|draina
c_func
(paren
)paren
suffix:semicolon
id|apecs_mcheck_expected
op_assign
l_int|1
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* access configuration space: */
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|addr
)paren
op_assign
id|value
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|apecs_mcheck_expected
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/*&n;&t; * david.rusling@reo.mts.dec.com.  This code is needed for the&n;&t; * EB64+ as it does not generate a machine check (why I don&squot;t&n;&t; * know).  When we build kernels for one particular platform&n;&t; * then we can make this conditional on the type.&n;&t; */
macro_line|#if 1
id|draina
c_func
(paren
)paren
suffix:semicolon
multiline_comment|/* now look for any errors */
id|stat0
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|stat0
op_amp
l_int|0xffe0U
)paren
(brace
multiline_comment|/* is any error bit set? */
multiline_comment|/* if not NDEV, print status */
r_if
c_cond
(paren
op_logical_neg
(paren
id|stat0
op_amp
l_int|0x0800
)paren
)paren
(brace
id|printk
c_func
(paren
l_string|&quot;apecs.c:conf_write: got stat0=%x&bslash;n&quot;
comma
id|stat0
)paren
suffix:semicolon
)brace
multiline_comment|/* reset error status: */
op_star
(paren
(paren
r_volatile
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
op_assign
id|stat0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|wrmces
c_func
(paren
l_int|0x7
)paren
suffix:semicolon
multiline_comment|/* reset machine check */
)brace
macro_line|#endif
multiline_comment|/* if Type1 access, must reset HAE #2 so normal IO space ops work */
r_if
c_cond
(paren
id|type1
)paren
(brace
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
op_assign
id|haxr2
op_amp
op_complement
l_int|1
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
id|restore_flags
c_func
(paren
id|flags
)paren
suffix:semicolon
)brace
DECL|function|pcibios_read_config_byte
r_int
id|pcibios_read_config_byte
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_char
op_star
id|value
)paren
(brace
r_int
r_int
id|addr
op_assign
id|APECS_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
op_star
id|value
op_assign
l_int|0xff
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
OL
l_int|0
)paren
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x00
suffix:semicolon
op_star
id|value
op_assign
id|conf_read
c_func
(paren
id|addr
comma
id|type1
)paren
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|pcibios_read_config_word
r_int
id|pcibios_read_config_word
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_int
op_star
id|value
)paren
(brace
r_int
r_int
id|addr
op_assign
id|APECS_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
op_star
id|value
op_assign
l_int|0xffff
suffix:semicolon
r_if
c_cond
(paren
id|where
op_amp
l_int|0x1
)paren
(brace
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x08
suffix:semicolon
op_star
id|value
op_assign
id|conf_read
c_func
(paren
id|addr
comma
id|type1
)paren
op_rshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|pcibios_read_config_dword
r_int
id|pcibios_read_config_dword
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_int
op_star
id|value
)paren
(brace
r_int
r_int
id|addr
op_assign
id|APECS_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
op_star
id|value
op_assign
l_int|0xffffffff
suffix:semicolon
r_if
c_cond
(paren
id|where
op_amp
l_int|0x3
)paren
(brace
r_return
id|PCIBIOS_BAD_REGISTER_NUMBER
suffix:semicolon
)brace
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
)paren
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x18
suffix:semicolon
op_star
id|value
op_assign
id|conf_read
c_func
(paren
id|addr
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|pcibios_write_config_byte
r_int
id|pcibios_write_config_byte
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_char
id|value
)paren
(brace
r_int
r_int
id|addr
op_assign
id|APECS_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
OL
l_int|0
)paren
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x00
suffix:semicolon
id|conf_write
c_func
(paren
id|addr
comma
id|value
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|pcibios_write_config_word
r_int
id|pcibios_write_config_word
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_int
id|value
)paren
(brace
r_int
r_int
id|addr
op_assign
id|APECS_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
OL
l_int|0
)paren
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x08
suffix:semicolon
id|conf_write
c_func
(paren
id|addr
comma
id|value
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|pcibios_write_config_dword
r_int
id|pcibios_write_config_dword
(paren
r_int
r_char
id|bus
comma
r_int
r_char
id|device_fn
comma
r_int
r_char
id|where
comma
r_int
r_int
id|value
)paren
(brace
r_int
r_int
id|addr
op_assign
id|APECS_CONF
suffix:semicolon
r_int
r_int
id|pci_addr
suffix:semicolon
r_int
r_char
id|type1
suffix:semicolon
r_if
c_cond
(paren
id|mk_conf_addr
c_func
(paren
id|bus
comma
id|device_fn
comma
id|where
comma
op_amp
id|pci_addr
comma
op_amp
id|type1
)paren
OL
l_int|0
)paren
(brace
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
id|addr
op_or_assign
(paren
id|pci_addr
op_lshift
l_int|5
)paren
op_plus
l_int|0x18
suffix:semicolon
id|conf_write
c_func
(paren
id|addr
comma
id|value
op_lshift
(paren
(paren
id|where
op_amp
l_int|3
)paren
op_star
l_int|8
)paren
comma
id|type1
)paren
suffix:semicolon
r_return
id|PCIBIOS_SUCCESSFUL
suffix:semicolon
)brace
DECL|function|apecs_init
r_int
r_int
id|apecs_init
c_func
(paren
r_int
r_int
id|mem_start
comma
r_int
r_int
id|mem_end
)paren
(brace
macro_line|#ifdef CONFIG_ALPHA_XL
multiline_comment|/*&n;&t; * Set up the PCI-&gt;physical memory translation windows.&n;&t; * For the XL we *must* use both windows, in order to&n;&t; * maximize the amount of physical memory that can be used&n;&t; * to DMA from the ISA bus, and still allow PCI bus devices&n;&t; * access to all of host memory.&n;&t; *&n;&t; * see &lt;asm/apecs.h&gt; for window bases and sizes.&n;&t; *&n;&t; * this restriction due to the true XL motherboards&squot; 82379AB SIO&n;&t; * PCI&lt;-&gt;ISA bridge chip which passes only 27 bits of address...&n;&t; */
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PB1R
op_assign
l_int|1U
op_lshift
l_int|19
op_or
(paren
id|APECS_XL_DMA_WIN1_BASE
op_amp
l_int|0xfff00000U
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PM1R
op_assign
(paren
id|APECS_XL_DMA_WIN1_SIZE
op_minus
l_int|1
)paren
op_amp
l_int|0xfff00000U
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_TB1R
op_assign
l_int|0
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PB2R
op_assign
l_int|1U
op_lshift
l_int|19
op_or
(paren
id|APECS_XL_DMA_WIN2_BASE
op_amp
l_int|0xfff00000U
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PM2R
op_assign
(paren
id|APECS_XL_DMA_WIN2_SIZE
op_minus
l_int|1
)paren
op_amp
l_int|0xfff00000U
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_TB2R
op_assign
l_int|0
suffix:semicolon
macro_line|#else  /* CONFIG_ALPHA_XL */
multiline_comment|/*&n;&t; * Set up the PCI-&gt;physical memory translation windows.&n;&t; * For now, window 2 is disabled.  In the future, we may&n;&t; * want to use it to do scatter/gather DMA.  Window 1&n;&t; * goes at 1 GB and is 1 GB large.&n;&t; */
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PB2R
op_assign
l_int|0U
suffix:semicolon
multiline_comment|/* disable window 2 */
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PB1R
op_assign
l_int|1U
op_lshift
l_int|19
op_or
(paren
id|APECS_DMA_WIN_BASE
op_amp
l_int|0xfff00000U
)paren
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_PM1R
op_assign
(paren
id|APECS_DMA_WIN_SIZE
op_minus
l_int|1
)paren
op_amp
l_int|0xfff00000U
suffix:semicolon
op_star
(paren
id|vuip
)paren
id|APECS_IOC_TB1R
op_assign
l_int|0
suffix:semicolon
macro_line|#endif /* CONFIG_ALPHA_XL */
macro_line|#ifdef CONFIG_ALPHA_CABRIOLET
multiline_comment|/*&n;&t; * JAE: HACK!!! for now, hardwire if configured...&n;&t; * davidm: Older miniloader versions don&squot;t set the clockfrequency&n;&t; * right, so hardcode it for now.&n;&t; */
r_if
c_cond
(paren
id|hwrpb-&gt;sys_type
op_eq
id|ST_DEC_EB64P
)paren
(brace
id|hwrpb-&gt;sys_type
op_assign
id|ST_DEC_EBPC64
suffix:semicolon
)brace
r_if
c_cond
(paren
id|hwrpb-&gt;cycle_freq
op_eq
l_int|0
)paren
(brace
id|hwrpb-&gt;cycle_freq
op_assign
l_int|275000000
suffix:semicolon
)brace
multiline_comment|/* update checksum: */
(brace
r_int
r_int
op_star
id|l
comma
id|sum
suffix:semicolon
id|sum
op_assign
l_int|0
suffix:semicolon
r_for
c_loop
(paren
id|l
op_assign
(paren
r_int
r_int
op_star
)paren
id|hwrpb
suffix:semicolon
id|l
OL
(paren
r_int
r_int
op_star
)paren
op_amp
id|hwrpb-&gt;chksum
suffix:semicolon
op_increment
id|l
)paren
id|sum
op_add_assign
op_star
id|l
suffix:semicolon
id|hwrpb-&gt;chksum
op_assign
id|sum
suffix:semicolon
)brace
macro_line|#endif /* CONFIG_ALPHA_CABRIOLET */
multiline_comment|/*&n;        * Finally, clear the HAXR2 register, which gets used&n;        *  for PCI Config Space accesses. That is the way&n;        *  we want to use it, and we do not want to depend on&n;        *  what ARC or SRM might have left behind...&n;        */
(brace
macro_line|#if 0
r_int
r_int
id|haxr2
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
r_if
c_cond
(paren
id|haxr2
)paren
id|printk
c_func
(paren
l_string|&quot;apecs_init: HAXR2 was 0x%x&bslash;n&quot;
comma
id|haxr2
)paren
suffix:semicolon
macro_line|#endif
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_HAXR2
)paren
op_assign
l_int|0
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
r_return
id|mem_start
suffix:semicolon
)brace
DECL|function|apecs_pci_clr_err
r_int
id|apecs_pci_clr_err
c_func
(paren
r_void
)paren
(brace
id|apecs_jd
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
suffix:semicolon
r_if
c_cond
(paren
id|apecs_jd
op_amp
l_int|0xffe0L
)paren
(brace
id|apecs_jd1
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_SEAR
)paren
suffix:semicolon
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
op_assign
id|apecs_jd
op_or
l_int|0xffe1L
suffix:semicolon
id|apecs_jd
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_DCSR
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
)brace
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_TBIA
)paren
op_assign
id|APECS_IOC_TBIA
suffix:semicolon
id|apecs_jd2
op_assign
op_star
(paren
(paren
r_int
r_int
op_star
)paren
id|APECS_IOC_TBIA
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
r_return
l_int|0
suffix:semicolon
)brace
DECL|function|apecs_machine_check
r_void
id|apecs_machine_check
c_func
(paren
r_int
r_int
id|vector
comma
r_int
r_int
id|la_ptr
comma
r_struct
id|pt_regs
op_star
id|regs
)paren
(brace
r_struct
id|el_common
op_star
id|mchk_header
suffix:semicolon
r_struct
id|el_procdata
op_star
id|mchk_procdata
suffix:semicolon
r_struct
id|el_apecs_sysdata_mcheck
op_star
id|mchk_sysdata
suffix:semicolon
r_int
r_int
op_star
id|ptr
suffix:semicolon
r_int
id|i
suffix:semicolon
id|mchk_header
op_assign
(paren
r_struct
id|el_common
op_star
)paren
id|la_ptr
suffix:semicolon
id|mchk_procdata
op_assign
(paren
r_struct
id|el_procdata
op_star
)paren
(paren
id|la_ptr
op_plus
id|mchk_header-&gt;proc_offset
op_minus
r_sizeof
(paren
id|mchk_procdata-&gt;paltemp
)paren
)paren
suffix:semicolon
id|mchk_sysdata
op_assign
(paren
r_struct
id|el_apecs_sysdata_mcheck
op_star
)paren
(paren
id|la_ptr
op_plus
id|mchk_header-&gt;sys_offset
)paren
suffix:semicolon
macro_line|#ifdef DEBUG
id|printk
c_func
(paren
l_string|&quot;apecs_machine_check: vector=0x%lx la_ptr=0x%lx&bslash;n&quot;
comma
id|vector
comma
id|la_ptr
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;        pc=0x%lx size=0x%x procoffset=0x%x sysoffset 0x%x&bslash;n&quot;
comma
id|regs-&gt;pc
comma
id|mchk_header-&gt;size
comma
id|mchk_header-&gt;proc_offset
comma
id|mchk_header-&gt;sys_offset
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;apecs_machine_check: expected %d DCSR 0x%lx PEAR 0x%lx&bslash;n&quot;
comma
id|apecs_mcheck_expected
comma
id|mchk_sysdata-&gt;epic_dcsr
comma
id|mchk_sysdata-&gt;epic_pear
)paren
suffix:semicolon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
id|la_ptr
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mchk_header-&gt;size
op_div
r_sizeof
(paren
r_int
)paren
suffix:semicolon
id|i
op_add_assign
l_int|2
)paren
(brace
id|printk
c_func
(paren
l_string|&quot; +%lx %lx %lx&bslash;n&quot;
comma
id|i
op_star
r_sizeof
(paren
r_int
)paren
comma
id|ptr
(braket
id|i
)braket
comma
id|ptr
(braket
id|i
op_plus
l_int|1
)braket
)paren
suffix:semicolon
)brace
macro_line|#endif /* DEBUG */
multiline_comment|/*&n;&t; * Check if machine check is due to a badaddr() and if so,&n;&t; * ignore the machine check.&n;&t; */
macro_line|#ifdef CONFIG_ALPHA_MIKASA
DECL|macro|MCHK_NO_DEVSEL
mdefine_line|#define MCHK_NO_DEVSEL 0x205L
DECL|macro|MCHK_NO_TABT
mdefine_line|#define MCHK_NO_TABT 0x204L
r_if
c_cond
(paren
id|apecs_mcheck_expected
op_logical_and
(paren
(paren
(paren
r_int
r_int
)paren
id|mchk_header-&gt;code
op_eq
id|MCHK_NO_DEVSEL
)paren
op_logical_or
(paren
(paren
r_int
r_int
)paren
id|mchk_header-&gt;code
op_eq
id|MCHK_NO_TABT
)paren
)paren
)paren
(brace
macro_line|#else
r_if
c_cond
(paren
id|apecs_mcheck_expected
op_logical_and
(paren
id|mchk_sysdata-&gt;epic_dcsr
op_logical_and
l_int|0x0c00UL
)paren
)paren
(brace
macro_line|#endif
id|apecs_mcheck_expected
op_assign
l_int|0
suffix:semicolon
id|apecs_mcheck_taken
op_assign
l_int|1
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|apecs_pci_clr_err
c_func
(paren
)paren
suffix:semicolon
id|wrmces
c_func
(paren
l_int|0x7
)paren
suffix:semicolon
id|mb
c_func
(paren
)paren
suffix:semicolon
id|draina
c_func
(paren
)paren
suffix:semicolon
id|DBG
c_func
(paren
(paren
l_string|&quot;apecs_machine_check: EXPECTED&bslash;n&quot;
)paren
)paren
suffix:semicolon
)brace
r_else
r_if
c_cond
(paren
id|vector
op_eq
l_int|0x620
op_logical_or
id|vector
op_eq
l_int|0x630
)paren
(brace
id|wrmces
c_func
(paren
l_int|0x1f
)paren
suffix:semicolon
multiline_comment|/* disable correctable from now on */
id|mb
c_func
(paren
)paren
suffix:semicolon
id|draina
c_func
(paren
)paren
suffix:semicolon
id|printk
c_func
(paren
l_string|&quot;apecs_machine_check: HW correctable (0x%lx)&bslash;n&quot;
comma
id|vector
)paren
suffix:semicolon
)brace
r_else
(brace
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;APECS machine check:&bslash;n&quot;
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;  vector=0x%lx la_ptr=0x%lx&bslash;n&quot;
comma
id|vector
comma
id|la_ptr
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;  pc=0x%lx size=0x%x procoffset=0x%x sysoffset 0x%x&bslash;n&quot;
comma
id|regs-&gt;pc
comma
id|mchk_header-&gt;size
comma
id|mchk_header-&gt;proc_offset
comma
id|mchk_header-&gt;sys_offset
)paren
suffix:semicolon
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot;  expected %d DCSR 0x%lx PEAR 0x%lx&bslash;n&quot;
comma
id|apecs_mcheck_expected
comma
id|mchk_sysdata-&gt;epic_dcsr
comma
id|mchk_sysdata-&gt;epic_pear
)paren
suffix:semicolon
id|ptr
op_assign
(paren
r_int
r_int
op_star
)paren
id|la_ptr
suffix:semicolon
r_for
c_loop
(paren
id|i
op_assign
l_int|0
suffix:semicolon
id|i
OL
id|mchk_header-&gt;size
op_div
r_sizeof
(paren
r_int
)paren
suffix:semicolon
id|i
op_add_assign
l_int|2
)paren
(brace
id|printk
c_func
(paren
id|KERN_CRIT
l_string|&quot; +%lx %lx %lx&bslash;n&quot;
comma
id|i
op_star
r_sizeof
(paren
r_int
)paren
comma
id|ptr
(braket
id|i
)braket
comma
id|ptr
(braket
id|i
op_plus
l_int|1
)braket
)paren
suffix:semicolon
)brace
macro_line|#if 0
multiline_comment|/* doesn&squot;t work with MILO */
id|show_regs
c_func
(paren
id|regs
)paren
suffix:semicolon
macro_line|#endif
)brace
)brace
macro_line|#endif /* CONFIG_ALPHA_APECS */
eof
