/*************************************************************************
 * Copyright (c) 2026 Advanced Micro Devices, Inc. All rights reserved.
 *
 * See LICENSE.txt for license information
 ************************************************************************/

// Host-only microtests for the REAL src/sym_kernels.cc; sym-kernels-index-test.cc covers the GENERATED half.

#include <gtest/gtest.h>

#include <cstdint>
#include <memory>
#include <ostream>
#include <string>
#include <vector>

#include "ScopedHook.h"
#include "fakes/devcomm_fakes.h"
#include "fakes/hip_fakes.h"
#include "fakes/nccl_fakes.h"
#include "fakes/param_redirect.h"
#include "sym_kernels.h"

// Neuter __global__: a real definition needs hipLaunchKernel/__hipRegisterFunction, unavailable under -no-hip-rt.
#undef __global__
#define __global__

#include "fakes/sym_kernels_test_stubs.h"

#include SYM_KERNELS_HOST_CC_PATH

#undef __global__

#include SYM_KERNELS_CC_PATH

namespace {

bool KernelBitSet(uint32_t mask, ncclSymkKernelId id) { return (mask >> static_cast<int>(id)) & 1u; }

class SymKernelMicrotest : public ::testing::Test {
 protected:
  void SetUp() override {
    comm_ = std::make_unique<ncclComm>();
    comm_->nRanks = 4;
    comm_->symkState.hasLsaMultimem = false;
    for (int i = 0; i < ncclSymkKernelCount; ++i) {
      ncclSymkKernelMaxDynamicSmem[i] = 0;
    }
  }
  void TearDown() override {
    ResetDevcommFakes();
    ResetNcclFakes();
  }

  std::unique_ptr<ncclComm> comm_;
};

// ---- ncclSymkMaxChunkElts: kernelMask_AR|kernelMask_RS bit test (isReduce) + eltSize/accMult arithmetic ----

struct MaxChunkEltsCase {
  std::string name;
  ncclSymkKernelId id;
  int red;
  ncclDataType_t ty;
  int poisonSmem;
  int expectedElts;
};

std::ostream& operator<<(std::ostream& os, const MaxChunkEltsCase& c) { return os << c.name; }

class SymKernelMaxChunkEltsTest : public SymKernelMicrotest,
                                  public ::testing::WithParamInterface<MaxChunkEltsCase> {};

TEST_P(SymKernelMaxChunkEltsTest, ComputesExpectedChunkElts) {
  const MaxChunkEltsCase& c = GetParam();
  int index = ncclSymkGetKernelIndex(c.id, c.red, c.ty);
  ASSERT_GE(index, 0);
  ncclSymkKernelMaxDynamicSmem[index] = c.poisonSmem;
  EXPECT_EQ(ncclSymkMaxChunkElts(comm_.get(), c.id, c.red, c.ty), c.expectedElts);
}

const std::vector<MaxChunkEltsCase>& MaxChunkEltsCases() {
  static const std::vector<MaxChunkEltsCase> kCases = {
      // AllGather is not in kernelMask_AR|kernelMask_RS: accMult stays 1 no matter how small eltSize is.
      {"AllGatherLL_f8e4m3_NonReduceAccMultOne", ncclSymkKernelId_AllGather_LL, ncclDevSum, ncclFloat8e4m3, 100, 100},
      {"AllGatherST_f32_NonReduceEltSizeFour", ncclSymkKernelId_AllGather_ST, ncclDevSum, ncclFloat32, 400, 100},
      // AllReduce is in kernelMask_AR; f32's eltSize==4 pins the "< 4", not "<= 4", accMult boundary.
      {"AllReduceAGxLLR_f32_EltSizeFourBoundaryAccMultOne", ncclSymkKernelId_AllReduce_AGxLL_R, ncclDevSum,
       ncclFloat32, 800, 200},
      {"AllReduceAGxLLR_f16_EltSizeTwoAccMultTwo", ncclSymkKernelId_AllReduce_AGxLL_R, ncclDevSum, ncclFloat16, 800,
       200},
      {"AllReduceRSxLDAGxST_f8e4m3_EltSizeOneAccMultTwo", ncclSymkKernelId_AllReduce_RSxLD_AGxST, ncclDevSum,
       ncclFloat8e4m3, 600, 300},
      // ReduceScatter is in kernelMask_RS, not kernelMask_AR; the bf16 case below pins the OR.
      {"ReduceScatterLL_f32_EltSizeFourBoundaryAccMultOne", ncclSymkKernelId_ReduceScatter_LL, ncclDevSum,
       ncclFloat32, 400, 100},
      {"ReduceScatterLD_bf16_EltSizeTwoAccMultTwo", ncclSymkKernelId_ReduceScatter_LD, ncclDevSumPostDiv,
       ncclBfloat16, 800, 200},
  };
  return kCases;
}

INSTANTIATE_TEST_SUITE_P(SymAllChunkEltsCases, SymKernelMaxChunkEltsTest, ::testing::ValuesIn(MaxChunkEltsCases()),
                         [](const ::testing::TestParamInfo<MaxChunkEltsCase>& info) { return info.param.name; });

TEST_F(SymKernelMicrotest, MaxChunkElts_UnhandledCombination_ReturnsZeroRegardlessOfSmem) {
  ncclSymkKernelMaxDynamicSmem[0] = 12345;  // must be irrelevant: kernelIndex<0 short-circuits before it is read
  EXPECT_EQ(ncclSymkMaxChunkElts(comm_.get(), ncclSymkKernelId_AllReduce_AGxLL_R, ncclDevSumPostDiv, ncclFloat32), 0);
}

// ---- ncclSymkMask: kmask assembly (2GB/64GB thresholds, Tma gating, Gin gating; hasLsaMultimem false throughout) ----

// Factory lambdas (see ForceLegacyCudaRegister/ReuseSysmemHandlesOn): every other param keeps its default.
std::function<int64_t(const char*, int64_t)> SymTmaEnable(int64_t value) {
  return [value](const char* env, int64_t deftVal) -> int64_t {
    return std::string(env) == "SYM_TMA_ENABLE" ? value : deftVal;
  };
}

std::function<int64_t(const char*, int64_t)> SymGinKernelsEnable(int64_t value) {
  return [value](const char* env, int64_t deftVal) -> int64_t {
    return std::string(env) == "SYM_GIN_KERNELS_ENABLE" ? value : deftVal;
  };
}

class SymKernelMaskTest : public SymKernelMicrotest {
 protected:
  static constexpr ncclDataType_t kTy = ncclFloat32;

  // AllReduce's nBusBytes multiplier is 1, so nElts*4 (f32) controls the byte count exactly, cell-aligned.
  static size_t NEltsForBytes(size_t bytes) { return bytes / ncclTypeSize(kTy); }

  // ncclSymkTmaAvailable() keys on archName under __HIP_PLATFORM_AMD__ and minCompCap otherwise;
  // set both so a case reads the same either way.
  void MakeTmaCapableComm() {
    comm_->minCompCap = 100;
    comm_->archName = const_cast<char*>("gfx1250");
  }
  void MakeTmaIncapableComm() {
    comm_->minCompCap = 99;
    comm_->archName = const_cast<char*>("gfx950");
  }

  // ROCm also needs the SDK's TDM header, so only cases asserting a kernel SURVIVES need this.
  static bool TmaReachableOnThisBuild() {
#if defined(__HIP_PLATFORM_AMD__)
    return TDM_TOOLCHAIN_AVAILABLE;
#else
    return true;
#endif
  }
};

TEST_F(SymKernelMaskTest, JustBelow2GB_LLKernelSurvives) {
  size_t nElts = NEltsForBytes((size_t(2) << 30) - NCCL_SYM_KERNEL_CELL_SIZE);
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, nElts);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_AGxLL_R));
}

TEST_F(SymKernelMaskTest, At2GB_LLKernelCleared) {
  size_t nElts = NEltsForBytes(size_t(2) << 30);
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, nElts);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_AGxLL_R));
}

TEST_F(SymKernelMaskTest, JustBelow2GBUnaligned_AlignUpRoundsUpToLLKernelCleared) {
  // ncclTypeSize(f32) short of 2GB, not 1024-aligned like the case above; only clears if alignUp rounds up.
  size_t nElts = NEltsForBytes((size_t(2) << 30) - ncclTypeSize(kTy));
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, nElts);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_AGxLL_R));
}

TEST_F(SymKernelMaskTest, JustBelow64GB_NonLLKernelSurvives) {
  if (!TmaReachableOnThisBuild()) GTEST_SKIP() << "SDK ships no TDM descriptor header";
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(1));
  size_t nElts = NEltsForBytes(32 * (size_t(2) << 30) - NCCL_SYM_KERNEL_CELL_SIZE);
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, nElts, /*symAligned16B=*/true);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
}

TEST_F(SymKernelMaskTest, At64GB_EntireMaskZeroed) {
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(1));
  size_t nElts = NEltsForBytes(32 * (size_t(2) << 30));
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, nElts, /*symAligned16B=*/true);
  EXPECT_EQ(kmask, 0u);
}

TEST_F(SymKernelMaskTest, TmaAvailable_ArchCapableAndAligned_TmaKernelSurvives) {
  if (!TmaReachableOnThisBuild()) GTEST_SKIP() << "SDK ships no TDM descriptor header";
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(1));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
}

TEST_F(SymKernelMaskTest, ArchNotTmaCapable_TmaKernelCleared) {
  MakeTmaIncapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(1));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
}

TEST_F(SymKernelMaskTest, TmaParamDisabled_TmaKernelCleared) {
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(0));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
}

TEST_F(SymKernelMaskTest, NotSymAligned16B_TmaKernelCleared) {
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(1));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/false);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
}

// ---- NCCL_SYM_TMA_ENABLE=2: force by leaving nothing else in the mask ----

// What force has to remove: the non-Tma AllReduce kernels that survive this fixture
// (hasLsaMultimem=false already clears the MC pair).
constexpr ncclSymkKernelId kNonTmaAllReduceKernels[] = {
    ncclSymkKernelId_AllReduce_AGxLL_R,
    ncclSymkKernelId_AllReduce_RSxLD_AGxST,
};

TEST_F(SymKernelMaskTest, TmaForced_NonTmaKernelsCleared) {
  if (!TmaReachableOnThisBuild()) GTEST_SKIP() << "SDK ships no TDM descriptor header";
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(2));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
  for (ncclSymkKernelId id : kNonTmaAllReduceKernels) {
    EXPECT_FALSE(KernelBitSet(kmask, id)) << "force left a non-Tma candidate for the tuner to pick: " << (int)id;
  }
}

// Kills a mutant that made 1 behave like 2, or dropped the >= 2 test.
TEST_F(SymKernelMaskTest, TmaEnabledNotForced_NonTmaKernelsStillOffered) {
  if (!TmaReachableOnThisBuild()) GTEST_SKIP() << "SDK ships no TDM descriptor header";
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(1));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
  for (ncclSymkKernelId id : kNonTmaAllReduceKernels) {
    EXPECT_TRUE(KernelBitSet(kmask, id)) << "enable=1 must leave the tuner a choice: " << (int)id;
  }
}

// Force must not empty the mask when the arch already cleared the Tma bit.
TEST_F(SymKernelMaskTest, TmaForced_ArchNotCapable_NonTmaKernelsSurvive) {
  MakeTmaIncapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(2));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
  for (ncclSymkKernelId id : kNonTmaAllReduceKernels) {
    EXPECT_TRUE(KernelBitSet(kmask, id)) << "force with no Tma kernel available must not clear: " << (int)id;
  }
}

// Same guard via the alignment gate: kmask non-empty but no Tma bit, which a bare
// `kmask &= kernelMask_Tma` would zero.
TEST_F(SymKernelMaskTest, TmaForced_NotSymAligned16B_NonTmaKernelsSurvive) {
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(2));
  uint32_t kmask =
      ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/false);
  EXPECT_NE(kmask, 0u);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxTmaLD_AGxTmaST));
  for (ncclSymkKernelId id : kNonTmaAllReduceKernels) {
    EXPECT_TRUE(KernelBitSet(kmask, id)) << "force on a misaligned pair must not clear: " << (int)id;
  }
}

// Force is per-collective: each keeps its own Tma kernel and loses the rest.
TEST_F(SymKernelMaskTest, TmaForced_AppliesToEachCollectivesOwnTmaKernel) {
  if (!TmaReachableOnThisBuild()) GTEST_SKIP() << "SDK ships no TDM descriptor header";
  MakeTmaCapableComm();
  ScopedHook loadParam(g_loadParam, SymTmaEnable(2));

  uint32_t agMask =
      ncclSymkMask(comm_.get(), ncclFuncAllGather, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_TRUE(KernelBitSet(agMask, ncclSymkKernelId_AllGather_TmaST));
  EXPECT_FALSE(KernelBitSet(agMask, ncclSymkKernelId_AllGather_ST));
  EXPECT_FALSE(KernelBitSet(agMask, ncclSymkKernelId_AllGather_LL));

  uint32_t rsMask =
      ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, /*nElts=*/1024, /*symAligned16B=*/true);
  EXPECT_TRUE(KernelBitSet(rsMask, ncclSymkKernelId_ReduceScatter_TmaLD));
  EXPECT_FALSE(KernelBitSet(rsMask, ncclSymkKernelId_ReduceScatter_LD));
  EXPECT_FALSE(KernelBitSet(rsMask, ncclSymkKernelId_ReduceScatter_LL));
}

TEST_F(SymKernelMaskTest, NeedGinFalse_HasGinTrue_GinKernelClearedNonGinKernelSurvives) {
  ScopedHook teamLsa(g_ncclTeamLsa, [](ncclComm_t c) {
    ncclTeam_t t{};
    t.nRanks = c->nRanks;  // LSA spans the whole communicator: single-node, needGin false
    return t;
  });
  ScopedHook loadParam(g_loadParam, SymGinKernelsEnable(1));
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_RailA2A_LsaLD));
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_LL));
}

TEST_F(SymKernelMaskTest, NeedGinFalse_HasGinFalse_GinKernelClearedNonGinKernelSurvives) {
  ScopedHook teamLsa(g_ncclTeamLsa, [](ncclComm_t c) {
    ncclTeam_t t{};
    t.nRanks = c->nRanks;
    return t;
  });
  ScopedHook loadParam(g_loadParam, SymGinKernelsEnable(0));
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_RailA2A_LsaLD));
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_LL));
}

TEST_F(SymKernelMaskTest, NeedGinTrue_HasGinTrue_GinKernelSurvivesNonGinKernelCleared) {
  ScopedHook teamLsa(g_ncclTeamLsa, [](ncclComm_t) {
    ncclTeam_t t{};
    t.nRanks = 2;  // LSA spans fewer ranks than the communicator: multi-node, needGin true
    return t;
  });
  ScopedHook loadParam(g_loadParam, SymGinKernelsEnable(1));
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_RailA2A_LsaLD));
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_LL));
}

TEST_F(SymKernelMaskTest, NeedGinTrue_HasGinFalse_EverythingCleared) {
  ScopedHook teamLsa(g_ncclTeamLsa, [](ncclComm_t) {
    ncclTeam_t t{};
    t.nRanks = 2;
    return t;
  });
  ScopedHook loadParam(g_loadParam, SymGinKernelsEnable(0));
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_EQ(kmask, 0u);
}

TEST_F(SymKernelMaskTest, HasLsaMultimemTrue_STMCKernelSurvives) {
  comm_->symkState.hasLsaMultimem = true;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_AGxLLMC_R));
}

TEST_F(SymKernelMaskTest, HasLsaMultimemFalse_STMCKernelCleared) {
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_AGxLLMC_R));
}

TEST_F(SymKernelMaskTest, HasLDMC_ValidRedAndType_Survives) {
  comm_->symkState.hasLsaMultimem = true;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, ncclFloat16, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

TEST_F(SymKernelMaskTest, HasLDMC_F16Type_MinMaxRed_Survives) {
  comm_->symkState.hasLsaMultimem = true;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevMinMax, ncclFloat16, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

TEST_F(SymKernelMaskTest, HasLDMC_UnsupportedRed_Cleared) {
  comm_->symkState.hasLsaMultimem = true;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevProd, ncclFloat16, /*nElts=*/1024);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

TEST_F(SymKernelMaskTest, HasLDMC_F8Type_CompCapBelowBoundary_Cleared) {
  comm_->symkState.hasLsaMultimem = true;
  comm_->compCap = 99;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, ncclFloat8e4m3, /*nElts=*/1024);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

TEST_F(SymKernelMaskTest, HasLDMC_F8Type_CompCapAtBoundary_Survives) {
  comm_->symkState.hasLsaMultimem = true;
  comm_->compCap = 100;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, ncclFloat8e4m3, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

TEST_F(SymKernelMaskTest, HasLDMC_F32Type_ValidRed_Survives) {
  comm_->symkState.hasLsaMultimem = true;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSum, ncclFloat32, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

// f32/f64 do not accept ncclDevMinMax, unlike the int/f16/bf16 and f8 cases above.
TEST_F(SymKernelMaskTest, HasLDMC_F32Type_MinMaxRed_Cleared) {
  comm_->symkState.hasLsaMultimem = true;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevMinMax, ncclFloat32, /*nElts=*/1024);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC));
}

// ncclDevSumPostDiv (avg) is a real shipping combination (generate.py emits ReduceScatter-avg kernels)
// but was otherwise untested through hasLDMC; one case per type group, reusing the f8 compCap gate.
struct HasLDMCPostDivCase {
  std::string name;
  ncclDataType_t ty;
  int compCap;
  bool expectLDMC;
};

std::ostream& operator<<(std::ostream& os, const HasLDMCPostDivCase& c) { return os << c.name; }

class SymKernelHasLDMCPostDivTest : public SymKernelMicrotest,
                                    public ::testing::WithParamInterface<HasLDMCPostDivCase> {};

TEST_P(SymKernelHasLDMCPostDivTest, MatchesExpectedLDMCBit) {
  const HasLDMCPostDivCase& c = GetParam();
  comm_->symkState.hasLsaMultimem = true;
  comm_->compCap = c.compCap;
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllReduce, ncclDevSumPostDiv, c.ty, /*nElts=*/1024);
  EXPECT_EQ(KernelBitSet(kmask, ncclSymkKernelId_AllReduce_RSxLDMC_AGxSTMC), c.expectLDMC);
}

const std::vector<HasLDMCPostDivCase>& HasLDMCPostDivCases() {
  static const std::vector<HasLDMCPostDivCase> kCases = {
      {"IntF16Bf16Group_Survives", ncclFloat16, /*compCap=*/0, true},
      {"F8Group_CompCapAtBoundary_Survives", ncclFloat8e4m3, /*compCap=*/100, true},
      {"F8Group_CompCapBelowBoundary_Cleared", ncclFloat8e4m3, /*compCap=*/99, false},
      {"FloatDoubleGroup_Survives", ncclFloat32, /*compCap=*/0, true},
  };
  return kCases;
}

INSTANTIATE_TEST_SUITE_P(SymHasLDMCPostDivCases, SymKernelHasLDMCPostDivTest,
                         ::testing::ValuesIn(HasLDMCPostDivCases()),
                         [](const ::testing::TestParamInfo<HasLDMCPostDivCase>& info) { return info.param.name; });

TEST_F(SymKernelMaskTest, AllGather_AGKernelSurvives) {
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncAllGather, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllGather_ST));
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_AllGather_LD));
}

TEST_F(SymKernelMaskTest, UnsupportedCollective_EntireMaskZeroed) {
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncBroadcast, ncclDevSum, kTy, /*nElts=*/1024);
  EXPECT_EQ(kmask, 0u);
}

TEST_F(SymKernelMaskTest, ReduceScatterNRanksMultiplier_JustBelowPerRank2GB_LLKernelSurvives) {
  size_t nElts = NEltsForBytes((size_t(2) << 30) / comm_->nRanks - NCCL_SYM_KERNEL_CELL_SIZE);
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, nElts);
  EXPECT_TRUE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_LL));
}

TEST_F(SymKernelMaskTest, ReduceScatterNRanksMultiplier_AtPerRank2GB_LLKernelCleared) {
  size_t nElts = NEltsForBytes((size_t(2) << 30) / comm_->nRanks);
  uint32_t kmask = ncclSymkMask(comm_.get(), ncclFuncReduceScatter, ncclDevSum, kTy, nElts);
  EXPECT_FALSE(KernelBitSet(kmask, ncclSymkKernelId_ReduceScatter_LL));
}

// ---- ncclSymkAvailable/ncclSymkImplemented: the (coll,red,ty) support set independent of the generated switch ----

// Dropping "&& ty != ncclFloat64" here would wrongly implement this pair; nothing else here would catch it.
TEST_F(SymKernelMicrotest, SymkImplemented_AllReduceFloat64_NotImplemented) {
  EXPECT_FALSE(ncclSymkImplemented(ncclFuncAllReduce, ncclDevSum, ncclFloat64));
}

TEST_F(SymKernelMicrotest, SymkAvailable_AllReduceFloat64_NotAvailable) {
  comm_->isAllDirectNvlink = true;
  EXPECT_FALSE(ncclSymkAvailable(comm_.get(), ncclFuncAllReduce, ncclDevSum, ncclFloat64, /*nElts=*/1024));
}

}  // namespace
