Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Feb  6 01:08:00 2023
Info: Command: quartus_sh -t ..//DeMiSTify/Scripts/compile.tcl -project tgfx16 -board neptuno
Info: Quartus(args): -project tgfx16 -board neptuno
Project: tgfx16_neptuno
Target: neptuno
Info: *******************************************************************
Info: Running Quartus II 64-Bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb  6 01:08:01 2023
Info: Command: quartus_sh -t ../rtl/shared/build_id_verilog.tcl compile tgfx16_neptuno tgfx16_neptuno
Info: Quartus(args): compile tgfx16_neptuno tgfx16_neptuno
Info: Generated build identification Verilog module: /home/delgrom/fpga/TurboGrafx16_FPGA/neptuno/build_id.v
Info: Date:             230206
Info: Time:             010801
Info (23030): Evaluation of Tcl script ../rtl/shared/build_id_verilog.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 186 megabytes
    Info: Processing ended: Mon Feb  6 01:08:01 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb  6 01:08:05 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tgfx16_neptuno -c tgfx16_neptuno
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 4 design units, including 2 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/Board/neptuno/audio_i2s.vhd
    Info (12022): Found design unit 1: dac_if-Behavioral
    Info (12022): Found design unit 2: audio_top-Behavioral
    Info (12023): Found entity 1: dac_if
    Info (12023): Found entity 2: audio_top
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/Board/neptuno/joydecoder.v
    Info (12023): Found entity 1: joydecoder
Info (12021): Found 2 design units, including 1 entities, in source file neptuno_top.vhd
    Info (12022): Found design unit 1: neptuno_top-RTL
    Info (12023): Found entity 1: neptuno_top
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN
    Info (12023): Found entity 1: pll
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/TGFX16_Shared_Top.sv
    Info (12023): Found entity 1: TGFX16_Shared_Top
Info (12021): Found 1 design units, including 0 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/mist-modules/mist.vhd
    Info (12022): Found design unit 1: mist
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/mist-modules/user_io.v
    Info (12023): Found entity 1: user_io
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/mist_video.v
    Info (12023): Found entity 1: mist_video
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/mist-modules/osd.v
    Info (12023): Found entity 1: osd
Info (12021): Found 2 design units, including 2 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/cofi_ng.v
    Info (12023): Found entity 1: cofi_ng
    Info (12023): Found entity 2: cofi_iir
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/mist-modules/scandoubler.v
    Info (12023): Found entity 1: scandoubler
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/mist-modules/rgb2ypbpr.v
    Info (12023): Found entity 1: RGBtoYPbPr
Info (12021): Found 3 design units, including 3 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/hybrid_pwm_sd_2ndorder.v
    Info (12023): Found entity 1: hybrid_pwm_sd_2ndorder
    Info (12023): Found entity 2: iirfilter_stereo
    Info (12023): Found entity 3: iirfilter_mono
Info (12021): Found 2 design units, including 2 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/sdram_amr.sv
    Info (12023): Found entity 1: sdram_amr
    Info (12023): Found entity 2: refresh_schedule
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/data_io.v
    Info (12023): Found entity 1: data_io
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/pce_top_extram.vhd
    Info (12022): Found design unit 1: pce_top-rtl
    Info (12023): Found entity 1: pce_top
Info (12021): Found 6 design units, including 3 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/dpram.vhd
    Info (12022): Found design unit 1: dpram-SYN
    Info (12022): Found design unit 2: dpram_difclk-SYN
    Info (12022): Found design unit 3: spram-SYN
    Info (12023): Found entity 1: dpram
    Info (12023): Found entity 2: dpram_difclk
    Info (12023): Found entity 3: spram
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/mb128.sv
    Info (12023): Found entity 1: MB128
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/huc6270.vhd
    Info (12022): Found design unit 1: HUC6270-rtl
    Info (12023): Found entity 1: HUC6270
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/huc6260.vhd
    Info (12022): Found design unit 1: huc6260-rtl
    Info (12023): Found entity 1: huc6260
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/huc6202.vhd
    Info (12022): Found design unit 1: huc6202-rtl
    Info (12023): Found entity 1: huc6202
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/color_mix.sv
    Info (12023): Found entity 1: color_mix
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/cheatcodes.sv
    Info (12023): Found entity 1: CODES
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/CEGen.vhd
    Info (12022): Found design unit 1: CEGen-SYN
    Info (12023): Found entity 1: CEGen
Info (12021): Found 1 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/arcade.sv
    Info (12023): Found entity 1: ARCADE_CARD
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/HUC6280.vhd
    Info (12022): Found design unit 1: HUC6280-rtl
    Info (12023): Found entity 1: HUC6280
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/HUC6280_CPU.vhd
    Info (12022): Found design unit 1: HUC6280_CPU-rtl
    Info (12023): Found entity 1: HUC6280_CPU
Info (12021): Found 2 design units, including 0 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/HUC6280_PKG.vhd
    Info (12022): Found design unit 1: HUC6280_PKG
    Info (12022): Found design unit 2: HUC6280_PKG-body
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/HUC6280_MC.vhd
    Info (12022): Found design unit 1: HUC6280_MC-rtl
    Info (12023): Found entity 1: HUC6280_MC
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/HUC6280_ALU.vhd
    Info (12022): Found design unit 1: ALU-rtl
    Info (12023): Found entity 1: ALU
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/HUC6280_AG.vhd
    Info (12022): Found design unit 1: HUC6280_AG-rtl
    Info (12023): Found entity 1: HUC6280_AG
Info (12021): Found 8 design units, including 4 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/AddSubBCD.vhd
    Info (12022): Found design unit 1: bit_adder-rtl
    Info (12022): Found design unit 2: adder4-rtl
    Info (12022): Found design unit 3: BCDAdder-rtl
    Info (12022): Found design unit 4: AddSubBCD-rtl
    Info (12023): Found entity 1: bit_adder
    Info (12023): Found entity 2: adder4
    Info (12023): Found entity 3: BCDAdder
    Info (12023): Found entity 4: AddSubBCD
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/psg.vhd
    Info (12022): Found design unit 1: psg-rtl
    Info (12023): Found entity 1: psg
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/HUC6280/psg_mixer.vhd
    Info (12022): Found design unit 1: psg_mixer-rtl
    Info (12023): Found entity 1: psg_mixer
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/cd/cd.vhd
    Info (12022): Found design unit 1: cd-rtl
    Info (12023): Found entity 1: cd
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/cd/CDDA_FIFO.vhd
    Info (12022): Found design unit 1: cdda_fifo-SYN
    Info (12023): Found entity 1: CDDA_FIFO
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/cd/SCSI.vhd
    Info (12022): Found design unit 1: SCSI-rtl
    Info (12023): Found entity 1: SCSI
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/cd/SCSI_FIFO.vhd
    Info (12022): Found design unit 1: scsi_fifo-SYN
    Info (12023): Found entity 1: SCSI_FIFO
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/cd/MSM5205.vhd
    Info (12022): Found design unit 1: MSM5205-rtl
    Info (12023): Found entity 1: MSM5205
Info (12021): Found 1 design units, including 0 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/rtl/shared/demistify_config_pkg.vhd
    Info (12022): Found design unit 1: demistify_config_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/substitute_mcu.vhd
    Info (12022): Found design unit 1: substitute_mcu-rtl
    Info (12023): Found entity 1: substitute_mcu
Info (12021): Found 1 design units, including 0 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_pkg.vhd
    Info (12022): Found design unit 1: eightthirtytwo_pkg
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_alu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_alu-rtl
    Info (12023): Found entity 1: eightthirtytwo_alu
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_shifter.vhd
    Info (12022): Found design unit 1: eightthirtytwo_shifter-rtl
    Info (12023): Found entity 1: eightthirtytwo_shifter
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner-rtl
    Info (12023): Found entity 1: eightthirtytwo_aligner
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_aligner_le.vhd
    Info (12022): Found design unit 1: eightthirtytwo_aligner_le-rtl
    Info (12023): Found entity 1: eightthirtytwo_aligner_le
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_decode.vhd
    Info (12022): Found design unit 1: eightthirtytwo_decode-behavoural
    Info (12023): Found entity 1: eightthirtytwo_decode
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_fetchloadstore.vhd
    Info (12022): Found design unit 1: eightthirtytwo_fetchloadstore-behavioural
    Info (12023): Found entity 1: eightthirtytwo_fetchloadstore
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_hazard.vhd
    Info (12022): Found design unit 1: eightthirtytwo_hazard-rtl
    Info (12023): Found entity 1: eightthirtytwo_hazard
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_debug.vhd
    Info (12022): Found design unit 1: eightthirtytwo_debug-rtl
    Info (12023): Found entity 1: eightthirtytwo_debug
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_cpu.vhd
    Info (12022): Found design unit 1: eightthirtytwo_cpu-behavoural
    Info (12023): Found entity 1: eightthirtytwo_cpu
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/debug_bridge_jtag.vhd
    Info (12022): Found design unit 1: debug_bridge_jtag-rtl
    Info (12023): Found entity 1: debug_bridge_jtag
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/debug_virtualjtag.vhd
    Info (12022): Found design unit 1: debug_virtualjtag-SYN
    Info (12023): Found entity 1: debug_virtualjtag
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/EightThirtyTwo/RTL/debug_fifo_altera.vhd
    Info (12022): Found design unit 1: debug_fifo_altera-SYN
    Info (12023): Found entity 1: debug_fifo_altera
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/firmware/controller_rom.vhd
    Info (12022): Found design unit 1: controller_rom-arch
    Info (12023): Found entity 1: controller_rom
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/simple_uart.vhd
    Info (12022): Found design unit 1: simple_uart-rtl
    Info (12023): Found entity 1: simple_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/jtag_uart.vhd
    Info (12022): Found design unit 1: jtag_uart-rtl
    Info (12023): Found entity 1: jtag_uart
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/io_ps2_com.vhd
    Info (12022): Found design unit 1: io_ps2_com-rtl
    Info (12023): Found entity 1: io_ps2_com
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/interrupt_controller.vhd
    Info (12022): Found design unit 1: interrupt_controller-rtl
    Info (12023): Found entity 1: interrupt_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/timer_controller.vhd
    Info (12022): Found design unit 1: timer_controller-rtl
    Info (12023): Found entity 1: timer_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/DeMiSTify/controller/spi_controller.vhd
    Info (12022): Found design unit 1: spi_controller-rtl
    Info (12023): Found entity 1: spi_controller
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/firmware/controller_rom1_byte.vhd
    Info (12022): Found design unit 1: controller_rom1-rtl
    Info (12023): Found entity 1: controller_rom1
Info (12021): Found 2 design units, including 1 entities, in source file /home/delgrom/fpga/TurboGrafx16_FPGA/firmware/controller_rom2_byte.vhd
    Info (12022): Found design unit 1: controller_rom2-rtl
    Info (12023): Found entity 1: controller_rom2
Warning (10037): Verilog HDL or VHDL warning at sdram_amr.sv(744): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_amr.sv(756): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at sdram_amr.sv(814): conditional expression evaluates to a constant
Info (12127): Elaborating entity "neptuno_top" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(50): used explicit default value for signal "JOYP7_O" because signal was never assigned a value
Warning (10540): VHDL Signal Declaration warning at neptuno_top.vhd(57): used explicit default value for signal "STM_RX_O" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(67): object "reset_n" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(96): object "intercept" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(106): used implicit default value for signal "rs232_rxd" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(107): object "rs232_txd" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(129): used implicit default value for signal "dac_l" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at neptuno_top.vhd(130): used implicit default value for signal "dac_r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at neptuno_top.vhd(211): object "i2s_mclk" assigned a value but never read
Info (12128): Elaborating entity "audio_top" for hierarchy "audio_top:audio_i2s"
Info (12128): Elaborating entity "dac_if" for hierarchy "audio_top:audio_i2s|dac_if:dac"
Info (12128): Elaborating entity "joydecoder" for hierarchy "joydecoder:joy"
Info (12128): Elaborating entity "TGFX16_Shared_Top" for hierarchy "TGFX16_Shared_Top:guest"
Info (12128): Elaborating entity "pll" for hierarchy "TGFX16_Shared_Top:guest|pll:pll"
Info (12128): Elaborating entity "altpll" for hierarchy "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "64"
    Info (12134): Parameter "clk0_phase_shift" = "-3000"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "64"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2500000"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "2133333"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "50000000"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "85333333"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll
Info (12128): Elaborating entity "pll_altpll" for hierarchy "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated"
Info (12128): Elaborating entity "user_io" for hierarchy "TGFX16_Shared_Top:guest|user_io:user_io"
Info (12128): Elaborating entity "data_io" for hierarchy "TGFX16_Shared_Top:guest|data_io:data_io"
Info (12128): Elaborating entity "sdram_amr" for hierarchy "TGFX16_Shared_Top:guest|sdram_amr:sdram"
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "TGFX16_Shared_Top:guest|sdram_amr:sdram|refresh_schedule:refresh_bank0"
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "TGFX16_Shared_Top:guest|sdram_amr:sdram|refresh_schedule:refresh_bank1"
Info (12128): Elaborating entity "refresh_schedule" for hierarchy "TGFX16_Shared_Top:guest|sdram_amr:sdram|refresh_schedule:refresh_bank2"
Info (12128): Elaborating entity "pce_top" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top"
Info (12128): Elaborating entity "CODES" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|CODES:\generate_CHEAT:GAMEGENIE"
Info (12128): Elaborating entity "HUC6280" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU"
Info (12128): Elaborating entity "HUC6280_CPU" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE"
Info (12128): Elaborating entity "HUC6280_MC" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|HUC6280_MC:MCODE"
Info (12128): Elaborating entity "ALU" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|ALU:ALU"
Info (12128): Elaborating entity "AddSubBCD" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|ALU:ALU|AddSubBCD:AddSub"
Info (12128): Elaborating entity "BCDAdder" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|ALU:ALU|AddSubBCD:AddSub|BCDAdder:add0"
Info (12128): Elaborating entity "adder4" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|ALU:ALU|AddSubBCD:AddSub|BCDAdder:add0|adder4:bin_adder"
Info (12128): Elaborating entity "bit_adder" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|ALU:ALU|AddSubBCD:AddSub|BCDAdder:add0|adder4:bin_adder|bit_adder:b_add0"
Info (12128): Elaborating entity "HUC6280_AG" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|HUC6280_CPU:CORE|HUC6280_AG:AG"
Info (12128): Elaborating entity "psg" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG"
Info (12128): Elaborating entity "psg_mixer" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix"
Info (12128): Elaborating entity "dpram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "../voltab/voltab_small.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4i04.tdf
    Info (12023): Found entity 1: altsyncram_4i04
Info (12128): Elaborating entity "altsyncram_4i04" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated"
Info (12128): Elaborating entity "huc6260" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6260:VCE"
Info (12128): Elaborating entity "dpram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6260:VCE|dpram:ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6260:VCE|dpram:ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6260:VCE|dpram:ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6260:VCE|dpram:ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "huc6260_palette_init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "9"
    Info (12134): Parameter "width_b" = "9"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_l804.tdf
    Info (12023): Found entity 1: altsyncram_l804
Info (12128): Elaborating entity "altsyncram_l804" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6260:VCE|dpram:ram|altsyncram:altsyncram_component|altsyncram_l804:auto_generated"
Info (12128): Elaborating entity "HUC6270" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0"
Info (12128): Elaborating entity "dpram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SAT"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SAT|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SAT|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SAT|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c2t3.tdf
    Info (12023): Found entity 1: altsyncram_c2t3
Info (12128): Elaborating entity "altsyncram_c2t3" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SAT|altsyncram:altsyncram_component|altsyncram_c2t3:auto_generated"
Info (12128): Elaborating entity "dpram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SPR_LINE_BUF0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SPR_LINE_BUF0|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SPR_LINE_BUF0|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SPR_LINE_BUF0|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o1t3.tdf
    Info (12023): Found entity 1: altsyncram_o1t3
Info (12128): Elaborating entity "altsyncram_o1t3" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SPR_LINE_BUF0|altsyncram:altsyncram_component|altsyncram_o1t3:auto_generated"
Info (12128): Elaborating entity "huc6202" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|huc6202:\generate_SGX:VPC"
Info (12128): Elaborating entity "dpram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|dpram:RAM"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|dpram:RAM|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|dpram:RAM|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|dpram:RAM|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k5t3.tdf
    Info (12023): Found entity 1: altsyncram_k5t3
Info (12128): Elaborating entity "altsyncram_k5t3" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|dpram:RAM|altsyncram:altsyncram_component|altsyncram_k5t3:auto_generated"
Info (12128): Elaborating entity "cd" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD"
Info (12128): Elaborating entity "SCSI" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI"
Info (12128): Elaborating entity "SCSI_FIFO" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "dcfifo_mixed_widths"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "lpm_widthu_r" = "12"
    Info (12134): Parameter "lpm_width_r" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "read_aclr_synch" = "OFF"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_tuj1.tdf
    Info (12023): Found entity 1: dcfifo_tuj1
Info (12128): Elaborating entity "dcfifo_tuj1" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_877.tdf
    Info (12023): Found entity 1: a_graycounter_877
Info (12128): Elaborating entity "a_graycounter_877" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|a_graycounter_877:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_4lc.tdf
    Info (12023): Found entity 1: a_graycounter_4lc
Info (12128): Elaborating entity "a_graycounter_4lc" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|a_graycounter_4lc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bc11.tdf
    Info (12023): Found entity 1: altsyncram_bc11
Info (12128): Elaborating entity "altsyncram_bc11" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|altsyncram_bc11:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_tld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_tld
Info (12128): Elaborating entity "alt_synch_pipe_tld" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|alt_synch_pipe_tld:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf
    Info (12023): Found entity 1: dffpipe_se9
Info (12128): Elaborating entity "dffpipe_se9" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|alt_synch_pipe_tld:rs_dgwp|dffpipe_se9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_uld.tdf
    Info (12023): Found entity 1: alt_synch_pipe_uld
Info (12128): Elaborating entity "alt_synch_pipe_uld" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|alt_synch_pipe_uld:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf
    Info (12023): Found entity 1: dffpipe_te9
Info (12128): Elaborating entity "dffpipe_te9" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|alt_synch_pipe_uld:ws_dgrp|dffpipe_te9:dffpipe15"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q76.tdf
    Info (12023): Found entity 1: cmpr_q76
Info (12128): Elaborating entity "cmpr_q76" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|SCSI_FIFO:FIFO|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_tuj1:auto_generated|cmpr_q76:rdempty_eq_comp"
Info (12128): Elaborating entity "MSM5205" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|MSM5205:MSM5205"
Info (12128): Elaborating entity "CDDA_FIFO" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO"
Info (12128): Elaborating entity "scfifo" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component" with the following parameter:
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_numwords" = "4096"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "12"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_fg31.tdf
    Info (12023): Found entity 1: scfifo_fg31
Info (12128): Elaborating entity "scfifo_fg31" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mm31.tdf
    Info (12023): Found entity 1: a_dpfifo_mm31
Info (12128): Elaborating entity "a_dpfifo_mm31" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ln81.tdf
    Info (12023): Found entity 1: altsyncram_ln81
Info (12128): Elaborating entity "altsyncram_ln81" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo|altsyncram_ln81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_0u8.tdf
    Info (12023): Found entity 1: cmpr_0u8
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo|cmpr_0u8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_0u8" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo|cmpr_0u8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bbb.tdf
    Info (12023): Found entity 1: cntr_bbb
Info (12128): Elaborating entity "cntr_bbb" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo|cntr_bbb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ob7.tdf
    Info (12023): Found entity 1: cntr_ob7
Info (12128): Elaborating entity "cntr_ob7" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo|cntr_ob7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_cbb.tdf
    Info (12023): Found entity 1: cntr_cbb
Info (12128): Elaborating entity "cntr_cbb" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CDDA_FIFO:FIFO|scfifo:scfifo_component|scfifo_fg31:auto_generated|a_dpfifo_mm31:dpfifo|cntr_cbb:wr_ptr"
Info (12128): Elaborating entity "CEGen" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CEGen:CDDA_CLK_GEN"
Info (12128): Elaborating entity "ARCADE_CARD" for hierarchy "TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC"
Info (12128): Elaborating entity "mist_video" for hierarchy "TGFX16_Shared_Top:guest|mist_video:mist_video"
Info (12128): Elaborating entity "scandoubler" for hierarchy "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler"
Info (12128): Elaborating entity "osd" for hierarchy "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd"
Info (12128): Elaborating entity "cofi_ng" for hierarchy "TGFX16_Shared_Top:guest|mist_video:mist_video|cofi_ng:cofi"
Info (12128): Elaborating entity "cofi_iir" for hierarchy "TGFX16_Shared_Top:guest|mist_video:mist_video|cofi_ng:cofi|cofi_iir:rfilter"
Info (12128): Elaborating entity "RGBtoYPbPr" for hierarchy "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr"
Info (12128): Elaborating entity "hybrid_pwm_sd_2ndorder" for hierarchy "TGFX16_Shared_Top:guest|hybrid_pwm_sd_2ndorder:dac"
Info (12128): Elaborating entity "iirfilter_stereo" for hierarchy "TGFX16_Shared_Top:guest|hybrid_pwm_sd_2ndorder:dac|iirfilter_stereo:inputfilter"
Info (12128): Elaborating entity "iirfilter_mono" for hierarchy "TGFX16_Shared_Top:guest|hybrid_pwm_sd_2ndorder:dac|iirfilter_stereo:inputfilter|iirfilter_mono:left"
Info (12128): Elaborating entity "iirfilter_stereo" for hierarchy "TGFX16_Shared_Top:guest|hybrid_pwm_sd_2ndorder:dac|iirfilter_stereo:outputfilter"
Info (12128): Elaborating entity "iirfilter_mono" for hierarchy "TGFX16_Shared_Top:guest|hybrid_pwm_sd_2ndorder:dac|iirfilter_stereo:outputfilter|iirfilter_mono:left"
Info (12128): Elaborating entity "dpram" for hierarchy "TGFX16_Shared_Top:guest|dpram:bram_inst"
Info (12128): Elaborating entity "altsyncram" for hierarchy "TGFX16_Shared_Top:guest|dpram:bram_inst|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|dpram:bram_inst|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|dpram:bram_inst|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = " "
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "numwords_b" = "2048"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "widthad_b" = "11"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_45t3.tdf
    Info (12023): Found entity 1: altsyncram_45t3
Info (12128): Elaborating entity "altsyncram_45t3" for hierarchy "TGFX16_Shared_Top:guest|dpram:bram_inst|altsyncram:altsyncram_component|altsyncram_45t3:auto_generated"
Info (12128): Elaborating entity "substitute_mcu" for hierarchy "substitute_mcu:controller"
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(119): object "spi_active_d" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(149): object "timer_reg_req" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(196): object "flushcaches" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(199): object "debug_req" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(201): object "debug_fromcpu" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at substitute_mcu.vhd(203): object "debug_wr" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "cpu_addr[1..0]" at substitute_mcu.vhd(182)
Info (12128): Elaborating entity "simple_uart" for hierarchy "substitute_mcu:controller|simple_uart:\genuart:myuart"
Info (12128): Elaborating entity "io_ps2_com" for hierarchy "substitute_mcu:controller|io_ps2_com:mykeyboard"
Info (12128): Elaborating entity "spi_controller" for hierarchy "substitute_mcu:controller|spi_controller:spi"
Info (12128): Elaborating entity "interrupt_controller" for hierarchy "substitute_mcu:controller|interrupt_controller:intcontroller"
Info (12128): Elaborating entity "controller_rom" for hierarchy "substitute_mcu:controller|controller_rom:rom"
Info (12128): Elaborating entity "controller_rom1" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1"
Info (12128): Elaborating entity "controller_rom2" for hierarchy "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2"
Info (12128): Elaborating entity "eightthirtytwo_cpu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu"
Warning (10631): VHDL Process Statement warning at eightthirtytwo_cpu.vhd(536): inferring latch(es) for signal or variable "thread2", which holds its previous value in one or more paths through the process
Warning (10873): Using initial value X (don't care) for net "debug_q" at eightthirtytwo_cpu.vhd(52)
Warning (10873): Using initial value X (don't care) for net "regfile2.flag_cond" at eightthirtytwo_cpu.vhd(94)
Warning (10873): Using initial value X (don't care) for net "debug_req" at eightthirtytwo_cpu.vhd(53)
Warning (10873): Using initial value X (don't care) for net "debug_wr" at eightthirtytwo_cpu.vhd(54)
Info (10041): Inferred latch for "thread2.setpc" at eightthirtytwo_cpu.vhd(536)
Info (12128): Elaborating entity "eightthirtytwo_fetchloadstore" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore"
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(94): object "opcodebuffer2_valid" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at eightthirtytwo_fetchloadstore.vhd(101): object "fetch2_word" assigned a value but never read
Warning (10873): Using initial value X (don't care) for net "opcode2" at eightthirtytwo_fetchloadstore.vhd(53)
Warning (10873): Using initial value X (don't care) for net "opcode2_valid" at eightthirtytwo_fetchloadstore.vhd(54)
Info (12128): Elaborating entity "eightthirtytwo_aligner_le" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_fetchloadstore:\genlsfnodual:fetchloadstore|eightthirtytwo_aligner_le:\align_le:aligner"
Info (12128): Elaborating entity "eightthirtytwo_decode" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_decode:decoder"
Info (12128): Elaborating entity "eightthirtytwo_alu" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu"
Info (12128): Elaborating entity "eightthirtytwo_shifter" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|eightthirtytwo_shifter:shifter"
Info (12128): Elaborating entity "eightthirtytwo_hazard" for hierarchy "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_hazard:hazard1"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:\generate_SGX:VDC1|dpram:SAT|altsyncram:altsyncram_component|altsyncram_c2t3:auto_generated|q_a[14]"
        Warning (14320): Synthesized away node "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6270:VDC0|dpram:SAT|altsyncram:altsyncram_component|altsyncram_c2t3:auto_generated|q_a[14]"
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "TGFX16_Shared_Top:guest|user_io:user_io|SPI_MISO" feeding internal logic into a wire
Warning (276027): Inferred dual-clock RAM node "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 4 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tgfx16_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to SINGLE_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 4096
        Info (286033): Parameter WIDTH_BYTEENA_A set to 4
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/tgfx16_neptuno.ram0_controller_rom1_abf1d3f6.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|osd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|sd_buffer_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 9
        Info (286033): Parameter WIDTHAD_A set to 11
        Info (286033): Parameter NUMWORDS_A set to 2048
        Info (286033): Parameter WIDTH_B set to 9
        Info (286033): Parameter WIDTHAD_B set to 11
        Info (286033): Parameter NUMWORDS_B set to 2048
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 14 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|Mult0"
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom2:rom2|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tgfx16_neptuno.ram0_controller_rom2_f950eaf0.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7ad1.tdf
    Info (12023): Found entity 1: altsyncram_7ad1
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|controller_rom:rom|controller_rom1:rom1|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "SINGLE_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "4096"
    Info (12134): Parameter "WIDTH_BYTEENA_A" = "4"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/tgfx16_neptuno.ram0_controller_rom1_abf1d3f6.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pbd1.tdf
    Info (12023): Found entity 1: altsyncram_pbd1
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|altsyncram:osd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dle1.tdf
    Info (12023): Found entity 1: altsyncram_dle1
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|altsyncram:sd_buffer_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "9"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "NUMWORDS_A" = "2048"
    Info (12134): Parameter "WIDTH_B" = "9"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "NUMWORDS_B" = "2048"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ovd1.tdf
    Info (12023): Found entity 1: altsyncram_ovd1
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "5"
    Info (12134): Parameter "LPM_WIDTHP" = "11"
    Info (12134): Parameter "LPM_WIDTHR" = "11"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2|multcore:mult_core", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info (12023): Found entity 1: add_sub_bfh
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2|altshift:external_latency_ffs", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult2"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "14"
    Info (12134): Parameter "LPM_WIDTHR" = "14"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf
    Info (12023): Found entity 1: add_sub_lgh
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult1"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4|multcore:mult_core", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf
    Info (12023): Found entity 1: add_sub_kgh
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4|altshift:external_latency_ffs", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult4"
Info (12130): Elaborated megafunction instantiation "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "substitute_mcu:controller|eightthirtytwo_cpu:cpu|eightthirtytwo_alu:alu|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult5"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult5" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "6"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3|multcore:mult_core", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3"
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_jgh.tdf
    Info (12023): Found entity 1: add_sub_jgh
Info (12131): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3|altshift:external_latency_ffs", which is child of megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|RGBtoYPbPr:rgb2ypbpr|lpm_mult:Mult3"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|mist_video:mist_video|scandoubler:scandoubler|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "13"
    Info (12134): Parameter "LPM_WIDTHR" = "13"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_4at.tdf
    Info (12023): Found entity 1: mult_4at
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_46t.tdf
    Info (12023): Found entity 1: mult_46t
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|lpm_mult:Mult2"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|lpm_mult:Mult2" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "6"
    Info (12134): Parameter "LPM_WIDTHB" = "24"
    Info (12134): Parameter "LPM_WIDTHP" = "30"
    Info (12134): Parameter "LPM_WIDTHR" = "30"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_f4t.tdf
    Info (12023): Found entity 1: mult_f4t
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 236 buffer(s)
    Info (13019): Ignored 236 SOFT buffer(s)
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "TGFX16_Shared_Top:guest|SPI_DO" to the node "substitute_mcu:controller|spi_fromguest_sd" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC
    Warning (13410): Pin "I2S_DATA" is stuck at GND
    Warning (13410): Pin "JOYP7_O" is stuck at VCC
    Warning (13410): Pin "STM_RST_O" is stuck at GND
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CEGen:CDDA_CLK_GEN|CLK_SUM[31] will power up to Low
    Critical Warning (18010): Register TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CEGen:CDDA_CLK_GEN|CLK_SUM[0] will power up to Low
    Critical Warning (18010): Register TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CEGen:ADPCM_CLK_GEN|CLK_SUM[31] will power up to Low
    Critical Warning (18010): Register TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|CEGen:ADPCM_CLK_GEN|CLK_SUM[0] will power up to Low
Warning (332009): The launch and latch times for the relationship between source clock: guest|pll|altpll_component|auto_generated|pll1|clk[2] and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (286030): Timing-Driven Synthesis is running
Warning (332009): The launch and latch times for the relationship between source clock: guest|pll|altpll_component|auto_generated|pll1|clk[2] and destination clock: guest|pll|altpll_component|auto_generated|pll1|clk[1] are outside of the legal time range. The relationship difference is correct, however the launch time is set to 0.
Info (17049): 833 registers lost all their fanouts during netlist optimizations.
Info (17017): Removed the following redundant logic cells
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|v_osd_start[5]~18"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|v_osd_start[4]~20"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|v_osd_start[3]~22"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|v_osd_start[2]~24"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|v_osd_start[1]~26"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|mist_video:mist_video|osd:osd|v_osd_start[0]~28"
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[2]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[1]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[3]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[0]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[5]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[6]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[7]"
    Info (17048): Logic cell "TGFX16_Shared_Top:guest|user_io:user_io|serial_out_byte[4]"
Info (144001): Generated suppressed messages file /home/delgrom/fpga/TurboGrafx16_FPGA/neptuno/output_files/tgfx16_neptuno.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "AUDIO_INPUT"
    Warning (15610): No output dependent on input pin "STM_TX_I"
Info (21057): Implemented 21758 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 57 output pins
    Info (21060): Implemented 20 bidirectional pins
    Info (21061): Implemented 21427 logic cells
    Info (21064): Implemented 228 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 20 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 992 megabytes
    Info: Processing ended: Mon Feb  6 01:10:16 2023
    Info: Elapsed time: 00:02:11
    Info: Total CPU time (on all processors): 00:02:10
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb  6 01:10:18 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off tgfx16_neptuno -c tgfx16_neptuno
Info: qfit2_default_script.tcl version: #1
Info: Project  = tgfx16_neptuno
Info: Revision = tgfx16_neptuno
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP4CE55F23C8 for design "tgfx16_neptuno"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (15536): Implemented PLL "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone IV E PLL type, but with warnings
    Warning (15559): Can't achieve requested value -138.2 degrees for clock output TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] of parameter phase shift -- achieved value of -135.0 degrees
    Info (15099): Implementing clock multiplication of 64, clock division of 25, and phase shift of -135 degrees (-2930 ps) for TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port
    Info (15099): Implementing clock multiplication of 64, clock division of 25, and phase shift of 0 degrees (0 ps) for TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port
    Info (15099): Implementing clock multiplication of 64, clock division of 75, and phase shift of 0 degrees (0 ps) for TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "TGFX16_Shared_Top:guest|pce_top:pce_top|HUC6280:CPU|psg:PSG|psg_mixer:psgmix|dpram:VT|altsyncram:altsyncram_component|altsyncram_4i04:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE75F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 1 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
Info (169141): DATA[0] dual-purpose pin not reserved
Info (12825): Data[1]/ASDO dual-purpose pin not reserved
Info (12825): nCSO dual-purpose pin not reserved
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_tuj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 64 -phase -135.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 64 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 75 -multiply_by 64 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../rtl/shared/tgfx16.sdc'
Warning (332174): Ignored filter at tgfx16.sdc(14): spiclkfast could not be matched with a clock
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000       clk_50
    Info (332111):    7.812 guest|pll|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):    7.812 guest|pll|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):   23.437 guest|pll|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):   20.000       i2sclk
    Info (332111):  320.000       spiclk
Info (176353): Automatically promoted node CLOCK_50_I~input (placed in PIN T2 (CLK2, DIFFCLK_1p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
Info (176353): Automatically promoted node TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C2 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C1 of PLL_1)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node substitute_mcu:controller|spi_controller:spi|sck 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sck~0
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|mosi~0
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~2
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift[7]~4
        Info (176357): Destination node substitute_mcu:controller|spi_controller:spi|sd_shift~12
        Info (176357): Destination node SD_SCLK_O~output
Info (176353): Automatically promoted node TGFX16_Shared_Top:guest|pce_top:pce_top|RESET_N 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|DMA_WRITE_PEND
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|shift_latch[7]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[0].base[7]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[1].base[7]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[2].base[7]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[3].base[7]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[0].base[15]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[1].base[15]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[2].base[15]
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|ARCADE_CARD:AC|port[3].base[15]
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176353): Automatically promoted node TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|comb~0 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node TGFX16_Shared_Top:guest|pce_top:pce_top|cd:CD|SCSI:SCSI|CD_WR_OLD
Info (176353): Automatically promoted node TGFX16_Shared_Top:guest|user_io:user_io|status[0] 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node TGFX16_Shared_Top:guest|reset~0
        Info (176357): Destination node TGFX16_Shared_Top:guest|user_io:user_io|status[0]~9
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 48 registers into blocks of type Embedded multiplier block
    Extra Info (176218): Packed 18 registers into blocks of type Embedded multiplier output
    Extra Info (176218): Packed 16 registers into blocks of type I/O Input Buffer
    Extra Info (176218): Packed 53 registers into blocks of type I/O Output Buffer
    Extra Info (176220): Created 48 register duplicates
Warning (15058): PLL "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" is in normal or source synchronous mode with output clock "compensate_clock" set to clk[0] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins
Warning (15064): PLL "TGFX16_Shared_Top:guest|pll:pll|altpll:altpll_component|pll_altpll:auto_generated|pll1" output port clk[0] feeds output pin "DRAM_CLK~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "I2C_SCL" is assigned to location or region, but does not exist in design
    Warning (15706): Node "I2C_SDA" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DI" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_DO" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SCK" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SPI_SS2" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[16]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[17]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[18]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[19]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_A[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_LB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_OE" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[14]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[15]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_Q[9]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_UB" is assigned to location or region, but does not exist in design
    Warning (15706): Node "SRAM_WE" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:20
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:21
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:02:29
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 8% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y10 to location X32_Y20
Info (170194): Fitter routing operations ending: elapsed time is 00:01:10
Info (11888): Total time spent on timing analysis during the Fitter is 47.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:20
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 25 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin AUDIO_INPUT uses I/O standard 3.3-V LVTTL at AA13
    Info (169178): Pin STM_TX_I uses I/O standard 3.3-V LVTTL at J21
    Info (169178): Pin DRAM_DQ[0] uses I/O standard 3.3-V LVTTL at AA10
    Info (169178): Pin DRAM_DQ[1] uses I/O standard 3.3-V LVTTL at AB9
    Info (169178): Pin DRAM_DQ[2] uses I/O standard 3.3-V LVTTL at AA9
    Info (169178): Pin DRAM_DQ[3] uses I/O standard 3.3-V LVTTL at AB8
    Info (169178): Pin DRAM_DQ[4] uses I/O standard 3.3-V LVTTL at AA8
    Info (169178): Pin DRAM_DQ[5] uses I/O standard 3.3-V LVTTL at AB7
    Info (169178): Pin DRAM_DQ[6] uses I/O standard 3.3-V LVTTL at AA7
    Info (169178): Pin DRAM_DQ[7] uses I/O standard 3.3-V LVTTL at AB5
    Info (169178): Pin DRAM_DQ[8] uses I/O standard 3.3-V LVTTL at Y7
    Info (169178): Pin DRAM_DQ[9] uses I/O standard 3.3-V LVTTL at W8
    Info (169178): Pin DRAM_DQ[10] uses I/O standard 3.3-V LVTTL at Y8
    Info (169178): Pin DRAM_DQ[11] uses I/O standard 3.3-V LVTTL at V9
    Info (169178): Pin DRAM_DQ[12] uses I/O standard 3.3-V LVTTL at V10
    Info (169178): Pin DRAM_DQ[13] uses I/O standard 3.3-V LVTTL at Y10
    Info (169178): Pin DRAM_DQ[14] uses I/O standard 3.3-V LVTTL at W10
    Info (169178): Pin DRAM_DQ[15] uses I/O standard 3.3-V LVTTL at V11
    Info (169178): Pin PS2_KEYBOARD_CLK uses I/O standard 3.3-V LVTTL at N19
    Info (169178): Pin PS2_KEYBOARD_DAT uses I/O standard 3.3-V LVTTL at N20
    Info (169178): Pin PS2_MOUSE_CLK uses I/O standard 3.3-V LVTTL at C21
    Info (169178): Pin PS2_MOUSE_DAT uses I/O standard 3.3-V LVTTL at B21
    Info (169178): Pin CLOCK_50_I uses I/O standard 3.3-V LVTTL at T2
    Info (169178): Pin JOY_DATA uses I/O standard 3.3-V LVTTL at B19
    Info (169178): Pin SD_MISO_I uses I/O standard 3.3-V LVTTL at E21
Info (144001): Generated suppressed messages file /home/delgrom/fpga/TurboGrafx16_FPGA/neptuno/output_files/tgfx16_neptuno.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 57 warnings
    Info: Peak virtual memory: 1221 megabytes
    Info: Processing ended: Mon Feb  6 01:15:27 2023
    Info: Elapsed time: 00:05:09
    Info: Total CPU time (on all processors): 00:05:07
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb  6 01:15:30 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off tgfx16_neptuno -c tgfx16_neptuno
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 662 megabytes
    Info: Processing ended: Mon Feb  6 01:15:35 2023
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Mon Feb  6 01:15:38 2023
Info: Command: quartus_sta tgfx16_neptuno -c tgfx16_neptuno
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_tuj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe12|dffe13a* 
Info (332104): Reading SDC File: '../DeMiSTify/Board/neptuno/constraints.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 64 -phase -135.00 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[0]} {guest|pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 64 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[1]} {guest|pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {guest|pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 75 -multiply_by 64 -duty_cycle 50.00 -name {guest|pll|altpll_component|auto_generated|pll1|clk[2]} {guest|pll|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: '../rtl/shared/tgfx16.sdc'
Warning (332174): Ignored filter at tgfx16.sdc(14): spiclkfast could not be matched with a clock
Info (332104): Reading SDC File: '../DeMiSTify/EightThirtyTwo/RTL/eightthirtytwo_multicycles.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.866
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.866             -16.261 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.402               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.336               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.829               0.000 clk_50 
    Info (332119):    12.404               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.393               0.000 spiclk 
    Info (332119):     0.448               0.000 clk_50 
    Info (332119):     0.448               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.024               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 14.887
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.887               0.000 clk_50 
    Info (332119):    17.307               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    17.388               0.000 spiclk 
Info (332146): Worst-case removal slack is 1.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.149               0.000 spiclk 
    Info (332119):     1.663               0.000 clk_50 
    Info (332119):     2.587               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.331               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.591               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.430               0.000 clk_50 
    Info (332119):    11.282               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   159.718               0.000 spiclk 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.814 ns
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.236
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.236              -0.432 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.802               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.687               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.994               0.000 clk_50 
    Info (332119):    12.506               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.338               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.369               0.000 spiclk 
    Info (332119):     0.397               0.000 clk_50 
    Info (332119):     0.397               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.986               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 15.113
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.113               0.000 clk_50 
    Info (332119):    17.347               0.000 spiclk 
    Info (332119):    17.767               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.050               0.000 spiclk 
    Info (332119):     1.482               0.000 clk_50 
    Info (332119):     2.384               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.331
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.331               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.594               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     9.452               0.000 clk_50 
    Info (332119):    11.294               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   159.742               0.000 spiclk 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.277 ns
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.393
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.393               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.432               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.852               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     8.971               0.000 clk_50 
    Info (332119):    16.487               0.000 spiclk 
Info (332146): Worst-case hold slack is 0.111
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.111               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.140               0.000 spiclk 
    Info (332119):     0.183               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.184               0.000 clk_50 
    Info (332119):     2.036               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is 17.564
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.564               0.000 clk_50 
    Info (332119):    18.605               0.000 spiclk 
    Info (332119):    20.621               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 0.384
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.384               0.000 spiclk 
    Info (332119):     0.685               0.000 clk_50 
    Info (332119):     1.124               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 3.686
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.686               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.812               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.204               0.000 clk_50 
    Info (332119):    11.468               0.000 guest|pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):   159.724               0.000 spiclk 
Info (332114): Report Metastability: Found 26 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 26
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 43.273 ns
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 876 megabytes
    Info: Processing ended: Mon Feb  6 01:15:59 2023
    Info: Elapsed time: 00:00:21
    Info: Total CPU time (on all processors): 00:00:21
Info (293000): Quartus II Full Compilation was successful. 0 errors, 116 warnings
Info (23030): Evaluation of Tcl script ..//DeMiSTify/Scripts/compile.tcl was successful
Info: Quartus II 64-Bit Shell was successful. 0 errors, 116 warnings
    Info: Peak virtual memory: 224 megabytes
    Info: Processing ended: Mon Feb  6 01:16:00 2023
    Info: Elapsed time: 00:08:00
    Info: Total CPU time (on all processors): 00:07:55
