$date
	Thu Feb 11 22:42:45 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_simple_circuit $end
$var wire 1 ! D $end
$var wire 1 " E $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
1"
1!
$end
#1
0!
0"
1%
#2
1!
1"
0%
1$
#3
0!
0"
1%
#4
1!
1"
0%
0$
1#
#5
0!
0"
1%
#6
1!
1"
0%
1$
#7
0"
1%
#8
