10:43:52 INFO  : Registering command handlers for SDK TCF services
10:43:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
10:43:58 INFO  : XSCT server has started successfully.
10:43:59 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
10:44:00 INFO  : Successfully done setting XSCT server connection channel  
10:44:08 INFO  : Successfully done setting SDK workspace  
11:47:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:47:33 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:48:06 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
11:48:13 INFO  : ps7_init is completed.
11:48:13 INFO  : ps7_post_config is completed.
11:48:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:49:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:49:53 INFO  : Processor reset is completed for ps7_cortexa9_0
11:52:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:52:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:52:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:52:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:53:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:53:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:53:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:53:32 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:53:50 INFO  : ps7_init is completed.
11:53:50 INFO  : ps7_post_config is completed.
11:53:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:55:40 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:55:54 INFO  : ps7_init is completed.
11:55:54 INFO  : ps7_post_config is completed.
11:55:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:58:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:58:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:58:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:58:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573459563163,  Project:1573449081799
13:42:23 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:42:30 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:42:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:42:40 INFO  : 
13:42:41 INFO  : Updating hardware inferred compiler options for test1.
13:42:41 INFO  : Clearing existing target manager status.
13:42:41 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
13:42:41 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
13:42:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:42:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:10:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:10:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:10:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:10:30 INFO  : ps7_init is completed.
14:10:30 INFO  : ps7_post_config is completed.
14:10:30 INFO  : Processor reset is completed for ps7_cortexa9_0
14:11:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:11:24 INFO  : Processor reset is completed for ps7_cortexa9_0
14:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:11:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:11:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:12:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:12:32 INFO  : ps7_init is completed.
14:12:32 INFO  : ps7_post_config is completed.
14:12:32 INFO  : Processor reset is completed for ps7_cortexa9_0
14:15:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:15:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:16:11 INFO  : ps7_init is completed.
14:16:11 INFO  : ps7_post_config is completed.
14:16:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:18:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:18:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:18:39 INFO  : ps7_init is completed.
14:18:39 INFO  : ps7_post_config is completed.
14:18:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:20:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:20:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:20:41 INFO  : ps7_init is completed.
14:20:42 INFO  : ps7_post_config is completed.
14:20:42 INFO  : Processor reset is completed for ps7_cortexa9_0
19:36:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573567366470,  Project:1573459563163
19:36:26 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:36:42 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
19:36:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:36:57 INFO  : 
19:36:58 INFO  : Updating hardware inferred compiler options for test1.
19:36:58 INFO  : Clearing existing target manager status.
19:36:58 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
19:36:59 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
19:37:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:37:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:05:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:05:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:05:59 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:06:26 INFO  : ps7_init is completed.
20:06:26 INFO  : ps7_post_config is completed.
20:06:26 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:06:52 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:10:07 INFO  : Processor reset is completed for ps7_cortexa9_0
20:15:12 INFO  : Processor reset is completed for ps7_cortexa9_0
20:15:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:15:39 INFO  : Processor reset is completed for ps7_cortexa9_0
20:36:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573571155104,  Project:1573567366470
20:36:21 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:36:22 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:36:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:36:31 INFO  : 
20:36:32 INFO  : Updating hardware inferred compiler options for test1.
20:36:32 INFO  : Clearing existing target manager status.
20:36:32 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
20:36:33 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
20:36:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:36:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:37:46 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:37:59 INFO  : ps7_init is completed.
20:37:59 INFO  : ps7_post_config is completed.
20:37:59 INFO  : Processor reset is completed for ps7_cortexa9_0
20:41:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:41:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:57 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
20:41:57 WARN  : Terminating existing sessions on processor ps7_cortexa9_0
20:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:42:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:42:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:42 INFO  : ps7_init is completed.
20:42:42 INFO  : ps7_post_config is completed.
20:42:43 INFO  : Processor reset is completed for ps7_cortexa9_0
20:46:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:46:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:46:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:46:20 INFO  : ps7_init is completed.
20:46:20 INFO  : ps7_post_config is completed.
20:46:21 INFO  : Processor reset is completed for ps7_cortexa9_0
20:47:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:47:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:47:43 INFO  : ps7_init is completed.
20:47:43 INFO  : ps7_post_config is completed.
20:47:43 INFO  : Processor reset is completed for ps7_cortexa9_0
21:07:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:07:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:21 INFO  : ps7_init is completed.
21:07:22 INFO  : ps7_post_config is completed.
21:07:22 INFO  : Processor reset is completed for ps7_cortexa9_0
21:08:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:08:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:08:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:09:22 INFO  : ps7_init is completed.
21:09:22 INFO  : ps7_post_config is completed.
21:09:23 INFO  : Processor reset is completed for ps7_cortexa9_0
21:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:29:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:29:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:30:17 INFO  : ps7_init is completed.
21:30:17 INFO  : ps7_post_config is completed.
21:30:18 INFO  : Processor reset is completed for ps7_cortexa9_0
22:06:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573576526279,  Project:1573571155104
22:06:53 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
22:08:18 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
22:08:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:08:30 INFO  : 
22:08:31 INFO  : Updating hardware inferred compiler options for test1.
22:08:31 INFO  : Clearing existing target manager status.
22:08:31 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
22:08:32 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
22:08:32 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
22:08:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:11:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:12:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:12:37 INFO  : ps7_init is completed.
22:12:37 INFO  : ps7_post_config is completed.
22:12:37 INFO  : Processor reset is completed for ps7_cortexa9_0
10:15:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573620274431,  Project:1573576526279
10:15:59 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:16:00 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:16:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:16:11 INFO  : 
10:16:12 INFO  : Updating hardware inferred compiler options for test1.
10:16:12 INFO  : Clearing existing target manager status.
10:16:12 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
10:16:13 INFO  : Closing and re-opening the MSS file of ther project test1_bsp
10:16:14 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:16:14 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:18:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:04 INFO  : ps7_init is completed.
10:19:04 INFO  : ps7_post_config is completed.
10:19:04 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:19:23 INFO  : Processor reset is completed for ps7_cortexa9_0
10:24:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:24:50 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:24:58 INFO  : ps7_init is completed.
10:24:59 INFO  : ps7_post_config is completed.
10:24:59 INFO  : Processor reset is completed for ps7_cortexa9_0
10:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:29:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:32 INFO  : ps7_init is completed.
10:29:32 INFO  : ps7_post_config is completed.
10:29:32 INFO  : Processor reset is completed for ps7_cortexa9_0
10:48:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:48:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:48:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:49:44 INFO  : ps7_init is completed.
10:49:44 INFO  : ps7_post_config is completed.
10:49:45 INFO  : Processor reset is completed for ps7_cortexa9_0
11:09:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:10:03 INFO  : Registering command handlers for SDK TCF services
11:10:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
11:10:07 INFO  : XSCT server has started successfully.
11:10:07 INFO  : Successfully done setting XSCT server connection channel  
11:10:10 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
11:10:10 INFO  : Successfully done setting SDK workspace  
11:10:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:11:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:11:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:12:11 INFO  : ps7_init is completed.
11:12:11 INFO  : ps7_post_config is completed.
11:12:11 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:13:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:13:27 INFO  : ps7_init is completed.
11:13:27 INFO  : ps7_post_config is completed.
11:13:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:20:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:20:07 INFO  : ps7_init is completed.
11:20:07 INFO  : ps7_post_config is completed.
11:20:07 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:22:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:23:11 INFO  : ps7_init is completed.
11:23:12 INFO  : ps7_post_config is completed.
11:23:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:24:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:35 INFO  : ps7_init is completed.
11:24:35 INFO  : ps7_post_config is completed.
11:24:35 INFO  : Processor reset is completed for ps7_cortexa9_0
13:21:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573631386145,  Project:1573620274431
13:21:04 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:21:05 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:21:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:21:16 INFO  : 
13:21:17 INFO  : Updating hardware inferred compiler options for test1.
13:21:17 INFO  : Clearing existing target manager status.
13:24:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:24:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:24:41 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:25:08 INFO  : ps7_init is completed.
13:25:08 INFO  : ps7_post_config is completed.
13:25:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:43:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573632779484,  Project:1573631386145
13:43:47 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:43:51 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
13:43:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:44:00 INFO  : 
13:44:01 INFO  : Updating hardware inferred compiler options for test1.
13:44:01 INFO  : Clearing existing target manager status.
13:44:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:44:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:45:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:45:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:45:59 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:46:15 INFO  : ps7_init is completed.
13:46:15 INFO  : ps7_post_config is completed.
13:46:15 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:55:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:55:30 INFO  : ps7_init is completed.
19:55:30 INFO  : ps7_post_config is completed.
19:55:30 INFO  : Processor reset is completed for ps7_cortexa9_0
20:37:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:37:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:37:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:39:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:39:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:39:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:41:07 INFO  : Processor reset is completed for ps7_cortexa9_0
20:41:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:41:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:41:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:42:05 INFO  : ps7_init is completed.
20:42:05 INFO  : ps7_post_config is completed.
20:42:05 INFO  : Processor reset is completed for ps7_cortexa9_0
21:07:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:07:51 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:08:12 INFO  : ps7_init is completed.
21:08:12 INFO  : ps7_post_config is completed.
21:08:12 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:47:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:47:24 INFO  : ps7_init is completed.
10:47:24 INFO  : ps7_post_config is completed.
10:47:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:55:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:55:41 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:55:55 INFO  : ps7_init is completed.
10:55:55 INFO  : ps7_post_config is completed.
10:55:55 INFO  : Processor reset is completed for ps7_cortexa9_0
10:59:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:59:15 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:59:31 INFO  : ps7_init is completed.
10:59:32 INFO  : ps7_post_config is completed.
10:59:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573714081415,  Project:1573632779484
12:26:01 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:26:06 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
12:26:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:26:20 INFO  : 
12:26:21 INFO  : Updating hardware inferred compiler options for test1.
12:26:21 INFO  : Clearing existing target manager status.
12:26:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:26:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:30:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:30:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:30:48 INFO  : ps7_init is completed.
12:30:48 INFO  : ps7_post_config is completed.
12:30:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:31:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:31:25 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:31:34 INFO  : ps7_init is completed.
12:31:34 INFO  : ps7_post_config is completed.
12:31:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:11:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:11:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:11:18 INFO  : ps7_init is completed.
21:11:18 INFO  : ps7_post_config is completed.
21:11:18 INFO  : Processor reset is completed for ps7_cortexa9_0
21:11:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:11:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:11:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:12:02 INFO  : ps7_init is completed.
21:12:02 INFO  : ps7_post_config is completed.
21:12:02 INFO  : Processor reset is completed for ps7_cortexa9_0
21:14:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:14:31 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:18:14 INFO  : Processor reset is completed for ps7_cortexa9_0
21:28:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:28:52 INFO  : Processor reset is completed for ps7_cortexa9_0
21:45:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:45:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:45:53 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:46:11 INFO  : ps7_init is completed.
21:46:11 INFO  : ps7_post_config is completed.
21:46:12 INFO  : Processor reset is completed for ps7_cortexa9_0
22:03:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:03:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:34 INFO  : ps7_init is completed.
22:03:34 INFO  : ps7_post_config is completed.
22:03:34 INFO  : Processor reset is completed for ps7_cortexa9_0
22:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:11:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:11:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:11:55 INFO  : Processor reset is completed for ps7_cortexa9_0
22:38:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:38:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:39:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:39:08 INFO  : Processor reset is completed for ps7_cortexa9_0
22:52:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:52:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:52:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:52:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:52:29 INFO  : Processor reset is completed for ps7_cortexa9_0
22:59:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
22:59:06 INFO  : Processor reset is completed for ps7_cortexa9_0
23:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:12:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:12:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:12:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:12:21 INFO  : Processor reset is completed for ps7_cortexa9_0
23:25:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:25:32 INFO  : Processor reset is completed for ps7_cortexa9_0
02:11:16 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(SocketInputStream.java:209)
	at java.net.SocketInputStream.read(SocketInputStream.java:141)
	at sun.nio.cs.StreamDecoder.readBytes(StreamDecoder.java:284)
	at sun.nio.cs.StreamDecoder.implRead(StreamDecoder.java:326)
	at sun.nio.cs.StreamDecoder.read(StreamDecoder.java:178)
	at java.io.InputStreamReader.read(InputStreamReader.java:184)
	at java.io.BufferedReader.fill(BufferedReader.java:161)
	at java.io.BufferedReader.read(BufferedReader.java:182)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Thread.java:745)
02:11:16 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
10:21:03 INFO  : Registering command handlers for SDK TCF services
10:21:04 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
10:21:07 INFO  : XSCT server has started successfully.
10:21:10 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
10:21:10 INFO  : Successfully done setting XSCT server connection channel  
10:21:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:21:10 INFO  : Successfully done setting SDK workspace  
10:32:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573793824749,  Project:1573714081415
10:32:18 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:32:21 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:32:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:32:32 INFO  : 
10:32:33 INFO  : Updating hardware inferred compiler options for test1.
10:32:33 INFO  : Clearing existing target manager status.
10:36:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:36:15 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:36:33 INFO  : ps7_init is completed.
10:36:33 INFO  : ps7_post_config is completed.
10:36:33 INFO  : Processor reset is completed for ps7_cortexa9_0
10:39:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:40:05 INFO  : Processor reset is completed for ps7_cortexa9_0
10:41:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:42:00 INFO  : Processor reset is completed for ps7_cortexa9_0
11:41:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1573798224131,  Project:1573793824749
11:41:05 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:41:22 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
11:41:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:41:34 INFO  : 
11:41:35 INFO  : Updating hardware inferred compiler options for test1.
11:41:35 INFO  : Clearing existing target manager status.
11:41:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:41:36 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:42:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:42:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:43:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:43:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:44:06 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
11:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:44:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:45:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:45:57 INFO  : Registering command handlers for SDK TCF services
11:45:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
11:45:59 INFO  : XSCT server has started successfully.
11:46:00 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
11:46:00 INFO  : Successfully done setting XSCT server connection channel  
11:46:00 INFO  : Successfully done setting SDK workspace  
11:46:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:46:25 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:37 INFO  : ps7_init is completed.
11:46:37 INFO  : ps7_post_config is completed.
11:46:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:10:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:32:50 INFO  : Processor reset is completed for ps7_cortexa9_0
12:47:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:47:52 INFO  : Processor reset is completed for ps7_cortexa9_0
13:17:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:17:59 INFO  : Processor reset is completed for ps7_cortexa9_0
13:24:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:25:05 INFO  : Processor reset is completed for ps7_cortexa9_0
13:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:46:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:47:03 INFO  : ps7_init is completed.
13:47:03 INFO  : ps7_post_config is completed.
13:47:03 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:10:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:10:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:25 INFO  : ps7_init is completed.
18:11:25 INFO  : ps7_post_config is completed.
18:11:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:11:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:15:05 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:00 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:19:08 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:22:40 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:29:57 INFO  : Processor reset is completed for ps7_cortexa9_0
19:30:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:30:15 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:30:22 INFO  : ps7_init is completed.
19:30:22 INFO  : ps7_post_config is completed.
19:30:23 INFO  : Processor reset is completed for ps7_cortexa9_0
21:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:04:36 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:44 INFO  : ps7_init is completed.
21:04:44 INFO  : ps7_post_config is completed.
21:04:45 INFO  : Processor reset is completed for ps7_cortexa9_0
22:25:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:53:14 INFO  : Registering command handlers for SDK TCF services
18:53:15 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:53:19 INFO  : XSCT server has started successfully.
18:53:22 INFO  : Successfully done setting XSCT server connection channel  
18:53:22 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
18:53:22 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:53:27 INFO  : Successfully done setting SDK workspace  
19:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:16:36 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:16:50 INFO  : ps7_init is completed.
19:16:50 INFO  : ps7_post_config is completed.
19:16:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:26:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:26:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:26:32 INFO  : ps7_init is completed.
19:26:32 INFO  : ps7_post_config is completed.
19:26:32 INFO  : Processor reset is completed for ps7_cortexa9_0
19:42:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:42:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:42:36 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:42:44 INFO  : ps7_init is completed.
19:42:44 INFO  : ps7_post_config is completed.
19:42:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:56:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:56:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:56:45 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:56:52 INFO  : ps7_init is completed.
19:56:52 INFO  : ps7_post_config is completed.
19:56:53 INFO  : Processor reset is completed for ps7_cortexa9_0
20:32:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:32:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:32:29 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:32:35 INFO  : ps7_init is completed.
20:32:35 INFO  : ps7_post_config is completed.
20:32:35 INFO  : Processor reset is completed for ps7_cortexa9_0
20:53:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:53:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:53:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:53:39 INFO  : ps7_init is completed.
20:53:39 INFO  : ps7_post_config is completed.
20:53:39 INFO  : Processor reset is completed for ps7_cortexa9_0
21:27:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:04:00 INFO  : Registering command handlers for SDK TCF services
11:04:00 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
11:04:04 INFO  : XSCT server has started successfully.
11:04:04 INFO  : Successfully done setting XSCT server connection channel  
11:04:06 INFO  : Successfully done setting SDK workspace  
11:04:06 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
11:04:06 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
11:06:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:06:23 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:37 INFO  : ps7_init is completed.
11:06:37 INFO  : ps7_post_config is completed.
11:06:37 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:24:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:24:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:24:34 INFO  : ps7_init is completed.
11:24:34 INFO  : ps7_post_config is completed.
11:24:35 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:38:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:38:37 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:38:44 INFO  : ps7_init is completed.
11:38:44 INFO  : ps7_post_config is completed.
11:38:44 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:49:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:30 INFO  : ps7_init is completed.
12:49:30 INFO  : ps7_post_config is completed.
12:49:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:49:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:03:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:03:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:03:52 INFO  : ps7_init is completed.
13:03:52 INFO  : ps7_post_config is completed.
13:03:52 INFO  : Processor reset is completed for ps7_cortexa9_0
13:37:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:42:58 INFO  : Registering command handlers for SDK TCF services
13:42:58 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
13:43:02 INFO  : XSCT server has started successfully.
13:43:02 INFO  : Successfully done setting XSCT server connection channel  
13:43:04 INFO  : Successfully done setting SDK workspace  
13:43:04 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
13:43:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
13:43:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:43:50 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:44:04 INFO  : ps7_init is completed.
13:44:04 INFO  : ps7_post_config is completed.
13:44:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:45:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:54:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:15:31 INFO  : Registering command handlers for SDK TCF services
11:15:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
11:15:35 INFO  : XSCT server has started successfully.
11:15:37 INFO  : Successfully done setting XSCT server connection channel  
11:15:37 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
11:15:37 INFO  : Successfully done setting SDK workspace  
11:15:37 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:43:17 INFO  : Registering command handlers for SDK TCF services
16:43:17 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
16:43:20 INFO  : XSCT server has started successfully.
16:43:24 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
16:43:24 INFO  : Successfully done setting XSCT server connection channel  
16:43:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:43:25 INFO  : Successfully done setting SDK workspace  
04:56:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
04:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
04:56:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
04:57:00 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
04:57:05 INFO  : ps7_init is completed.
04:57:05 INFO  : ps7_post_config is completed.
04:57:05 INFO  : Processor reset is completed for ps7_cortexa9_0
04:57:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
04:57:16 INFO  : Processor reset is completed for ps7_cortexa9_0
04:57:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
04:57:43 INFO  : Processor reset is completed for ps7_cortexa9_0
05:05:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
05:05:29 INFO  : Processor reset is completed for ps7_cortexa9_0
05:10:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:02:34 INFO  : Registering command handlers for SDK TCF services
20:02:34 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:02:37 INFO  : XSCT server has started successfully.
20:02:41 INFO  : Successfully done setting XSCT server connection channel  
20:02:41 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
20:02:41 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:02:41 INFO  : Successfully done setting SDK workspace  
20:10:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:10:33 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:11:57 INFO  : ps7_init is completed.
20:11:57 INFO  : ps7_post_config is completed.
20:11:57 INFO  : Processor reset is completed for ps7_cortexa9_0
10:28:08 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1574570462663,  Project:1573798224131
10:28:08 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:28:14 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
10:28:25 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:28:32 INFO  : 
10:28:33 INFO  : Updating hardware inferred compiler options for test1.
10:28:33 INFO  : Clearing existing target manager status.
10:28:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:28:34 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:30:53 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:12 INFO  : ps7_init is completed.
10:31:12 INFO  : ps7_post_config is completed.
10:31:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:06:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:06:17 INFO  : ps7_init is completed.
11:06:17 INFO  : ps7_post_config is completed.
11:06:18 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:58 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:17:37 INFO  : Registering command handlers for SDK TCF services
10:17:38 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
10:17:41 INFO  : XSCT server has started successfully.
10:17:45 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
10:17:45 INFO  : Successfully done setting XSCT server connection channel  
10:17:45 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
10:17:45 INFO  : Successfully done setting SDK workspace  
10:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:18:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:18:40 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:18:55 INFO  : ps7_init is completed.
10:18:55 INFO  : ps7_post_config is completed.
10:18:56 INFO  : Processor reset is completed for ps7_cortexa9_0
20:58:59 INFO  : Registering command handlers for SDK TCF services
20:58:59 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:59:03 INFO  : XSCT server has started successfully.
20:59:03 INFO  : Successfully done setting XSCT server connection channel  
20:59:10 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
20:59:10 INFO  : Successfully done setting SDK workspace  
20:59:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:03:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:03:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:03:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:03:27 INFO  : ps7_init is completed.
21:03:27 INFO  : ps7_post_config is completed.
21:03:27 INFO  : Processor reset is completed for ps7_cortexa9_0
21:25:32 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
23:04:51 INFO  : Registering command handlers for SDK TCF services
23:04:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
23:04:55 INFO  : XSCT server has started successfully.
23:04:55 INFO  : Successfully done setting XSCT server connection channel  
23:04:58 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
23:04:58 INFO  : Successfully done setting SDK workspace  
23:04:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:08:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:08:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:08:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:09:00 INFO  : ps7_init is completed.
23:09:00 INFO  : ps7_post_config is completed.
23:09:00 INFO  : Processor reset is completed for ps7_cortexa9_0
09:09:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575516765474,  Project:1574570462663
09:09:07 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:09:09 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:09:20 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:09:27 INFO  : 
09:09:28 INFO  : Updating hardware inferred compiler options for test1.
09:09:28 INFO  : Clearing existing target manager status.
09:09:28 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:09:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:12:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:12:15 INFO  : ps7_init is completed.
09:12:15 INFO  : ps7_post_config is completed.
09:12:15 INFO  : Processor reset is completed for ps7_cortexa9_0
09:37:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575518851870,  Project:1575516765474
09:37:58 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:38:00 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:38:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:38:09 INFO  : 
09:38:10 INFO  : Updating hardware inferred compiler options for test1.
09:38:10 INFO  : Clearing existing target manager status.
09:38:10 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:38:10 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:39:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:39:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:39:46 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:39:58 INFO  : Processor reset is completed for ps7_cortexa9_0
09:39:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
09:40:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:40:49 INFO  : Registering command handlers for SDK TCF services
09:40:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
09:40:53 INFO  : XSCT server has started successfully.
09:40:56 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
09:40:56 INFO  : Successfully done setting XSCT server connection channel  
09:40:57 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
09:40:57 INFO  : Successfully done setting SDK workspace  
09:41:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:41:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:41:37 INFO  : Processor reset is completed for ps7_cortexa9_0
09:41:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:41:55 INFO  : Processor reset is completed for ps7_cortexa9_0
09:57:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:57:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:58:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:58:14 INFO  : ps7_init is completed.
09:58:14 INFO  : ps7_post_config is completed.
09:58:14 INFO  : Processor reset is completed for ps7_cortexa9_0
10:01:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:01:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:01:35 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:01:44 INFO  : ps7_init is completed.
10:01:44 INFO  : ps7_post_config is completed.
10:01:44 INFO  : Processor reset is completed for ps7_cortexa9_0
10:11:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:20:10 INFO  : Registering command handlers for SDK TCF services
14:20:11 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
14:20:15 INFO  : XSCT server has started successfully.
14:20:18 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
14:20:18 INFO  : Successfully done setting XSCT server connection channel  
14:20:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:20:18 INFO  : Successfully done setting SDK workspace  
14:20:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575775029349,  Project:1575518851870
14:20:28 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:20:29 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
14:20:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:20:40 INFO  : 
14:20:41 INFO  : Updating hardware inferred compiler options for test1.
14:20:41 INFO  : Clearing existing target manager status.
14:20:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:20:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:26:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
14:26:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:27:10 INFO  : ps7_init is completed.
14:27:10 INFO  : ps7_post_config is completed.
14:27:10 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575796582891,  Project:1575775029349
18:02:24 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:02:26 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:02:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:02:35 INFO  : 
18:02:36 INFO  : Updating hardware inferred compiler options for test1.
18:02:36 INFO  : Clearing existing target manager status.
18:02:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:02:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:03:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:03:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:04:00 INFO  : ps7_init is completed.
18:04:00 INFO  : ps7_post_config is completed.
18:04:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:21:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575809432997,  Project:1575796582891
18:21:41 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:21:42 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:21:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:21:51 INFO  : 
18:21:52 INFO  : Updating hardware inferred compiler options for test1.
18:21:52 INFO  : Clearing existing target manager status.
18:21:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:21:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:22:57 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:57 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:23:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:23:51 INFO  : Registering command handlers for SDK TCF services
18:23:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:23:54 INFO  : XSCT server has started successfully.
18:23:54 INFO  : Successfully done setting XSCT server connection channel  
18:23:55 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
18:23:55 INFO  : Successfully done setting SDK workspace  
18:23:55 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:24:15 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:24:42 INFO  : Processor reset is completed for ps7_cortexa9_0
18:42:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575810711583,  Project:1575809432997
18:42:25 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:42:27 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
18:42:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:42:35 INFO  : 
18:42:36 INFO  : Updating hardware inferred compiler options for test1.
18:42:36 INFO  : Clearing existing target manager status.
18:42:36 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:42:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:47:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:47:06 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:47:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:686)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:637)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:309)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:885)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:739)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1039)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1256)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:55)
18:47:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:48:49 INFO  : Registering command handlers for SDK TCF services
18:48:49 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:48:51 INFO  : XSCT server has started successfully.
18:48:52 INFO  : Processing command line option -hwspec C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf.
18:48:52 INFO  : Successfully done setting XSCT server connection channel  
18:48:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:48:55 INFO  : Successfully done setting SDK workspace  
18:49:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:49:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:49:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:49:36 INFO  : Processor reset is completed for ps7_cortexa9_0
23:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:03:35 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:03:52 INFO  : ps7_init is completed.
23:03:52 INFO  : ps7_post_config is completed.
23:03:52 INFO  : Processor reset is completed for ps7_cortexa9_0
08:14:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:14:03 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:14:17 INFO  : ps7_init is completed.
08:14:18 INFO  : ps7_post_config is completed.
08:14:18 INFO  : Processor reset is completed for ps7_cortexa9_0
08:55:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:55:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:55:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:55:43 INFO  : ps7_init is completed.
08:55:43 INFO  : ps7_post_config is completed.
08:55:43 INFO  : Processor reset is completed for ps7_cortexa9_0
10:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:21:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:21:44 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:21:53 INFO  : ps7_init is completed.
10:21:53 INFO  : ps7_post_config is completed.
10:21:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:22:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:22:58 INFO  : Processor reset is completed for ps7_cortexa9_0
11:04:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:04:53 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:05:13 INFO  : ps7_init is completed.
11:05:13 INFO  : ps7_post_config is completed.
11:05:13 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:46:39 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:46:49 INFO  : ps7_init is completed.
11:46:49 INFO  : ps7_post_config is completed.
11:46:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:18:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:18:42 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:50 INFO  : ps7_init is completed.
12:18:50 INFO  : ps7_post_config is completed.
12:18:50 INFO  : Processor reset is completed for ps7_cortexa9_0
07:59:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
07:59:47 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:00:11 INFO  : ps7_init is completed.
08:00:11 INFO  : ps7_post_config is completed.
08:00:11 INFO  : Processor reset is completed for ps7_cortexa9_0
08:02:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:02:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:02:19 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:02:40 INFO  : ps7_init is completed.
08:02:40 INFO  : ps7_post_config is completed.
08:02:41 INFO  : Processor reset is completed for ps7_cortexa9_0
08:23:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:23:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:23:25 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:23:53 INFO  : ps7_init is completed.
08:23:53 INFO  : ps7_post_config is completed.
08:23:54 INFO  : Processor reset is completed for ps7_cortexa9_0
08:53:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:53:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:53:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:53:24 INFO  : ps7_init is completed.
08:53:24 INFO  : ps7_post_config is completed.
08:53:25 INFO  : Processor reset is completed for ps7_cortexa9_0
08:53:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:53:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:30:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
00:07:57 INFO  : Registering command handlers for SDK TCF services
00:07:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
00:08:01 INFO  : XSCT server has started successfully.
00:08:01 INFO  : Successfully done setting XSCT server connection channel  
00:08:04 INFO  : Successfully done setting SDK workspace  
12:15:52 INFO  : Registering command handlers for SDK TCF services
12:15:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
12:15:55 INFO  : XSCT server has started successfully.
12:15:55 INFO  : Successfully done setting XSCT server connection channel  
12:15:59 INFO  : Successfully done setting SDK workspace  
12:16:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:16:27 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:17:32 INFO  : ps7_init is completed.
12:17:32 INFO  : ps7_post_config is completed.
12:17:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:27:22 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:29:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:31:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:31:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:31:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:34:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:36:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:37:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:37:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:37:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:08 INFO  : ps7_init is completed.
12:38:08 INFO  : ps7_post_config is completed.
12:38:08 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:27 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:40:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:54:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
15:54:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:55:10 INFO  : ps7_init is completed.
15:55:10 INFO  : ps7_post_config is completed.
15:55:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:00:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:01:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:01:24 INFO  : ps7_init is completed.
16:01:24 INFO  : ps7_post_config is completed.
16:01:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:09:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:09:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:09:15 INFO  : ps7_init is completed.
16:09:15 INFO  : ps7_post_config is completed.
16:09:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:11:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:16:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:16:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:05 INFO  : ps7_init is completed.
16:17:05 INFO  : ps7_post_config is completed.
16:17:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:20:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:20:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:20:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:20:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:20:57 INFO  : ps7_init is completed.
16:20:57 INFO  : ps7_post_config is completed.
16:20:57 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:25:19 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:25:54 INFO  : ps7_init is completed.
16:25:54 INFO  : ps7_post_config is completed.
16:25:54 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:28:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:29:08 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:19 INFO  : ps7_init is completed.
16:29:19 INFO  : ps7_post_config is completed.
16:29:19 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:31:56 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:32:06 INFO  : ps7_init is completed.
16:32:06 INFO  : ps7_post_config is completed.
16:32:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:34:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:34:24 INFO  : ps7_init is completed.
16:34:24 INFO  : ps7_post_config is completed.
16:34:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
17:38:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:38:43 INFO  : ps7_init is completed.
17:38:43 INFO  : ps7_post_config is completed.
17:38:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
17:44:01 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:44:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
17:44:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:44:38 INFO  : ps7_init is completed.
17:44:38 INFO  : ps7_post_config is completed.
17:44:38 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:30:42 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:30:58 INFO  : ps7_init is completed.
18:30:58 INFO  : ps7_post_config is completed.
18:30:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:38:01 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:38:12 INFO  : ps7_init is completed.
18:38:12 INFO  : ps7_post_config is completed.
18:38:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:40:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:40:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:40:40 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:40:49 INFO  : ps7_init is completed.
18:40:49 INFO  : ps7_post_config is completed.
18:40:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:42:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:42:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:42:42 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:42:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:42:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:44:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:44:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:45:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:45:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:45:28 INFO  : Processor reset is completed for ps7_cortexa9_0
18:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:57:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:57:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:57:37 INFO  : ps7_init is completed.
18:57:37 INFO  : ps7_post_config is completed.
18:57:37 INFO  : Processor reset is completed for ps7_cortexa9_0
19:01:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:01:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:01:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:01:11 INFO  : ps7_init is completed.
19:01:11 INFO  : ps7_post_config is completed.
19:01:11 INFO  : Processor reset is completed for ps7_cortexa9_0
19:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:06:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:06:37 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:06:50 INFO  : ps7_init is completed.
19:06:50 INFO  : ps7_post_config is completed.
19:06:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:31:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:31:20 INFO  : ps7_init is completed.
19:31:20 INFO  : ps7_post_config is completed.
19:31:20 INFO  : Processor reset is completed for ps7_cortexa9_0
19:36:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:36:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:36:08 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:36:18 INFO  : ps7_init is completed.
19:36:19 INFO  : ps7_post_config is completed.
19:36:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:38:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:38:24 INFO  : ps7_init is completed.
19:38:24 INFO  : ps7_post_config is completed.
19:38:24 INFO  : Processor reset is completed for ps7_cortexa9_0
19:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:49:23 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:49:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:49:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:49:53 INFO  : ps7_init is completed.
19:49:53 INFO  : ps7_post_config is completed.
19:49:53 INFO  : Processor reset is completed for ps7_cortexa9_0
19:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
19:59:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
19:59:11 INFO  : ps7_init is completed.
19:59:12 INFO  : ps7_post_config is completed.
19:59:12 INFO  : Processor reset is completed for ps7_cortexa9_0
20:04:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:04:22 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:04:31 INFO  : ps7_init is completed.
20:04:31 INFO  : ps7_post_config is completed.
20:04:32 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:14:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:14:19 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:14:26 INFO  : ps7_init is completed.
20:14:26 INFO  : ps7_post_config is completed.
20:14:26 INFO  : Processor reset is completed for ps7_cortexa9_0
20:17:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:17:26 INFO  : Processor reset is completed for ps7_cortexa9_0
20:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:47:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:47:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:47:43 INFO  : ps7_init is completed.
20:47:43 INFO  : ps7_post_config is completed.
20:47:43 INFO  : Processor reset is completed for ps7_cortexa9_0
20:51:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:51:45 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:51:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:51:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:51:56 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:52:03 INFO  : ps7_init is completed.
20:52:03 INFO  : ps7_post_config is completed.
20:52:03 INFO  : Processor reset is completed for ps7_cortexa9_0
20:54:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:54:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:54:40 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:54:48 INFO  : ps7_init is completed.
20:54:48 INFO  : ps7_post_config is completed.
20:54:48 INFO  : Processor reset is completed for ps7_cortexa9_0
20:57:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:57:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:57:08 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:57:20 INFO  : ps7_init is completed.
20:57:20 INFO  : ps7_post_config is completed.
20:57:20 INFO  : Processor reset is completed for ps7_cortexa9_0
21:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:01:23 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:33 INFO  : ps7_init is completed.
21:01:33 INFO  : ps7_post_config is completed.
21:01:33 INFO  : Processor reset is completed for ps7_cortexa9_0
21:07:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:07:44 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:55 INFO  : ps7_init is completed.
21:07:55 INFO  : ps7_post_config is completed.
21:07:56 INFO  : Processor reset is completed for ps7_cortexa9_0
21:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:12:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:13:03 INFO  : ps7_init is completed.
21:13:03 INFO  : ps7_post_config is completed.
21:13:03 INFO  : Processor reset is completed for ps7_cortexa9_0
21:17:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:17:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:58 INFO  : ps7_init is completed.
21:17:59 INFO  : ps7_post_config is completed.
21:17:59 INFO  : Processor reset is completed for ps7_cortexa9_0
21:27:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:27:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:27:21 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:27:37 INFO  : ps7_init is completed.
21:27:38 INFO  : ps7_post_config is completed.
21:27:38 INFO  : Processor reset is completed for ps7_cortexa9_0
21:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:32:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:32:16 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:23 INFO  : ps7_init is completed.
21:32:23 INFO  : ps7_post_config is completed.
21:32:23 INFO  : Processor reset is completed for ps7_cortexa9_0
21:37:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:37:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:37:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:37:38 INFO  : ps7_init is completed.
21:37:38 INFO  : ps7_post_config is completed.
21:37:38 INFO  : Processor reset is completed for ps7_cortexa9_0
22:31:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:31:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:31:19 INFO  : ps7_init is completed.
22:31:19 INFO  : ps7_post_config is completed.
22:31:19 INFO  : Processor reset is completed for ps7_cortexa9_0
22:34:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:34:47 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:35:03 INFO  : ps7_init is completed.
22:35:03 INFO  : ps7_post_config is completed.
22:35:04 INFO  : Processor reset is completed for ps7_cortexa9_0
07:24:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
07:24:54 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:25:30 INFO  : ps7_init is completed.
07:25:30 INFO  : ps7_post_config is completed.
07:25:30 INFO  : Processor reset is completed for ps7_cortexa9_0
07:30:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
07:30:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:30:27 INFO  : ps7_init is completed.
07:30:27 INFO  : ps7_post_config is completed.
07:30:28 INFO  : Processor reset is completed for ps7_cortexa9_0
07:36:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
07:36:33 INFO  : Processor reset is completed for ps7_cortexa9_0
09:12:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:12:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:12:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:12:35 INFO  : ps7_init is completed.
09:12:35 INFO  : ps7_post_config is completed.
09:12:36 INFO  : Processor reset is completed for ps7_cortexa9_0
09:18:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:18:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:18:27 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:18:43 INFO  : ps7_init is completed.
09:18:43 INFO  : ps7_post_config is completed.
09:18:43 INFO  : Processor reset is completed for ps7_cortexa9_0
09:23:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:23:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:23:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:23:56 INFO  : ps7_init is completed.
09:23:56 INFO  : ps7_post_config is completed.
09:23:56 INFO  : Processor reset is completed for ps7_cortexa9_0
09:28:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:28:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:28:24 INFO  : ps7_init is completed.
09:28:24 INFO  : ps7_post_config is completed.
09:28:24 INFO  : Processor reset is completed for ps7_cortexa9_0
09:30:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:30:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:30:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:31:07 INFO  : ps7_init is completed.
09:31:07 INFO  : ps7_post_config is completed.
09:31:07 INFO  : Processor reset is completed for ps7_cortexa9_0
09:34:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:34:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:34:39 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:34:50 INFO  : ps7_init is completed.
09:34:50 INFO  : ps7_post_config is completed.
09:34:50 INFO  : Processor reset is completed for ps7_cortexa9_0
09:38:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:38:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:38:46 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:38:56 INFO  : ps7_init is completed.
09:38:56 INFO  : ps7_post_config is completed.
09:38:56 INFO  : Processor reset is completed for ps7_cortexa9_0
09:41:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:41:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:41:52 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:00 INFO  : ps7_init is completed.
09:42:00 INFO  : ps7_post_config is completed.
09:42:00 INFO  : Processor reset is completed for ps7_cortexa9_0
09:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:44:32 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:44:41 INFO  : ps7_init is completed.
09:44:41 INFO  : ps7_post_config is completed.
09:44:42 INFO  : Processor reset is completed for ps7_cortexa9_0
09:46:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:46:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:46:59 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:47:10 INFO  : ps7_init is completed.
09:47:10 INFO  : ps7_post_config is completed.
09:47:10 INFO  : Processor reset is completed for ps7_cortexa9_0
09:51:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:51:22 INFO  : Processor reset is completed for ps7_cortexa9_0
09:53:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:53:39 INFO  : Processor reset is completed for ps7_cortexa9_0
09:59:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:59:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:59:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:59:14 INFO  : ps7_init is completed.
09:59:14 INFO  : ps7_post_config is completed.
09:59:14 INFO  : Processor reset is completed for ps7_cortexa9_0
10:09:21 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:09:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:12:18 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:12:28 INFO  : ps7_init is completed.
10:12:28 INFO  : ps7_post_config is completed.
10:12:28 INFO  : Processor reset is completed for ps7_cortexa9_0
10:15:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:15:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:15:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:09 INFO  : ps7_init is completed.
10:16:09 INFO  : ps7_post_config is completed.
10:16:09 INFO  : Processor reset is completed for ps7_cortexa9_0
10:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:19:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:19:34 INFO  : ps7_init is completed.
10:19:34 INFO  : ps7_post_config is completed.
10:19:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:29:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:29:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:29:24 INFO  : ps7_init is completed.
10:29:24 INFO  : ps7_post_config is completed.
10:29:24 INFO  : Processor reset is completed for ps7_cortexa9_0
11:00:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:00:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:00:21 INFO  : ps7_init is completed.
11:00:22 INFO  : ps7_post_config is completed.
11:00:22 INFO  : Processor reset is completed for ps7_cortexa9_0
11:07:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:07:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:07:18 INFO  : ps7_init is completed.
11:07:18 INFO  : ps7_post_config is completed.
11:07:18 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:10:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:10:25 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:10:34 INFO  : ps7_init is completed.
11:10:34 INFO  : ps7_post_config is completed.
11:10:34 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:18:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:37 INFO  : ps7_init is completed.
11:18:38 INFO  : ps7_post_config is completed.
11:18:38 INFO  : Processor reset is completed for ps7_cortexa9_0
11:22:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:22:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:22:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:22:26 INFO  : ps7_init is completed.
11:22:26 INFO  : ps7_post_config is completed.
11:22:27 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:11:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:12:02 INFO  : ps7_init is completed.
12:12:02 INFO  : ps7_post_config is completed.
12:12:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:15:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:15:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:15:41 INFO  : ps7_init is completed.
12:15:41 INFO  : ps7_post_config is completed.
12:15:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:40:59 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:41:09 INFO  : ps7_init is completed.
12:41:09 INFO  : ps7_post_config is completed.
12:41:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:42:27 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:45:04 INFO  : Processor reset is completed for ps7_cortexa9_0
14:38:39 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:56:06 INFO  : Registering command handlers for SDK TCF services
19:56:07 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
19:56:33 INFO  : XSCT server has started successfully.
19:56:38 INFO  : Successfully done setting XSCT server connection channel  
19:56:38 INFO  : Successfully done setting SDK workspace  
20:38:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:38:29 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:38:53 INFO  : ps7_init is completed.
20:38:53 INFO  : ps7_post_config is completed.
20:38:53 INFO  : Processor reset is completed for ps7_cortexa9_0
20:41:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:41:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:41:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:41:47 INFO  : ps7_init is completed.
20:41:47 INFO  : ps7_post_config is completed.
20:41:47 INFO  : Processor reset is completed for ps7_cortexa9_0
20:44:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:44:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:44:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:44:41 INFO  : Processor reset is completed for ps7_cortexa9_0
20:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:44:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:45:44 INFO  : ps7_init is completed.
20:45:44 INFO  : ps7_post_config is completed.
20:45:44 INFO  : Processor reset is completed for ps7_cortexa9_0
21:04:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:04:53 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:10 INFO  : ps7_init is completed.
21:05:10 INFO  : ps7_post_config is completed.
21:05:10 INFO  : Processor reset is completed for ps7_cortexa9_0
21:09:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:09:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:10:16 INFO  : ps7_init is completed.
21:10:16 INFO  : ps7_post_config is completed.
21:10:16 INFO  : Processor reset is completed for ps7_cortexa9_0
21:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:14:11 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:20 INFO  : ps7_init is completed.
21:14:20 INFO  : ps7_post_config is completed.
21:14:20 INFO  : Processor reset is completed for ps7_cortexa9_0
21:17:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:17:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:17:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:17:44 INFO  : ps7_init is completed.
21:17:44 INFO  : ps7_post_config is completed.
21:17:44 INFO  : Processor reset is completed for ps7_cortexa9_0
21:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:31:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:31:20 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:31:30 INFO  : ps7_init is completed.
21:31:30 INFO  : ps7_post_config is completed.
21:31:30 INFO  : Processor reset is completed for ps7_cortexa9_0
21:32:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:32:55 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:33:15 INFO  : ps7_init is completed.
21:33:15 INFO  : ps7_post_config is completed.
21:33:15 INFO  : Processor reset is completed for ps7_cortexa9_0
21:36:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:36:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:36:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:38:34 INFO  : ps7_init is completed.
21:38:34 INFO  : ps7_post_config is completed.
21:38:34 INFO  : Processor reset is completed for ps7_cortexa9_0
21:42:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:42:28 INFO  : Processor reset is completed for ps7_cortexa9_0
22:03:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:03:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:03:09 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:03:21 INFO  : ps7_init is completed.
22:03:22 INFO  : ps7_post_config is completed.
22:03:22 INFO  : Processor reset is completed for ps7_cortexa9_0
22:35:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:35:51 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:36:01 INFO  : ps7_init is completed.
22:36:01 INFO  : ps7_post_config is completed.
22:36:01 INFO  : Processor reset is completed for ps7_cortexa9_0
22:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:38:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
22:38:12 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:38:24 INFO  : ps7_init is completed.
22:38:24 INFO  : ps7_post_config is completed.
22:38:25 INFO  : Processor reset is completed for ps7_cortexa9_0
23:02:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:02:14 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:02:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:02:36 INFO  : ps7_init is completed.
23:02:36 INFO  : ps7_post_config is completed.
23:02:36 INFO  : Processor reset is completed for ps7_cortexa9_0
23:04:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:04:40 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:04:57 INFO  : ps7_init is completed.
23:04:57 INFO  : ps7_post_config is completed.
23:04:57 INFO  : Processor reset is completed for ps7_cortexa9_0
23:15:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:15:15 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:15:26 INFO  : ps7_init is completed.
23:15:26 INFO  : ps7_post_config is completed.
23:15:26 INFO  : Processor reset is completed for ps7_cortexa9_0
23:25:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:25:26 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:25:57 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:05 INFO  : ps7_init is completed.
23:26:05 INFO  : ps7_post_config is completed.
23:26:06 INFO  : Processor reset is completed for ps7_cortexa9_0
23:37:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:38:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:38:14 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:38:23 INFO  : ps7_init is completed.
23:38:23 INFO  : ps7_post_config is completed.
23:38:23 INFO  : Processor reset is completed for ps7_cortexa9_0
23:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:40:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:40:48 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:41:06 INFO  : ps7_init is completed.
23:41:07 INFO  : ps7_post_config is completed.
23:41:07 INFO  : Processor reset is completed for ps7_cortexa9_0
23:50:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:50:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:50:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:51:13 INFO  : ps7_init is completed.
23:51:13 INFO  : ps7_post_config is completed.
23:51:14 INFO  : Processor reset is completed for ps7_cortexa9_0
23:55:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:55:20 INFO  : Processor reset is completed for ps7_cortexa9_0
23:57:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:57:20 INFO  : Processor reset is completed for ps7_cortexa9_0
23:58:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:58:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
23:58:22 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:58:33 INFO  : ps7_init is completed.
23:58:33 INFO  : ps7_post_config is completed.
23:58:33 INFO  : Processor reset is completed for ps7_cortexa9_0
00:01:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:01:13 INFO  : Processor reset is completed for ps7_cortexa9_0
00:35:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:35:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
00:35:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:36:17 INFO  : ps7_init is completed.
00:36:17 INFO  : ps7_post_config is completed.
00:36:17 INFO  : Processor reset is completed for ps7_cortexa9_0
00:45:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:45:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
00:45:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:45:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:45:35 INFO  : Processor reset is completed for ps7_cortexa9_0
00:45:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:46:00 INFO  : Processor reset is completed for ps7_cortexa9_0
00:46:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:46:21 INFO  : Processor reset is completed for ps7_cortexa9_0
00:46:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:46:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
00:46:41 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:46:59 INFO  : ps7_init is completed.
00:46:59 INFO  : ps7_post_config is completed.
00:46:59 INFO  : Processor reset is completed for ps7_cortexa9_0
00:48:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:48:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
00:48:21 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:48:34 INFO  : ps7_init is completed.
00:48:35 INFO  : ps7_post_config is completed.
00:48:35 INFO  : Processor reset is completed for ps7_cortexa9_0
00:57:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
00:57:51 INFO  : Processor reset is completed for ps7_cortexa9_0
00:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
00:59:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
00:59:25 INFO  : ps7_init is completed.
00:59:25 INFO  : ps7_post_config is completed.
00:59:25 INFO  : Processor reset is completed for ps7_cortexa9_0
01:09:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:09:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
01:09:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:09:37 INFO  : ps7_init is completed.
01:09:37 INFO  : ps7_post_config is completed.
01:09:37 INFO  : Processor reset is completed for ps7_cortexa9_0
01:14:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:14:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
01:14:05 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:14:36 INFO  : ps7_init is completed.
01:14:36 INFO  : ps7_post_config is completed.
01:14:36 INFO  : Processor reset is completed for ps7_cortexa9_0
01:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
01:28:42 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:28:53 INFO  : ps7_init is completed.
01:28:53 INFO  : ps7_post_config is completed.
01:28:53 INFO  : Processor reset is completed for ps7_cortexa9_0
01:43:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:43:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
01:43:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:43:51 INFO  : ps7_init is completed.
01:43:51 INFO  : ps7_post_config is completed.
01:43:51 INFO  : Processor reset is completed for ps7_cortexa9_0
07:29:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
07:38:53 INFO  : Registering command handlers for SDK TCF services
07:38:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
07:38:58 INFO  : XSCT server has started successfully.
07:38:58 INFO  : Successfully done setting XSCT server connection channel  
07:39:20 INFO  : Successfully done setting SDK workspace  
07:52:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
07:52:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
07:52:42 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
07:53:54 INFO  : ps7_init is completed.
07:53:54 INFO  : ps7_post_config is completed.
07:53:54 INFO  : Processor reset is completed for ps7_cortexa9_0
08:06:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:06:48 INFO  : Processor reset is completed for ps7_cortexa9_0
08:07:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:07:21 INFO  : Processor reset is completed for ps7_cortexa9_0
08:07:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:07:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:07:45 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:07:56 INFO  : ps7_init is completed.
08:07:56 INFO  : ps7_post_config is completed.
08:07:56 INFO  : Processor reset is completed for ps7_cortexa9_0
08:40:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:40:20 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:40:37 INFO  : ps7_init is completed.
08:40:37 INFO  : ps7_post_config is completed.
08:40:38 INFO  : Processor reset is completed for ps7_cortexa9_0
09:08:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:08:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:08:15 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:08:36 INFO  : ps7_init is completed.
09:08:37 INFO  : ps7_post_config is completed.
09:08:37 INFO  : Processor reset is completed for ps7_cortexa9_0
09:10:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:10:20 INFO  : Processor reset is completed for ps7_cortexa9_0
09:28:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:28:04 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:28:12 INFO  : ps7_init is completed.
09:28:12 INFO  : ps7_post_config is completed.
09:28:13 INFO  : Processor reset is completed for ps7_cortexa9_0
09:37:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:37:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:37:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:42:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:42:20 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:42:29 INFO  : ps7_init is completed.
09:42:29 INFO  : ps7_post_config is completed.
09:42:29 INFO  : Processor reset is completed for ps7_cortexa9_0
09:42:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:42:54 INFO  : Processor reset is completed for ps7_cortexa9_0
10:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:16:35 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:16:47 INFO  : ps7_init is completed.
10:16:47 INFO  : ps7_post_config is completed.
10:16:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:31:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
10:31:43 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
10:31:53 INFO  : ps7_init is completed.
10:31:53 INFO  : ps7_post_config is completed.
10:31:54 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:16:58 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:17:37 INFO  : ps7_init is completed.
11:17:38 INFO  : ps7_post_config is completed.
11:17:38 INFO  : Processor reset is completed for ps7_cortexa9_0
12:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:49:01 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:49:10 INFO  : ps7_init is completed.
12:49:10 INFO  : ps7_post_config is completed.
12:49:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:49:25 INFO  : Processor reset is completed for ps7_cortexa9_0
13:17:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:02:20 INFO  : Registering command handlers for SDK TCF services
18:02:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:02:25 INFO  : XSCT server has started successfully.
18:02:28 INFO  : Successfully done setting XSCT server connection channel  
18:02:28 INFO  : Successfully done setting SDK workspace  
18:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:47:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:47:10 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:47:35 INFO  : ps7_init is completed.
18:47:35 INFO  : ps7_post_config is completed.
18:47:35 INFO  : Processor reset is completed for ps7_cortexa9_0
18:54:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:54:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:54:24 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:54:36 INFO  : ps7_init is completed.
18:54:36 INFO  : ps7_post_config is completed.
18:54:37 INFO  : Processor reset is completed for ps7_cortexa9_0
19:00:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:01:01 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:41:03 INFO  : Registering command handlers for SDK TCF services
20:41:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:41:07 INFO  : XSCT server has started successfully.
20:41:08 INFO  : Successfully done setting XSCT server connection channel  
20:41:08 INFO  : Successfully done setting SDK workspace  
20:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:58:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:01:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:01:12 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:01:28 INFO  : ps7_init is completed.
21:01:28 INFO  : ps7_post_config is completed.
21:01:28 INFO  : Processor reset is completed for ps7_cortexa9_0
21:04:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:05:00 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:05:19 INFO  : ps7_init is completed.
21:05:20 INFO  : ps7_post_config is completed.
21:05:20 INFO  : Processor reset is completed for ps7_cortexa9_0
21:57:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:50:27 INFO  : Registering command handlers for SDK TCF services
09:50:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
09:50:34 INFO  : XSCT server has started successfully.
09:50:38 INFO  : Successfully done setting XSCT server connection channel  
09:50:38 INFO  : Successfully done setting SDK workspace  
11:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:18:38 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:18:57 INFO  : ps7_init is completed.
11:18:57 INFO  : ps7_post_config is completed.
11:18:57 INFO  : Processor reset is completed for ps7_cortexa9_0
13:05:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:09:03 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:09:14 INFO  : ps7_init is completed.
13:09:14 INFO  : ps7_post_config is completed.
13:09:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:18:53 INFO  : Processor reset is completed for ps7_cortexa9_0
13:43:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:51:36 INFO  : Registering command handlers for SDK TCF services
20:51:37 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:51:44 INFO  : XSCT server has started successfully.
20:51:51 INFO  : Successfully done setting XSCT server connection channel  
20:52:00 INFO  : Successfully done setting SDK workspace  
10:50:57 INFO  : Registering command handlers for SDK TCF services
10:50:57 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
10:51:02 INFO  : XSCT server has started successfully.
10:51:02 INFO  : Successfully done setting XSCT server connection channel  
10:51:04 INFO  : Successfully done setting SDK workspace  
11:02:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
11:02:53 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
11:03:55 INFO  : ps7_init is completed.
11:03:55 INFO  : ps7_post_config is completed.
11:03:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:06:06 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:06:50 INFO  : ps7_init is completed.
16:06:50 INFO  : ps7_post_config is completed.
16:06:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:07:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:20:19 INFO  : Registering command handlers for SDK TCF services
18:20:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:20:23 INFO  : XSCT server has started successfully.
18:20:27 INFO  : Successfully done setting XSCT server connection channel  
18:20:27 INFO  : Successfully done setting SDK workspace  
12:11:55 INFO  : Registering command handlers for SDK TCF services
12:11:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
12:12:01 INFO  : XSCT server has started successfully.
12:12:01 INFO  : Successfully done setting XSCT server connection channel  
12:12:04 INFO  : Successfully done setting SDK workspace  
10:47:06 INFO  : Registering command handlers for SDK TCF services
10:47:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
10:47:11 INFO  : XSCT server has started successfully.
10:47:14 INFO  : Successfully done setting XSCT server connection channel  
10:47:14 INFO  : Successfully done setting SDK workspace  
01:32:50 INFO  : Registering command handlers for SDK TCF services
01:32:51 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
01:32:55 INFO  : XSCT server has started successfully.
01:32:58 INFO  : Successfully done setting XSCT server connection channel  
01:32:58 INFO  : Successfully done setting SDK workspace  
01:37:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:37:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
01:37:17 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
01:41:24 INFO  : ps7_init is completed.
01:41:24 INFO  : ps7_post_config is completed.
01:41:24 INFO  : Processor reset is completed for ps7_cortexa9_0
01:44:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
01:44:33 INFO  : Processor reset is completed for ps7_cortexa9_0
02:15:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
02:15:14 INFO  : Processor reset is completed for ps7_cortexa9_0
02:19:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
07:46:06 INFO  : Registering command handlers for SDK TCF services
07:46:06 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
07:46:10 INFO  : XSCT server has started successfully.
07:46:13 INFO  : Successfully done setting XSCT server connection channel  
07:46:14 INFO  : Successfully done setting SDK workspace  
17:51:53 INFO  : Registering command handlers for SDK TCF services
17:51:53 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
17:51:57 INFO  : XSCT server has started successfully.
17:52:00 INFO  : Successfully done setting XSCT server connection channel  
17:52:00 INFO  : Successfully done setting SDK workspace  
17:52:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
17:52:46 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
17:59:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:00:47 INFO  : ps7_init is completed.
18:00:47 INFO  : ps7_post_config is completed.
18:00:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:58:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
01:00:19 INFO  : Registering command handlers for SDK TCF services
01:00:19 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
01:00:24 INFO  : XSCT server has started successfully.
01:00:24 INFO  : Successfully done setting XSCT server connection channel  
01:00:28 INFO  : Successfully done setting SDK workspace  
23:33:32 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
23:33:35 INFO  : XSCT server has started successfully.
23:33:35 INFO  : Successfully done setting XSCT server connection channel  
23:33:39 INFO  : Successfully done setting SDK workspace  
23:33:42 INFO  : Registering command handlers for SDK TCF services
12:59:27 INFO  : Registering command handlers for SDK TCF services
12:59:28 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
12:59:31 INFO  : XSCT server has started successfully.
12:59:34 INFO  : Successfully done setting XSCT server connection channel  
12:59:37 INFO  : Successfully done setting SDK workspace  
13:12:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
13:12:31 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
13:13:38 INFO  : ps7_init is completed.
13:13:38 INFO  : ps7_post_config is completed.
13:13:38 INFO  : Processor reset is completed for ps7_cortexa9_0
14:07:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:48:16 INFO  : Registering command handlers for SDK TCF services
20:48:16 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:48:21 INFO  : XSCT server has started successfully.
20:48:37 INFO  : Successfully done setting XSCT server connection channel  
20:48:38 INFO  : Successfully done setting SDK workspace  
09:29:29 INFO  : Registering command handlers for SDK TCF services
09:29:30 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
09:29:33 INFO  : XSCT server has started successfully.
09:29:36 INFO  : Successfully done setting XSCT server connection channel  
09:29:38 INFO  : Successfully done setting SDK workspace  
09:30:09 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1583465657618,  Project:1575810711583
09:30:09 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:30:10 INFO  : Copied contents of C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
09:30:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:30:56 ERROR : (XSDB Server)ERROR: [Hsi 55-1433] Error boost::filesystem::directory_iterator::construct: Access is denied: "C:/Users/User/AppData/Local/Temp\msdtadmin"

09:30:56 ERROR : Failed to call sync_sw_with_hw_change
Reason: ERROR: [Common 17-39] 'hsi::open_sw_design' failed due to earlier errors.

09:30:56 ERROR : Error updating BSP project MSS files.
09:30:57 INFO  : Updating hardware inferred compiler options for test1.
09:30:57 INFO  : Clearing existing target manager status.
09:30:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:31:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:33:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:33:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:33:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:33:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:33:38 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
09:33:38 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

09:33:38 INFO  : Unable to read in MSS file C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\test1_bsp\system.mss : null
09:33:38 ERROR : Failed to closesw "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss'.
Design is not opened in the current session.


09:33:51 INFO  : ps7_init is completed.
09:33:51 INFO  : ps7_post_config is completed.
09:33:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
16:45:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:47:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:47:13 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
16:47:13 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

16:47:13 INFO  : Unable to read in MSS file C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\test1_bsp\system.mss : null
16:47:13 ERROR : Failed to closesw "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss'.
Design is not opened in the current session.


16:47:20 INFO  : ps7_init is completed.
16:47:20 INFO  : ps7_post_config is completed.
16:47:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:59:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:59:04 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
17:59:04 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

17:59:04 INFO  : Unable to read in MSS file C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\test1_bsp\system.mss : null
17:59:04 ERROR : Failed to closesw "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss'.
Design is not opened in the current session.


17:59:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
17:59:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
18:02:30 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:02:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

18:02:46 ERROR :  [Common 17-39] 'hsi::current_sw_design' failed due to earlier errors.
18:02:46 ERROR : (XSDB Server)ERROR: [Hsi 55-1558] Software Design system system is not found

18:02:46 INFO  : Unable to read in MSS file C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\test1_bsp\system.mss : null
18:02:46 ERROR : Failed to closesw "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss"
Reason: Cannot close sw design 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1_bsp/system.mss'.
Design is not opened in the current session.


18:02:54 INFO  : ps7_init is completed.
18:02:54 INFO  : ps7_post_config is completed.
18:02:54 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:17:54 INFO  : Registering command handlers for SDK TCF services
12:17:55 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
12:18:00 INFO  : XSCT server has started successfully.
12:18:03 INFO  : Successfully done setting XSCT server connection channel  
12:18:03 INFO  : Successfully done setting SDK workspace  
12:18:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:18:21 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
12:18:34 INFO  : 'fpga -state' command is executed.
12:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:34 INFO  : Jtag cable 'Digilent JTAG-SMT1 210203823927A' is selected.
12:18:34 INFO  : 'jtag frequency' command is executed.
12:18:34 INFO  : Sourcing of 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:35 INFO  : Context for 'APU' is selected.
12:18:35 INFO  : Hardware design information is loaded from 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:18:35 INFO  : Context for 'APU' is selected.
12:18:35 INFO  : 'stop' command is executed.
12:18:35 INFO  : 'ps7_init' command is executed.
12:18:35 INFO  : 'ps7_post_config' command is executed.
12:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:18:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:36 INFO  : The application 'C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1/Debug/test1.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:18:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A"} -index 0
loadhw C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/system.hdf
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A"} -index 0
dow C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/test1/Debug/test1.elf
----------------End of Script----------------

12:18:36 INFO  : Memory regions updated for context APU
12:18:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:18:36 INFO  : 'con' command is executed.
12:18:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A"} -index 0
con
----------------End of Script----------------

12:18:36 INFO  : Launch script is exported to file 'C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_test1.elf_on_local.tcl'
12:51:11 INFO  : Disconnected from the channel tcfchan#1.
20:32:20 INFO  : Registering command handlers for SDK TCF services
20:32:20 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:32:25 INFO  : XSCT server has started successfully.
20:32:34 INFO  : Successfully done setting XSCT server connection channel  
20:32:40 INFO  : Successfully done setting SDK workspace  
20:49:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:49:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
20:49:34 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:49:58 INFO  : ps7_init is completed.
20:49:58 INFO  : ps7_post_config is completed.
20:49:58 INFO  : Processor reset is completed for ps7_cortexa9_0
20:50:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
20:50:53 INFO  : Processor reset is completed for ps7_cortexa9_0
21:19:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
21:19:13 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:19:28 INFO  : ps7_init is completed.
21:19:28 INFO  : ps7_post_config is completed.
21:19:28 INFO  : Processor reset is completed for ps7_cortexa9_0
21:19:43 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
21:19:46 INFO  : Processor reset is completed for ps7_cortexa9_0
08:09:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:09:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:09:41 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:10:04 INFO  : ps7_init is completed.
08:10:04 INFO  : ps7_post_config is completed.
08:10:04 INFO  : Processor reset is completed for ps7_cortexa9_0
08:10:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:10:39 INFO  : Processor reset is completed for ps7_cortexa9_0
08:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:24:45 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:24:55 INFO  : ps7_init is completed.
08:24:55 INFO  : ps7_post_config is completed.
08:24:55 INFO  : Processor reset is completed for ps7_cortexa9_0
08:30:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:30:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:31:01 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:31:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:31:15 INFO  : Processor reset is completed for ps7_cortexa9_0
08:54:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:54:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
08:55:02 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
08:55:20 INFO  : ps7_init is completed.
08:55:20 INFO  : ps7_post_config is completed.
08:55:20 INFO  : Processor reset is completed for ps7_cortexa9_0
08:58:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
08:59:03 INFO  : Processor reset is completed for ps7_cortexa9_0
09:40:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:40:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:40:49 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:41:07 INFO  : ps7_init is completed.
09:41:07 INFO  : ps7_post_config is completed.
09:41:07 INFO  : Processor reset is completed for ps7_cortexa9_0
09:58:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:58:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent JTAG-SMT1 210203823927A" && level==0} -index 1' command is executed.
09:58:28 INFO  : FPGA configured successfully with bitstream "C:/Users/User/Documents/Vivado_2016_4/fullSystemAttempt1/fullSystemAttempt1.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
09:58:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:58:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:14:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:14:14 INFO  : Registering command handlers for SDK TCF services
20:14:14 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
20:14:20 INFO  : XSCT server has started successfully.
20:14:20 INFO  : Successfully done setting XSCT server connection channel  
20:14:26 INFO  : Successfully done setting SDK workspace  
18:19:22 INFO  : Registering command handlers for SDK TCF services
18:19:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:19:30 INFO  : XSCT server has started successfully.
18:19:30 INFO  : Successfully done setting XSCT server connection channel  
18:19:34 INFO  : Successfully done setting SDK workspace  
18:38:55 INFO  : Registering command handlers for SDK TCF services
18:38:56 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\User\Documents\Vivado_2016_4\fullSystemAttempt1\fullSystemAttempt1.sdk\temp_xsdb_launch_script.tcl
18:39:00 INFO  : XSCT server has started successfully.
18:39:02 INFO  : Successfully done setting XSCT server connection channel  
18:39:02 INFO  : Successfully done setting SDK workspace  
