
cariomart_mss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000033f4  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000520  200033f4  200033f4  0000b3f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000000bc  20003914  20003914  0000b914  2**2
                  ALLOC
  3 .stack        00003000  200039d0  200039d0  0000b914  2**0
                  ALLOC
  4 .comment      00000158  00000000  00000000  0000b914  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 000003c8  00000000  00000000  0000ba6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000700  00000000  00000000  0000be34  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00006688  00000000  00000000  0000c534  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000c79  00000000  00000000  00012bbc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00002648  00000000  00000000  00013835  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000012ec  00000000  00000000  00015e80  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00001d3b  00000000  00000000  0001716c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000013c5  00000000  00000000  00018ea7  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 00038a55  00000000  00000000  0001a26c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  00052cc1  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000388  00000000  00000000  00052ce6  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20001249 	.word	0x20001249
2000006c:	20001275 	.word	0x20001275
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	2000085d 	.word	0x2000085d
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000090d 	.word	0x2000090d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>
2000034c:	e7fe      	b.n	2000034c <CommError_IRQHandler+0x2>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	200012a1 	.word	0x200012a1
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	200033f4 	.word	0x200033f4
20000450:	200033f4 	.word	0x200033f4
20000454:	200033f4 	.word	0x200033f4
20000458:	20003914 	.word	0x20003914
2000045c:	00000000 	.word	0x00000000
20000460:	20003914 	.word	0x20003914
20000464:	200039d0 	.word	0x200039d0
20000468:	200014e5 	.word	0x200014e5
2000046c:	20000945 	.word	0x20000945

20000470 <__do_global_dtors_aux>:
20000470:	f643 1314 	movw	r3, #14612	; 0x3914
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f243 30f4 	movw	r0, #13300	; 0x33f4
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
200004a0:	b480      	push	{r7}
200004a2:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
200004a4:	f245 0300 	movw	r3, #20480	; 0x5000
200004a8:	f2c4 0300 	movt	r3, #16384	; 0x4000
200004ac:	f04f 0201 	mov.w	r2, #1
200004b0:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200004b2:	f3bf 8f4f 	dsb	sy
}
200004b6:	46bd      	mov	sp, r7
200004b8:	bc80      	pop	{r7}
200004ba:	4770      	bx	lr

200004bc <LCD_send>:
	uint8_t bytes[2] = { 0x7c , 0x00 };
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
	LCD_setHome();
}

void LCD_send(char* string) {
200004bc:	b580      	push	{r7, lr}
200004be:	b082      	sub	sp, #8
200004c0:	af00      	add	r7, sp, #0
200004c2:	6078      	str	r0, [r7, #4]
	MSS_UART_polled_tx_string( &g_mss_uart1, (uint8_t*)string);
200004c4:	f643 107c 	movw	r0, #14716	; 0x397c
200004c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200004cc:	6879      	ldr	r1, [r7, #4]
200004ce:	f000 fd41 	bl	20000f54 <MSS_UART_polled_tx_string>
}
200004d2:	f107 0708 	add.w	r7, r7, #8
200004d6:	46bd      	mov	sp, r7
200004d8:	bd80      	pop	{r7, pc}
200004da:	bf00      	nop

200004dc <LCD_print>:

void LCD_print(char* string) {
200004dc:	b580      	push	{r7, lr}
200004de:	b082      	sub	sp, #8
200004e0:	af00      	add	r7, sp, #0
200004e2:	6078      	str	r0, [r7, #4]
	MUX_changeSource(1);
200004e4:	f04f 0001 	mov.w	r0, #1
200004e8:	f000 fa40 	bl	2000096c <MUX_changeSource>
	LCD_send(string);
200004ec:	6878      	ldr	r0, [r7, #4]
200004ee:	f7ff ffe5 	bl	200004bc <LCD_send>
}
200004f2:	f107 0708 	add.w	r7, r7, #8
200004f6:	46bd      	mov	sp, r7
200004f8:	bd80      	pop	{r7, pc}
200004fa:	bf00      	nop

200004fc <LCD_setX>:
	MUX_changeSource(1);
	uint8_t bytes[6] = { 0x7c , 0x05 , x1 , (0x7f - y1) , x2 , (0x7f - y2) };
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
}

void LCD_setX(uint8_t x) {
200004fc:	b580      	push	{r7, lr}
200004fe:	b084      	sub	sp, #16
20000500:	af00      	add	r7, sp, #0
20000502:	4603      	mov	r3, r0
20000504:	71fb      	strb	r3, [r7, #7]
	MUX_changeSource(1);
20000506:	f04f 0001 	mov.w	r0, #1
2000050a:	f000 fa2f 	bl	2000096c <MUX_changeSource>
	uint8_t bytes[3] = { 0x7c , 0x18 , x };
2000050e:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000512:	733b      	strb	r3, [r7, #12]
20000514:	f04f 0318 	mov.w	r3, #24
20000518:	737b      	strb	r3, [r7, #13]
2000051a:	79fb      	ldrb	r3, [r7, #7]
2000051c:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000051e:	f107 030c 	add.w	r3, r7, #12
20000522:	f643 107c 	movw	r0, #14716	; 0x397c
20000526:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000052a:	4619      	mov	r1, r3
2000052c:	f04f 0203 	mov.w	r2, #3
20000530:	f000 fc9e 	bl	20000e70 <MSS_UART_polled_tx>
}
20000534:	f107 0710 	add.w	r7, r7, #16
20000538:	46bd      	mov	sp, r7
2000053a:	bd80      	pop	{r7, pc}

2000053c <LCD_setY>:

void LCD_setY(uint8_t y) {
2000053c:	b580      	push	{r7, lr}
2000053e:	b084      	sub	sp, #16
20000540:	af00      	add	r7, sp, #0
20000542:	4603      	mov	r3, r0
20000544:	71fb      	strb	r3, [r7, #7]
	MUX_changeSource(1);
20000546:	f04f 0001 	mov.w	r0, #1
2000054a:	f000 fa0f 	bl	2000096c <MUX_changeSource>
	uint8_t bytes[3] = { 0x7c , 0x19 , y };
2000054e:	f04f 037c 	mov.w	r3, #124	; 0x7c
20000552:	733b      	strb	r3, [r7, #12]
20000554:	f04f 0319 	mov.w	r3, #25
20000558:	737b      	strb	r3, [r7, #13]
2000055a:	79fb      	ldrb	r3, [r7, #7]
2000055c:	73bb      	strb	r3, [r7, #14]
	MSS_UART_polled_tx( &g_mss_uart1, bytes, sizeof(bytes) );
2000055e:	f107 030c 	add.w	r3, r7, #12
20000562:	f643 107c 	movw	r0, #14716	; 0x397c
20000566:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000056a:	4619      	mov	r1, r3
2000056c:	f04f 0203 	mov.w	r2, #3
20000570:	f000 fc7e 	bl	20000e70 <MSS_UART_polled_tx>
}
20000574:	f107 0710 	add.w	r7, r7, #16
20000578:	46bd      	mov	sp, r7
2000057a:	bd80      	pop	{r7, pc}

2000057c <LCD_setHome>:

void LCD_setHome() {
2000057c:	b580      	push	{r7, lr}
2000057e:	af00      	add	r7, sp, #0
	LCD_setLineNum(0);
20000580:	f04f 0000 	mov.w	r0, #0
20000584:	f000 f802 	bl	2000058c <LCD_setLineNum>
}
20000588:	bd80      	pop	{r7, pc}
2000058a:	bf00      	nop

2000058c <LCD_setLineNum>:

void LCD_setLineNum(int line) {
2000058c:	b580      	push	{r7, lr}
2000058e:	b082      	sub	sp, #8
20000590:	af00      	add	r7, sp, #0
20000592:	6078      	str	r0, [r7, #4]
	LCD_setX(textProps.horiz_indent);
20000594:	f643 1354 	movw	r3, #14676	; 0x3954
20000598:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000059c:	685b      	ldr	r3, [r3, #4]
2000059e:	b2db      	uxtb	r3, r3
200005a0:	4618      	mov	r0, r3
200005a2:	f7ff ffab 	bl	200004fc <LCD_setX>
	LCD_setY((127 - textProps.vert_indent) - (line * (8 + textProps.padding)));
200005a6:	f643 1354 	movw	r3, #14676	; 0x3954
200005aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ae:	68da      	ldr	r2, [r3, #12]
200005b0:	f64f 73f8 	movw	r3, #65528	; 0xfff8
200005b4:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200005b8:	ebc2 0303 	rsb	r3, r2, r3
200005bc:	b2db      	uxtb	r3, r3
200005be:	687a      	ldr	r2, [r7, #4]
200005c0:	b2d2      	uxtb	r2, r2
200005c2:	fb02 f303 	mul.w	r3, r2, r3
200005c6:	b2da      	uxtb	r2, r3
200005c8:	f643 1354 	movw	r3, #14676	; 0x3954
200005cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005d0:	689b      	ldr	r3, [r3, #8]
200005d2:	b2db      	uxtb	r3, r3
200005d4:	ebc3 0302 	rsb	r3, r3, r2
200005d8:	b2db      	uxtb	r3, r3
200005da:	f103 037f 	add.w	r3, r3, #127	; 0x7f
200005de:	b2db      	uxtb	r3, r3
200005e0:	4618      	mov	r0, r3
200005e2:	f7ff ffab 	bl	2000053c <LCD_setY>
	textProps.line_num = line;
200005e6:	f643 1354 	movw	r3, #14676	; 0x3954
200005ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
200005ee:	687a      	ldr	r2, [r7, #4]
200005f0:	601a      	str	r2, [r3, #0]
}
200005f2:	f107 0708 	add.w	r7, r7, #8
200005f6:	46bd      	mov	sp, r7
200005f8:	bd80      	pop	{r7, pc}
200005fa:	bf00      	nop

200005fc <LCD_setTextProps>:

void LCD_setTextProps(int horiz_indent, int vert_indent, int padding) {
200005fc:	b580      	push	{r7, lr}
200005fe:	b084      	sub	sp, #16
20000600:	af00      	add	r7, sp, #0
20000602:	60f8      	str	r0, [r7, #12]
20000604:	60b9      	str	r1, [r7, #8]
20000606:	607a      	str	r2, [r7, #4]
	textProps.vert_indent = vert_indent;
20000608:	f643 1354 	movw	r3, #14676	; 0x3954
2000060c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000610:	68ba      	ldr	r2, [r7, #8]
20000612:	609a      	str	r2, [r3, #8]
	textProps.horiz_indent = horiz_indent;
20000614:	f643 1354 	movw	r3, #14676	; 0x3954
20000618:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000061c:	68fa      	ldr	r2, [r7, #12]
2000061e:	605a      	str	r2, [r3, #4]
	textProps.padding = padding;
20000620:	f643 1354 	movw	r3, #14676	; 0x3954
20000624:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000628:	687a      	ldr	r2, [r7, #4]
2000062a:	60da      	str	r2, [r3, #12]
	LCD_setHome();
2000062c:	f7ff ffa6 	bl	2000057c <LCD_setHome>
}
20000630:	f107 0710 	add.w	r7, r7, #16
20000634:	46bd      	mov	sp, r7
20000636:	bd80      	pop	{r7, pc}

20000638 <LCD_incrementTimer>:
	MSS_TIM1_load_background(100000000);
	MSS_TIM1_enable_irq();
	MSS_TIM1_start();
}

void LCD_incrementTimer() {
20000638:	b590      	push	{r4, r7, lr}
2000063a:	b085      	sub	sp, #20
2000063c:	af00      	add	r7, sp, #0
	++time;
2000063e:	f643 1364 	movw	r3, #14692	; 0x3964
20000642:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000646:	681b      	ldr	r3, [r3, #0]
20000648:	f103 0201 	add.w	r2, r3, #1
2000064c:	f643 1364 	movw	r3, #14692	; 0x3964
20000650:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000654:	601a      	str	r2, [r3, #0]
	char timeStr[15] = "";
20000656:	f04f 0300 	mov.w	r3, #0
2000065a:	603b      	str	r3, [r7, #0]
2000065c:	f107 0304 	add.w	r3, r7, #4
20000660:	f04f 0200 	mov.w	r2, #0
20000664:	601a      	str	r2, [r3, #0]
20000666:	f103 0304 	add.w	r3, r3, #4
2000066a:	f04f 0200 	mov.w	r2, #0
2000066e:	601a      	str	r2, [r3, #0]
20000670:	f103 0304 	add.w	r3, r3, #4
20000674:	f04f 0200 	mov.w	r2, #0
20000678:	801a      	strh	r2, [r3, #0]
2000067a:	f103 0302 	add.w	r3, r3, #2
2000067e:	f04f 0200 	mov.w	r2, #0
20000682:	701a      	strb	r2, [r3, #0]
20000684:	f103 0301 	add.w	r3, r3, #1

	// Minutes
	if (time/60 == 0) strcat(timeStr, "0");
20000688:	f643 1364 	movw	r3, #14692	; 0x3964
2000068c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000690:	681b      	ldr	r3, [r3, #0]
20000692:	f103 033b 	add.w	r3, r3, #59	; 0x3b
20000696:	2b76      	cmp	r3, #118	; 0x76
20000698:	d810      	bhi.n	200006bc <LCD_incrementTimer+0x84>
2000069a:	463c      	mov	r4, r7
2000069c:	463b      	mov	r3, r7
2000069e:	4618      	mov	r0, r3
200006a0:	f001 fbd0 	bl	20001e44 <strlen>
200006a4:	4603      	mov	r3, r0
200006a6:	4423      	add	r3, r4
200006a8:	4618      	mov	r0, r3
200006aa:	f243 3100 	movw	r1, #13056	; 0x3300
200006ae:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006b2:	f04f 0202 	mov.w	r2, #2
200006b6:	f001 fa1f 	bl	20001af8 <memcpy>
200006ba:	e01a      	b.n	200006f2 <LCD_incrementTimer+0xba>
	else strcat(timeStr, itoa(time/60));
200006bc:	f643 1364 	movw	r3, #14692	; 0x3964
200006c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200006c4:	681b      	ldr	r3, [r3, #0]
200006c6:	f648 0289 	movw	r2, #34953	; 0x8889
200006ca:	f6c8 0288 	movt	r2, #34952	; 0x8888
200006ce:	fb82 1203 	smull	r1, r2, r2, r3
200006d2:	441a      	add	r2, r3
200006d4:	ea4f 1262 	mov.w	r2, r2, asr #5
200006d8:	ea4f 73e3 	mov.w	r3, r3, asr #31
200006dc:	ebc3 0302 	rsb	r3, r3, r2
200006e0:	4618      	mov	r0, r3
200006e2:	f000 f977 	bl	200009d4 <itoa>
200006e6:	4603      	mov	r3, r0
200006e8:	463a      	mov	r2, r7
200006ea:	4610      	mov	r0, r2
200006ec:	4619      	mov	r1, r3
200006ee:	f001 fb27 	bl	20001d40 <strcat>

	// Seconds
	strcat(timeStr,":");
200006f2:	463b      	mov	r3, r7
200006f4:	4618      	mov	r0, r3
200006f6:	f243 3104 	movw	r1, #13060	; 0x3304
200006fa:	f2c2 0100 	movt	r1, #8192	; 0x2000
200006fe:	f001 fb1f 	bl	20001d40 <strcat>
	if (time%60 == 0) strcat(timeStr, "00");
20000702:	f643 1364 	movw	r3, #14692	; 0x3964
20000706:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000070a:	6819      	ldr	r1, [r3, #0]
2000070c:	f648 0389 	movw	r3, #34953	; 0x8889
20000710:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000714:	fb83 2301 	smull	r2, r3, r3, r1
20000718:	440b      	add	r3, r1
2000071a:	ea4f 1263 	mov.w	r2, r3, asr #5
2000071e:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000722:	ebc3 0202 	rsb	r2, r3, r2
20000726:	4613      	mov	r3, r2
20000728:	ea4f 1303 	mov.w	r3, r3, lsl #4
2000072c:	ebc2 0303 	rsb	r3, r2, r3
20000730:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000734:	ebc3 0201 	rsb	r2, r3, r1
20000738:	2a00      	cmp	r2, #0
2000073a:	d108      	bne.n	2000074e <LCD_incrementTimer+0x116>
2000073c:	463b      	mov	r3, r7
2000073e:	4618      	mov	r0, r3
20000740:	f243 3108 	movw	r1, #13064	; 0x3308
20000744:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000748:	f001 fafa 	bl	20001d40 <strcat>
2000074c:	e06d      	b.n	2000082a <LCD_incrementTimer+0x1f2>
	else if (time%60 < 10) {
2000074e:	f643 1364 	movw	r3, #14692	; 0x3964
20000752:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000756:	6819      	ldr	r1, [r3, #0]
20000758:	f648 0389 	movw	r3, #34953	; 0x8889
2000075c:	f6c8 0388 	movt	r3, #34952	; 0x8888
20000760:	fb83 2301 	smull	r2, r3, r3, r1
20000764:	440b      	add	r3, r1
20000766:	ea4f 1263 	mov.w	r2, r3, asr #5
2000076a:	ea4f 73e1 	mov.w	r3, r1, asr #31
2000076e:	ebc3 0202 	rsb	r2, r3, r2
20000772:	4613      	mov	r3, r2
20000774:	ea4f 1303 	mov.w	r3, r3, lsl #4
20000778:	ebc2 0303 	rsb	r3, r2, r3
2000077c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000780:	ebc3 0201 	rsb	r2, r3, r1
20000784:	2a09      	cmp	r2, #9
20000786:	dc2c      	bgt.n	200007e2 <LCD_incrementTimer+0x1aa>
		strcat(timeStr, "0");
20000788:	463b      	mov	r3, r7
2000078a:	4618      	mov	r0, r3
2000078c:	f243 3100 	movw	r1, #13056	; 0x3300
20000790:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000794:	f001 fad4 	bl	20001d40 <strcat>
		strcat(timeStr,itoa(time%60));
20000798:	f643 1364 	movw	r3, #14692	; 0x3964
2000079c:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007a0:	6819      	ldr	r1, [r3, #0]
200007a2:	f648 0389 	movw	r3, #34953	; 0x8889
200007a6:	f6c8 0388 	movt	r3, #34952	; 0x8888
200007aa:	fb83 2301 	smull	r2, r3, r3, r1
200007ae:	440b      	add	r3, r1
200007b0:	ea4f 1263 	mov.w	r2, r3, asr #5
200007b4:	ea4f 73e1 	mov.w	r3, r1, asr #31
200007b8:	ebc3 0202 	rsb	r2, r3, r2
200007bc:	4613      	mov	r3, r2
200007be:	ea4f 1303 	mov.w	r3, r3, lsl #4
200007c2:	ebc2 0303 	rsb	r3, r2, r3
200007c6:	ea4f 0383 	mov.w	r3, r3, lsl #2
200007ca:	ebc3 0201 	rsb	r2, r3, r1
200007ce:	4610      	mov	r0, r2
200007d0:	f000 f900 	bl	200009d4 <itoa>
200007d4:	4603      	mov	r3, r0
200007d6:	463a      	mov	r2, r7
200007d8:	4610      	mov	r0, r2
200007da:	4619      	mov	r1, r3
200007dc:	f001 fab0 	bl	20001d40 <strcat>
200007e0:	e023      	b.n	2000082a <LCD_incrementTimer+0x1f2>
	}
	else strcat(timeStr,itoa(time%60));
200007e2:	f643 1364 	movw	r3, #14692	; 0x3964
200007e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007ea:	6819      	ldr	r1, [r3, #0]
200007ec:	f648 0389 	movw	r3, #34953	; 0x8889
200007f0:	f6c8 0388 	movt	r3, #34952	; 0x8888
200007f4:	fb83 2301 	smull	r2, r3, r3, r1
200007f8:	440b      	add	r3, r1
200007fa:	ea4f 1263 	mov.w	r2, r3, asr #5
200007fe:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000802:	ebc3 0202 	rsb	r2, r3, r2
20000806:	4613      	mov	r3, r2
20000808:	ea4f 1303 	mov.w	r3, r3, lsl #4
2000080c:	ebc2 0303 	rsb	r3, r2, r3
20000810:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000814:	ebc3 0201 	rsb	r2, r3, r1
20000818:	4610      	mov	r0, r2
2000081a:	f000 f8db 	bl	200009d4 <itoa>
2000081e:	4603      	mov	r3, r0
20000820:	463a      	mov	r2, r7
20000822:	4610      	mov	r0, r2
20000824:	4619      	mov	r1, r3
20000826:	f001 fa8b 	bl	20001d40 <strcat>

	// Milliseconds
	strcat(timeStr,":0");
2000082a:	463b      	mov	r3, r7
2000082c:	4618      	mov	r0, r3
2000082e:	f243 310c 	movw	r1, #13068	; 0x330c
20000832:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000836:	f001 fa83 	bl	20001d40 <strcat>

	LCD_setTextProps(62,19,0);
2000083a:	f04f 003e 	mov.w	r0, #62	; 0x3e
2000083e:	f04f 0113 	mov.w	r1, #19
20000842:	f04f 0200 	mov.w	r2, #0
20000846:	f7ff fed9 	bl	200005fc <LCD_setTextProps>
	LCD_print(timeStr);
2000084a:	463b      	mov	r3, r7
2000084c:	4618      	mov	r0, r3
2000084e:	f7ff fe45 	bl	200004dc <LCD_print>
}
20000852:	f107 0714 	add.w	r7, r7, #20
20000856:	46bd      	mov	sp, r7
20000858:	bd90      	pop	{r4, r7, pc}
2000085a:	bf00      	nop

2000085c <Timer1_IRQHandler>:
void LCD_stopTimer() {
	MSS_TIM1_stop();
	MSS_TIM1_disable_irq();
}

__attribute__ ((interrupt)) void Timer1_IRQHandler() {
2000085c:	4668      	mov	r0, sp
2000085e:	f020 0107 	bic.w	r1, r0, #7
20000862:	468d      	mov	sp, r1
20000864:	b581      	push	{r0, r7, lr}
20000866:	b083      	sub	sp, #12
20000868:	af00      	add	r7, sp, #0
	LCD_incrementTimer();
2000086a:	f7ff fee5 	bl	20000638 <LCD_incrementTimer>
	int i = 1000;
2000086e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
20000872:	607b      	str	r3, [r7, #4]
	while (i > 0) i--;
20000874:	e003      	b.n	2000087e <Timer1_IRQHandler+0x22>
20000876:	687b      	ldr	r3, [r7, #4]
20000878:	f103 33ff 	add.w	r3, r3, #4294967295
2000087c:	607b      	str	r3, [r7, #4]
2000087e:	687b      	ldr	r3, [r7, #4]
20000880:	2b00      	cmp	r3, #0
20000882:	dcf8      	bgt.n	20000876 <Timer1_IRQHandler+0x1a>
	MSS_TIM1_clear_irq();
20000884:	f7ff fe0c 	bl	200004a0 <MSS_TIM1_clear_irq>
}
20000888:	f107 070c 	add.w	r7, r7, #12
2000088c:	46bd      	mov	sp, r7
2000088e:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
20000892:	4685      	mov	sp, r0
20000894:	4770      	bx	lr
20000896:	bf00      	nop

20000898 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000898:	b480      	push	{r7}
2000089a:	b083      	sub	sp, #12
2000089c:	af00      	add	r7, sp, #0
2000089e:	4603      	mov	r3, r0
200008a0:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200008a2:	f24e 1300 	movw	r3, #57600	; 0xe100
200008a6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200008aa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200008ae:	ea4f 1252 	mov.w	r2, r2, lsr #5
200008b2:	88f9      	ldrh	r1, [r7, #6]
200008b4:	f001 011f 	and.w	r1, r1, #31
200008b8:	f04f 0001 	mov.w	r0, #1
200008bc:	fa00 f101 	lsl.w	r1, r0, r1
200008c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200008c4:	f107 070c 	add.w	r7, r7, #12
200008c8:	46bd      	mov	sp, r7
200008ca:	bc80      	pop	{r7}
200008cc:	4770      	bx	lr
200008ce:	bf00      	nop

200008d0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200008d0:	b480      	push	{r7}
200008d2:	b083      	sub	sp, #12
200008d4:	af00      	add	r7, sp, #0
200008d6:	4603      	mov	r3, r0
200008d8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200008da:	f24e 1300 	movw	r3, #57600	; 0xe100
200008de:	f2ce 0300 	movt	r3, #57344	; 0xe000
200008e2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200008e6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200008ea:	88f9      	ldrh	r1, [r7, #6]
200008ec:	f001 011f 	and.w	r1, r1, #31
200008f0:	f04f 0001 	mov.w	r0, #1
200008f4:	fa00 f101 	lsl.w	r1, r0, r1
200008f8:	f102 0260 	add.w	r2, r2, #96	; 0x60
200008fc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000900:	f107 070c 	add.w	r7, r7, #12
20000904:	46bd      	mov	sp, r7
20000906:	bc80      	pop	{r7}
20000908:	4770      	bx	lr
2000090a:	bf00      	nop

2000090c <Fabric_IRQHandler>:
#include "drivers/mss_uart/mss_uart.h"
#include "drivers/mss_timer/mss_timer.h"

int race_status;

__attribute__ ((interrupt)) void Fabric_IRQHandler( void ) {
2000090c:	4668      	mov	r0, sp
2000090e:	f020 0107 	bic.w	r1, r0, #7
20000912:	468d      	mov	sp, r1
20000914:	b589      	push	{r0, r3, r7, lr}
20000916:	af00      	add	r7, sp, #0
	printf("Interrupt triggered\r\n");
20000918:	f243 3010 	movw	r0, #13072	; 0x3310
2000091c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000920:	f001 f9f2 	bl	20001d08 <puts>
	race_status = 1;
20000924:	f643 1378 	movw	r3, #14712	; 0x3978
20000928:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000092c:	f04f 0201 	mov.w	r2, #1
20000930:	601a      	str	r2, [r3, #0]
	NVIC_ClearPendingIRQ( Fabric_IRQn );
20000932:	f04f 001f 	mov.w	r0, #31
20000936:	f7ff ffcb 	bl	200008d0 <NVIC_ClearPendingIRQ>
}
2000093a:	46bd      	mov	sp, r7
2000093c:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000940:	4685      	mov	sp, r0
20000942:	4770      	bx	lr

20000944 <main>:

int main() {
20000944:	b580      	push	{r7, lr}
20000946:	af00      	add	r7, sp, #0
	//XBEE_init();
	//LCD_init();
	NVIC_EnableIRQ(Fabric_IRQn);
20000948:	f04f 001f 	mov.w	r0, #31
2000094c:	f7ff ffa4 	bl	20000898 <NVIC_EnableIRQ>

	race_status = 0;
20000950:	f643 1378 	movw	r3, #14712	; 0x3978
20000954:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000958:	f04f 0200 	mov.w	r2, #0
2000095c:	601a      	str	r2, [r3, #0]

	printf("System Initialized\r\n");
2000095e:	f243 3028 	movw	r0, #13096	; 0x3328
20000962:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000966:	f001 f9cf 	bl	20001d08 <puts>

	while(1);
2000096a:	e7fe      	b.n	2000096a <main+0x26>

2000096c <MUX_changeSource>:
#include "mux.h"
#include "utility.h"
#include "cariomart_toplevel_hw_platform.h"

void MUX_changeSource(uint8_t src) {
2000096c:	b480      	push	{r7}
2000096e:	b083      	sub	sp, #12
20000970:	af00      	add	r7, sp, #0
20000972:	4603      	mov	r3, r0
20000974:	71fb      	strb	r3, [r7, #7]
	*((uint32_t*)INTERUPT_GENERATOR_MUX_0) = src;
20000976:	f240 0300 	movw	r3, #0
2000097a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000097e:	79fa      	ldrb	r2, [r7, #7]
20000980:	601a      	str	r2, [r3, #0]
}
20000982:	f107 070c 	add.w	r7, r7, #12
20000986:	46bd      	mov	sp, r7
20000988:	bc80      	pop	{r7}
2000098a:	4770      	bx	lr

2000098c <no_of_digits>:
	MSS_TIM2_load_immediate(ms * 100000);
	MSS_TIM2_start();
	while (MSS_TIM2_get_current_value() > 0);
}

int no_of_digits(int num) {
2000098c:	b480      	push	{r7}
2000098e:	b085      	sub	sp, #20
20000990:	af00      	add	r7, sp, #0
20000992:	6078      	str	r0, [r7, #4]
    int digit_count = 0;
20000994:	f04f 0300 	mov.w	r3, #0
20000998:	60fb      	str	r3, [r7, #12]

    while(num > 0) {
2000099a:	e011      	b.n	200009c0 <no_of_digits+0x34>
        digit_count++;
2000099c:	68fb      	ldr	r3, [r7, #12]
2000099e:	f103 0301 	add.w	r3, r3, #1
200009a2:	60fb      	str	r3, [r7, #12]
        num /= 10;
200009a4:	687a      	ldr	r2, [r7, #4]
200009a6:	f246 6367 	movw	r3, #26215	; 0x6667
200009aa:	f2c6 6366 	movt	r3, #26214	; 0x6666
200009ae:	fb83 1302 	smull	r1, r3, r3, r2
200009b2:	ea4f 01a3 	mov.w	r1, r3, asr #2
200009b6:	ea4f 73e2 	mov.w	r3, r2, asr #31
200009ba:	ebc3 0301 	rsb	r3, r3, r1
200009be:	607b      	str	r3, [r7, #4]
}

int no_of_digits(int num) {
    int digit_count = 0;

    while(num > 0) {
200009c0:	687b      	ldr	r3, [r7, #4]
200009c2:	2b00      	cmp	r3, #0
200009c4:	dcea      	bgt.n	2000099c <no_of_digits+0x10>
        digit_count++;
        num /= 10;
    }

    return digit_count;
200009c6:	68fb      	ldr	r3, [r7, #12]
}
200009c8:	4618      	mov	r0, r3
200009ca:	f107 0714 	add.w	r7, r7, #20
200009ce:	46bd      	mov	sp, r7
200009d0:	bc80      	pop	{r7}
200009d2:	4770      	bx	lr

200009d4 <itoa>:

char* itoa(int num)
{
200009d4:	b580      	push	{r7, lr}
200009d6:	b084      	sub	sp, #16
200009d8:	af00      	add	r7, sp, #0
200009da:	6078      	str	r0, [r7, #4]
    char *str;
    int digit_count = 0;
200009dc:	f04f 0300 	mov.w	r3, #0
200009e0:	60fb      	str	r3, [r7, #12]

    if(num < 0)
200009e2:	687b      	ldr	r3, [r7, #4]
200009e4:	2b00      	cmp	r3, #0
200009e6:	da07      	bge.n	200009f8 <itoa+0x24>
    {
        num = -1*num;
200009e8:	687b      	ldr	r3, [r7, #4]
200009ea:	f1c3 0300 	rsb	r3, r3, #0
200009ee:	607b      	str	r3, [r7, #4]
        digit_count++;
200009f0:	68fb      	ldr	r3, [r7, #12]
200009f2:	f103 0301 	add.w	r3, r3, #1
200009f6:	60fb      	str	r3, [r7, #12]
    }

    digit_count += no_of_digits(num);
200009f8:	6878      	ldr	r0, [r7, #4]
200009fa:	f7ff ffc7 	bl	2000098c <no_of_digits>
200009fe:	4603      	mov	r3, r0
20000a00:	68fa      	ldr	r2, [r7, #12]
20000a02:	4413      	add	r3, r2
20000a04:	60fb      	str	r3, [r7, #12]
    str = malloc(sizeof(char)*(digit_count+1));
20000a06:	68fb      	ldr	r3, [r7, #12]
20000a08:	f103 0301 	add.w	r3, r3, #1
20000a0c:	4618      	mov	r0, r3
20000a0e:	f000 fd99 	bl	20001544 <malloc>
20000a12:	4603      	mov	r3, r0
20000a14:	60bb      	str	r3, [r7, #8]

    str[digit_count] = '\0';
20000a16:	68fa      	ldr	r2, [r7, #12]
20000a18:	68bb      	ldr	r3, [r7, #8]
20000a1a:	4413      	add	r3, r2
20000a1c:	f04f 0200 	mov.w	r2, #0
20000a20:	701a      	strb	r2, [r3, #0]

    while(num > 0)
20000a22:	e031      	b.n	20000a88 <itoa+0xb4>
    {
        str[digit_count-1] = num%10 + '0';
20000a24:	68fb      	ldr	r3, [r7, #12]
20000a26:	f103 32ff 	add.w	r2, r3, #4294967295
20000a2a:	68bb      	ldr	r3, [r7, #8]
20000a2c:	eb02 0003 	add.w	r0, r2, r3
20000a30:	6879      	ldr	r1, [r7, #4]
20000a32:	f246 6367 	movw	r3, #26215	; 0x6667
20000a36:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000a3a:	fb83 2301 	smull	r2, r3, r3, r1
20000a3e:	ea4f 02a3 	mov.w	r2, r3, asr #2
20000a42:	ea4f 73e1 	mov.w	r3, r1, asr #31
20000a46:	ebc3 0202 	rsb	r2, r3, r2
20000a4a:	4613      	mov	r3, r2
20000a4c:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000a50:	4413      	add	r3, r2
20000a52:	ea4f 0343 	mov.w	r3, r3, lsl #1
20000a56:	ebc3 0201 	rsb	r2, r3, r1
20000a5a:	b2d3      	uxtb	r3, r2
20000a5c:	f103 0330 	add.w	r3, r3, #48	; 0x30
20000a60:	b2db      	uxtb	r3, r3
20000a62:	7003      	strb	r3, [r0, #0]
        num = num/10;
20000a64:	687a      	ldr	r2, [r7, #4]
20000a66:	f246 6367 	movw	r3, #26215	; 0x6667
20000a6a:	f2c6 6366 	movt	r3, #26214	; 0x6666
20000a6e:	fb83 1302 	smull	r1, r3, r3, r2
20000a72:	ea4f 01a3 	mov.w	r1, r3, asr #2
20000a76:	ea4f 73e2 	mov.w	r3, r2, asr #31
20000a7a:	ebc3 0301 	rsb	r3, r3, r1
20000a7e:	607b      	str	r3, [r7, #4]
        digit_count--;
20000a80:	68fb      	ldr	r3, [r7, #12]
20000a82:	f103 33ff 	add.w	r3, r3, #4294967295
20000a86:	60fb      	str	r3, [r7, #12]
    digit_count += no_of_digits(num);
    str = malloc(sizeof(char)*(digit_count+1));

    str[digit_count] = '\0';

    while(num > 0)
20000a88:	687b      	ldr	r3, [r7, #4]
20000a8a:	2b00      	cmp	r3, #0
20000a8c:	dcca      	bgt.n	20000a24 <itoa+0x50>
        str[digit_count-1] = num%10 + '0';
        num = num/10;
        digit_count--;
    }

    if(digit_count == 1)
20000a8e:	68fb      	ldr	r3, [r7, #12]
20000a90:	2b01      	cmp	r3, #1
20000a92:	d103      	bne.n	20000a9c <itoa+0xc8>
        str[0] = '-';
20000a94:	68bb      	ldr	r3, [r7, #8]
20000a96:	f04f 022d 	mov.w	r2, #45	; 0x2d
20000a9a:	701a      	strb	r2, [r3, #0]

    return str;
20000a9c:	68bb      	ldr	r3, [r7, #8]
}
20000a9e:	4618      	mov	r0, r3
20000aa0:	f107 0710 	add.w	r7, r7, #16
20000aa4:	46bd      	mov	sp, r7
20000aa6:	bd80      	pop	{r7, pc}

20000aa8 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20000aa8:	b480      	push	{r7}
20000aaa:	b083      	sub	sp, #12
20000aac:	af00      	add	r7, sp, #0
20000aae:	6078      	str	r0, [r7, #4]
    return -1;
20000ab0:	f04f 33ff 	mov.w	r3, #4294967295
}
20000ab4:	4618      	mov	r0, r3
20000ab6:	f107 070c 	add.w	r7, r7, #12
20000aba:	46bd      	mov	sp, r7
20000abc:	bc80      	pop	{r7}
20000abe:	4770      	bx	lr

20000ac0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20000ac0:	b480      	push	{r7}
20000ac2:	b083      	sub	sp, #12
20000ac4:	af00      	add	r7, sp, #0
20000ac6:	6078      	str	r0, [r7, #4]
20000ac8:	e7fe      	b.n	20000ac8 <_exit+0x8>
20000aca:	bf00      	nop

20000acc <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20000acc:	b480      	push	{r7}
20000ace:	b083      	sub	sp, #12
20000ad0:	af00      	add	r7, sp, #0
20000ad2:	6078      	str	r0, [r7, #4]
20000ad4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20000ad6:	683b      	ldr	r3, [r7, #0]
20000ad8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20000adc:	605a      	str	r2, [r3, #4]
    return 0;
20000ade:	f04f 0300 	mov.w	r3, #0
}
20000ae2:	4618      	mov	r0, r3
20000ae4:	f107 070c 	add.w	r7, r7, #12
20000ae8:	46bd      	mov	sp, r7
20000aea:	bc80      	pop	{r7}
20000aec:	4770      	bx	lr
20000aee:	bf00      	nop

20000af0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20000af0:	b480      	push	{r7}
20000af2:	b083      	sub	sp, #12
20000af4:	af00      	add	r7, sp, #0
20000af6:	6078      	str	r0, [r7, #4]
    return 1;
20000af8:	f04f 0301 	mov.w	r3, #1
}
20000afc:	4618      	mov	r0, r3
20000afe:	f107 070c 	add.w	r7, r7, #12
20000b02:	46bd      	mov	sp, r7
20000b04:	bc80      	pop	{r7}
20000b06:	4770      	bx	lr

20000b08 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20000b08:	b480      	push	{r7}
20000b0a:	b085      	sub	sp, #20
20000b0c:	af00      	add	r7, sp, #0
20000b0e:	60f8      	str	r0, [r7, #12]
20000b10:	60b9      	str	r1, [r7, #8]
20000b12:	607a      	str	r2, [r7, #4]
    return 0;
20000b14:	f04f 0300 	mov.w	r3, #0
}
20000b18:	4618      	mov	r0, r3
20000b1a:	f107 0714 	add.w	r7, r7, #20
20000b1e:	46bd      	mov	sp, r7
20000b20:	bc80      	pop	{r7}
20000b22:	4770      	bx	lr

20000b24 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000b24:	b480      	push	{r7}
20000b26:	b085      	sub	sp, #20
20000b28:	af00      	add	r7, sp, #0
20000b2a:	60f8      	str	r0, [r7, #12]
20000b2c:	60b9      	str	r1, [r7, #8]
20000b2e:	607a      	str	r2, [r7, #4]
    return 0;
20000b30:	f04f 0300 	mov.w	r3, #0
}
20000b34:	4618      	mov	r0, r3
20000b36:	f107 0714 	add.w	r7, r7, #20
20000b3a:	46bd      	mov	sp, r7
20000b3c:	bc80      	pop	{r7}
20000b3e:	4770      	bx	lr

20000b40 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000b40:	b580      	push	{r7, lr}
20000b42:	b084      	sub	sp, #16
20000b44:	af00      	add	r7, sp, #0
20000b46:	60f8      	str	r0, [r7, #12]
20000b48:	60b9      	str	r1, [r7, #8]
20000b4a:	607a      	str	r2, [r7, #4]
20000b4c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20000b4e:	f643 1318 	movw	r3, #14616	; 0x3918
20000b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b56:	681b      	ldr	r3, [r3, #0]
20000b58:	2b00      	cmp	r3, #0
20000b5a:	d110      	bne.n	20000b7e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000b5c:	f643 10a4 	movw	r0, #14756	; 0x39a4
20000b60:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b64:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20000b68:	f04f 0203 	mov.w	r2, #3
20000b6c:	f000 f87e 	bl	20000c6c <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20000b70:	f643 1318 	movw	r3, #14616	; 0x3918
20000b74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b78:	f04f 0201 	mov.w	r2, #1
20000b7c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20000b7e:	683b      	ldr	r3, [r7, #0]
20000b80:	f643 10a4 	movw	r0, #14756	; 0x39a4
20000b84:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000b88:	6879      	ldr	r1, [r7, #4]
20000b8a:	461a      	mov	r2, r3
20000b8c:	f000 f970 	bl	20000e70 <MSS_UART_polled_tx>
    
    return len;
20000b90:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000b92:	4618      	mov	r0, r3
20000b94:	f107 0710 	add.w	r7, r7, #16
20000b98:	46bd      	mov	sp, r7
20000b9a:	bd80      	pop	{r7, pc}

20000b9c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000b9c:	b580      	push	{r7, lr}
20000b9e:	b084      	sub	sp, #16
20000ba0:	af00      	add	r7, sp, #0
20000ba2:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000ba4:	f643 131c 	movw	r3, #14620	; 0x391c
20000ba8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bac:	681b      	ldr	r3, [r3, #0]
20000bae:	2b00      	cmp	r3, #0
20000bb0:	d108      	bne.n	20000bc4 <_sbrk+0x28>
    {
      heap_end = &_end;
20000bb2:	f643 131c 	movw	r3, #14620	; 0x391c
20000bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bba:	f643 12d0 	movw	r2, #14800	; 0x39d0
20000bbe:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000bc2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20000bc4:	f643 131c 	movw	r3, #14620	; 0x391c
20000bc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bcc:	681b      	ldr	r3, [r3, #0]
20000bce:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20000bd0:	f3ef 8308 	mrs	r3, MSP
20000bd4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20000bd6:	f643 131c 	movw	r3, #14620	; 0x391c
20000bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bde:	681a      	ldr	r2, [r3, #0]
20000be0:	687b      	ldr	r3, [r7, #4]
20000be2:	441a      	add	r2, r3
20000be4:	68fb      	ldr	r3, [r7, #12]
20000be6:	429a      	cmp	r2, r3
20000be8:	d90f      	bls.n	20000c0a <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20000bea:	f04f 0000 	mov.w	r0, #0
20000bee:	f04f 0101 	mov.w	r1, #1
20000bf2:	f243 323c 	movw	r2, #13116	; 0x333c
20000bf6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000bfa:	f04f 0319 	mov.w	r3, #25
20000bfe:	f7ff ff9f 	bl	20000b40 <_write_r>
      _exit (1);
20000c02:	f04f 0001 	mov.w	r0, #1
20000c06:	f7ff ff5b 	bl	20000ac0 <_exit>
    }
  
    heap_end += incr;
20000c0a:	f643 131c 	movw	r3, #14620	; 0x391c
20000c0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c12:	681a      	ldr	r2, [r3, #0]
20000c14:	687b      	ldr	r3, [r7, #4]
20000c16:	441a      	add	r2, r3
20000c18:	f643 131c 	movw	r3, #14620	; 0x391c
20000c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c20:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000c22:	68bb      	ldr	r3, [r7, #8]
}
20000c24:	4618      	mov	r0, r3
20000c26:	f107 0710 	add.w	r7, r7, #16
20000c2a:	46bd      	mov	sp, r7
20000c2c:	bd80      	pop	{r7, pc}
20000c2e:	bf00      	nop

20000c30 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000c30:	b480      	push	{r7}
20000c32:	b083      	sub	sp, #12
20000c34:	af00      	add	r7, sp, #0
20000c36:	4603      	mov	r3, r0
20000c38:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000c3a:	f24e 1300 	movw	r3, #57600	; 0xe100
20000c3e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000c42:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000c46:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000c4a:	88f9      	ldrh	r1, [r7, #6]
20000c4c:	f001 011f 	and.w	r1, r1, #31
20000c50:	f04f 0001 	mov.w	r0, #1
20000c54:	fa00 f101 	lsl.w	r1, r0, r1
20000c58:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000c5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000c60:	f107 070c 	add.w	r7, r7, #12
20000c64:	46bd      	mov	sp, r7
20000c66:	bc80      	pop	{r7}
20000c68:	4770      	bx	lr
20000c6a:	bf00      	nop

20000c6c <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000c6c:	b580      	push	{r7, lr}
20000c6e:	b088      	sub	sp, #32
20000c70:	af00      	add	r7, sp, #0
20000c72:	60f8      	str	r0, [r7, #12]
20000c74:	60b9      	str	r1, [r7, #8]
20000c76:	4613      	mov	r3, r2
20000c78:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000c7a:	f04f 0301 	mov.w	r3, #1
20000c7e:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20000c80:	f04f 0300 	mov.w	r3, #0
20000c84:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c86:	68fa      	ldr	r2, [r7, #12]
20000c88:	f643 13a4 	movw	r3, #14756	; 0x39a4
20000c8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c90:	429a      	cmp	r2, r3
20000c92:	d007      	beq.n	20000ca4 <MSS_UART_init+0x38>
20000c94:	68fa      	ldr	r2, [r7, #12]
20000c96:	f643 137c 	movw	r3, #14716	; 0x397c
20000c9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c9e:	429a      	cmp	r2, r3
20000ca0:	d000      	beq.n	20000ca4 <MSS_UART_init+0x38>
20000ca2:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20000ca4:	68bb      	ldr	r3, [r7, #8]
20000ca6:	2b00      	cmp	r3, #0
20000ca8:	d100      	bne.n	20000cac <MSS_UART_init+0x40>
20000caa:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20000cac:	f000 fafe 	bl	200012ac <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20000cb0:	68fa      	ldr	r2, [r7, #12]
20000cb2:	f643 13a4 	movw	r3, #14756	; 0x39a4
20000cb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cba:	429a      	cmp	r2, r3
20000cbc:	d12e      	bne.n	20000d1c <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20000cbe:	68fb      	ldr	r3, [r7, #12]
20000cc0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20000cc4:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20000cc6:	68fb      	ldr	r3, [r7, #12]
20000cc8:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20000ccc:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20000cce:	68fb      	ldr	r3, [r7, #12]
20000cd0:	f04f 020a 	mov.w	r2, #10
20000cd4:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20000cd6:	f243 4300 	movw	r3, #13312	; 0x3400
20000cda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cde:	681b      	ldr	r3, [r3, #0]
20000ce0:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20000ce2:	f242 0300 	movw	r3, #8192	; 0x2000
20000ce6:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000cea:	f242 0200 	movw	r2, #8192	; 0x2000
20000cee:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000cf2:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000cf4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000cf8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000cfa:	f04f 000a 	mov.w	r0, #10
20000cfe:	f7ff ff97 	bl	20000c30 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20000d02:	f242 0300 	movw	r3, #8192	; 0x2000
20000d06:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d0a:	f242 0200 	movw	r2, #8192	; 0x2000
20000d0e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d12:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d14:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000d18:	631a      	str	r2, [r3, #48]	; 0x30
20000d1a:	e031      	b.n	20000d80 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000d1c:	68fa      	ldr	r2, [r7, #12]
20000d1e:	f240 0300 	movw	r3, #0
20000d22:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000d26:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000d28:	68fa      	ldr	r2, [r7, #12]
20000d2a:	f240 0300 	movw	r3, #0
20000d2e:	f2c4 2320 	movt	r3, #16928	; 0x4220
20000d32:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000d34:	68fb      	ldr	r3, [r7, #12]
20000d36:	f04f 020b 	mov.w	r2, #11
20000d3a:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000d3c:	f243 4304 	movw	r3, #13316	; 0x3404
20000d40:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d44:	681b      	ldr	r3, [r3, #0]
20000d46:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000d48:	f242 0300 	movw	r3, #8192	; 0x2000
20000d4c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d50:	f242 0200 	movw	r2, #8192	; 0x2000
20000d54:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d58:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d5a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20000d5e:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20000d60:	f04f 000b 	mov.w	r0, #11
20000d64:	f7ff ff64 	bl	20000c30 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000d68:	f242 0300 	movw	r3, #8192	; 0x2000
20000d6c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000d70:	f242 0200 	movw	r2, #8192	; 0x2000
20000d74:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000d78:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000d7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20000d7e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20000d80:	68fb      	ldr	r3, [r7, #12]
20000d82:	681b      	ldr	r3, [r3, #0]
20000d84:	f04f 0200 	mov.w	r2, #0
20000d88:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20000d8a:	68bb      	ldr	r3, [r7, #8]
20000d8c:	2b00      	cmp	r3, #0
20000d8e:	d021      	beq.n	20000dd4 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20000d90:	69ba      	ldr	r2, [r7, #24]
20000d92:	68bb      	ldr	r3, [r7, #8]
20000d94:	fbb2 f3f3 	udiv	r3, r2, r3
20000d98:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20000d9a:	69fb      	ldr	r3, [r7, #28]
20000d9c:	f003 0308 	and.w	r3, r3, #8
20000da0:	2b00      	cmp	r3, #0
20000da2:	d006      	beq.n	20000db2 <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20000da4:	69fb      	ldr	r3, [r7, #28]
20000da6:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000daa:	f103 0301 	add.w	r3, r3, #1
20000dae:	61fb      	str	r3, [r7, #28]
20000db0:	e003      	b.n	20000dba <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20000db2:	69fb      	ldr	r3, [r7, #28]
20000db4:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000db8:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20000dba:	69fa      	ldr	r2, [r7, #28]
20000dbc:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000dc0:	429a      	cmp	r2, r3
20000dc2:	d900      	bls.n	20000dc6 <MSS_UART_init+0x15a>
20000dc4:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20000dc6:	69fa      	ldr	r2, [r7, #28]
20000dc8:	f64f 73ff 	movw	r3, #65535	; 0xffff
20000dcc:	429a      	cmp	r2, r3
20000dce:	d801      	bhi.n	20000dd4 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20000dd0:	69fb      	ldr	r3, [r7, #28]
20000dd2:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20000dd4:	68fb      	ldr	r3, [r7, #12]
20000dd6:	685b      	ldr	r3, [r3, #4]
20000dd8:	f04f 0201 	mov.w	r2, #1
20000ddc:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20000de0:	68fb      	ldr	r3, [r7, #12]
20000de2:	681b      	ldr	r3, [r3, #0]
20000de4:	8afa      	ldrh	r2, [r7, #22]
20000de6:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000dea:	b292      	uxth	r2, r2
20000dec:	b2d2      	uxtb	r2, r2
20000dee:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000df0:	68fb      	ldr	r3, [r7, #12]
20000df2:	681b      	ldr	r3, [r3, #0]
20000df4:	8afa      	ldrh	r2, [r7, #22]
20000df6:	b2d2      	uxtb	r2, r2
20000df8:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000dfa:	68fb      	ldr	r3, [r7, #12]
20000dfc:	685b      	ldr	r3, [r3, #4]
20000dfe:	f04f 0200 	mov.w	r2, #0
20000e02:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000e06:	68fb      	ldr	r3, [r7, #12]
20000e08:	681b      	ldr	r3, [r3, #0]
20000e0a:	79fa      	ldrb	r2, [r7, #7]
20000e0c:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000e0e:	68fb      	ldr	r3, [r7, #12]
20000e10:	681b      	ldr	r3, [r3, #0]
20000e12:	f04f 020e 	mov.w	r2, #14
20000e16:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000e18:	68fb      	ldr	r3, [r7, #12]
20000e1a:	685b      	ldr	r3, [r3, #4]
20000e1c:	f04f 0200 	mov.w	r2, #0
20000e20:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000e24:	68fb      	ldr	r3, [r7, #12]
20000e26:	f04f 0200 	mov.w	r2, #0
20000e2a:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000e2c:	68fb      	ldr	r3, [r7, #12]
20000e2e:	f04f 0200 	mov.w	r2, #0
20000e32:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000e34:	68fb      	ldr	r3, [r7, #12]
20000e36:	f04f 0200 	mov.w	r2, #0
20000e3a:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000e3c:	68fb      	ldr	r3, [r7, #12]
20000e3e:	f04f 0200 	mov.w	r2, #0
20000e42:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000e44:	68fa      	ldr	r2, [r7, #12]
20000e46:	f241 1341 	movw	r3, #4417	; 0x1141
20000e4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e4e:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000e50:	68fb      	ldr	r3, [r7, #12]
20000e52:	f04f 0200 	mov.w	r2, #0
20000e56:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000e58:	68fb      	ldr	r3, [r7, #12]
20000e5a:	f04f 0200 	mov.w	r2, #0
20000e5e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000e60:	68fb      	ldr	r3, [r7, #12]
20000e62:	f04f 0200 	mov.w	r2, #0
20000e66:	729a      	strb	r2, [r3, #10]
}
20000e68:	f107 0720 	add.w	r7, r7, #32
20000e6c:	46bd      	mov	sp, r7
20000e6e:	bd80      	pop	{r7, pc}

20000e70 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000e70:	b480      	push	{r7}
20000e72:	b089      	sub	sp, #36	; 0x24
20000e74:	af00      	add	r7, sp, #0
20000e76:	60f8      	str	r0, [r7, #12]
20000e78:	60b9      	str	r1, [r7, #8]
20000e7a:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000e7c:	f04f 0300 	mov.w	r3, #0
20000e80:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e82:	68fa      	ldr	r2, [r7, #12]
20000e84:	f643 13a4 	movw	r3, #14756	; 0x39a4
20000e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e8c:	429a      	cmp	r2, r3
20000e8e:	d007      	beq.n	20000ea0 <MSS_UART_polled_tx+0x30>
20000e90:	68fa      	ldr	r2, [r7, #12]
20000e92:	f643 137c 	movw	r3, #14716	; 0x397c
20000e96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e9a:	429a      	cmp	r2, r3
20000e9c:	d000      	beq.n	20000ea0 <MSS_UART_polled_tx+0x30>
20000e9e:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000ea0:	68bb      	ldr	r3, [r7, #8]
20000ea2:	2b00      	cmp	r3, #0
20000ea4:	d100      	bne.n	20000ea8 <MSS_UART_polled_tx+0x38>
20000ea6:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000ea8:	687b      	ldr	r3, [r7, #4]
20000eaa:	2b00      	cmp	r3, #0
20000eac:	d100      	bne.n	20000eb0 <MSS_UART_polled_tx+0x40>
20000eae:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000eb0:	68fa      	ldr	r2, [r7, #12]
20000eb2:	f643 13a4 	movw	r3, #14756	; 0x39a4
20000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eba:	429a      	cmp	r2, r3
20000ebc:	d006      	beq.n	20000ecc <MSS_UART_polled_tx+0x5c>
20000ebe:	68fa      	ldr	r2, [r7, #12]
20000ec0:	f643 137c 	movw	r3, #14716	; 0x397c
20000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec8:	429a      	cmp	r2, r3
20000eca:	d13d      	bne.n	20000f48 <MSS_UART_polled_tx+0xd8>
20000ecc:	68bb      	ldr	r3, [r7, #8]
20000ece:	2b00      	cmp	r3, #0
20000ed0:	d03a      	beq.n	20000f48 <MSS_UART_polled_tx+0xd8>
20000ed2:	687b      	ldr	r3, [r7, #4]
20000ed4:	2b00      	cmp	r3, #0
20000ed6:	d037      	beq.n	20000f48 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000ed8:	68fb      	ldr	r3, [r7, #12]
20000eda:	681b      	ldr	r3, [r3, #0]
20000edc:	7d1b      	ldrb	r3, [r3, #20]
20000ede:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000ee0:	68fb      	ldr	r3, [r7, #12]
20000ee2:	7a9a      	ldrb	r2, [r3, #10]
20000ee4:	7efb      	ldrb	r3, [r7, #27]
20000ee6:	ea42 0303 	orr.w	r3, r2, r3
20000eea:	b2da      	uxtb	r2, r3
20000eec:	68fb      	ldr	r3, [r7, #12]
20000eee:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000ef0:	7efb      	ldrb	r3, [r7, #27]
20000ef2:	f003 0320 	and.w	r3, r3, #32
20000ef6:	2b00      	cmp	r3, #0
20000ef8:	d023      	beq.n	20000f42 <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000efa:	f04f 0310 	mov.w	r3, #16
20000efe:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000f00:	687b      	ldr	r3, [r7, #4]
20000f02:	2b0f      	cmp	r3, #15
20000f04:	d801      	bhi.n	20000f0a <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000f06:	687b      	ldr	r3, [r7, #4]
20000f08:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000f0a:	f04f 0300 	mov.w	r3, #0
20000f0e:	617b      	str	r3, [r7, #20]
20000f10:	e00e      	b.n	20000f30 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000f12:	68fb      	ldr	r3, [r7, #12]
20000f14:	681b      	ldr	r3, [r3, #0]
20000f16:	68b9      	ldr	r1, [r7, #8]
20000f18:	693a      	ldr	r2, [r7, #16]
20000f1a:	440a      	add	r2, r1
20000f1c:	7812      	ldrb	r2, [r2, #0]
20000f1e:	701a      	strb	r2, [r3, #0]
20000f20:	693b      	ldr	r3, [r7, #16]
20000f22:	f103 0301 	add.w	r3, r3, #1
20000f26:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000f28:	697b      	ldr	r3, [r7, #20]
20000f2a:	f103 0301 	add.w	r3, r3, #1
20000f2e:	617b      	str	r3, [r7, #20]
20000f30:	697a      	ldr	r2, [r7, #20]
20000f32:	69fb      	ldr	r3, [r7, #28]
20000f34:	429a      	cmp	r2, r3
20000f36:	d3ec      	bcc.n	20000f12 <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000f38:	687a      	ldr	r2, [r7, #4]
20000f3a:	697b      	ldr	r3, [r7, #20]
20000f3c:	ebc3 0302 	rsb	r3, r3, r2
20000f40:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000f42:	687b      	ldr	r3, [r7, #4]
20000f44:	2b00      	cmp	r3, #0
20000f46:	d1c7      	bne.n	20000ed8 <MSS_UART_polled_tx+0x68>
    }
}
20000f48:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000f4c:	46bd      	mov	sp, r7
20000f4e:	bc80      	pop	{r7}
20000f50:	4770      	bx	lr
20000f52:	bf00      	nop

20000f54 <MSS_UART_polled_tx_string>:
MSS_UART_polled_tx_string
(
    mss_uart_instance_t * this_uart,
    const uint8_t * p_sz_string
)
{
20000f54:	b480      	push	{r7}
20000f56:	b087      	sub	sp, #28
20000f58:	af00      	add	r7, sp, #0
20000f5a:	6078      	str	r0, [r7, #4]
20000f5c:	6039      	str	r1, [r7, #0]
    uint32_t char_idx = 0U;
20000f5e:	f04f 0300 	mov.w	r3, #0
20000f62:	60bb      	str	r3, [r7, #8]
    uint32_t fill_size;
    uint_fast8_t data_byte;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000f64:	687a      	ldr	r2, [r7, #4]
20000f66:	f643 13a4 	movw	r3, #14756	; 0x39a4
20000f6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f6e:	429a      	cmp	r2, r3
20000f70:	d007      	beq.n	20000f82 <MSS_UART_polled_tx_string+0x2e>
20000f72:	687a      	ldr	r2, [r7, #4]
20000f74:	f643 137c 	movw	r3, #14716	; 0x397c
20000f78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f7c:	429a      	cmp	r2, r3
20000f7e:	d000      	beq.n	20000f82 <MSS_UART_polled_tx_string+0x2e>
20000f80:	be00      	bkpt	0x0000
    ASSERT( p_sz_string != ( (uint8_t *)0 ) );
20000f82:	683b      	ldr	r3, [r7, #0]
20000f84:	2b00      	cmp	r3, #0
20000f86:	d100      	bne.n	20000f8a <MSS_UART_polled_tx_string+0x36>
20000f88:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000f8a:	687a      	ldr	r2, [r7, #4]
20000f8c:	f643 13a4 	movw	r3, #14756	; 0x39a4
20000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f94:	429a      	cmp	r2, r3
20000f96:	d006      	beq.n	20000fa6 <MSS_UART_polled_tx_string+0x52>
20000f98:	687a      	ldr	r2, [r7, #4]
20000f9a:	f643 137c 	movw	r3, #14716	; 0x397c
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	429a      	cmp	r2, r3
20000fa4:	d138      	bne.n	20001018 <MSS_UART_polled_tx_string+0xc4>
20000fa6:	683b      	ldr	r3, [r7, #0]
20000fa8:	2b00      	cmp	r3, #0
20000faa:	d035      	beq.n	20001018 <MSS_UART_polled_tx_string+0xc4>
          ( p_sz_string != ( (uint8_t *)0 ) ) )
    {
        /* Get the first data byte from the input buffer */
        data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000fac:	683a      	ldr	r2, [r7, #0]
20000fae:	68bb      	ldr	r3, [r7, #8]
20000fb0:	4413      	add	r3, r2
20000fb2:	781b      	ldrb	r3, [r3, #0]
20000fb4:	613b      	str	r3, [r7, #16]

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20000fb6:	e02c      	b.n	20001012 <MSS_UART_polled_tx_string+0xbe>
        {
            /* Wait until TX FIFO is empty. */
            do {
                status = this_uart->hw_reg->LSR;
20000fb8:	687b      	ldr	r3, [r7, #4]
20000fba:	681b      	ldr	r3, [r3, #0]
20000fbc:	7d1b      	ldrb	r3, [r3, #20]
20000fbe:	75fb      	strb	r3, [r7, #23]
                this_uart->status |= status;
20000fc0:	687b      	ldr	r3, [r7, #4]
20000fc2:	7a9a      	ldrb	r2, [r3, #10]
20000fc4:	7dfb      	ldrb	r3, [r7, #23]
20000fc6:	ea42 0303 	orr.w	r3, r2, r3
20000fca:	b2da      	uxtb	r2, r3
20000fcc:	687b      	ldr	r3, [r7, #4]
20000fce:	729a      	strb	r2, [r3, #10]
            } while ( !( status & MSS_UART_THRE ) );
20000fd0:	7dfb      	ldrb	r3, [r7, #23]
20000fd2:	f003 0320 	and.w	r3, r3, #32
20000fd6:	2b00      	cmp	r3, #0
20000fd8:	d0ee      	beq.n	20000fb8 <MSS_UART_polled_tx_string+0x64>

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
20000fda:	f04f 0300 	mov.w	r3, #0
20000fde:	60fb      	str	r3, [r7, #12]
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20000fe0:	e011      	b.n	20001006 <MSS_UART_polled_tx_string+0xb2>
            {
                /* Send the data byte */
                this_uart->hw_reg->THR = data_byte;
20000fe2:	687b      	ldr	r3, [r7, #4]
20000fe4:	681b      	ldr	r3, [r3, #0]
20000fe6:	693a      	ldr	r2, [r7, #16]
20000fe8:	b2d2      	uxtb	r2, r2
20000fea:	701a      	strb	r2, [r3, #0]
                ++fill_size;
20000fec:	68fb      	ldr	r3, [r7, #12]
20000fee:	f103 0301 	add.w	r3, r3, #1
20000ff2:	60fb      	str	r3, [r7, #12]
                char_idx++;
20000ff4:	68bb      	ldr	r3, [r7, #8]
20000ff6:	f103 0301 	add.w	r3, r3, #1
20000ffa:	60bb      	str	r3, [r7, #8]
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
20000ffc:	683a      	ldr	r2, [r7, #0]
20000ffe:	68bb      	ldr	r3, [r7, #8]
20001000:	4413      	add	r3, r2
20001002:	781b      	ldrb	r3, [r3, #0]
20001004:	613b      	str	r3, [r7, #16]

            /* Send bytes from the input buffer until the TX FIFO is full
             * or we reach the NULL terminator byte.
             */
            fill_size = 0U;
            while ( (0U != data_byte) && (fill_size < TX_FIFO_SIZE) )
20001006:	693b      	ldr	r3, [r7, #16]
20001008:	2b00      	cmp	r3, #0
2000100a:	d002      	beq.n	20001012 <MSS_UART_polled_tx_string+0xbe>
2000100c:	68fb      	ldr	r3, [r7, #12]
2000100e:	2b0f      	cmp	r3, #15
20001010:	d9e7      	bls.n	20000fe2 <MSS_UART_polled_tx_string+0x8e>

        /* First check for the NULL terminator byte.
         * Then remain in this loop until the entire string in the input buffer
         * has been transferred to the UART.
         */
        while ( 0U != data_byte )
20001012:	693b      	ldr	r3, [r7, #16]
20001014:	2b00      	cmp	r3, #0
20001016:	d1cf      	bne.n	20000fb8 <MSS_UART_polled_tx_string+0x64>
                /* Get the next data byte from the input buffer */
                data_byte = (uint_fast8_t)p_sz_string[char_idx];
            }
        }
    }
}
20001018:	f107 071c 	add.w	r7, r7, #28
2000101c:	46bd      	mov	sp, r7
2000101e:	bc80      	pop	{r7}
20001020:	4770      	bx	lr
20001022:	bf00      	nop

20001024 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20001024:	b580      	push	{r7, lr}
20001026:	b084      	sub	sp, #16
20001028:	af00      	add	r7, sp, #0
2000102a:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000102c:	687a      	ldr	r2, [r7, #4]
2000102e:	f643 13a4 	movw	r3, #14756	; 0x39a4
20001032:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001036:	429a      	cmp	r2, r3
20001038:	d007      	beq.n	2000104a <MSS_UART_isr+0x26>
2000103a:	687a      	ldr	r2, [r7, #4]
2000103c:	f643 137c 	movw	r3, #14716	; 0x397c
20001040:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001044:	429a      	cmp	r2, r3
20001046:	d000      	beq.n	2000104a <MSS_UART_isr+0x26>
20001048:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000104a:	687a      	ldr	r2, [r7, #4]
2000104c:	f643 13a4 	movw	r3, #14756	; 0x39a4
20001050:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001054:	429a      	cmp	r2, r3
20001056:	d006      	beq.n	20001066 <MSS_UART_isr+0x42>
20001058:	687a      	ldr	r2, [r7, #4]
2000105a:	f643 137c 	movw	r3, #14716	; 0x397c
2000105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001062:	429a      	cmp	r2, r3
20001064:	d167      	bne.n	20001136 <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20001066:	687b      	ldr	r3, [r7, #4]
20001068:	681b      	ldr	r3, [r3, #0]
2000106a:	7a1b      	ldrb	r3, [r3, #8]
2000106c:	b2db      	uxtb	r3, r3
2000106e:	f003 030f 	and.w	r3, r3, #15
20001072:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20001074:	7bfb      	ldrb	r3, [r7, #15]
20001076:	2b0c      	cmp	r3, #12
20001078:	d854      	bhi.n	20001124 <MSS_UART_isr+0x100>
2000107a:	a201      	add	r2, pc, #4	; (adr r2, 20001080 <MSS_UART_isr+0x5c>)
2000107c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001080:	200010b5 	.word	0x200010b5
20001084:	20001125 	.word	0x20001125
20001088:	200010d1 	.word	0x200010d1
2000108c:	20001125 	.word	0x20001125
20001090:	200010ed 	.word	0x200010ed
20001094:	20001125 	.word	0x20001125
20001098:	20001109 	.word	0x20001109
2000109c:	20001125 	.word	0x20001125
200010a0:	20001125 	.word	0x20001125
200010a4:	20001125 	.word	0x20001125
200010a8:	20001125 	.word	0x20001125
200010ac:	20001125 	.word	0x20001125
200010b0:	200010ed 	.word	0x200010ed
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200010b4:	687b      	ldr	r3, [r7, #4]
200010b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200010b8:	2b00      	cmp	r3, #0
200010ba:	d100      	bne.n	200010be <MSS_UART_isr+0x9a>
200010bc:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200010be:	687b      	ldr	r3, [r7, #4]
200010c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200010c2:	2b00      	cmp	r3, #0
200010c4:	d030      	beq.n	20001128 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200010c6:	687b      	ldr	r3, [r7, #4]
200010c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200010ca:	6878      	ldr	r0, [r7, #4]
200010cc:	4798      	blx	r3
                }
            }
            break;
200010ce:	e032      	b.n	20001136 <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
200010d0:	687b      	ldr	r3, [r7, #4]
200010d2:	6a1b      	ldr	r3, [r3, #32]
200010d4:	2b00      	cmp	r3, #0
200010d6:	d100      	bne.n	200010da <MSS_UART_isr+0xb6>
200010d8:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
200010da:	687b      	ldr	r3, [r7, #4]
200010dc:	6a1b      	ldr	r3, [r3, #32]
200010de:	2b00      	cmp	r3, #0
200010e0:	d024      	beq.n	2000112c <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
200010e2:	687b      	ldr	r3, [r7, #4]
200010e4:	6a1b      	ldr	r3, [r3, #32]
200010e6:	6878      	ldr	r0, [r7, #4]
200010e8:	4798      	blx	r3
                }
            }
            break;
200010ea:	e024      	b.n	20001136 <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
200010ec:	687b      	ldr	r3, [r7, #4]
200010ee:	69db      	ldr	r3, [r3, #28]
200010f0:	2b00      	cmp	r3, #0
200010f2:	d100      	bne.n	200010f6 <MSS_UART_isr+0xd2>
200010f4:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
200010f6:	687b      	ldr	r3, [r7, #4]
200010f8:	69db      	ldr	r3, [r3, #28]
200010fa:	2b00      	cmp	r3, #0
200010fc:	d018      	beq.n	20001130 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
200010fe:	687b      	ldr	r3, [r7, #4]
20001100:	69db      	ldr	r3, [r3, #28]
20001102:	6878      	ldr	r0, [r7, #4]
20001104:	4798      	blx	r3
                }
            }
            break;
20001106:	e016      	b.n	20001136 <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20001108:	687b      	ldr	r3, [r7, #4]
2000110a:	699b      	ldr	r3, [r3, #24]
2000110c:	2b00      	cmp	r3, #0
2000110e:	d100      	bne.n	20001112 <MSS_UART_isr+0xee>
20001110:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20001112:	687b      	ldr	r3, [r7, #4]
20001114:	699b      	ldr	r3, [r3, #24]
20001116:	2b00      	cmp	r3, #0
20001118:	d00c      	beq.n	20001134 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000111a:	687b      	ldr	r3, [r7, #4]
2000111c:	699b      	ldr	r3, [r3, #24]
2000111e:	6878      	ldr	r0, [r7, #4]
20001120:	4798      	blx	r3
                }
            }
            break;
20001122:	e008      	b.n	20001136 <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20001124:	be00      	bkpt	0x0000
20001126:	e006      	b.n	20001136 <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20001128:	bf00      	nop
2000112a:	e004      	b.n	20001136 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
2000112c:	bf00      	nop
2000112e:	e002      	b.n	20001136 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20001130:	bf00      	nop
20001132:	e000      	b.n	20001136 <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20001134:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20001136:	f107 0710 	add.w	r7, r7, #16
2000113a:	46bd      	mov	sp, r7
2000113c:	bd80      	pop	{r7, pc}
2000113e:	bf00      	nop

20001140 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20001140:	b480      	push	{r7}
20001142:	b087      	sub	sp, #28
20001144:	af00      	add	r7, sp, #0
20001146:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001148:	687a      	ldr	r2, [r7, #4]
2000114a:	f643 13a4 	movw	r3, #14756	; 0x39a4
2000114e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001152:	429a      	cmp	r2, r3
20001154:	d007      	beq.n	20001166 <default_tx_handler+0x26>
20001156:	687a      	ldr	r2, [r7, #4]
20001158:	f643 137c 	movw	r3, #14716	; 0x397c
2000115c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001160:	429a      	cmp	r2, r3
20001162:	d000      	beq.n	20001166 <default_tx_handler+0x26>
20001164:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20001166:	687b      	ldr	r3, [r7, #4]
20001168:	68db      	ldr	r3, [r3, #12]
2000116a:	2b00      	cmp	r3, #0
2000116c:	d100      	bne.n	20001170 <default_tx_handler+0x30>
2000116e:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20001170:	687b      	ldr	r3, [r7, #4]
20001172:	691b      	ldr	r3, [r3, #16]
20001174:	2b00      	cmp	r3, #0
20001176:	d100      	bne.n	2000117a <default_tx_handler+0x3a>
20001178:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000117a:	687a      	ldr	r2, [r7, #4]
2000117c:	f643 13a4 	movw	r3, #14756	; 0x39a4
20001180:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001184:	429a      	cmp	r2, r3
20001186:	d006      	beq.n	20001196 <default_tx_handler+0x56>
20001188:	687a      	ldr	r2, [r7, #4]
2000118a:	f643 137c 	movw	r3, #14716	; 0x397c
2000118e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001192:	429a      	cmp	r2, r3
20001194:	d152      	bne.n	2000123c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20001196:	687b      	ldr	r3, [r7, #4]
20001198:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
2000119a:	2b00      	cmp	r3, #0
2000119c:	d04e      	beq.n	2000123c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
2000119e:	687b      	ldr	r3, [r7, #4]
200011a0:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200011a2:	2b00      	cmp	r3, #0
200011a4:	d04a      	beq.n	2000123c <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200011a6:	687b      	ldr	r3, [r7, #4]
200011a8:	681b      	ldr	r3, [r3, #0]
200011aa:	7d1b      	ldrb	r3, [r3, #20]
200011ac:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200011ae:	687b      	ldr	r3, [r7, #4]
200011b0:	7a9a      	ldrb	r2, [r3, #10]
200011b2:	7afb      	ldrb	r3, [r7, #11]
200011b4:	ea42 0303 	orr.w	r3, r2, r3
200011b8:	b2da      	uxtb	r2, r3
200011ba:	687b      	ldr	r3, [r7, #4]
200011bc:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200011be:	7afb      	ldrb	r3, [r7, #11]
200011c0:	f003 0320 	and.w	r3, r3, #32
200011c4:	2b00      	cmp	r3, #0
200011c6:	d029      	beq.n	2000121c <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200011c8:	f04f 0310 	mov.w	r3, #16
200011cc:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
200011ce:	687b      	ldr	r3, [r7, #4]
200011d0:	691a      	ldr	r2, [r3, #16]
200011d2:	687b      	ldr	r3, [r7, #4]
200011d4:	695b      	ldr	r3, [r3, #20]
200011d6:	ebc3 0302 	rsb	r3, r3, r2
200011da:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
200011dc:	697b      	ldr	r3, [r7, #20]
200011de:	2b0f      	cmp	r3, #15
200011e0:	d801      	bhi.n	200011e6 <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
200011e2:	697b      	ldr	r3, [r7, #20]
200011e4:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
200011e6:	f04f 0300 	mov.w	r3, #0
200011ea:	60fb      	str	r3, [r7, #12]
200011ec:	e012      	b.n	20001214 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
200011ee:	687b      	ldr	r3, [r7, #4]
200011f0:	681b      	ldr	r3, [r3, #0]
200011f2:	687a      	ldr	r2, [r7, #4]
200011f4:	68d1      	ldr	r1, [r2, #12]
200011f6:	687a      	ldr	r2, [r7, #4]
200011f8:	6952      	ldr	r2, [r2, #20]
200011fa:	440a      	add	r2, r1
200011fc:	7812      	ldrb	r2, [r2, #0]
200011fe:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20001200:	687b      	ldr	r3, [r7, #4]
20001202:	695b      	ldr	r3, [r3, #20]
20001204:	f103 0201 	add.w	r2, r3, #1
20001208:	687b      	ldr	r3, [r7, #4]
2000120a:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000120c:	68fb      	ldr	r3, [r7, #12]
2000120e:	f103 0301 	add.w	r3, r3, #1
20001212:	60fb      	str	r3, [r7, #12]
20001214:	68fa      	ldr	r2, [r7, #12]
20001216:	693b      	ldr	r3, [r7, #16]
20001218:	429a      	cmp	r2, r3
2000121a:	d3e8      	bcc.n	200011ee <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
2000121c:	687b      	ldr	r3, [r7, #4]
2000121e:	695a      	ldr	r2, [r3, #20]
20001220:	687b      	ldr	r3, [r7, #4]
20001222:	691b      	ldr	r3, [r3, #16]
20001224:	429a      	cmp	r2, r3
20001226:	d109      	bne.n	2000123c <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20001228:	687b      	ldr	r3, [r7, #4]
2000122a:	f04f 0200 	mov.w	r2, #0
2000122e:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20001230:	687b      	ldr	r3, [r7, #4]
20001232:	685b      	ldr	r3, [r3, #4]
20001234:	f04f 0200 	mov.w	r2, #0
20001238:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
2000123c:	f107 071c 	add.w	r7, r7, #28
20001240:	46bd      	mov	sp, r7
20001242:	bc80      	pop	{r7}
20001244:	4770      	bx	lr
20001246:	bf00      	nop

20001248 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20001248:	4668      	mov	r0, sp
2000124a:	f020 0107 	bic.w	r1, r0, #7
2000124e:	468d      	mov	sp, r1
20001250:	b589      	push	{r0, r3, r7, lr}
20001252:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20001254:	f643 10a4 	movw	r0, #14756	; 0x39a4
20001258:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000125c:	f7ff fee2 	bl	20001024 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20001260:	f04f 000a 	mov.w	r0, #10
20001264:	f7ff fce4 	bl	20000c30 <NVIC_ClearPendingIRQ>
}
20001268:	46bd      	mov	sp, r7
2000126a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000126e:	4685      	mov	sp, r0
20001270:	4770      	bx	lr
20001272:	bf00      	nop

20001274 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20001274:	4668      	mov	r0, sp
20001276:	f020 0107 	bic.w	r1, r0, #7
2000127a:	468d      	mov	sp, r1
2000127c:	b589      	push	{r0, r3, r7, lr}
2000127e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20001280:	f643 107c 	movw	r0, #14716	; 0x397c
20001284:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001288:	f7ff fecc 	bl	20001024 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
2000128c:	f04f 000b 	mov.w	r0, #11
20001290:	f7ff fcce 	bl	20000c30 <NVIC_ClearPendingIRQ>
}
20001294:	46bd      	mov	sp, r7
20001296:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000129a:	4685      	mov	sp, r0
2000129c:	4770      	bx	lr
2000129e:	bf00      	nop

200012a0 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
200012a0:	b480      	push	{r7}
200012a2:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
200012a4:	46bd      	mov	sp, r7
200012a6:	bc80      	pop	{r7}
200012a8:	4770      	bx	lr
200012aa:	bf00      	nop

200012ac <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
200012ac:	b580      	push	{r7, lr}
200012ae:	b08a      	sub	sp, #40	; 0x28
200012b0:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
200012b2:	f243 3358 	movw	r3, #13144	; 0x3358
200012b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200012ba:	46bc      	mov	ip, r7
200012bc:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
200012be:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
200012c2:	f242 0300 	movw	r3, #8192	; 0x2000
200012c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200012cc:	ea4f 0393 	mov.w	r3, r3, lsr #2
200012d0:	f003 0303 	and.w	r3, r3, #3
200012d4:	ea4f 0383 	mov.w	r3, r3, lsl #2
200012d8:	f107 0228 	add.w	r2, r7, #40	; 0x28
200012dc:	4413      	add	r3, r2
200012de:	f853 3c28 	ldr.w	r3, [r3, #-40]
200012e2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
200012e4:	f242 0300 	movw	r3, #8192	; 0x2000
200012e8:	f2ce 0304 	movt	r3, #57348	; 0xe004
200012ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
200012ee:	ea4f 1313 	mov.w	r3, r3, lsr #4
200012f2:	f003 0303 	and.w	r3, r3, #3
200012f6:	ea4f 0383 	mov.w	r3, r3, lsl #2
200012fa:	f107 0228 	add.w	r2, r7, #40	; 0x28
200012fe:	4413      	add	r3, r2
20001300:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001304:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20001306:	f242 0300 	movw	r3, #8192	; 0x2000
2000130a:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000130e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20001310:	ea4f 1393 	mov.w	r3, r3, lsr #6
20001314:	f003 0303 	and.w	r3, r3, #3
20001318:	ea4f 0383 	mov.w	r3, r3, lsl #2
2000131c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20001320:	4413      	add	r3, r2
20001322:	f853 3c28 	ldr.w	r3, [r3, #-40]
20001326:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20001328:	f242 0300 	movw	r3, #8192	; 0x2000
2000132c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001332:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001336:	f003 031f 	and.w	r3, r3, #31
2000133a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000133c:	f242 0300 	movw	r3, #8192	; 0x2000
20001340:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001344:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001346:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000134a:	f003 0301 	and.w	r3, r3, #1
2000134e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001350:	6a3b      	ldr	r3, [r7, #32]
20001352:	f103 0301 	add.w	r3, r3, #1
20001356:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000135a:	2b00      	cmp	r3, #0
2000135c:	d003      	beq.n	20001366 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000135e:	69fb      	ldr	r3, [r7, #28]
20001360:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001364:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001366:	f000 f849 	bl	200013fc <GetSystemClock>
2000136a:	4602      	mov	r2, r0
2000136c:	f243 33fc 	movw	r3, #13308	; 0x33fc
20001370:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001374:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001376:	f243 33fc 	movw	r3, #13308	; 0x33fc
2000137a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000137e:	681a      	ldr	r2, [r3, #0]
20001380:	693b      	ldr	r3, [r7, #16]
20001382:	fbb2 f2f3 	udiv	r2, r2, r3
20001386:	f243 4300 	movw	r3, #13312	; 0x3400
2000138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001390:	f243 33fc 	movw	r3, #13308	; 0x33fc
20001394:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001398:	681a      	ldr	r2, [r3, #0]
2000139a:	697b      	ldr	r3, [r7, #20]
2000139c:	fbb2 f2f3 	udiv	r2, r2, r3
200013a0:	f243 4304 	movw	r3, #13316	; 0x3404
200013a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013a8:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
200013aa:	f243 33fc 	movw	r3, #13308	; 0x33fc
200013ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013b2:	681a      	ldr	r2, [r3, #0]
200013b4:	69bb      	ldr	r3, [r7, #24]
200013b6:	fbb2 f2f3 	udiv	r2, r2, r3
200013ba:	f243 4308 	movw	r3, #13320	; 0x3408
200013be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013c2:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
200013c4:	f243 33fc 	movw	r3, #13308	; 0x33fc
200013c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013cc:	681a      	ldr	r2, [r3, #0]
200013ce:	69fb      	ldr	r3, [r7, #28]
200013d0:	fbb2 f2f3 	udiv	r2, r2, r3
200013d4:	f243 430c 	movw	r3, #13324	; 0x340c
200013d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013dc:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200013de:	f243 33fc 	movw	r3, #13308	; 0x33fc
200013e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013e6:	681a      	ldr	r2, [r3, #0]
200013e8:	f243 33f8 	movw	r3, #13304	; 0x33f8
200013ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013f0:	601a      	str	r2, [r3, #0]
}
200013f2:	f107 0728 	add.w	r7, r7, #40	; 0x28
200013f6:	46bd      	mov	sp, r7
200013f8:	bd80      	pop	{r7, pc}
200013fa:	bf00      	nop

200013fc <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200013fc:	b480      	push	{r7}
200013fe:	b08b      	sub	sp, #44	; 0x2c
20001400:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20001402:	f04f 0300 	mov.w	r3, #0
20001406:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20001408:	f640 031c 	movw	r3, #2076	; 0x81c
2000140c:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001410:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20001412:	f240 2330 	movw	r3, #560	; 0x230
20001416:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000141a:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
2000141c:	68fb      	ldr	r3, [r7, #12]
2000141e:	681b      	ldr	r3, [r3, #0]
20001420:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20001424:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20001426:	693a      	ldr	r2, [r7, #16]
20001428:	f241 13cf 	movw	r3, #4559	; 0x11cf
2000142c:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001430:	429a      	cmp	r2, r3
20001432:	d108      	bne.n	20001446 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001434:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001438:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000143c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000143e:	697b      	ldr	r3, [r7, #20]
20001440:	681b      	ldr	r3, [r3, #0]
20001442:	607b      	str	r3, [r7, #4]
20001444:	e03d      	b.n	200014c2 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001446:	68bb      	ldr	r3, [r7, #8]
20001448:	681a      	ldr	r2, [r3, #0]
2000144a:	f244 3341 	movw	r3, #17217	; 0x4341
2000144e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001452:	429a      	cmp	r2, r3
20001454:	d135      	bne.n	200014c2 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001456:	f640 0340 	movw	r3, #2112	; 0x840
2000145a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000145e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001460:	69bb      	ldr	r3, [r7, #24]
20001462:	681b      	ldr	r3, [r3, #0]
20001464:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001466:	69fb      	ldr	r3, [r7, #28]
20001468:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
2000146c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000146e:	69fa      	ldr	r2, [r7, #28]
20001470:	f240 3300 	movw	r3, #768	; 0x300
20001474:	f2c0 0301 	movt	r3, #1
20001478:	429a      	cmp	r2, r3
2000147a:	d922      	bls.n	200014c2 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000147c:	69fa      	ldr	r2, [r7, #28]
2000147e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001482:	f2c0 0301 	movt	r3, #1
20001486:	429a      	cmp	r2, r3
20001488:	d808      	bhi.n	2000149c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000148a:	f241 632c 	movw	r3, #5676	; 0x162c
2000148e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001492:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001494:	6a3b      	ldr	r3, [r7, #32]
20001496:	681b      	ldr	r3, [r3, #0]
20001498:	607b      	str	r3, [r7, #4]
2000149a:	e012      	b.n	200014c2 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000149c:	69fa      	ldr	r2, [r7, #28]
2000149e:	f64f 73ff 	movw	r3, #65535	; 0xffff
200014a2:	f2c0 0302 	movt	r3, #2
200014a6:	429a      	cmp	r2, r3
200014a8:	d808      	bhi.n	200014bc <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
200014aa:	f641 63ac 	movw	r3, #7852	; 0x1eac
200014ae:	f2c6 0308 	movt	r3, #24584	; 0x6008
200014b2:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
200014b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
200014b6:	681b      	ldr	r3, [r3, #0]
200014b8:	607b      	str	r3, [r7, #4]
200014ba:	e002      	b.n	200014c2 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
200014bc:	f04f 0300 	mov.w	r3, #0
200014c0:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
200014c2:	687b      	ldr	r3, [r7, #4]
200014c4:	2b00      	cmp	r3, #0
200014c6:	d105      	bne.n	200014d4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
200014c8:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
200014ca:	f647 0340 	movw	r3, #30784	; 0x7840
200014ce:	f2c0 137d 	movt	r3, #381	; 0x17d
200014d2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200014d4:	687b      	ldr	r3, [r7, #4]
}
200014d6:	4618      	mov	r0, r3
200014d8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200014dc:	46bd      	mov	sp, r7
200014de:	bc80      	pop	{r7}
200014e0:	4770      	bx	lr
200014e2:	bf00      	nop

200014e4 <__libc_init_array>:
200014e4:	b570      	push	{r4, r5, r6, lr}
200014e6:	f243 36ec 	movw	r6, #13292	; 0x33ec
200014ea:	f243 35ec 	movw	r5, #13292	; 0x33ec
200014ee:	f2c2 0600 	movt	r6, #8192	; 0x2000
200014f2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200014f6:	1b76      	subs	r6, r6, r5
200014f8:	10b6      	asrs	r6, r6, #2
200014fa:	d006      	beq.n	2000150a <__libc_init_array+0x26>
200014fc:	2400      	movs	r4, #0
200014fe:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20001502:	3401      	adds	r4, #1
20001504:	4798      	blx	r3
20001506:	42a6      	cmp	r6, r4
20001508:	d8f9      	bhi.n	200014fe <__libc_init_array+0x1a>
2000150a:	f243 35ec 	movw	r5, #13292	; 0x33ec
2000150e:	f243 36f0 	movw	r6, #13296	; 0x33f0
20001512:	f2c2 0500 	movt	r5, #8192	; 0x2000
20001516:	f2c2 0600 	movt	r6, #8192	; 0x2000
2000151a:	1b76      	subs	r6, r6, r5
2000151c:	f001 ff5a 	bl	200033d4 <_init>
20001520:	10b6      	asrs	r6, r6, #2
20001522:	d006      	beq.n	20001532 <__libc_init_array+0x4e>
20001524:	2400      	movs	r4, #0
20001526:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
2000152a:	3401      	adds	r4, #1
2000152c:	4798      	blx	r3
2000152e:	42a6      	cmp	r6, r4
20001530:	d8f9      	bhi.n	20001526 <__libc_init_array+0x42>
20001532:	bd70      	pop	{r4, r5, r6, pc}

20001534 <free>:
20001534:	f243 4310 	movw	r3, #13328	; 0x3410
20001538:	4601      	mov	r1, r0
2000153a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000153e:	6818      	ldr	r0, [r3, #0]
20001540:	f000 bde8 	b.w	20002114 <_free_r>

20001544 <malloc>:
20001544:	f243 4310 	movw	r3, #13328	; 0x3410
20001548:	4601      	mov	r1, r0
2000154a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000154e:	6818      	ldr	r0, [r3, #0]
20001550:	f000 b800 	b.w	20001554 <_malloc_r>

20001554 <_malloc_r>:
20001554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20001558:	f101 040b 	add.w	r4, r1, #11
2000155c:	2c16      	cmp	r4, #22
2000155e:	b083      	sub	sp, #12
20001560:	4606      	mov	r6, r0
20001562:	d82f      	bhi.n	200015c4 <_malloc_r+0x70>
20001564:	2300      	movs	r3, #0
20001566:	2410      	movs	r4, #16
20001568:	428c      	cmp	r4, r1
2000156a:	bf2c      	ite	cs
2000156c:	4619      	movcs	r1, r3
2000156e:	f043 0101 	orrcc.w	r1, r3, #1
20001572:	2900      	cmp	r1, #0
20001574:	d130      	bne.n	200015d8 <_malloc_r+0x84>
20001576:	4630      	mov	r0, r6
20001578:	f000 fb86 	bl	20001c88 <__malloc_lock>
2000157c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
20001580:	d22e      	bcs.n	200015e0 <_malloc_r+0x8c>
20001582:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
20001586:	f243 5504 	movw	r5, #13572	; 0x3504
2000158a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000158e:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
20001592:	68d3      	ldr	r3, [r2, #12]
20001594:	4293      	cmp	r3, r2
20001596:	f000 8206 	beq.w	200019a6 <_malloc_r+0x452>
2000159a:	685a      	ldr	r2, [r3, #4]
2000159c:	f103 0508 	add.w	r5, r3, #8
200015a0:	68d9      	ldr	r1, [r3, #12]
200015a2:	4630      	mov	r0, r6
200015a4:	f022 0c03 	bic.w	ip, r2, #3
200015a8:	689a      	ldr	r2, [r3, #8]
200015aa:	4463      	add	r3, ip
200015ac:	685c      	ldr	r4, [r3, #4]
200015ae:	608a      	str	r2, [r1, #8]
200015b0:	f044 0401 	orr.w	r4, r4, #1
200015b4:	60d1      	str	r1, [r2, #12]
200015b6:	605c      	str	r4, [r3, #4]
200015b8:	f000 fb68 	bl	20001c8c <__malloc_unlock>
200015bc:	4628      	mov	r0, r5
200015be:	b003      	add	sp, #12
200015c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200015c4:	f024 0407 	bic.w	r4, r4, #7
200015c8:	0fe3      	lsrs	r3, r4, #31
200015ca:	428c      	cmp	r4, r1
200015cc:	bf2c      	ite	cs
200015ce:	4619      	movcs	r1, r3
200015d0:	f043 0101 	orrcc.w	r1, r3, #1
200015d4:	2900      	cmp	r1, #0
200015d6:	d0ce      	beq.n	20001576 <_malloc_r+0x22>
200015d8:	230c      	movs	r3, #12
200015da:	2500      	movs	r5, #0
200015dc:	6033      	str	r3, [r6, #0]
200015de:	e7ed      	b.n	200015bc <_malloc_r+0x68>
200015e0:	ea5f 2e54 	movs.w	lr, r4, lsr #9
200015e4:	bf04      	itt	eq
200015e6:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
200015ea:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
200015ee:	f040 8090 	bne.w	20001712 <_malloc_r+0x1be>
200015f2:	f243 5504 	movw	r5, #13572	; 0x3504
200015f6:	f2c2 0500 	movt	r5, #8192	; 0x2000
200015fa:	1828      	adds	r0, r5, r0
200015fc:	68c3      	ldr	r3, [r0, #12]
200015fe:	4298      	cmp	r0, r3
20001600:	d106      	bne.n	20001610 <_malloc_r+0xbc>
20001602:	e00d      	b.n	20001620 <_malloc_r+0xcc>
20001604:	2a00      	cmp	r2, #0
20001606:	f280 816f 	bge.w	200018e8 <_malloc_r+0x394>
2000160a:	68db      	ldr	r3, [r3, #12]
2000160c:	4298      	cmp	r0, r3
2000160e:	d007      	beq.n	20001620 <_malloc_r+0xcc>
20001610:	6859      	ldr	r1, [r3, #4]
20001612:	f021 0103 	bic.w	r1, r1, #3
20001616:	1b0a      	subs	r2, r1, r4
20001618:	2a0f      	cmp	r2, #15
2000161a:	ddf3      	ble.n	20001604 <_malloc_r+0xb0>
2000161c:	f10e 3eff 	add.w	lr, lr, #4294967295
20001620:	f10e 0e01 	add.w	lr, lr, #1
20001624:	f243 5704 	movw	r7, #13572	; 0x3504
20001628:	f2c2 0700 	movt	r7, #8192	; 0x2000
2000162c:	f107 0108 	add.w	r1, r7, #8
20001630:	688b      	ldr	r3, [r1, #8]
20001632:	4299      	cmp	r1, r3
20001634:	bf08      	it	eq
20001636:	687a      	ldreq	r2, [r7, #4]
20001638:	d026      	beq.n	20001688 <_malloc_r+0x134>
2000163a:	685a      	ldr	r2, [r3, #4]
2000163c:	f022 0c03 	bic.w	ip, r2, #3
20001640:	ebc4 020c 	rsb	r2, r4, ip
20001644:	2a0f      	cmp	r2, #15
20001646:	f300 8194 	bgt.w	20001972 <_malloc_r+0x41e>
2000164a:	2a00      	cmp	r2, #0
2000164c:	60c9      	str	r1, [r1, #12]
2000164e:	6089      	str	r1, [r1, #8]
20001650:	f280 8099 	bge.w	20001786 <_malloc_r+0x232>
20001654:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
20001658:	f080 8165 	bcs.w	20001926 <_malloc_r+0x3d2>
2000165c:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20001660:	f04f 0a01 	mov.w	sl, #1
20001664:	687a      	ldr	r2, [r7, #4]
20001666:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000166a:	ea4f 0cac 	mov.w	ip, ip, asr #2
2000166e:	fa0a fc0c 	lsl.w	ip, sl, ip
20001672:	60d8      	str	r0, [r3, #12]
20001674:	f8d0 8008 	ldr.w	r8, [r0, #8]
20001678:	ea4c 0202 	orr.w	r2, ip, r2
2000167c:	607a      	str	r2, [r7, #4]
2000167e:	f8c3 8008 	str.w	r8, [r3, #8]
20001682:	f8c8 300c 	str.w	r3, [r8, #12]
20001686:	6083      	str	r3, [r0, #8]
20001688:	f04f 0c01 	mov.w	ip, #1
2000168c:	ea4f 03ae 	mov.w	r3, lr, asr #2
20001690:	fa0c fc03 	lsl.w	ip, ip, r3
20001694:	4594      	cmp	ip, r2
20001696:	f200 8082 	bhi.w	2000179e <_malloc_r+0x24a>
2000169a:	ea12 0f0c 	tst.w	r2, ip
2000169e:	d108      	bne.n	200016b2 <_malloc_r+0x15e>
200016a0:	f02e 0e03 	bic.w	lr, lr, #3
200016a4:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200016a8:	f10e 0e04 	add.w	lr, lr, #4
200016ac:	ea12 0f0c 	tst.w	r2, ip
200016b0:	d0f8      	beq.n	200016a4 <_malloc_r+0x150>
200016b2:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200016b6:	46f2      	mov	sl, lr
200016b8:	46c8      	mov	r8, r9
200016ba:	f8d8 300c 	ldr.w	r3, [r8, #12]
200016be:	4598      	cmp	r8, r3
200016c0:	d107      	bne.n	200016d2 <_malloc_r+0x17e>
200016c2:	e168      	b.n	20001996 <_malloc_r+0x442>
200016c4:	2a00      	cmp	r2, #0
200016c6:	f280 8178 	bge.w	200019ba <_malloc_r+0x466>
200016ca:	68db      	ldr	r3, [r3, #12]
200016cc:	4598      	cmp	r8, r3
200016ce:	f000 8162 	beq.w	20001996 <_malloc_r+0x442>
200016d2:	6858      	ldr	r0, [r3, #4]
200016d4:	f020 0003 	bic.w	r0, r0, #3
200016d8:	1b02      	subs	r2, r0, r4
200016da:	2a0f      	cmp	r2, #15
200016dc:	ddf2      	ble.n	200016c4 <_malloc_r+0x170>
200016de:	461d      	mov	r5, r3
200016e0:	191f      	adds	r7, r3, r4
200016e2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
200016e6:	f044 0e01 	orr.w	lr, r4, #1
200016ea:	f855 4f08 	ldr.w	r4, [r5, #8]!
200016ee:	4630      	mov	r0, r6
200016f0:	50ba      	str	r2, [r7, r2]
200016f2:	f042 0201 	orr.w	r2, r2, #1
200016f6:	f8c3 e004 	str.w	lr, [r3, #4]
200016fa:	f8cc 4008 	str.w	r4, [ip, #8]
200016fe:	f8c4 c00c 	str.w	ip, [r4, #12]
20001702:	608f      	str	r7, [r1, #8]
20001704:	60cf      	str	r7, [r1, #12]
20001706:	607a      	str	r2, [r7, #4]
20001708:	60b9      	str	r1, [r7, #8]
2000170a:	60f9      	str	r1, [r7, #12]
2000170c:	f000 fabe 	bl	20001c8c <__malloc_unlock>
20001710:	e754      	b.n	200015bc <_malloc_r+0x68>
20001712:	f1be 0f04 	cmp.w	lr, #4
20001716:	bf9e      	ittt	ls
20001718:	ea4f 1e94 	movls.w	lr, r4, lsr #6
2000171c:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20001720:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001724:	f67f af65 	bls.w	200015f2 <_malloc_r+0x9e>
20001728:	f1be 0f14 	cmp.w	lr, #20
2000172c:	bf9c      	itt	ls
2000172e:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20001732:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001736:	f67f af5c 	bls.w	200015f2 <_malloc_r+0x9e>
2000173a:	f1be 0f54 	cmp.w	lr, #84	; 0x54
2000173e:	bf9e      	ittt	ls
20001740:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20001744:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20001748:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000174c:	f67f af51 	bls.w	200015f2 <_malloc_r+0x9e>
20001750:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20001754:	bf9e      	ittt	ls
20001756:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
2000175a:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
2000175e:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001762:	f67f af46 	bls.w	200015f2 <_malloc_r+0x9e>
20001766:	f240 5354 	movw	r3, #1364	; 0x554
2000176a:	459e      	cmp	lr, r3
2000176c:	bf95      	itete	ls
2000176e:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20001772:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20001776:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
2000177a:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
2000177e:	bf98      	it	ls
20001780:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001784:	e735      	b.n	200015f2 <_malloc_r+0x9e>
20001786:	eb03 020c 	add.w	r2, r3, ip
2000178a:	f103 0508 	add.w	r5, r3, #8
2000178e:	4630      	mov	r0, r6
20001790:	6853      	ldr	r3, [r2, #4]
20001792:	f043 0301 	orr.w	r3, r3, #1
20001796:	6053      	str	r3, [r2, #4]
20001798:	f000 fa78 	bl	20001c8c <__malloc_unlock>
2000179c:	e70e      	b.n	200015bc <_malloc_r+0x68>
2000179e:	f8d7 8008 	ldr.w	r8, [r7, #8]
200017a2:	f8d8 3004 	ldr.w	r3, [r8, #4]
200017a6:	f023 0903 	bic.w	r9, r3, #3
200017aa:	ebc4 0209 	rsb	r2, r4, r9
200017ae:	454c      	cmp	r4, r9
200017b0:	bf94      	ite	ls
200017b2:	2300      	movls	r3, #0
200017b4:	2301      	movhi	r3, #1
200017b6:	2a0f      	cmp	r2, #15
200017b8:	bfd8      	it	le
200017ba:	f043 0301 	orrle.w	r3, r3, #1
200017be:	2b00      	cmp	r3, #0
200017c0:	f000 80a1 	beq.w	20001906 <_malloc_r+0x3b2>
200017c4:	f643 1b20 	movw	fp, #14624	; 0x3920
200017c8:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
200017cc:	f2c2 0b00 	movt	fp, #8192	; 0x2000
200017d0:	f8db 3000 	ldr.w	r3, [fp]
200017d4:	3310      	adds	r3, #16
200017d6:	191b      	adds	r3, r3, r4
200017d8:	f1b2 3fff 	cmp.w	r2, #4294967295
200017dc:	d006      	beq.n	200017ec <_malloc_r+0x298>
200017de:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
200017e2:	331f      	adds	r3, #31
200017e4:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
200017e8:	f023 031f 	bic.w	r3, r3, #31
200017ec:	4619      	mov	r1, r3
200017ee:	4630      	mov	r0, r6
200017f0:	9301      	str	r3, [sp, #4]
200017f2:	f000 fa91 	bl	20001d18 <_sbrk_r>
200017f6:	9b01      	ldr	r3, [sp, #4]
200017f8:	f1b0 3fff 	cmp.w	r0, #4294967295
200017fc:	4682      	mov	sl, r0
200017fe:	f000 80f4 	beq.w	200019ea <_malloc_r+0x496>
20001802:	eb08 0109 	add.w	r1, r8, r9
20001806:	4281      	cmp	r1, r0
20001808:	f200 80ec 	bhi.w	200019e4 <_malloc_r+0x490>
2000180c:	f8db 2004 	ldr.w	r2, [fp, #4]
20001810:	189a      	adds	r2, r3, r2
20001812:	4551      	cmp	r1, sl
20001814:	f8cb 2004 	str.w	r2, [fp, #4]
20001818:	f000 8145 	beq.w	20001aa6 <_malloc_r+0x552>
2000181c:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20001820:	f243 5004 	movw	r0, #13572	; 0x3504
20001824:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001828:	f1b5 3fff 	cmp.w	r5, #4294967295
2000182c:	bf08      	it	eq
2000182e:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20001832:	d003      	beq.n	2000183c <_malloc_r+0x2e8>
20001834:	4452      	add	r2, sl
20001836:	1a51      	subs	r1, r2, r1
20001838:	f8cb 1004 	str.w	r1, [fp, #4]
2000183c:	f01a 0507 	ands.w	r5, sl, #7
20001840:	4630      	mov	r0, r6
20001842:	bf17      	itett	ne
20001844:	f1c5 0508 	rsbne	r5, r5, #8
20001848:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
2000184c:	44aa      	addne	sl, r5
2000184e:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20001852:	4453      	add	r3, sl
20001854:	051b      	lsls	r3, r3, #20
20001856:	0d1b      	lsrs	r3, r3, #20
20001858:	1aed      	subs	r5, r5, r3
2000185a:	4629      	mov	r1, r5
2000185c:	f000 fa5c 	bl	20001d18 <_sbrk_r>
20001860:	f1b0 3fff 	cmp.w	r0, #4294967295
20001864:	f000 812c 	beq.w	20001ac0 <_malloc_r+0x56c>
20001868:	ebca 0100 	rsb	r1, sl, r0
2000186c:	1949      	adds	r1, r1, r5
2000186e:	f041 0101 	orr.w	r1, r1, #1
20001872:	f8db 2004 	ldr.w	r2, [fp, #4]
20001876:	f643 1320 	movw	r3, #14624	; 0x3920
2000187a:	f8c7 a008 	str.w	sl, [r7, #8]
2000187e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001882:	18aa      	adds	r2, r5, r2
20001884:	45b8      	cmp	r8, r7
20001886:	f8cb 2004 	str.w	r2, [fp, #4]
2000188a:	f8ca 1004 	str.w	r1, [sl, #4]
2000188e:	d017      	beq.n	200018c0 <_malloc_r+0x36c>
20001890:	f1b9 0f0f 	cmp.w	r9, #15
20001894:	f240 80df 	bls.w	20001a56 <_malloc_r+0x502>
20001898:	f1a9 010c 	sub.w	r1, r9, #12
2000189c:	2505      	movs	r5, #5
2000189e:	f021 0107 	bic.w	r1, r1, #7
200018a2:	eb08 0001 	add.w	r0, r8, r1
200018a6:	290f      	cmp	r1, #15
200018a8:	6085      	str	r5, [r0, #8]
200018aa:	6045      	str	r5, [r0, #4]
200018ac:	f8d8 0004 	ldr.w	r0, [r8, #4]
200018b0:	f000 0001 	and.w	r0, r0, #1
200018b4:	ea41 0000 	orr.w	r0, r1, r0
200018b8:	f8c8 0004 	str.w	r0, [r8, #4]
200018bc:	f200 80ac 	bhi.w	20001a18 <_malloc_r+0x4c4>
200018c0:	46d0      	mov	r8, sl
200018c2:	f643 1320 	movw	r3, #14624	; 0x3920
200018c6:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
200018ca:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018ce:	428a      	cmp	r2, r1
200018d0:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
200018d4:	bf88      	it	hi
200018d6:	62da      	strhi	r2, [r3, #44]	; 0x2c
200018d8:	f643 1320 	movw	r3, #14624	; 0x3920
200018dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200018e0:	428a      	cmp	r2, r1
200018e2:	bf88      	it	hi
200018e4:	631a      	strhi	r2, [r3, #48]	; 0x30
200018e6:	e082      	b.n	200019ee <_malloc_r+0x49a>
200018e8:	185c      	adds	r4, r3, r1
200018ea:	689a      	ldr	r2, [r3, #8]
200018ec:	68d9      	ldr	r1, [r3, #12]
200018ee:	4630      	mov	r0, r6
200018f0:	6866      	ldr	r6, [r4, #4]
200018f2:	f103 0508 	add.w	r5, r3, #8
200018f6:	608a      	str	r2, [r1, #8]
200018f8:	f046 0301 	orr.w	r3, r6, #1
200018fc:	60d1      	str	r1, [r2, #12]
200018fe:	6063      	str	r3, [r4, #4]
20001900:	f000 f9c4 	bl	20001c8c <__malloc_unlock>
20001904:	e65a      	b.n	200015bc <_malloc_r+0x68>
20001906:	eb08 0304 	add.w	r3, r8, r4
2000190a:	f042 0201 	orr.w	r2, r2, #1
2000190e:	f044 0401 	orr.w	r4, r4, #1
20001912:	4630      	mov	r0, r6
20001914:	f8c8 4004 	str.w	r4, [r8, #4]
20001918:	f108 0508 	add.w	r5, r8, #8
2000191c:	605a      	str	r2, [r3, #4]
2000191e:	60bb      	str	r3, [r7, #8]
20001920:	f000 f9b4 	bl	20001c8c <__malloc_unlock>
20001924:	e64a      	b.n	200015bc <_malloc_r+0x68>
20001926:	ea4f 225c 	mov.w	r2, ip, lsr #9
2000192a:	2a04      	cmp	r2, #4
2000192c:	d954      	bls.n	200019d8 <_malloc_r+0x484>
2000192e:	2a14      	cmp	r2, #20
20001930:	f200 8089 	bhi.w	20001a46 <_malloc_r+0x4f2>
20001934:	325b      	adds	r2, #91	; 0x5b
20001936:	ea4f 08c2 	mov.w	r8, r2, lsl #3
2000193a:	44a8      	add	r8, r5
2000193c:	f243 5704 	movw	r7, #13572	; 0x3504
20001940:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001944:	f8d8 0008 	ldr.w	r0, [r8, #8]
20001948:	4540      	cmp	r0, r8
2000194a:	d103      	bne.n	20001954 <_malloc_r+0x400>
2000194c:	e06f      	b.n	20001a2e <_malloc_r+0x4da>
2000194e:	6880      	ldr	r0, [r0, #8]
20001950:	4580      	cmp	r8, r0
20001952:	d004      	beq.n	2000195e <_malloc_r+0x40a>
20001954:	6842      	ldr	r2, [r0, #4]
20001956:	f022 0203 	bic.w	r2, r2, #3
2000195a:	4594      	cmp	ip, r2
2000195c:	d3f7      	bcc.n	2000194e <_malloc_r+0x3fa>
2000195e:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20001962:	f8c3 c00c 	str.w	ip, [r3, #12]
20001966:	6098      	str	r0, [r3, #8]
20001968:	687a      	ldr	r2, [r7, #4]
2000196a:	60c3      	str	r3, [r0, #12]
2000196c:	f8cc 3008 	str.w	r3, [ip, #8]
20001970:	e68a      	b.n	20001688 <_malloc_r+0x134>
20001972:	191f      	adds	r7, r3, r4
20001974:	4630      	mov	r0, r6
20001976:	f044 0401 	orr.w	r4, r4, #1
2000197a:	60cf      	str	r7, [r1, #12]
2000197c:	605c      	str	r4, [r3, #4]
2000197e:	f103 0508 	add.w	r5, r3, #8
20001982:	50ba      	str	r2, [r7, r2]
20001984:	f042 0201 	orr.w	r2, r2, #1
20001988:	608f      	str	r7, [r1, #8]
2000198a:	607a      	str	r2, [r7, #4]
2000198c:	60b9      	str	r1, [r7, #8]
2000198e:	60f9      	str	r1, [r7, #12]
20001990:	f000 f97c 	bl	20001c8c <__malloc_unlock>
20001994:	e612      	b.n	200015bc <_malloc_r+0x68>
20001996:	f10a 0a01 	add.w	sl, sl, #1
2000199a:	f01a 0f03 	tst.w	sl, #3
2000199e:	d05f      	beq.n	20001a60 <_malloc_r+0x50c>
200019a0:	f103 0808 	add.w	r8, r3, #8
200019a4:	e689      	b.n	200016ba <_malloc_r+0x166>
200019a6:	f103 0208 	add.w	r2, r3, #8
200019aa:	68d3      	ldr	r3, [r2, #12]
200019ac:	429a      	cmp	r2, r3
200019ae:	bf08      	it	eq
200019b0:	f10e 0e02 	addeq.w	lr, lr, #2
200019b4:	f43f ae36 	beq.w	20001624 <_malloc_r+0xd0>
200019b8:	e5ef      	b.n	2000159a <_malloc_r+0x46>
200019ba:	461d      	mov	r5, r3
200019bc:	1819      	adds	r1, r3, r0
200019be:	68da      	ldr	r2, [r3, #12]
200019c0:	4630      	mov	r0, r6
200019c2:	f855 3f08 	ldr.w	r3, [r5, #8]!
200019c6:	684c      	ldr	r4, [r1, #4]
200019c8:	6093      	str	r3, [r2, #8]
200019ca:	f044 0401 	orr.w	r4, r4, #1
200019ce:	60da      	str	r2, [r3, #12]
200019d0:	604c      	str	r4, [r1, #4]
200019d2:	f000 f95b 	bl	20001c8c <__malloc_unlock>
200019d6:	e5f1      	b.n	200015bc <_malloc_r+0x68>
200019d8:	ea4f 129c 	mov.w	r2, ip, lsr #6
200019dc:	3238      	adds	r2, #56	; 0x38
200019de:	ea4f 08c2 	mov.w	r8, r2, lsl #3
200019e2:	e7aa      	b.n	2000193a <_malloc_r+0x3e6>
200019e4:	45b8      	cmp	r8, r7
200019e6:	f43f af11 	beq.w	2000180c <_malloc_r+0x2b8>
200019ea:	f8d7 8008 	ldr.w	r8, [r7, #8]
200019ee:	f8d8 2004 	ldr.w	r2, [r8, #4]
200019f2:	f022 0203 	bic.w	r2, r2, #3
200019f6:	4294      	cmp	r4, r2
200019f8:	bf94      	ite	ls
200019fa:	2300      	movls	r3, #0
200019fc:	2301      	movhi	r3, #1
200019fe:	1b12      	subs	r2, r2, r4
20001a00:	2a0f      	cmp	r2, #15
20001a02:	bfd8      	it	le
20001a04:	f043 0301 	orrle.w	r3, r3, #1
20001a08:	2b00      	cmp	r3, #0
20001a0a:	f43f af7c 	beq.w	20001906 <_malloc_r+0x3b2>
20001a0e:	4630      	mov	r0, r6
20001a10:	2500      	movs	r5, #0
20001a12:	f000 f93b 	bl	20001c8c <__malloc_unlock>
20001a16:	e5d1      	b.n	200015bc <_malloc_r+0x68>
20001a18:	f108 0108 	add.w	r1, r8, #8
20001a1c:	4630      	mov	r0, r6
20001a1e:	9301      	str	r3, [sp, #4]
20001a20:	f000 fb78 	bl	20002114 <_free_r>
20001a24:	9b01      	ldr	r3, [sp, #4]
20001a26:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001a2a:	685a      	ldr	r2, [r3, #4]
20001a2c:	e749      	b.n	200018c2 <_malloc_r+0x36e>
20001a2e:	f04f 0a01 	mov.w	sl, #1
20001a32:	f8d7 8004 	ldr.w	r8, [r7, #4]
20001a36:	1092      	asrs	r2, r2, #2
20001a38:	4684      	mov	ip, r0
20001a3a:	fa0a f202 	lsl.w	r2, sl, r2
20001a3e:	ea48 0202 	orr.w	r2, r8, r2
20001a42:	607a      	str	r2, [r7, #4]
20001a44:	e78d      	b.n	20001962 <_malloc_r+0x40e>
20001a46:	2a54      	cmp	r2, #84	; 0x54
20001a48:	d824      	bhi.n	20001a94 <_malloc_r+0x540>
20001a4a:	ea4f 321c 	mov.w	r2, ip, lsr #12
20001a4e:	326e      	adds	r2, #110	; 0x6e
20001a50:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001a54:	e771      	b.n	2000193a <_malloc_r+0x3e6>
20001a56:	2301      	movs	r3, #1
20001a58:	46d0      	mov	r8, sl
20001a5a:	f8ca 3004 	str.w	r3, [sl, #4]
20001a5e:	e7c6      	b.n	200019ee <_malloc_r+0x49a>
20001a60:	464a      	mov	r2, r9
20001a62:	f01e 0f03 	tst.w	lr, #3
20001a66:	4613      	mov	r3, r2
20001a68:	f10e 3eff 	add.w	lr, lr, #4294967295
20001a6c:	d033      	beq.n	20001ad6 <_malloc_r+0x582>
20001a6e:	f853 2908 	ldr.w	r2, [r3], #-8
20001a72:	429a      	cmp	r2, r3
20001a74:	d0f5      	beq.n	20001a62 <_malloc_r+0x50e>
20001a76:	687b      	ldr	r3, [r7, #4]
20001a78:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001a7c:	459c      	cmp	ip, r3
20001a7e:	f63f ae8e 	bhi.w	2000179e <_malloc_r+0x24a>
20001a82:	f1bc 0f00 	cmp.w	ip, #0
20001a86:	f43f ae8a 	beq.w	2000179e <_malloc_r+0x24a>
20001a8a:	ea1c 0f03 	tst.w	ip, r3
20001a8e:	d027      	beq.n	20001ae0 <_malloc_r+0x58c>
20001a90:	46d6      	mov	lr, sl
20001a92:	e60e      	b.n	200016b2 <_malloc_r+0x15e>
20001a94:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20001a98:	d815      	bhi.n	20001ac6 <_malloc_r+0x572>
20001a9a:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20001a9e:	3277      	adds	r2, #119	; 0x77
20001aa0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001aa4:	e749      	b.n	2000193a <_malloc_r+0x3e6>
20001aa6:	0508      	lsls	r0, r1, #20
20001aa8:	0d00      	lsrs	r0, r0, #20
20001aaa:	2800      	cmp	r0, #0
20001aac:	f47f aeb6 	bne.w	2000181c <_malloc_r+0x2c8>
20001ab0:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001ab4:	444b      	add	r3, r9
20001ab6:	f043 0301 	orr.w	r3, r3, #1
20001aba:	f8c8 3004 	str.w	r3, [r8, #4]
20001abe:	e700      	b.n	200018c2 <_malloc_r+0x36e>
20001ac0:	2101      	movs	r1, #1
20001ac2:	2500      	movs	r5, #0
20001ac4:	e6d5      	b.n	20001872 <_malloc_r+0x31e>
20001ac6:	f240 5054 	movw	r0, #1364	; 0x554
20001aca:	4282      	cmp	r2, r0
20001acc:	d90d      	bls.n	20001aea <_malloc_r+0x596>
20001ace:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20001ad2:	227e      	movs	r2, #126	; 0x7e
20001ad4:	e731      	b.n	2000193a <_malloc_r+0x3e6>
20001ad6:	687b      	ldr	r3, [r7, #4]
20001ad8:	ea23 030c 	bic.w	r3, r3, ip
20001adc:	607b      	str	r3, [r7, #4]
20001ade:	e7cb      	b.n	20001a78 <_malloc_r+0x524>
20001ae0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001ae4:	f10a 0a04 	add.w	sl, sl, #4
20001ae8:	e7cf      	b.n	20001a8a <_malloc_r+0x536>
20001aea:	ea4f 429c 	mov.w	r2, ip, lsr #18
20001aee:	327c      	adds	r2, #124	; 0x7c
20001af0:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001af4:	e721      	b.n	2000193a <_malloc_r+0x3e6>
20001af6:	bf00      	nop

20001af8 <memcpy>:
20001af8:	2a03      	cmp	r2, #3
20001afa:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001afe:	d80b      	bhi.n	20001b18 <memcpy+0x20>
20001b00:	b13a      	cbz	r2, 20001b12 <memcpy+0x1a>
20001b02:	2300      	movs	r3, #0
20001b04:	f811 c003 	ldrb.w	ip, [r1, r3]
20001b08:	f800 c003 	strb.w	ip, [r0, r3]
20001b0c:	3301      	adds	r3, #1
20001b0e:	4293      	cmp	r3, r2
20001b10:	d1f8      	bne.n	20001b04 <memcpy+0xc>
20001b12:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001b16:	4770      	bx	lr
20001b18:	1882      	adds	r2, r0, r2
20001b1a:	460c      	mov	r4, r1
20001b1c:	4603      	mov	r3, r0
20001b1e:	e003      	b.n	20001b28 <memcpy+0x30>
20001b20:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20001b24:	f803 1c01 	strb.w	r1, [r3, #-1]
20001b28:	f003 0603 	and.w	r6, r3, #3
20001b2c:	4619      	mov	r1, r3
20001b2e:	46a4      	mov	ip, r4
20001b30:	3301      	adds	r3, #1
20001b32:	3401      	adds	r4, #1
20001b34:	2e00      	cmp	r6, #0
20001b36:	d1f3      	bne.n	20001b20 <memcpy+0x28>
20001b38:	f01c 0403 	ands.w	r4, ip, #3
20001b3c:	4663      	mov	r3, ip
20001b3e:	bf08      	it	eq
20001b40:	ebc1 0c02 	rsbeq	ip, r1, r2
20001b44:	d068      	beq.n	20001c18 <memcpy+0x120>
20001b46:	4265      	negs	r5, r4
20001b48:	f1c4 0a04 	rsb	sl, r4, #4
20001b4c:	eb0c 0705 	add.w	r7, ip, r5
20001b50:	4633      	mov	r3, r6
20001b52:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20001b56:	f85c 6005 	ldr.w	r6, [ip, r5]
20001b5a:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20001b5e:	1a55      	subs	r5, r2, r1
20001b60:	e008      	b.n	20001b74 <memcpy+0x7c>
20001b62:	f857 4f04 	ldr.w	r4, [r7, #4]!
20001b66:	4626      	mov	r6, r4
20001b68:	fa04 f40a 	lsl.w	r4, r4, sl
20001b6c:	ea49 0404 	orr.w	r4, r9, r4
20001b70:	50cc      	str	r4, [r1, r3]
20001b72:	3304      	adds	r3, #4
20001b74:	185c      	adds	r4, r3, r1
20001b76:	2d03      	cmp	r5, #3
20001b78:	fa26 f908 	lsr.w	r9, r6, r8
20001b7c:	f1a5 0504 	sub.w	r5, r5, #4
20001b80:	eb0c 0603 	add.w	r6, ip, r3
20001b84:	dced      	bgt.n	20001b62 <memcpy+0x6a>
20001b86:	2300      	movs	r3, #0
20001b88:	e002      	b.n	20001b90 <memcpy+0x98>
20001b8a:	5cf1      	ldrb	r1, [r6, r3]
20001b8c:	54e1      	strb	r1, [r4, r3]
20001b8e:	3301      	adds	r3, #1
20001b90:	1919      	adds	r1, r3, r4
20001b92:	4291      	cmp	r1, r2
20001b94:	d3f9      	bcc.n	20001b8a <memcpy+0x92>
20001b96:	e7bc      	b.n	20001b12 <memcpy+0x1a>
20001b98:	f853 4c40 	ldr.w	r4, [r3, #-64]
20001b9c:	f841 4c40 	str.w	r4, [r1, #-64]
20001ba0:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20001ba4:	f841 4c3c 	str.w	r4, [r1, #-60]
20001ba8:	f853 4c38 	ldr.w	r4, [r3, #-56]
20001bac:	f841 4c38 	str.w	r4, [r1, #-56]
20001bb0:	f853 4c34 	ldr.w	r4, [r3, #-52]
20001bb4:	f841 4c34 	str.w	r4, [r1, #-52]
20001bb8:	f853 4c30 	ldr.w	r4, [r3, #-48]
20001bbc:	f841 4c30 	str.w	r4, [r1, #-48]
20001bc0:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20001bc4:	f841 4c2c 	str.w	r4, [r1, #-44]
20001bc8:	f853 4c28 	ldr.w	r4, [r3, #-40]
20001bcc:	f841 4c28 	str.w	r4, [r1, #-40]
20001bd0:	f853 4c24 	ldr.w	r4, [r3, #-36]
20001bd4:	f841 4c24 	str.w	r4, [r1, #-36]
20001bd8:	f853 4c20 	ldr.w	r4, [r3, #-32]
20001bdc:	f841 4c20 	str.w	r4, [r1, #-32]
20001be0:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20001be4:	f841 4c1c 	str.w	r4, [r1, #-28]
20001be8:	f853 4c18 	ldr.w	r4, [r3, #-24]
20001bec:	f841 4c18 	str.w	r4, [r1, #-24]
20001bf0:	f853 4c14 	ldr.w	r4, [r3, #-20]
20001bf4:	f841 4c14 	str.w	r4, [r1, #-20]
20001bf8:	f853 4c10 	ldr.w	r4, [r3, #-16]
20001bfc:	f841 4c10 	str.w	r4, [r1, #-16]
20001c00:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20001c04:	f841 4c0c 	str.w	r4, [r1, #-12]
20001c08:	f853 4c08 	ldr.w	r4, [r3, #-8]
20001c0c:	f841 4c08 	str.w	r4, [r1, #-8]
20001c10:	f853 4c04 	ldr.w	r4, [r3, #-4]
20001c14:	f841 4c04 	str.w	r4, [r1, #-4]
20001c18:	461c      	mov	r4, r3
20001c1a:	460d      	mov	r5, r1
20001c1c:	3340      	adds	r3, #64	; 0x40
20001c1e:	3140      	adds	r1, #64	; 0x40
20001c20:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20001c24:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20001c28:	dcb6      	bgt.n	20001b98 <memcpy+0xa0>
20001c2a:	4621      	mov	r1, r4
20001c2c:	462b      	mov	r3, r5
20001c2e:	1b54      	subs	r4, r2, r5
20001c30:	e00f      	b.n	20001c52 <memcpy+0x15a>
20001c32:	f851 5c10 	ldr.w	r5, [r1, #-16]
20001c36:	f843 5c10 	str.w	r5, [r3, #-16]
20001c3a:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20001c3e:	f843 5c0c 	str.w	r5, [r3, #-12]
20001c42:	f851 5c08 	ldr.w	r5, [r1, #-8]
20001c46:	f843 5c08 	str.w	r5, [r3, #-8]
20001c4a:	f851 5c04 	ldr.w	r5, [r1, #-4]
20001c4e:	f843 5c04 	str.w	r5, [r3, #-4]
20001c52:	2c0f      	cmp	r4, #15
20001c54:	460d      	mov	r5, r1
20001c56:	469c      	mov	ip, r3
20001c58:	f101 0110 	add.w	r1, r1, #16
20001c5c:	f103 0310 	add.w	r3, r3, #16
20001c60:	f1a4 0410 	sub.w	r4, r4, #16
20001c64:	dce5      	bgt.n	20001c32 <memcpy+0x13a>
20001c66:	ebcc 0102 	rsb	r1, ip, r2
20001c6a:	2300      	movs	r3, #0
20001c6c:	e003      	b.n	20001c76 <memcpy+0x17e>
20001c6e:	58ec      	ldr	r4, [r5, r3]
20001c70:	f84c 4003 	str.w	r4, [ip, r3]
20001c74:	3304      	adds	r3, #4
20001c76:	195e      	adds	r6, r3, r5
20001c78:	2903      	cmp	r1, #3
20001c7a:	eb03 040c 	add.w	r4, r3, ip
20001c7e:	f1a1 0104 	sub.w	r1, r1, #4
20001c82:	dcf4      	bgt.n	20001c6e <memcpy+0x176>
20001c84:	e77f      	b.n	20001b86 <memcpy+0x8e>
20001c86:	bf00      	nop

20001c88 <__malloc_lock>:
20001c88:	4770      	bx	lr
20001c8a:	bf00      	nop

20001c8c <__malloc_unlock>:
20001c8c:	4770      	bx	lr
20001c8e:	bf00      	nop

20001c90 <_puts_r>:
20001c90:	b530      	push	{r4, r5, lr}
20001c92:	4604      	mov	r4, r0
20001c94:	b089      	sub	sp, #36	; 0x24
20001c96:	4608      	mov	r0, r1
20001c98:	460d      	mov	r5, r1
20001c9a:	f000 f8d3 	bl	20001e44 <strlen>
20001c9e:	f243 3370 	movw	r3, #13168	; 0x3370
20001ca2:	9501      	str	r5, [sp, #4]
20001ca4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ca8:	9303      	str	r3, [sp, #12]
20001caa:	9002      	str	r0, [sp, #8]
20001cac:	1c43      	adds	r3, r0, #1
20001cae:	9307      	str	r3, [sp, #28]
20001cb0:	2301      	movs	r3, #1
20001cb2:	9304      	str	r3, [sp, #16]
20001cb4:	ab01      	add	r3, sp, #4
20001cb6:	9305      	str	r3, [sp, #20]
20001cb8:	2302      	movs	r3, #2
20001cba:	9306      	str	r3, [sp, #24]
20001cbc:	b10c      	cbz	r4, 20001cc2 <_puts_r+0x32>
20001cbe:	69a3      	ldr	r3, [r4, #24]
20001cc0:	b1eb      	cbz	r3, 20001cfe <_puts_r+0x6e>
20001cc2:	f243 4310 	movw	r3, #13328	; 0x3410
20001cc6:	4620      	mov	r0, r4
20001cc8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ccc:	681b      	ldr	r3, [r3, #0]
20001cce:	689b      	ldr	r3, [r3, #8]
20001cd0:	899a      	ldrh	r2, [r3, #12]
20001cd2:	f412 5f00 	tst.w	r2, #8192	; 0x2000
20001cd6:	bf01      	itttt	eq
20001cd8:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20001cdc:	819a      	strheq	r2, [r3, #12]
20001cde:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20001ce0:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20001ce4:	68a1      	ldr	r1, [r4, #8]
20001ce6:	bf08      	it	eq
20001ce8:	665a      	streq	r2, [r3, #100]	; 0x64
20001cea:	aa05      	add	r2, sp, #20
20001cec:	f000 faf2 	bl	200022d4 <__sfvwrite_r>
20001cf0:	2800      	cmp	r0, #0
20001cf2:	bf14      	ite	ne
20001cf4:	f04f 30ff 	movne.w	r0, #4294967295
20001cf8:	200a      	moveq	r0, #10
20001cfa:	b009      	add	sp, #36	; 0x24
20001cfc:	bd30      	pop	{r4, r5, pc}
20001cfe:	4620      	mov	r0, r4
20001d00:	f000 f984 	bl	2000200c <__sinit>
20001d04:	e7dd      	b.n	20001cc2 <_puts_r+0x32>
20001d06:	bf00      	nop

20001d08 <puts>:
20001d08:	f243 4310 	movw	r3, #13328	; 0x3410
20001d0c:	4601      	mov	r1, r0
20001d0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d12:	6818      	ldr	r0, [r3, #0]
20001d14:	e7bc      	b.n	20001c90 <_puts_r>
20001d16:	bf00      	nop

20001d18 <_sbrk_r>:
20001d18:	b538      	push	{r3, r4, r5, lr}
20001d1a:	f643 14cc 	movw	r4, #14796	; 0x39cc
20001d1e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20001d22:	4605      	mov	r5, r0
20001d24:	4608      	mov	r0, r1
20001d26:	2300      	movs	r3, #0
20001d28:	6023      	str	r3, [r4, #0]
20001d2a:	f7fe ff37 	bl	20000b9c <_sbrk>
20001d2e:	f1b0 3fff 	cmp.w	r0, #4294967295
20001d32:	d000      	beq.n	20001d36 <_sbrk_r+0x1e>
20001d34:	bd38      	pop	{r3, r4, r5, pc}
20001d36:	6823      	ldr	r3, [r4, #0]
20001d38:	2b00      	cmp	r3, #0
20001d3a:	d0fb      	beq.n	20001d34 <_sbrk_r+0x1c>
20001d3c:	602b      	str	r3, [r5, #0]
20001d3e:	bd38      	pop	{r3, r4, r5, pc}

20001d40 <strcat>:
20001d40:	f010 0f03 	tst.w	r0, #3
20001d44:	b510      	push	{r4, lr}
20001d46:	4604      	mov	r4, r0
20001d48:	bf18      	it	ne
20001d4a:	4600      	movne	r0, r0
20001d4c:	d111      	bne.n	20001d72 <strcat+0x32>
20001d4e:	6823      	ldr	r3, [r4, #0]
20001d50:	4620      	mov	r0, r4
20001d52:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20001d56:	ea22 0303 	bic.w	r3, r2, r3
20001d5a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20001d5e:	d108      	bne.n	20001d72 <strcat+0x32>
20001d60:	f850 3f04 	ldr.w	r3, [r0, #4]!
20001d64:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20001d68:	ea22 0303 	bic.w	r3, r2, r3
20001d6c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20001d70:	d0f6      	beq.n	20001d60 <strcat+0x20>
20001d72:	7803      	ldrb	r3, [r0, #0]
20001d74:	b11b      	cbz	r3, 20001d7e <strcat+0x3e>
20001d76:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20001d7a:	2b00      	cmp	r3, #0
20001d7c:	d1fb      	bne.n	20001d76 <strcat+0x36>
20001d7e:	f000 f803 	bl	20001d88 <strcpy>
20001d82:	4620      	mov	r0, r4
20001d84:	bd10      	pop	{r4, pc}
20001d86:	bf00      	nop

20001d88 <strcpy>:
20001d88:	ea80 0201 	eor.w	r2, r0, r1
20001d8c:	4684      	mov	ip, r0
20001d8e:	f012 0f03 	tst.w	r2, #3
20001d92:	d14f      	bne.n	20001e34 <strcpy+0xac>
20001d94:	f011 0f03 	tst.w	r1, #3
20001d98:	d132      	bne.n	20001e00 <strcpy+0x78>
20001d9a:	f84d 4d04 	str.w	r4, [sp, #-4]!
20001d9e:	f011 0f04 	tst.w	r1, #4
20001da2:	f851 3b04 	ldr.w	r3, [r1], #4
20001da6:	d00b      	beq.n	20001dc0 <strcpy+0x38>
20001da8:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20001dac:	439a      	bics	r2, r3
20001dae:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20001db2:	bf04      	itt	eq
20001db4:	f84c 3b04 	streq.w	r3, [ip], #4
20001db8:	f851 3b04 	ldreq.w	r3, [r1], #4
20001dbc:	d116      	bne.n	20001dec <strcpy+0x64>
20001dbe:	bf00      	nop
20001dc0:	f851 4b04 	ldr.w	r4, [r1], #4
20001dc4:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
20001dc8:	439a      	bics	r2, r3
20001dca:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20001dce:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
20001dd2:	d10b      	bne.n	20001dec <strcpy+0x64>
20001dd4:	f84c 3b04 	str.w	r3, [ip], #4
20001dd8:	43a2      	bics	r2, r4
20001dda:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
20001dde:	bf04      	itt	eq
20001de0:	f851 3b04 	ldreq.w	r3, [r1], #4
20001de4:	f84c 4b04 	streq.w	r4, [ip], #4
20001de8:	d0ea      	beq.n	20001dc0 <strcpy+0x38>
20001dea:	4623      	mov	r3, r4
20001dec:	f80c 3b01 	strb.w	r3, [ip], #1
20001df0:	f013 0fff 	tst.w	r3, #255	; 0xff
20001df4:	ea4f 2333 	mov.w	r3, r3, ror #8
20001df8:	d1f8      	bne.n	20001dec <strcpy+0x64>
20001dfa:	f85d 4b04 	ldr.w	r4, [sp], #4
20001dfe:	4770      	bx	lr
20001e00:	f011 0f01 	tst.w	r1, #1
20001e04:	d006      	beq.n	20001e14 <strcpy+0x8c>
20001e06:	f811 2b01 	ldrb.w	r2, [r1], #1
20001e0a:	f80c 2b01 	strb.w	r2, [ip], #1
20001e0e:	2a00      	cmp	r2, #0
20001e10:	bf08      	it	eq
20001e12:	4770      	bxeq	lr
20001e14:	f011 0f02 	tst.w	r1, #2
20001e18:	d0bf      	beq.n	20001d9a <strcpy+0x12>
20001e1a:	f831 2b02 	ldrh.w	r2, [r1], #2
20001e1e:	f012 0fff 	tst.w	r2, #255	; 0xff
20001e22:	bf16      	itet	ne
20001e24:	f82c 2b02 	strhne.w	r2, [ip], #2
20001e28:	f88c 2000 	strbeq.w	r2, [ip]
20001e2c:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
20001e30:	d1b3      	bne.n	20001d9a <strcpy+0x12>
20001e32:	4770      	bx	lr
20001e34:	f811 2b01 	ldrb.w	r2, [r1], #1
20001e38:	f80c 2b01 	strb.w	r2, [ip], #1
20001e3c:	2a00      	cmp	r2, #0
20001e3e:	d1f9      	bne.n	20001e34 <strcpy+0xac>
20001e40:	4770      	bx	lr
20001e42:	bf00      	nop

20001e44 <strlen>:
20001e44:	f020 0103 	bic.w	r1, r0, #3
20001e48:	f010 0003 	ands.w	r0, r0, #3
20001e4c:	f1c0 0000 	rsb	r0, r0, #0
20001e50:	f851 3b04 	ldr.w	r3, [r1], #4
20001e54:	f100 0c04 	add.w	ip, r0, #4
20001e58:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20001e5c:	f06f 0200 	mvn.w	r2, #0
20001e60:	bf1c      	itt	ne
20001e62:	fa22 f20c 	lsrne.w	r2, r2, ip
20001e66:	4313      	orrne	r3, r2
20001e68:	f04f 0c01 	mov.w	ip, #1
20001e6c:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
20001e70:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20001e74:	eba3 020c 	sub.w	r2, r3, ip
20001e78:	ea22 0203 	bic.w	r2, r2, r3
20001e7c:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
20001e80:	bf04      	itt	eq
20001e82:	f851 3b04 	ldreq.w	r3, [r1], #4
20001e86:	3004      	addeq	r0, #4
20001e88:	d0f4      	beq.n	20001e74 <strlen+0x30>
20001e8a:	f013 0fff 	tst.w	r3, #255	; 0xff
20001e8e:	bf1f      	itttt	ne
20001e90:	3001      	addne	r0, #1
20001e92:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
20001e96:	3001      	addne	r0, #1
20001e98:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
20001e9c:	bf18      	it	ne
20001e9e:	3001      	addne	r0, #1
20001ea0:	4770      	bx	lr
20001ea2:	bf00      	nop

20001ea4 <__sfp_lock_acquire>:
20001ea4:	4770      	bx	lr
20001ea6:	bf00      	nop

20001ea8 <__sfp_lock_release>:
20001ea8:	4770      	bx	lr
20001eaa:	bf00      	nop

20001eac <__sinit_lock_acquire>:
20001eac:	4770      	bx	lr
20001eae:	bf00      	nop

20001eb0 <__sinit_lock_release>:
20001eb0:	4770      	bx	lr
20001eb2:	bf00      	nop

20001eb4 <__fp_lock>:
20001eb4:	2000      	movs	r0, #0
20001eb6:	4770      	bx	lr

20001eb8 <__fp_unlock>:
20001eb8:	2000      	movs	r0, #0
20001eba:	4770      	bx	lr

20001ebc <__fp_unlock_all>:
20001ebc:	f243 4310 	movw	r3, #13328	; 0x3410
20001ec0:	f641 61b9 	movw	r1, #7865	; 0x1eb9
20001ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ec8:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ecc:	6818      	ldr	r0, [r3, #0]
20001ece:	f000 bbc5 	b.w	2000265c <_fwalk>
20001ed2:	bf00      	nop

20001ed4 <__fp_lock_all>:
20001ed4:	f243 4310 	movw	r3, #13328	; 0x3410
20001ed8:	f641 61b5 	movw	r1, #7861	; 0x1eb5
20001edc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ee0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ee4:	6818      	ldr	r0, [r3, #0]
20001ee6:	f000 bbb9 	b.w	2000265c <_fwalk>
20001eea:	bf00      	nop

20001eec <_cleanup_r>:
20001eec:	f642 61d5 	movw	r1, #11989	; 0x2ed5
20001ef0:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001ef4:	f000 bbb2 	b.w	2000265c <_fwalk>

20001ef8 <_cleanup>:
20001ef8:	f243 3368 	movw	r3, #13160	; 0x3368
20001efc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f00:	6818      	ldr	r0, [r3, #0]
20001f02:	e7f3      	b.n	20001eec <_cleanup_r>

20001f04 <std>:
20001f04:	b510      	push	{r4, lr}
20001f06:	4604      	mov	r4, r0
20001f08:	2300      	movs	r3, #0
20001f0a:	305c      	adds	r0, #92	; 0x5c
20001f0c:	81a1      	strh	r1, [r4, #12]
20001f0e:	4619      	mov	r1, r3
20001f10:	81e2      	strh	r2, [r4, #14]
20001f12:	2208      	movs	r2, #8
20001f14:	6023      	str	r3, [r4, #0]
20001f16:	6063      	str	r3, [r4, #4]
20001f18:	60a3      	str	r3, [r4, #8]
20001f1a:	6663      	str	r3, [r4, #100]	; 0x64
20001f1c:	6123      	str	r3, [r4, #16]
20001f1e:	6163      	str	r3, [r4, #20]
20001f20:	61a3      	str	r3, [r4, #24]
20001f22:	f000 fc57 	bl	200027d4 <memset>
20001f26:	f642 40c9 	movw	r0, #11465	; 0x2cc9
20001f2a:	f642 418d 	movw	r1, #11405	; 0x2c8d
20001f2e:	f642 4265 	movw	r2, #11365	; 0x2c65
20001f32:	f642 435d 	movw	r3, #11357	; 0x2c5d
20001f36:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001f3a:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001f3e:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001f42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f46:	6260      	str	r0, [r4, #36]	; 0x24
20001f48:	62a1      	str	r1, [r4, #40]	; 0x28
20001f4a:	62e2      	str	r2, [r4, #44]	; 0x2c
20001f4c:	6323      	str	r3, [r4, #48]	; 0x30
20001f4e:	6224      	str	r4, [r4, #32]
20001f50:	bd10      	pop	{r4, pc}
20001f52:	bf00      	nop

20001f54 <__sfmoreglue>:
20001f54:	b570      	push	{r4, r5, r6, lr}
20001f56:	2568      	movs	r5, #104	; 0x68
20001f58:	460e      	mov	r6, r1
20001f5a:	fb05 f501 	mul.w	r5, r5, r1
20001f5e:	f105 010c 	add.w	r1, r5, #12
20001f62:	f7ff faf7 	bl	20001554 <_malloc_r>
20001f66:	4604      	mov	r4, r0
20001f68:	b148      	cbz	r0, 20001f7e <__sfmoreglue+0x2a>
20001f6a:	f100 030c 	add.w	r3, r0, #12
20001f6e:	2100      	movs	r1, #0
20001f70:	6046      	str	r6, [r0, #4]
20001f72:	462a      	mov	r2, r5
20001f74:	4618      	mov	r0, r3
20001f76:	6021      	str	r1, [r4, #0]
20001f78:	60a3      	str	r3, [r4, #8]
20001f7a:	f000 fc2b 	bl	200027d4 <memset>
20001f7e:	4620      	mov	r0, r4
20001f80:	bd70      	pop	{r4, r5, r6, pc}
20001f82:	bf00      	nop

20001f84 <__sfp>:
20001f84:	f243 3368 	movw	r3, #13160	; 0x3368
20001f88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f8c:	b570      	push	{r4, r5, r6, lr}
20001f8e:	681d      	ldr	r5, [r3, #0]
20001f90:	4606      	mov	r6, r0
20001f92:	69ab      	ldr	r3, [r5, #24]
20001f94:	2b00      	cmp	r3, #0
20001f96:	d02a      	beq.n	20001fee <__sfp+0x6a>
20001f98:	35d8      	adds	r5, #216	; 0xd8
20001f9a:	686b      	ldr	r3, [r5, #4]
20001f9c:	68ac      	ldr	r4, [r5, #8]
20001f9e:	3b01      	subs	r3, #1
20001fa0:	d503      	bpl.n	20001faa <__sfp+0x26>
20001fa2:	e020      	b.n	20001fe6 <__sfp+0x62>
20001fa4:	3468      	adds	r4, #104	; 0x68
20001fa6:	3b01      	subs	r3, #1
20001fa8:	d41d      	bmi.n	20001fe6 <__sfp+0x62>
20001faa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20001fae:	2a00      	cmp	r2, #0
20001fb0:	d1f8      	bne.n	20001fa4 <__sfp+0x20>
20001fb2:	2500      	movs	r5, #0
20001fb4:	f04f 33ff 	mov.w	r3, #4294967295
20001fb8:	6665      	str	r5, [r4, #100]	; 0x64
20001fba:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20001fbe:	81e3      	strh	r3, [r4, #14]
20001fc0:	4629      	mov	r1, r5
20001fc2:	f04f 0301 	mov.w	r3, #1
20001fc6:	6025      	str	r5, [r4, #0]
20001fc8:	81a3      	strh	r3, [r4, #12]
20001fca:	2208      	movs	r2, #8
20001fcc:	60a5      	str	r5, [r4, #8]
20001fce:	6065      	str	r5, [r4, #4]
20001fd0:	6125      	str	r5, [r4, #16]
20001fd2:	6165      	str	r5, [r4, #20]
20001fd4:	61a5      	str	r5, [r4, #24]
20001fd6:	f000 fbfd 	bl	200027d4 <memset>
20001fda:	64e5      	str	r5, [r4, #76]	; 0x4c
20001fdc:	6365      	str	r5, [r4, #52]	; 0x34
20001fde:	63a5      	str	r5, [r4, #56]	; 0x38
20001fe0:	64a5      	str	r5, [r4, #72]	; 0x48
20001fe2:	4620      	mov	r0, r4
20001fe4:	bd70      	pop	{r4, r5, r6, pc}
20001fe6:	6828      	ldr	r0, [r5, #0]
20001fe8:	b128      	cbz	r0, 20001ff6 <__sfp+0x72>
20001fea:	4605      	mov	r5, r0
20001fec:	e7d5      	b.n	20001f9a <__sfp+0x16>
20001fee:	4628      	mov	r0, r5
20001ff0:	f000 f80c 	bl	2000200c <__sinit>
20001ff4:	e7d0      	b.n	20001f98 <__sfp+0x14>
20001ff6:	4630      	mov	r0, r6
20001ff8:	2104      	movs	r1, #4
20001ffa:	f7ff ffab 	bl	20001f54 <__sfmoreglue>
20001ffe:	6028      	str	r0, [r5, #0]
20002000:	2800      	cmp	r0, #0
20002002:	d1f2      	bne.n	20001fea <__sfp+0x66>
20002004:	230c      	movs	r3, #12
20002006:	4604      	mov	r4, r0
20002008:	6033      	str	r3, [r6, #0]
2000200a:	e7ea      	b.n	20001fe2 <__sfp+0x5e>

2000200c <__sinit>:
2000200c:	b570      	push	{r4, r5, r6, lr}
2000200e:	6986      	ldr	r6, [r0, #24]
20002010:	4604      	mov	r4, r0
20002012:	b106      	cbz	r6, 20002016 <__sinit+0xa>
20002014:	bd70      	pop	{r4, r5, r6, pc}
20002016:	f641 63ed 	movw	r3, #7917	; 0x1eed
2000201a:	2501      	movs	r5, #1
2000201c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002020:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20002024:	6283      	str	r3, [r0, #40]	; 0x28
20002026:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
2000202a:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
2000202e:	6185      	str	r5, [r0, #24]
20002030:	f7ff ffa8 	bl	20001f84 <__sfp>
20002034:	6060      	str	r0, [r4, #4]
20002036:	4620      	mov	r0, r4
20002038:	f7ff ffa4 	bl	20001f84 <__sfp>
2000203c:	60a0      	str	r0, [r4, #8]
2000203e:	4620      	mov	r0, r4
20002040:	f7ff ffa0 	bl	20001f84 <__sfp>
20002044:	4632      	mov	r2, r6
20002046:	2104      	movs	r1, #4
20002048:	4623      	mov	r3, r4
2000204a:	60e0      	str	r0, [r4, #12]
2000204c:	6860      	ldr	r0, [r4, #4]
2000204e:	f7ff ff59 	bl	20001f04 <std>
20002052:	462a      	mov	r2, r5
20002054:	68a0      	ldr	r0, [r4, #8]
20002056:	2109      	movs	r1, #9
20002058:	4623      	mov	r3, r4
2000205a:	f7ff ff53 	bl	20001f04 <std>
2000205e:	4623      	mov	r3, r4
20002060:	68e0      	ldr	r0, [r4, #12]
20002062:	2112      	movs	r1, #18
20002064:	2202      	movs	r2, #2
20002066:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
2000206a:	e74b      	b.n	20001f04 <std>

2000206c <_malloc_trim_r>:
2000206c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000206e:	f243 5404 	movw	r4, #13572	; 0x3504
20002072:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002076:	460f      	mov	r7, r1
20002078:	4605      	mov	r5, r0
2000207a:	f7ff fe05 	bl	20001c88 <__malloc_lock>
2000207e:	68a3      	ldr	r3, [r4, #8]
20002080:	685e      	ldr	r6, [r3, #4]
20002082:	f026 0603 	bic.w	r6, r6, #3
20002086:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
2000208a:	330f      	adds	r3, #15
2000208c:	1bdf      	subs	r7, r3, r7
2000208e:	0b3f      	lsrs	r7, r7, #12
20002090:	3f01      	subs	r7, #1
20002092:	033f      	lsls	r7, r7, #12
20002094:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20002098:	db07      	blt.n	200020aa <_malloc_trim_r+0x3e>
2000209a:	2100      	movs	r1, #0
2000209c:	4628      	mov	r0, r5
2000209e:	f7ff fe3b 	bl	20001d18 <_sbrk_r>
200020a2:	68a3      	ldr	r3, [r4, #8]
200020a4:	18f3      	adds	r3, r6, r3
200020a6:	4283      	cmp	r3, r0
200020a8:	d004      	beq.n	200020b4 <_malloc_trim_r+0x48>
200020aa:	4628      	mov	r0, r5
200020ac:	f7ff fdee 	bl	20001c8c <__malloc_unlock>
200020b0:	2000      	movs	r0, #0
200020b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200020b4:	4279      	negs	r1, r7
200020b6:	4628      	mov	r0, r5
200020b8:	f7ff fe2e 	bl	20001d18 <_sbrk_r>
200020bc:	f1b0 3fff 	cmp.w	r0, #4294967295
200020c0:	d010      	beq.n	200020e4 <_malloc_trim_r+0x78>
200020c2:	68a2      	ldr	r2, [r4, #8]
200020c4:	f643 1324 	movw	r3, #14628	; 0x3924
200020c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020cc:	1bf6      	subs	r6, r6, r7
200020ce:	f046 0601 	orr.w	r6, r6, #1
200020d2:	4628      	mov	r0, r5
200020d4:	6056      	str	r6, [r2, #4]
200020d6:	681a      	ldr	r2, [r3, #0]
200020d8:	1bd7      	subs	r7, r2, r7
200020da:	601f      	str	r7, [r3, #0]
200020dc:	f7ff fdd6 	bl	20001c8c <__malloc_unlock>
200020e0:	2001      	movs	r0, #1
200020e2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200020e4:	2100      	movs	r1, #0
200020e6:	4628      	mov	r0, r5
200020e8:	f7ff fe16 	bl	20001d18 <_sbrk_r>
200020ec:	68a3      	ldr	r3, [r4, #8]
200020ee:	1ac2      	subs	r2, r0, r3
200020f0:	2a0f      	cmp	r2, #15
200020f2:	ddda      	ble.n	200020aa <_malloc_trim_r+0x3e>
200020f4:	f643 140c 	movw	r4, #14604	; 0x390c
200020f8:	f643 1124 	movw	r1, #14628	; 0x3924
200020fc:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002100:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002104:	f042 0201 	orr.w	r2, r2, #1
20002108:	6824      	ldr	r4, [r4, #0]
2000210a:	1b00      	subs	r0, r0, r4
2000210c:	6008      	str	r0, [r1, #0]
2000210e:	605a      	str	r2, [r3, #4]
20002110:	e7cb      	b.n	200020aa <_malloc_trim_r+0x3e>
20002112:	bf00      	nop

20002114 <_free_r>:
20002114:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002118:	4605      	mov	r5, r0
2000211a:	460c      	mov	r4, r1
2000211c:	2900      	cmp	r1, #0
2000211e:	f000 8088 	beq.w	20002232 <_free_r+0x11e>
20002122:	f7ff fdb1 	bl	20001c88 <__malloc_lock>
20002126:	f1a4 0208 	sub.w	r2, r4, #8
2000212a:	f243 5004 	movw	r0, #13572	; 0x3504
2000212e:	6856      	ldr	r6, [r2, #4]
20002130:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002134:	f026 0301 	bic.w	r3, r6, #1
20002138:	f8d0 c008 	ldr.w	ip, [r0, #8]
2000213c:	18d1      	adds	r1, r2, r3
2000213e:	458c      	cmp	ip, r1
20002140:	684f      	ldr	r7, [r1, #4]
20002142:	f027 0703 	bic.w	r7, r7, #3
20002146:	f000 8095 	beq.w	20002274 <_free_r+0x160>
2000214a:	f016 0601 	ands.w	r6, r6, #1
2000214e:	604f      	str	r7, [r1, #4]
20002150:	d05f      	beq.n	20002212 <_free_r+0xfe>
20002152:	2600      	movs	r6, #0
20002154:	19cc      	adds	r4, r1, r7
20002156:	6864      	ldr	r4, [r4, #4]
20002158:	f014 0f01 	tst.w	r4, #1
2000215c:	d106      	bne.n	2000216c <_free_r+0x58>
2000215e:	19db      	adds	r3, r3, r7
20002160:	2e00      	cmp	r6, #0
20002162:	d07a      	beq.n	2000225a <_free_r+0x146>
20002164:	688c      	ldr	r4, [r1, #8]
20002166:	68c9      	ldr	r1, [r1, #12]
20002168:	608c      	str	r4, [r1, #8]
2000216a:	60e1      	str	r1, [r4, #12]
2000216c:	f043 0101 	orr.w	r1, r3, #1
20002170:	50d3      	str	r3, [r2, r3]
20002172:	6051      	str	r1, [r2, #4]
20002174:	2e00      	cmp	r6, #0
20002176:	d147      	bne.n	20002208 <_free_r+0xf4>
20002178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
2000217c:	d35b      	bcc.n	20002236 <_free_r+0x122>
2000217e:	0a59      	lsrs	r1, r3, #9
20002180:	2904      	cmp	r1, #4
20002182:	bf9e      	ittt	ls
20002184:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20002188:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
2000218c:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002190:	d928      	bls.n	200021e4 <_free_r+0xd0>
20002192:	2914      	cmp	r1, #20
20002194:	bf9c      	itt	ls
20002196:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000219a:	ea4f 04cc 	movls.w	r4, ip, lsl #3
2000219e:	d921      	bls.n	200021e4 <_free_r+0xd0>
200021a0:	2954      	cmp	r1, #84	; 0x54
200021a2:	bf9e      	ittt	ls
200021a4:	ea4f 3c13 	movls.w	ip, r3, lsr #12
200021a8:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
200021ac:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200021b0:	d918      	bls.n	200021e4 <_free_r+0xd0>
200021b2:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
200021b6:	bf9e      	ittt	ls
200021b8:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
200021bc:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
200021c0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200021c4:	d90e      	bls.n	200021e4 <_free_r+0xd0>
200021c6:	f240 5c54 	movw	ip, #1364	; 0x554
200021ca:	4561      	cmp	r1, ip
200021cc:	bf95      	itete	ls
200021ce:	ea4f 4c93 	movls.w	ip, r3, lsr #18
200021d2:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
200021d6:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
200021da:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
200021de:	bf98      	it	ls
200021e0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
200021e4:	1904      	adds	r4, r0, r4
200021e6:	68a1      	ldr	r1, [r4, #8]
200021e8:	42a1      	cmp	r1, r4
200021ea:	d103      	bne.n	200021f4 <_free_r+0xe0>
200021ec:	e064      	b.n	200022b8 <_free_r+0x1a4>
200021ee:	6889      	ldr	r1, [r1, #8]
200021f0:	428c      	cmp	r4, r1
200021f2:	d004      	beq.n	200021fe <_free_r+0xea>
200021f4:	6848      	ldr	r0, [r1, #4]
200021f6:	f020 0003 	bic.w	r0, r0, #3
200021fa:	4283      	cmp	r3, r0
200021fc:	d3f7      	bcc.n	200021ee <_free_r+0xda>
200021fe:	68cb      	ldr	r3, [r1, #12]
20002200:	60d3      	str	r3, [r2, #12]
20002202:	6091      	str	r1, [r2, #8]
20002204:	60ca      	str	r2, [r1, #12]
20002206:	609a      	str	r2, [r3, #8]
20002208:	4628      	mov	r0, r5
2000220a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
2000220e:	f7ff bd3d 	b.w	20001c8c <__malloc_unlock>
20002212:	f854 4c08 	ldr.w	r4, [r4, #-8]
20002216:	f100 0c08 	add.w	ip, r0, #8
2000221a:	1b12      	subs	r2, r2, r4
2000221c:	191b      	adds	r3, r3, r4
2000221e:	6894      	ldr	r4, [r2, #8]
20002220:	4564      	cmp	r4, ip
20002222:	d047      	beq.n	200022b4 <_free_r+0x1a0>
20002224:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20002228:	f8cc 4008 	str.w	r4, [ip, #8]
2000222c:	f8c4 c00c 	str.w	ip, [r4, #12]
20002230:	e790      	b.n	20002154 <_free_r+0x40>
20002232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002236:	08db      	lsrs	r3, r3, #3
20002238:	f04f 0c01 	mov.w	ip, #1
2000223c:	6846      	ldr	r6, [r0, #4]
2000223e:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20002242:	109b      	asrs	r3, r3, #2
20002244:	fa0c f303 	lsl.w	r3, ip, r3
20002248:	60d1      	str	r1, [r2, #12]
2000224a:	688c      	ldr	r4, [r1, #8]
2000224c:	ea46 0303 	orr.w	r3, r6, r3
20002250:	6043      	str	r3, [r0, #4]
20002252:	6094      	str	r4, [r2, #8]
20002254:	60e2      	str	r2, [r4, #12]
20002256:	608a      	str	r2, [r1, #8]
20002258:	e7d6      	b.n	20002208 <_free_r+0xf4>
2000225a:	688c      	ldr	r4, [r1, #8]
2000225c:	4f1c      	ldr	r7, [pc, #112]	; (200022d0 <_free_r+0x1bc>)
2000225e:	42bc      	cmp	r4, r7
20002260:	d181      	bne.n	20002166 <_free_r+0x52>
20002262:	50d3      	str	r3, [r2, r3]
20002264:	f043 0301 	orr.w	r3, r3, #1
20002268:	60e2      	str	r2, [r4, #12]
2000226a:	60a2      	str	r2, [r4, #8]
2000226c:	6053      	str	r3, [r2, #4]
2000226e:	6094      	str	r4, [r2, #8]
20002270:	60d4      	str	r4, [r2, #12]
20002272:	e7c9      	b.n	20002208 <_free_r+0xf4>
20002274:	18fb      	adds	r3, r7, r3
20002276:	f016 0f01 	tst.w	r6, #1
2000227a:	d107      	bne.n	2000228c <_free_r+0x178>
2000227c:	f854 1c08 	ldr.w	r1, [r4, #-8]
20002280:	1a52      	subs	r2, r2, r1
20002282:	185b      	adds	r3, r3, r1
20002284:	68d4      	ldr	r4, [r2, #12]
20002286:	6891      	ldr	r1, [r2, #8]
20002288:	60a1      	str	r1, [r4, #8]
2000228a:	60cc      	str	r4, [r1, #12]
2000228c:	f643 1110 	movw	r1, #14608	; 0x3910
20002290:	6082      	str	r2, [r0, #8]
20002292:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002296:	f043 0001 	orr.w	r0, r3, #1
2000229a:	6050      	str	r0, [r2, #4]
2000229c:	680a      	ldr	r2, [r1, #0]
2000229e:	4293      	cmp	r3, r2
200022a0:	d3b2      	bcc.n	20002208 <_free_r+0xf4>
200022a2:	f643 1320 	movw	r3, #14624	; 0x3920
200022a6:	4628      	mov	r0, r5
200022a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022ac:	6819      	ldr	r1, [r3, #0]
200022ae:	f7ff fedd 	bl	2000206c <_malloc_trim_r>
200022b2:	e7a9      	b.n	20002208 <_free_r+0xf4>
200022b4:	2601      	movs	r6, #1
200022b6:	e74d      	b.n	20002154 <_free_r+0x40>
200022b8:	2601      	movs	r6, #1
200022ba:	6844      	ldr	r4, [r0, #4]
200022bc:	ea4f 0cac 	mov.w	ip, ip, asr #2
200022c0:	460b      	mov	r3, r1
200022c2:	fa06 fc0c 	lsl.w	ip, r6, ip
200022c6:	ea44 040c 	orr.w	r4, r4, ip
200022ca:	6044      	str	r4, [r0, #4]
200022cc:	e798      	b.n	20002200 <_free_r+0xec>
200022ce:	bf00      	nop
200022d0:	2000350c 	.word	0x2000350c

200022d4 <__sfvwrite_r>:
200022d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200022d8:	6893      	ldr	r3, [r2, #8]
200022da:	b085      	sub	sp, #20
200022dc:	4690      	mov	r8, r2
200022de:	460c      	mov	r4, r1
200022e0:	9003      	str	r0, [sp, #12]
200022e2:	2b00      	cmp	r3, #0
200022e4:	d064      	beq.n	200023b0 <__sfvwrite_r+0xdc>
200022e6:	8988      	ldrh	r0, [r1, #12]
200022e8:	fa1f fa80 	uxth.w	sl, r0
200022ec:	f01a 0f08 	tst.w	sl, #8
200022f0:	f000 80a0 	beq.w	20002434 <__sfvwrite_r+0x160>
200022f4:	690b      	ldr	r3, [r1, #16]
200022f6:	2b00      	cmp	r3, #0
200022f8:	f000 809c 	beq.w	20002434 <__sfvwrite_r+0x160>
200022fc:	f01a 0b02 	ands.w	fp, sl, #2
20002300:	f8d8 5000 	ldr.w	r5, [r8]
20002304:	bf1c      	itt	ne
20002306:	f04f 0a00 	movne.w	sl, #0
2000230a:	4657      	movne	r7, sl
2000230c:	d136      	bne.n	2000237c <__sfvwrite_r+0xa8>
2000230e:	f01a 0a01 	ands.w	sl, sl, #1
20002312:	bf1d      	ittte	ne
20002314:	46dc      	movne	ip, fp
20002316:	46d9      	movne	r9, fp
20002318:	465f      	movne	r7, fp
2000231a:	4656      	moveq	r6, sl
2000231c:	d152      	bne.n	200023c4 <__sfvwrite_r+0xf0>
2000231e:	b326      	cbz	r6, 2000236a <__sfvwrite_r+0x96>
20002320:	b280      	uxth	r0, r0
20002322:	68a7      	ldr	r7, [r4, #8]
20002324:	f410 7f00 	tst.w	r0, #512	; 0x200
20002328:	f000 808f 	beq.w	2000244a <__sfvwrite_r+0x176>
2000232c:	42be      	cmp	r6, r7
2000232e:	46bb      	mov	fp, r7
20002330:	f080 80a7 	bcs.w	20002482 <__sfvwrite_r+0x1ae>
20002334:	6820      	ldr	r0, [r4, #0]
20002336:	4637      	mov	r7, r6
20002338:	46b3      	mov	fp, r6
2000233a:	465a      	mov	r2, fp
2000233c:	4651      	mov	r1, sl
2000233e:	f000 f9ed 	bl	2000271c <memmove>
20002342:	68a2      	ldr	r2, [r4, #8]
20002344:	6823      	ldr	r3, [r4, #0]
20002346:	46b1      	mov	r9, r6
20002348:	1bd7      	subs	r7, r2, r7
2000234a:	60a7      	str	r7, [r4, #8]
2000234c:	4637      	mov	r7, r6
2000234e:	445b      	add	r3, fp
20002350:	6023      	str	r3, [r4, #0]
20002352:	f8d8 3008 	ldr.w	r3, [r8, #8]
20002356:	ebc9 0606 	rsb	r6, r9, r6
2000235a:	44ca      	add	sl, r9
2000235c:	1bdf      	subs	r7, r3, r7
2000235e:	f8c8 7008 	str.w	r7, [r8, #8]
20002362:	b32f      	cbz	r7, 200023b0 <__sfvwrite_r+0xdc>
20002364:	89a0      	ldrh	r0, [r4, #12]
20002366:	2e00      	cmp	r6, #0
20002368:	d1da      	bne.n	20002320 <__sfvwrite_r+0x4c>
2000236a:	f8d5 a000 	ldr.w	sl, [r5]
2000236e:	686e      	ldr	r6, [r5, #4]
20002370:	3508      	adds	r5, #8
20002372:	e7d4      	b.n	2000231e <__sfvwrite_r+0x4a>
20002374:	f8d5 a000 	ldr.w	sl, [r5]
20002378:	686f      	ldr	r7, [r5, #4]
2000237a:	3508      	adds	r5, #8
2000237c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20002380:	bf34      	ite	cc
20002382:	463b      	movcc	r3, r7
20002384:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20002388:	4652      	mov	r2, sl
2000238a:	9803      	ldr	r0, [sp, #12]
2000238c:	2f00      	cmp	r7, #0
2000238e:	d0f1      	beq.n	20002374 <__sfvwrite_r+0xa0>
20002390:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20002392:	6a21      	ldr	r1, [r4, #32]
20002394:	47b0      	blx	r6
20002396:	2800      	cmp	r0, #0
20002398:	4482      	add	sl, r0
2000239a:	ebc0 0707 	rsb	r7, r0, r7
2000239e:	f340 80ec 	ble.w	2000257a <__sfvwrite_r+0x2a6>
200023a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
200023a6:	1a18      	subs	r0, r3, r0
200023a8:	f8c8 0008 	str.w	r0, [r8, #8]
200023ac:	2800      	cmp	r0, #0
200023ae:	d1e5      	bne.n	2000237c <__sfvwrite_r+0xa8>
200023b0:	2000      	movs	r0, #0
200023b2:	b005      	add	sp, #20
200023b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200023b8:	f8d5 9000 	ldr.w	r9, [r5]
200023bc:	f04f 0c00 	mov.w	ip, #0
200023c0:	686f      	ldr	r7, [r5, #4]
200023c2:	3508      	adds	r5, #8
200023c4:	2f00      	cmp	r7, #0
200023c6:	d0f7      	beq.n	200023b8 <__sfvwrite_r+0xe4>
200023c8:	f1bc 0f00 	cmp.w	ip, #0
200023cc:	f000 80b5 	beq.w	2000253a <__sfvwrite_r+0x266>
200023d0:	6963      	ldr	r3, [r4, #20]
200023d2:	45bb      	cmp	fp, r7
200023d4:	bf34      	ite	cc
200023d6:	46da      	movcc	sl, fp
200023d8:	46ba      	movcs	sl, r7
200023da:	68a6      	ldr	r6, [r4, #8]
200023dc:	6820      	ldr	r0, [r4, #0]
200023de:	6922      	ldr	r2, [r4, #16]
200023e0:	199e      	adds	r6, r3, r6
200023e2:	4290      	cmp	r0, r2
200023e4:	bf94      	ite	ls
200023e6:	2200      	movls	r2, #0
200023e8:	2201      	movhi	r2, #1
200023ea:	45b2      	cmp	sl, r6
200023ec:	bfd4      	ite	le
200023ee:	2200      	movle	r2, #0
200023f0:	f002 0201 	andgt.w	r2, r2, #1
200023f4:	2a00      	cmp	r2, #0
200023f6:	f040 80ae 	bne.w	20002556 <__sfvwrite_r+0x282>
200023fa:	459a      	cmp	sl, r3
200023fc:	f2c0 8082 	blt.w	20002504 <__sfvwrite_r+0x230>
20002400:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20002402:	464a      	mov	r2, r9
20002404:	f8cd c004 	str.w	ip, [sp, #4]
20002408:	9803      	ldr	r0, [sp, #12]
2000240a:	6a21      	ldr	r1, [r4, #32]
2000240c:	47b0      	blx	r6
2000240e:	f8dd c004 	ldr.w	ip, [sp, #4]
20002412:	1e06      	subs	r6, r0, #0
20002414:	f340 80b1 	ble.w	2000257a <__sfvwrite_r+0x2a6>
20002418:	ebbb 0b06 	subs.w	fp, fp, r6
2000241c:	f000 8086 	beq.w	2000252c <__sfvwrite_r+0x258>
20002420:	f8d8 3008 	ldr.w	r3, [r8, #8]
20002424:	44b1      	add	r9, r6
20002426:	1bbf      	subs	r7, r7, r6
20002428:	1b9e      	subs	r6, r3, r6
2000242a:	f8c8 6008 	str.w	r6, [r8, #8]
2000242e:	2e00      	cmp	r6, #0
20002430:	d1c8      	bne.n	200023c4 <__sfvwrite_r+0xf0>
20002432:	e7bd      	b.n	200023b0 <__sfvwrite_r+0xdc>
20002434:	9803      	ldr	r0, [sp, #12]
20002436:	4621      	mov	r1, r4
20002438:	f000 fc58 	bl	20002cec <__swsetup_r>
2000243c:	2800      	cmp	r0, #0
2000243e:	f040 80d4 	bne.w	200025ea <__sfvwrite_r+0x316>
20002442:	89a0      	ldrh	r0, [r4, #12]
20002444:	fa1f fa80 	uxth.w	sl, r0
20002448:	e758      	b.n	200022fc <__sfvwrite_r+0x28>
2000244a:	6820      	ldr	r0, [r4, #0]
2000244c:	46b9      	mov	r9, r7
2000244e:	6923      	ldr	r3, [r4, #16]
20002450:	4298      	cmp	r0, r3
20002452:	bf94      	ite	ls
20002454:	2300      	movls	r3, #0
20002456:	2301      	movhi	r3, #1
20002458:	42b7      	cmp	r7, r6
2000245a:	bf2c      	ite	cs
2000245c:	2300      	movcs	r3, #0
2000245e:	f003 0301 	andcc.w	r3, r3, #1
20002462:	2b00      	cmp	r3, #0
20002464:	f040 809d 	bne.w	200025a2 <__sfvwrite_r+0x2ce>
20002468:	6963      	ldr	r3, [r4, #20]
2000246a:	429e      	cmp	r6, r3
2000246c:	f0c0 808c 	bcc.w	20002588 <__sfvwrite_r+0x2b4>
20002470:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20002472:	4652      	mov	r2, sl
20002474:	9803      	ldr	r0, [sp, #12]
20002476:	6a21      	ldr	r1, [r4, #32]
20002478:	47b8      	blx	r7
2000247a:	1e07      	subs	r7, r0, #0
2000247c:	dd7d      	ble.n	2000257a <__sfvwrite_r+0x2a6>
2000247e:	46b9      	mov	r9, r7
20002480:	e767      	b.n	20002352 <__sfvwrite_r+0x7e>
20002482:	f410 6f90 	tst.w	r0, #1152	; 0x480
20002486:	bf08      	it	eq
20002488:	6820      	ldreq	r0, [r4, #0]
2000248a:	f43f af56 	beq.w	2000233a <__sfvwrite_r+0x66>
2000248e:	6962      	ldr	r2, [r4, #20]
20002490:	6921      	ldr	r1, [r4, #16]
20002492:	6823      	ldr	r3, [r4, #0]
20002494:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20002498:	1a5b      	subs	r3, r3, r1
2000249a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000249e:	f103 0c01 	add.w	ip, r3, #1
200024a2:	44b4      	add	ip, r6
200024a4:	ea4f 0969 	mov.w	r9, r9, asr #1
200024a8:	45e1      	cmp	r9, ip
200024aa:	464a      	mov	r2, r9
200024ac:	bf3c      	itt	cc
200024ae:	46e1      	movcc	r9, ip
200024b0:	464a      	movcc	r2, r9
200024b2:	f410 6f80 	tst.w	r0, #1024	; 0x400
200024b6:	f000 8083 	beq.w	200025c0 <__sfvwrite_r+0x2ec>
200024ba:	4611      	mov	r1, r2
200024bc:	9803      	ldr	r0, [sp, #12]
200024be:	9302      	str	r3, [sp, #8]
200024c0:	f7ff f848 	bl	20001554 <_malloc_r>
200024c4:	9b02      	ldr	r3, [sp, #8]
200024c6:	2800      	cmp	r0, #0
200024c8:	f000 8099 	beq.w	200025fe <__sfvwrite_r+0x32a>
200024cc:	461a      	mov	r2, r3
200024ce:	6921      	ldr	r1, [r4, #16]
200024d0:	9302      	str	r3, [sp, #8]
200024d2:	9001      	str	r0, [sp, #4]
200024d4:	f7ff fb10 	bl	20001af8 <memcpy>
200024d8:	89a2      	ldrh	r2, [r4, #12]
200024da:	9b02      	ldr	r3, [sp, #8]
200024dc:	f8dd c004 	ldr.w	ip, [sp, #4]
200024e0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200024e4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200024e8:	81a2      	strh	r2, [r4, #12]
200024ea:	ebc3 0209 	rsb	r2, r3, r9
200024ee:	eb0c 0003 	add.w	r0, ip, r3
200024f2:	4637      	mov	r7, r6
200024f4:	46b3      	mov	fp, r6
200024f6:	60a2      	str	r2, [r4, #8]
200024f8:	f8c4 c010 	str.w	ip, [r4, #16]
200024fc:	6020      	str	r0, [r4, #0]
200024fe:	f8c4 9014 	str.w	r9, [r4, #20]
20002502:	e71a      	b.n	2000233a <__sfvwrite_r+0x66>
20002504:	4652      	mov	r2, sl
20002506:	4649      	mov	r1, r9
20002508:	4656      	mov	r6, sl
2000250a:	f8cd c004 	str.w	ip, [sp, #4]
2000250e:	f000 f905 	bl	2000271c <memmove>
20002512:	68a2      	ldr	r2, [r4, #8]
20002514:	6823      	ldr	r3, [r4, #0]
20002516:	ebbb 0b06 	subs.w	fp, fp, r6
2000251a:	ebca 0202 	rsb	r2, sl, r2
2000251e:	f8dd c004 	ldr.w	ip, [sp, #4]
20002522:	4453      	add	r3, sl
20002524:	60a2      	str	r2, [r4, #8]
20002526:	6023      	str	r3, [r4, #0]
20002528:	f47f af7a 	bne.w	20002420 <__sfvwrite_r+0x14c>
2000252c:	9803      	ldr	r0, [sp, #12]
2000252e:	4621      	mov	r1, r4
20002530:	f000 fcd8 	bl	20002ee4 <_fflush_r>
20002534:	bb08      	cbnz	r0, 2000257a <__sfvwrite_r+0x2a6>
20002536:	46dc      	mov	ip, fp
20002538:	e772      	b.n	20002420 <__sfvwrite_r+0x14c>
2000253a:	4648      	mov	r0, r9
2000253c:	210a      	movs	r1, #10
2000253e:	463a      	mov	r2, r7
20002540:	f000 f8b2 	bl	200026a8 <memchr>
20002544:	2800      	cmp	r0, #0
20002546:	d04b      	beq.n	200025e0 <__sfvwrite_r+0x30c>
20002548:	f100 0b01 	add.w	fp, r0, #1
2000254c:	f04f 0c01 	mov.w	ip, #1
20002550:	ebc9 0b0b 	rsb	fp, r9, fp
20002554:	e73c      	b.n	200023d0 <__sfvwrite_r+0xfc>
20002556:	4649      	mov	r1, r9
20002558:	4632      	mov	r2, r6
2000255a:	f8cd c004 	str.w	ip, [sp, #4]
2000255e:	f000 f8dd 	bl	2000271c <memmove>
20002562:	6823      	ldr	r3, [r4, #0]
20002564:	4621      	mov	r1, r4
20002566:	9803      	ldr	r0, [sp, #12]
20002568:	199b      	adds	r3, r3, r6
2000256a:	6023      	str	r3, [r4, #0]
2000256c:	f000 fcba 	bl	20002ee4 <_fflush_r>
20002570:	f8dd c004 	ldr.w	ip, [sp, #4]
20002574:	2800      	cmp	r0, #0
20002576:	f43f af4f 	beq.w	20002418 <__sfvwrite_r+0x144>
2000257a:	89a3      	ldrh	r3, [r4, #12]
2000257c:	f04f 30ff 	mov.w	r0, #4294967295
20002580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002584:	81a3      	strh	r3, [r4, #12]
20002586:	e714      	b.n	200023b2 <__sfvwrite_r+0xde>
20002588:	4632      	mov	r2, r6
2000258a:	4651      	mov	r1, sl
2000258c:	f000 f8c6 	bl	2000271c <memmove>
20002590:	68a2      	ldr	r2, [r4, #8]
20002592:	6823      	ldr	r3, [r4, #0]
20002594:	4637      	mov	r7, r6
20002596:	1b92      	subs	r2, r2, r6
20002598:	46b1      	mov	r9, r6
2000259a:	199b      	adds	r3, r3, r6
2000259c:	60a2      	str	r2, [r4, #8]
2000259e:	6023      	str	r3, [r4, #0]
200025a0:	e6d7      	b.n	20002352 <__sfvwrite_r+0x7e>
200025a2:	4651      	mov	r1, sl
200025a4:	463a      	mov	r2, r7
200025a6:	f000 f8b9 	bl	2000271c <memmove>
200025aa:	6823      	ldr	r3, [r4, #0]
200025ac:	9803      	ldr	r0, [sp, #12]
200025ae:	4621      	mov	r1, r4
200025b0:	19db      	adds	r3, r3, r7
200025b2:	6023      	str	r3, [r4, #0]
200025b4:	f000 fc96 	bl	20002ee4 <_fflush_r>
200025b8:	2800      	cmp	r0, #0
200025ba:	f43f aeca 	beq.w	20002352 <__sfvwrite_r+0x7e>
200025be:	e7dc      	b.n	2000257a <__sfvwrite_r+0x2a6>
200025c0:	9803      	ldr	r0, [sp, #12]
200025c2:	9302      	str	r3, [sp, #8]
200025c4:	f000 f970 	bl	200028a8 <_realloc_r>
200025c8:	9b02      	ldr	r3, [sp, #8]
200025ca:	4684      	mov	ip, r0
200025cc:	2800      	cmp	r0, #0
200025ce:	d18c      	bne.n	200024ea <__sfvwrite_r+0x216>
200025d0:	6921      	ldr	r1, [r4, #16]
200025d2:	9803      	ldr	r0, [sp, #12]
200025d4:	f7ff fd9e 	bl	20002114 <_free_r>
200025d8:	9903      	ldr	r1, [sp, #12]
200025da:	230c      	movs	r3, #12
200025dc:	600b      	str	r3, [r1, #0]
200025de:	e7cc      	b.n	2000257a <__sfvwrite_r+0x2a6>
200025e0:	f107 0b01 	add.w	fp, r7, #1
200025e4:	f04f 0c01 	mov.w	ip, #1
200025e8:	e6f2      	b.n	200023d0 <__sfvwrite_r+0xfc>
200025ea:	9903      	ldr	r1, [sp, #12]
200025ec:	2209      	movs	r2, #9
200025ee:	89a3      	ldrh	r3, [r4, #12]
200025f0:	f04f 30ff 	mov.w	r0, #4294967295
200025f4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200025f8:	600a      	str	r2, [r1, #0]
200025fa:	81a3      	strh	r3, [r4, #12]
200025fc:	e6d9      	b.n	200023b2 <__sfvwrite_r+0xde>
200025fe:	9a03      	ldr	r2, [sp, #12]
20002600:	230c      	movs	r3, #12
20002602:	6013      	str	r3, [r2, #0]
20002604:	e7b9      	b.n	2000257a <__sfvwrite_r+0x2a6>
20002606:	bf00      	nop

20002608 <_fwalk_reent>:
20002608:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000260c:	4607      	mov	r7, r0
2000260e:	468a      	mov	sl, r1
20002610:	f7ff fc48 	bl	20001ea4 <__sfp_lock_acquire>
20002614:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
20002618:	bf08      	it	eq
2000261a:	46b0      	moveq	r8, r6
2000261c:	d018      	beq.n	20002650 <_fwalk_reent+0x48>
2000261e:	f04f 0800 	mov.w	r8, #0
20002622:	6875      	ldr	r5, [r6, #4]
20002624:	68b4      	ldr	r4, [r6, #8]
20002626:	3d01      	subs	r5, #1
20002628:	d40f      	bmi.n	2000264a <_fwalk_reent+0x42>
2000262a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000262e:	b14b      	cbz	r3, 20002644 <_fwalk_reent+0x3c>
20002630:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20002634:	4621      	mov	r1, r4
20002636:	4638      	mov	r0, r7
20002638:	f1b3 3fff 	cmp.w	r3, #4294967295
2000263c:	d002      	beq.n	20002644 <_fwalk_reent+0x3c>
2000263e:	47d0      	blx	sl
20002640:	ea48 0800 	orr.w	r8, r8, r0
20002644:	3468      	adds	r4, #104	; 0x68
20002646:	3d01      	subs	r5, #1
20002648:	d5ef      	bpl.n	2000262a <_fwalk_reent+0x22>
2000264a:	6836      	ldr	r6, [r6, #0]
2000264c:	2e00      	cmp	r6, #0
2000264e:	d1e8      	bne.n	20002622 <_fwalk_reent+0x1a>
20002650:	f7ff fc2a 	bl	20001ea8 <__sfp_lock_release>
20002654:	4640      	mov	r0, r8
20002656:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000265a:	bf00      	nop

2000265c <_fwalk>:
2000265c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002660:	4606      	mov	r6, r0
20002662:	4688      	mov	r8, r1
20002664:	f7ff fc1e 	bl	20001ea4 <__sfp_lock_acquire>
20002668:	36d8      	adds	r6, #216	; 0xd8
2000266a:	bf08      	it	eq
2000266c:	4637      	moveq	r7, r6
2000266e:	d015      	beq.n	2000269c <_fwalk+0x40>
20002670:	2700      	movs	r7, #0
20002672:	6875      	ldr	r5, [r6, #4]
20002674:	68b4      	ldr	r4, [r6, #8]
20002676:	3d01      	subs	r5, #1
20002678:	d40d      	bmi.n	20002696 <_fwalk+0x3a>
2000267a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000267e:	b13b      	cbz	r3, 20002690 <_fwalk+0x34>
20002680:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20002684:	4620      	mov	r0, r4
20002686:	f1b3 3fff 	cmp.w	r3, #4294967295
2000268a:	d001      	beq.n	20002690 <_fwalk+0x34>
2000268c:	47c0      	blx	r8
2000268e:	4307      	orrs	r7, r0
20002690:	3468      	adds	r4, #104	; 0x68
20002692:	3d01      	subs	r5, #1
20002694:	d5f1      	bpl.n	2000267a <_fwalk+0x1e>
20002696:	6836      	ldr	r6, [r6, #0]
20002698:	2e00      	cmp	r6, #0
2000269a:	d1ea      	bne.n	20002672 <_fwalk+0x16>
2000269c:	f7ff fc04 	bl	20001ea8 <__sfp_lock_release>
200026a0:	4638      	mov	r0, r7
200026a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200026a6:	bf00      	nop

200026a8 <memchr>:
200026a8:	f010 0f03 	tst.w	r0, #3
200026ac:	b2c9      	uxtb	r1, r1
200026ae:	b410      	push	{r4}
200026b0:	d010      	beq.n	200026d4 <memchr+0x2c>
200026b2:	2a00      	cmp	r2, #0
200026b4:	d02f      	beq.n	20002716 <memchr+0x6e>
200026b6:	7803      	ldrb	r3, [r0, #0]
200026b8:	428b      	cmp	r3, r1
200026ba:	d02a      	beq.n	20002712 <memchr+0x6a>
200026bc:	3a01      	subs	r2, #1
200026be:	e005      	b.n	200026cc <memchr+0x24>
200026c0:	2a00      	cmp	r2, #0
200026c2:	d028      	beq.n	20002716 <memchr+0x6e>
200026c4:	7803      	ldrb	r3, [r0, #0]
200026c6:	3a01      	subs	r2, #1
200026c8:	428b      	cmp	r3, r1
200026ca:	d022      	beq.n	20002712 <memchr+0x6a>
200026cc:	3001      	adds	r0, #1
200026ce:	f010 0f03 	tst.w	r0, #3
200026d2:	d1f5      	bne.n	200026c0 <memchr+0x18>
200026d4:	2a03      	cmp	r2, #3
200026d6:	d911      	bls.n	200026fc <memchr+0x54>
200026d8:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
200026dc:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
200026e0:	6803      	ldr	r3, [r0, #0]
200026e2:	ea84 0303 	eor.w	r3, r4, r3
200026e6:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
200026ea:	ea2c 0303 	bic.w	r3, ip, r3
200026ee:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
200026f2:	d103      	bne.n	200026fc <memchr+0x54>
200026f4:	3a04      	subs	r2, #4
200026f6:	3004      	adds	r0, #4
200026f8:	2a03      	cmp	r2, #3
200026fa:	d8f1      	bhi.n	200026e0 <memchr+0x38>
200026fc:	b15a      	cbz	r2, 20002716 <memchr+0x6e>
200026fe:	7803      	ldrb	r3, [r0, #0]
20002700:	428b      	cmp	r3, r1
20002702:	d006      	beq.n	20002712 <memchr+0x6a>
20002704:	3a01      	subs	r2, #1
20002706:	b132      	cbz	r2, 20002716 <memchr+0x6e>
20002708:	f810 3f01 	ldrb.w	r3, [r0, #1]!
2000270c:	3a01      	subs	r2, #1
2000270e:	428b      	cmp	r3, r1
20002710:	d1f9      	bne.n	20002706 <memchr+0x5e>
20002712:	bc10      	pop	{r4}
20002714:	4770      	bx	lr
20002716:	2000      	movs	r0, #0
20002718:	e7fb      	b.n	20002712 <memchr+0x6a>
2000271a:	bf00      	nop

2000271c <memmove>:
2000271c:	4288      	cmp	r0, r1
2000271e:	468c      	mov	ip, r1
20002720:	b470      	push	{r4, r5, r6}
20002722:	4605      	mov	r5, r0
20002724:	4614      	mov	r4, r2
20002726:	d90e      	bls.n	20002746 <memmove+0x2a>
20002728:	188b      	adds	r3, r1, r2
2000272a:	4298      	cmp	r0, r3
2000272c:	d20b      	bcs.n	20002746 <memmove+0x2a>
2000272e:	b142      	cbz	r2, 20002742 <memmove+0x26>
20002730:	ebc2 0c03 	rsb	ip, r2, r3
20002734:	4601      	mov	r1, r0
20002736:	1e53      	subs	r3, r2, #1
20002738:	f81c 2003 	ldrb.w	r2, [ip, r3]
2000273c:	54ca      	strb	r2, [r1, r3]
2000273e:	3b01      	subs	r3, #1
20002740:	d2fa      	bcs.n	20002738 <memmove+0x1c>
20002742:	bc70      	pop	{r4, r5, r6}
20002744:	4770      	bx	lr
20002746:	2a0f      	cmp	r2, #15
20002748:	d809      	bhi.n	2000275e <memmove+0x42>
2000274a:	2c00      	cmp	r4, #0
2000274c:	d0f9      	beq.n	20002742 <memmove+0x26>
2000274e:	2300      	movs	r3, #0
20002750:	f81c 2003 	ldrb.w	r2, [ip, r3]
20002754:	54ea      	strb	r2, [r5, r3]
20002756:	3301      	adds	r3, #1
20002758:	42a3      	cmp	r3, r4
2000275a:	d1f9      	bne.n	20002750 <memmove+0x34>
2000275c:	e7f1      	b.n	20002742 <memmove+0x26>
2000275e:	ea41 0300 	orr.w	r3, r1, r0
20002762:	f013 0f03 	tst.w	r3, #3
20002766:	d1f0      	bne.n	2000274a <memmove+0x2e>
20002768:	4694      	mov	ip, r2
2000276a:	460c      	mov	r4, r1
2000276c:	4603      	mov	r3, r0
2000276e:	6825      	ldr	r5, [r4, #0]
20002770:	f1ac 0c10 	sub.w	ip, ip, #16
20002774:	601d      	str	r5, [r3, #0]
20002776:	6865      	ldr	r5, [r4, #4]
20002778:	605d      	str	r5, [r3, #4]
2000277a:	68a5      	ldr	r5, [r4, #8]
2000277c:	609d      	str	r5, [r3, #8]
2000277e:	68e5      	ldr	r5, [r4, #12]
20002780:	3410      	adds	r4, #16
20002782:	60dd      	str	r5, [r3, #12]
20002784:	3310      	adds	r3, #16
20002786:	f1bc 0f0f 	cmp.w	ip, #15
2000278a:	d8f0      	bhi.n	2000276e <memmove+0x52>
2000278c:	3a10      	subs	r2, #16
2000278e:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20002792:	f10c 0501 	add.w	r5, ip, #1
20002796:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
2000279a:	012d      	lsls	r5, r5, #4
2000279c:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200027a0:	eb01 0c05 	add.w	ip, r1, r5
200027a4:	1945      	adds	r5, r0, r5
200027a6:	2e03      	cmp	r6, #3
200027a8:	4634      	mov	r4, r6
200027aa:	d9ce      	bls.n	2000274a <memmove+0x2e>
200027ac:	2300      	movs	r3, #0
200027ae:	f85c 2003 	ldr.w	r2, [ip, r3]
200027b2:	50ea      	str	r2, [r5, r3]
200027b4:	3304      	adds	r3, #4
200027b6:	1af2      	subs	r2, r6, r3
200027b8:	2a03      	cmp	r2, #3
200027ba:	d8f8      	bhi.n	200027ae <memmove+0x92>
200027bc:	3e04      	subs	r6, #4
200027be:	08b3      	lsrs	r3, r6, #2
200027c0:	1c5a      	adds	r2, r3, #1
200027c2:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200027c6:	0092      	lsls	r2, r2, #2
200027c8:	4494      	add	ip, r2
200027ca:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200027ce:	18ad      	adds	r5, r5, r2
200027d0:	e7bb      	b.n	2000274a <memmove+0x2e>
200027d2:	bf00      	nop

200027d4 <memset>:
200027d4:	2a03      	cmp	r2, #3
200027d6:	b2c9      	uxtb	r1, r1
200027d8:	b430      	push	{r4, r5}
200027da:	d807      	bhi.n	200027ec <memset+0x18>
200027dc:	b122      	cbz	r2, 200027e8 <memset+0x14>
200027de:	2300      	movs	r3, #0
200027e0:	54c1      	strb	r1, [r0, r3]
200027e2:	3301      	adds	r3, #1
200027e4:	4293      	cmp	r3, r2
200027e6:	d1fb      	bne.n	200027e0 <memset+0xc>
200027e8:	bc30      	pop	{r4, r5}
200027ea:	4770      	bx	lr
200027ec:	eb00 0c02 	add.w	ip, r0, r2
200027f0:	4603      	mov	r3, r0
200027f2:	e001      	b.n	200027f8 <memset+0x24>
200027f4:	f803 1c01 	strb.w	r1, [r3, #-1]
200027f8:	f003 0403 	and.w	r4, r3, #3
200027fc:	461a      	mov	r2, r3
200027fe:	3301      	adds	r3, #1
20002800:	2c00      	cmp	r4, #0
20002802:	d1f7      	bne.n	200027f4 <memset+0x20>
20002804:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20002808:	ebc2 040c 	rsb	r4, r2, ip
2000280c:	fb03 f301 	mul.w	r3, r3, r1
20002810:	e01f      	b.n	20002852 <memset+0x7e>
20002812:	f842 3c40 	str.w	r3, [r2, #-64]
20002816:	f842 3c3c 	str.w	r3, [r2, #-60]
2000281a:	f842 3c38 	str.w	r3, [r2, #-56]
2000281e:	f842 3c34 	str.w	r3, [r2, #-52]
20002822:	f842 3c30 	str.w	r3, [r2, #-48]
20002826:	f842 3c2c 	str.w	r3, [r2, #-44]
2000282a:	f842 3c28 	str.w	r3, [r2, #-40]
2000282e:	f842 3c24 	str.w	r3, [r2, #-36]
20002832:	f842 3c20 	str.w	r3, [r2, #-32]
20002836:	f842 3c1c 	str.w	r3, [r2, #-28]
2000283a:	f842 3c18 	str.w	r3, [r2, #-24]
2000283e:	f842 3c14 	str.w	r3, [r2, #-20]
20002842:	f842 3c10 	str.w	r3, [r2, #-16]
20002846:	f842 3c0c 	str.w	r3, [r2, #-12]
2000284a:	f842 3c08 	str.w	r3, [r2, #-8]
2000284e:	f842 3c04 	str.w	r3, [r2, #-4]
20002852:	4615      	mov	r5, r2
20002854:	3240      	adds	r2, #64	; 0x40
20002856:	2c3f      	cmp	r4, #63	; 0x3f
20002858:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
2000285c:	dcd9      	bgt.n	20002812 <memset+0x3e>
2000285e:	462a      	mov	r2, r5
20002860:	ebc5 040c 	rsb	r4, r5, ip
20002864:	e007      	b.n	20002876 <memset+0xa2>
20002866:	f842 3c10 	str.w	r3, [r2, #-16]
2000286a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000286e:	f842 3c08 	str.w	r3, [r2, #-8]
20002872:	f842 3c04 	str.w	r3, [r2, #-4]
20002876:	4615      	mov	r5, r2
20002878:	3210      	adds	r2, #16
2000287a:	2c0f      	cmp	r4, #15
2000287c:	f1a4 0410 	sub.w	r4, r4, #16
20002880:	dcf1      	bgt.n	20002866 <memset+0x92>
20002882:	462a      	mov	r2, r5
20002884:	ebc5 050c 	rsb	r5, r5, ip
20002888:	e001      	b.n	2000288e <memset+0xba>
2000288a:	f842 3c04 	str.w	r3, [r2, #-4]
2000288e:	4614      	mov	r4, r2
20002890:	3204      	adds	r2, #4
20002892:	2d03      	cmp	r5, #3
20002894:	f1a5 0504 	sub.w	r5, r5, #4
20002898:	dcf7      	bgt.n	2000288a <memset+0xb6>
2000289a:	e001      	b.n	200028a0 <memset+0xcc>
2000289c:	f804 1b01 	strb.w	r1, [r4], #1
200028a0:	4564      	cmp	r4, ip
200028a2:	d3fb      	bcc.n	2000289c <memset+0xc8>
200028a4:	e7a0      	b.n	200027e8 <memset+0x14>
200028a6:	bf00      	nop

200028a8 <_realloc_r>:
200028a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200028ac:	4691      	mov	r9, r2
200028ae:	b083      	sub	sp, #12
200028b0:	4607      	mov	r7, r0
200028b2:	460e      	mov	r6, r1
200028b4:	2900      	cmp	r1, #0
200028b6:	f000 813a 	beq.w	20002b2e <_realloc_r+0x286>
200028ba:	f1a1 0808 	sub.w	r8, r1, #8
200028be:	f109 040b 	add.w	r4, r9, #11
200028c2:	f7ff f9e1 	bl	20001c88 <__malloc_lock>
200028c6:	2c16      	cmp	r4, #22
200028c8:	f8d8 1004 	ldr.w	r1, [r8, #4]
200028cc:	460b      	mov	r3, r1
200028ce:	f200 80a0 	bhi.w	20002a12 <_realloc_r+0x16a>
200028d2:	2210      	movs	r2, #16
200028d4:	2500      	movs	r5, #0
200028d6:	4614      	mov	r4, r2
200028d8:	454c      	cmp	r4, r9
200028da:	bf38      	it	cc
200028dc:	f045 0501 	orrcc.w	r5, r5, #1
200028e0:	2d00      	cmp	r5, #0
200028e2:	f040 812a 	bne.w	20002b3a <_realloc_r+0x292>
200028e6:	f021 0a03 	bic.w	sl, r1, #3
200028ea:	4592      	cmp	sl, r2
200028ec:	bfa2      	ittt	ge
200028ee:	4640      	movge	r0, r8
200028f0:	4655      	movge	r5, sl
200028f2:	f108 0808 	addge.w	r8, r8, #8
200028f6:	da75      	bge.n	200029e4 <_realloc_r+0x13c>
200028f8:	f243 5304 	movw	r3, #13572	; 0x3504
200028fc:	eb08 000a 	add.w	r0, r8, sl
20002900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002904:	f8d3 e008 	ldr.w	lr, [r3, #8]
20002908:	4586      	cmp	lr, r0
2000290a:	f000 811a 	beq.w	20002b42 <_realloc_r+0x29a>
2000290e:	f8d0 c004 	ldr.w	ip, [r0, #4]
20002912:	f02c 0b01 	bic.w	fp, ip, #1
20002916:	4483      	add	fp, r0
20002918:	f8db b004 	ldr.w	fp, [fp, #4]
2000291c:	f01b 0f01 	tst.w	fp, #1
20002920:	d07c      	beq.n	20002a1c <_realloc_r+0x174>
20002922:	46ac      	mov	ip, r5
20002924:	4628      	mov	r0, r5
20002926:	f011 0f01 	tst.w	r1, #1
2000292a:	f040 809b 	bne.w	20002a64 <_realloc_r+0x1bc>
2000292e:	f856 1c08 	ldr.w	r1, [r6, #-8]
20002932:	ebc1 0b08 	rsb	fp, r1, r8
20002936:	f8db 5004 	ldr.w	r5, [fp, #4]
2000293a:	f025 0503 	bic.w	r5, r5, #3
2000293e:	2800      	cmp	r0, #0
20002940:	f000 80dd 	beq.w	20002afe <_realloc_r+0x256>
20002944:	4570      	cmp	r0, lr
20002946:	f000 811f 	beq.w	20002b88 <_realloc_r+0x2e0>
2000294a:	eb05 030a 	add.w	r3, r5, sl
2000294e:	eb0c 0503 	add.w	r5, ip, r3
20002952:	4295      	cmp	r5, r2
20002954:	bfb8      	it	lt
20002956:	461d      	movlt	r5, r3
20002958:	f2c0 80d2 	blt.w	20002b00 <_realloc_r+0x258>
2000295c:	6881      	ldr	r1, [r0, #8]
2000295e:	465b      	mov	r3, fp
20002960:	68c0      	ldr	r0, [r0, #12]
20002962:	f1aa 0204 	sub.w	r2, sl, #4
20002966:	2a24      	cmp	r2, #36	; 0x24
20002968:	6081      	str	r1, [r0, #8]
2000296a:	60c8      	str	r0, [r1, #12]
2000296c:	f853 1f08 	ldr.w	r1, [r3, #8]!
20002970:	f8db 000c 	ldr.w	r0, [fp, #12]
20002974:	6081      	str	r1, [r0, #8]
20002976:	60c8      	str	r0, [r1, #12]
20002978:	f200 80d0 	bhi.w	20002b1c <_realloc_r+0x274>
2000297c:	2a13      	cmp	r2, #19
2000297e:	469c      	mov	ip, r3
20002980:	d921      	bls.n	200029c6 <_realloc_r+0x11e>
20002982:	4631      	mov	r1, r6
20002984:	f10b 0c10 	add.w	ip, fp, #16
20002988:	f851 0b04 	ldr.w	r0, [r1], #4
2000298c:	f8cb 0008 	str.w	r0, [fp, #8]
20002990:	6870      	ldr	r0, [r6, #4]
20002992:	1d0e      	adds	r6, r1, #4
20002994:	2a1b      	cmp	r2, #27
20002996:	f8cb 000c 	str.w	r0, [fp, #12]
2000299a:	d914      	bls.n	200029c6 <_realloc_r+0x11e>
2000299c:	6848      	ldr	r0, [r1, #4]
2000299e:	1d31      	adds	r1, r6, #4
200029a0:	f10b 0c18 	add.w	ip, fp, #24
200029a4:	f8cb 0010 	str.w	r0, [fp, #16]
200029a8:	6870      	ldr	r0, [r6, #4]
200029aa:	1d0e      	adds	r6, r1, #4
200029ac:	2a24      	cmp	r2, #36	; 0x24
200029ae:	f8cb 0014 	str.w	r0, [fp, #20]
200029b2:	d108      	bne.n	200029c6 <_realloc_r+0x11e>
200029b4:	684a      	ldr	r2, [r1, #4]
200029b6:	f10b 0c20 	add.w	ip, fp, #32
200029ba:	f8cb 2018 	str.w	r2, [fp, #24]
200029be:	6872      	ldr	r2, [r6, #4]
200029c0:	3608      	adds	r6, #8
200029c2:	f8cb 201c 	str.w	r2, [fp, #28]
200029c6:	4631      	mov	r1, r6
200029c8:	4698      	mov	r8, r3
200029ca:	4662      	mov	r2, ip
200029cc:	4658      	mov	r0, fp
200029ce:	f851 3b04 	ldr.w	r3, [r1], #4
200029d2:	f842 3b04 	str.w	r3, [r2], #4
200029d6:	6873      	ldr	r3, [r6, #4]
200029d8:	f8cc 3004 	str.w	r3, [ip, #4]
200029dc:	684b      	ldr	r3, [r1, #4]
200029de:	6053      	str	r3, [r2, #4]
200029e0:	f8db 3004 	ldr.w	r3, [fp, #4]
200029e4:	ebc4 0c05 	rsb	ip, r4, r5
200029e8:	f1bc 0f0f 	cmp.w	ip, #15
200029ec:	d826      	bhi.n	20002a3c <_realloc_r+0x194>
200029ee:	1942      	adds	r2, r0, r5
200029f0:	f003 0301 	and.w	r3, r3, #1
200029f4:	ea43 0505 	orr.w	r5, r3, r5
200029f8:	6045      	str	r5, [r0, #4]
200029fa:	6853      	ldr	r3, [r2, #4]
200029fc:	f043 0301 	orr.w	r3, r3, #1
20002a00:	6053      	str	r3, [r2, #4]
20002a02:	4638      	mov	r0, r7
20002a04:	4645      	mov	r5, r8
20002a06:	f7ff f941 	bl	20001c8c <__malloc_unlock>
20002a0a:	4628      	mov	r0, r5
20002a0c:	b003      	add	sp, #12
20002a0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20002a12:	f024 0407 	bic.w	r4, r4, #7
20002a16:	4622      	mov	r2, r4
20002a18:	0fe5      	lsrs	r5, r4, #31
20002a1a:	e75d      	b.n	200028d8 <_realloc_r+0x30>
20002a1c:	f02c 0c03 	bic.w	ip, ip, #3
20002a20:	eb0c 050a 	add.w	r5, ip, sl
20002a24:	4295      	cmp	r5, r2
20002a26:	f6ff af7e 	blt.w	20002926 <_realloc_r+0x7e>
20002a2a:	6882      	ldr	r2, [r0, #8]
20002a2c:	460b      	mov	r3, r1
20002a2e:	68c1      	ldr	r1, [r0, #12]
20002a30:	4640      	mov	r0, r8
20002a32:	f108 0808 	add.w	r8, r8, #8
20002a36:	608a      	str	r2, [r1, #8]
20002a38:	60d1      	str	r1, [r2, #12]
20002a3a:	e7d3      	b.n	200029e4 <_realloc_r+0x13c>
20002a3c:	1901      	adds	r1, r0, r4
20002a3e:	f003 0301 	and.w	r3, r3, #1
20002a42:	eb01 020c 	add.w	r2, r1, ip
20002a46:	ea43 0404 	orr.w	r4, r3, r4
20002a4a:	f04c 0301 	orr.w	r3, ip, #1
20002a4e:	6044      	str	r4, [r0, #4]
20002a50:	604b      	str	r3, [r1, #4]
20002a52:	4638      	mov	r0, r7
20002a54:	6853      	ldr	r3, [r2, #4]
20002a56:	3108      	adds	r1, #8
20002a58:	f043 0301 	orr.w	r3, r3, #1
20002a5c:	6053      	str	r3, [r2, #4]
20002a5e:	f7ff fb59 	bl	20002114 <_free_r>
20002a62:	e7ce      	b.n	20002a02 <_realloc_r+0x15a>
20002a64:	4649      	mov	r1, r9
20002a66:	4638      	mov	r0, r7
20002a68:	f7fe fd74 	bl	20001554 <_malloc_r>
20002a6c:	4605      	mov	r5, r0
20002a6e:	2800      	cmp	r0, #0
20002a70:	d041      	beq.n	20002af6 <_realloc_r+0x24e>
20002a72:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002a76:	f1a0 0208 	sub.w	r2, r0, #8
20002a7a:	f023 0101 	bic.w	r1, r3, #1
20002a7e:	4441      	add	r1, r8
20002a80:	428a      	cmp	r2, r1
20002a82:	f000 80d7 	beq.w	20002c34 <_realloc_r+0x38c>
20002a86:	f1aa 0204 	sub.w	r2, sl, #4
20002a8a:	4631      	mov	r1, r6
20002a8c:	2a24      	cmp	r2, #36	; 0x24
20002a8e:	d878      	bhi.n	20002b82 <_realloc_r+0x2da>
20002a90:	2a13      	cmp	r2, #19
20002a92:	4603      	mov	r3, r0
20002a94:	d921      	bls.n	20002ada <_realloc_r+0x232>
20002a96:	4634      	mov	r4, r6
20002a98:	f854 3b04 	ldr.w	r3, [r4], #4
20002a9c:	1d21      	adds	r1, r4, #4
20002a9e:	f840 3b04 	str.w	r3, [r0], #4
20002aa2:	1d03      	adds	r3, r0, #4
20002aa4:	f8d6 c004 	ldr.w	ip, [r6, #4]
20002aa8:	2a1b      	cmp	r2, #27
20002aaa:	f8c5 c004 	str.w	ip, [r5, #4]
20002aae:	d914      	bls.n	20002ada <_realloc_r+0x232>
20002ab0:	f8d4 e004 	ldr.w	lr, [r4, #4]
20002ab4:	1d1c      	adds	r4, r3, #4
20002ab6:	f101 0c04 	add.w	ip, r1, #4
20002aba:	f8c0 e004 	str.w	lr, [r0, #4]
20002abe:	6848      	ldr	r0, [r1, #4]
20002ac0:	f10c 0104 	add.w	r1, ip, #4
20002ac4:	6058      	str	r0, [r3, #4]
20002ac6:	1d23      	adds	r3, r4, #4
20002ac8:	2a24      	cmp	r2, #36	; 0x24
20002aca:	d106      	bne.n	20002ada <_realloc_r+0x232>
20002acc:	f8dc 2004 	ldr.w	r2, [ip, #4]
20002ad0:	6062      	str	r2, [r4, #4]
20002ad2:	684a      	ldr	r2, [r1, #4]
20002ad4:	3108      	adds	r1, #8
20002ad6:	605a      	str	r2, [r3, #4]
20002ad8:	3308      	adds	r3, #8
20002ada:	4608      	mov	r0, r1
20002adc:	461a      	mov	r2, r3
20002ade:	f850 4b04 	ldr.w	r4, [r0], #4
20002ae2:	f842 4b04 	str.w	r4, [r2], #4
20002ae6:	6849      	ldr	r1, [r1, #4]
20002ae8:	6059      	str	r1, [r3, #4]
20002aea:	6843      	ldr	r3, [r0, #4]
20002aec:	6053      	str	r3, [r2, #4]
20002aee:	4631      	mov	r1, r6
20002af0:	4638      	mov	r0, r7
20002af2:	f7ff fb0f 	bl	20002114 <_free_r>
20002af6:	4638      	mov	r0, r7
20002af8:	f7ff f8c8 	bl	20001c8c <__malloc_unlock>
20002afc:	e785      	b.n	20002a0a <_realloc_r+0x162>
20002afe:	4455      	add	r5, sl
20002b00:	4295      	cmp	r5, r2
20002b02:	dbaf      	blt.n	20002a64 <_realloc_r+0x1bc>
20002b04:	465b      	mov	r3, fp
20002b06:	f8db 000c 	ldr.w	r0, [fp, #12]
20002b0a:	f1aa 0204 	sub.w	r2, sl, #4
20002b0e:	f853 1f08 	ldr.w	r1, [r3, #8]!
20002b12:	2a24      	cmp	r2, #36	; 0x24
20002b14:	6081      	str	r1, [r0, #8]
20002b16:	60c8      	str	r0, [r1, #12]
20002b18:	f67f af30 	bls.w	2000297c <_realloc_r+0xd4>
20002b1c:	4618      	mov	r0, r3
20002b1e:	4631      	mov	r1, r6
20002b20:	4698      	mov	r8, r3
20002b22:	f7ff fdfb 	bl	2000271c <memmove>
20002b26:	4658      	mov	r0, fp
20002b28:	f8db 3004 	ldr.w	r3, [fp, #4]
20002b2c:	e75a      	b.n	200029e4 <_realloc_r+0x13c>
20002b2e:	4611      	mov	r1, r2
20002b30:	b003      	add	sp, #12
20002b32:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002b36:	f7fe bd0d 	b.w	20001554 <_malloc_r>
20002b3a:	230c      	movs	r3, #12
20002b3c:	2500      	movs	r5, #0
20002b3e:	603b      	str	r3, [r7, #0]
20002b40:	e763      	b.n	20002a0a <_realloc_r+0x162>
20002b42:	f8de 5004 	ldr.w	r5, [lr, #4]
20002b46:	f104 0b10 	add.w	fp, r4, #16
20002b4a:	f025 0c03 	bic.w	ip, r5, #3
20002b4e:	eb0c 000a 	add.w	r0, ip, sl
20002b52:	4558      	cmp	r0, fp
20002b54:	bfb8      	it	lt
20002b56:	4670      	movlt	r0, lr
20002b58:	f6ff aee5 	blt.w	20002926 <_realloc_r+0x7e>
20002b5c:	eb08 0204 	add.w	r2, r8, r4
20002b60:	1b01      	subs	r1, r0, r4
20002b62:	f041 0101 	orr.w	r1, r1, #1
20002b66:	609a      	str	r2, [r3, #8]
20002b68:	6051      	str	r1, [r2, #4]
20002b6a:	4638      	mov	r0, r7
20002b6c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20002b70:	4635      	mov	r5, r6
20002b72:	f001 0301 	and.w	r3, r1, #1
20002b76:	431c      	orrs	r4, r3
20002b78:	f8c8 4004 	str.w	r4, [r8, #4]
20002b7c:	f7ff f886 	bl	20001c8c <__malloc_unlock>
20002b80:	e743      	b.n	20002a0a <_realloc_r+0x162>
20002b82:	f7ff fdcb 	bl	2000271c <memmove>
20002b86:	e7b2      	b.n	20002aee <_realloc_r+0x246>
20002b88:	4455      	add	r5, sl
20002b8a:	f104 0110 	add.w	r1, r4, #16
20002b8e:	44ac      	add	ip, r5
20002b90:	458c      	cmp	ip, r1
20002b92:	dbb5      	blt.n	20002b00 <_realloc_r+0x258>
20002b94:	465d      	mov	r5, fp
20002b96:	f8db 000c 	ldr.w	r0, [fp, #12]
20002b9a:	f1aa 0204 	sub.w	r2, sl, #4
20002b9e:	f855 1f08 	ldr.w	r1, [r5, #8]!
20002ba2:	2a24      	cmp	r2, #36	; 0x24
20002ba4:	6081      	str	r1, [r0, #8]
20002ba6:	60c8      	str	r0, [r1, #12]
20002ba8:	d84c      	bhi.n	20002c44 <_realloc_r+0x39c>
20002baa:	2a13      	cmp	r2, #19
20002bac:	4628      	mov	r0, r5
20002bae:	d924      	bls.n	20002bfa <_realloc_r+0x352>
20002bb0:	4631      	mov	r1, r6
20002bb2:	f10b 0010 	add.w	r0, fp, #16
20002bb6:	f851 eb04 	ldr.w	lr, [r1], #4
20002bba:	f8cb e008 	str.w	lr, [fp, #8]
20002bbe:	f8d6 e004 	ldr.w	lr, [r6, #4]
20002bc2:	1d0e      	adds	r6, r1, #4
20002bc4:	2a1b      	cmp	r2, #27
20002bc6:	f8cb e00c 	str.w	lr, [fp, #12]
20002bca:	d916      	bls.n	20002bfa <_realloc_r+0x352>
20002bcc:	f8d1 e004 	ldr.w	lr, [r1, #4]
20002bd0:	1d31      	adds	r1, r6, #4
20002bd2:	f10b 0018 	add.w	r0, fp, #24
20002bd6:	f8cb e010 	str.w	lr, [fp, #16]
20002bda:	f8d6 e004 	ldr.w	lr, [r6, #4]
20002bde:	1d0e      	adds	r6, r1, #4
20002be0:	2a24      	cmp	r2, #36	; 0x24
20002be2:	f8cb e014 	str.w	lr, [fp, #20]
20002be6:	d108      	bne.n	20002bfa <_realloc_r+0x352>
20002be8:	684a      	ldr	r2, [r1, #4]
20002bea:	f10b 0020 	add.w	r0, fp, #32
20002bee:	f8cb 2018 	str.w	r2, [fp, #24]
20002bf2:	6872      	ldr	r2, [r6, #4]
20002bf4:	3608      	adds	r6, #8
20002bf6:	f8cb 201c 	str.w	r2, [fp, #28]
20002bfa:	4631      	mov	r1, r6
20002bfc:	4602      	mov	r2, r0
20002bfe:	f851 eb04 	ldr.w	lr, [r1], #4
20002c02:	f842 eb04 	str.w	lr, [r2], #4
20002c06:	6876      	ldr	r6, [r6, #4]
20002c08:	6046      	str	r6, [r0, #4]
20002c0a:	6849      	ldr	r1, [r1, #4]
20002c0c:	6051      	str	r1, [r2, #4]
20002c0e:	eb0b 0204 	add.w	r2, fp, r4
20002c12:	ebc4 010c 	rsb	r1, r4, ip
20002c16:	f041 0101 	orr.w	r1, r1, #1
20002c1a:	609a      	str	r2, [r3, #8]
20002c1c:	6051      	str	r1, [r2, #4]
20002c1e:	4638      	mov	r0, r7
20002c20:	f8db 1004 	ldr.w	r1, [fp, #4]
20002c24:	f001 0301 	and.w	r3, r1, #1
20002c28:	431c      	orrs	r4, r3
20002c2a:	f8cb 4004 	str.w	r4, [fp, #4]
20002c2e:	f7ff f82d 	bl	20001c8c <__malloc_unlock>
20002c32:	e6ea      	b.n	20002a0a <_realloc_r+0x162>
20002c34:	6855      	ldr	r5, [r2, #4]
20002c36:	4640      	mov	r0, r8
20002c38:	f108 0808 	add.w	r8, r8, #8
20002c3c:	f025 0503 	bic.w	r5, r5, #3
20002c40:	4455      	add	r5, sl
20002c42:	e6cf      	b.n	200029e4 <_realloc_r+0x13c>
20002c44:	4631      	mov	r1, r6
20002c46:	4628      	mov	r0, r5
20002c48:	9300      	str	r3, [sp, #0]
20002c4a:	f8cd c004 	str.w	ip, [sp, #4]
20002c4e:	f7ff fd65 	bl	2000271c <memmove>
20002c52:	f8dd c004 	ldr.w	ip, [sp, #4]
20002c56:	9b00      	ldr	r3, [sp, #0]
20002c58:	e7d9      	b.n	20002c0e <_realloc_r+0x366>
20002c5a:	bf00      	nop

20002c5c <__sclose>:
20002c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002c60:	f000 b8c6 	b.w	20002df0 <_close_r>

20002c64 <__sseek>:
20002c64:	b510      	push	{r4, lr}
20002c66:	460c      	mov	r4, r1
20002c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002c6c:	f000 f9f6 	bl	2000305c <_lseek_r>
20002c70:	89a3      	ldrh	r3, [r4, #12]
20002c72:	f1b0 3fff 	cmp.w	r0, #4294967295
20002c76:	bf15      	itete	ne
20002c78:	6560      	strne	r0, [r4, #84]	; 0x54
20002c7a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20002c7e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20002c82:	81a3      	strheq	r3, [r4, #12]
20002c84:	bf18      	it	ne
20002c86:	81a3      	strhne	r3, [r4, #12]
20002c88:	bd10      	pop	{r4, pc}
20002c8a:	bf00      	nop

20002c8c <__swrite>:
20002c8c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002c90:	461d      	mov	r5, r3
20002c92:	898b      	ldrh	r3, [r1, #12]
20002c94:	460c      	mov	r4, r1
20002c96:	4616      	mov	r6, r2
20002c98:	4607      	mov	r7, r0
20002c9a:	f413 7f80 	tst.w	r3, #256	; 0x100
20002c9e:	d006      	beq.n	20002cae <__swrite+0x22>
20002ca0:	2302      	movs	r3, #2
20002ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002ca6:	2200      	movs	r2, #0
20002ca8:	f000 f9d8 	bl	2000305c <_lseek_r>
20002cac:	89a3      	ldrh	r3, [r4, #12]
20002cae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20002cb2:	4638      	mov	r0, r7
20002cb4:	81a3      	strh	r3, [r4, #12]
20002cb6:	4632      	mov	r2, r6
20002cb8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20002cbc:	462b      	mov	r3, r5
20002cbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002cc2:	f7fd bf3d 	b.w	20000b40 <_write_r>
20002cc6:	bf00      	nop

20002cc8 <__sread>:
20002cc8:	b510      	push	{r4, lr}
20002cca:	460c      	mov	r4, r1
20002ccc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002cd0:	f000 fa48 	bl	20003164 <_read_r>
20002cd4:	2800      	cmp	r0, #0
20002cd6:	db03      	blt.n	20002ce0 <__sread+0x18>
20002cd8:	6d63      	ldr	r3, [r4, #84]	; 0x54
20002cda:	181b      	adds	r3, r3, r0
20002cdc:	6563      	str	r3, [r4, #84]	; 0x54
20002cde:	bd10      	pop	{r4, pc}
20002ce0:	89a3      	ldrh	r3, [r4, #12]
20002ce2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20002ce6:	81a3      	strh	r3, [r4, #12]
20002ce8:	bd10      	pop	{r4, pc}
20002cea:	bf00      	nop

20002cec <__swsetup_r>:
20002cec:	b570      	push	{r4, r5, r6, lr}
20002cee:	f243 4510 	movw	r5, #13328	; 0x3410
20002cf2:	f2c2 0500 	movt	r5, #8192	; 0x2000
20002cf6:	4606      	mov	r6, r0
20002cf8:	460c      	mov	r4, r1
20002cfa:	6828      	ldr	r0, [r5, #0]
20002cfc:	b110      	cbz	r0, 20002d04 <__swsetup_r+0x18>
20002cfe:	6983      	ldr	r3, [r0, #24]
20002d00:	2b00      	cmp	r3, #0
20002d02:	d036      	beq.n	20002d72 <__swsetup_r+0x86>
20002d04:	f243 3374 	movw	r3, #13172	; 0x3374
20002d08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d0c:	429c      	cmp	r4, r3
20002d0e:	d038      	beq.n	20002d82 <__swsetup_r+0x96>
20002d10:	f243 3394 	movw	r3, #13204	; 0x3394
20002d14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d18:	429c      	cmp	r4, r3
20002d1a:	d041      	beq.n	20002da0 <__swsetup_r+0xb4>
20002d1c:	f243 33b4 	movw	r3, #13236	; 0x33b4
20002d20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d24:	429c      	cmp	r4, r3
20002d26:	bf04      	itt	eq
20002d28:	682b      	ldreq	r3, [r5, #0]
20002d2a:	68dc      	ldreq	r4, [r3, #12]
20002d2c:	89a2      	ldrh	r2, [r4, #12]
20002d2e:	4611      	mov	r1, r2
20002d30:	b293      	uxth	r3, r2
20002d32:	f013 0f08 	tst.w	r3, #8
20002d36:	4618      	mov	r0, r3
20002d38:	bf18      	it	ne
20002d3a:	6922      	ldrne	r2, [r4, #16]
20002d3c:	d033      	beq.n	20002da6 <__swsetup_r+0xba>
20002d3e:	b31a      	cbz	r2, 20002d88 <__swsetup_r+0x9c>
20002d40:	f013 0101 	ands.w	r1, r3, #1
20002d44:	d007      	beq.n	20002d56 <__swsetup_r+0x6a>
20002d46:	6963      	ldr	r3, [r4, #20]
20002d48:	2100      	movs	r1, #0
20002d4a:	60a1      	str	r1, [r4, #8]
20002d4c:	425b      	negs	r3, r3
20002d4e:	61a3      	str	r3, [r4, #24]
20002d50:	b142      	cbz	r2, 20002d64 <__swsetup_r+0x78>
20002d52:	2000      	movs	r0, #0
20002d54:	bd70      	pop	{r4, r5, r6, pc}
20002d56:	f013 0f02 	tst.w	r3, #2
20002d5a:	bf08      	it	eq
20002d5c:	6961      	ldreq	r1, [r4, #20]
20002d5e:	60a1      	str	r1, [r4, #8]
20002d60:	2a00      	cmp	r2, #0
20002d62:	d1f6      	bne.n	20002d52 <__swsetup_r+0x66>
20002d64:	89a3      	ldrh	r3, [r4, #12]
20002d66:	f013 0f80 	tst.w	r3, #128	; 0x80
20002d6a:	d0f2      	beq.n	20002d52 <__swsetup_r+0x66>
20002d6c:	f04f 30ff 	mov.w	r0, #4294967295
20002d70:	bd70      	pop	{r4, r5, r6, pc}
20002d72:	f7ff f94b 	bl	2000200c <__sinit>
20002d76:	f243 3374 	movw	r3, #13172	; 0x3374
20002d7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002d7e:	429c      	cmp	r4, r3
20002d80:	d1c6      	bne.n	20002d10 <__swsetup_r+0x24>
20002d82:	682b      	ldr	r3, [r5, #0]
20002d84:	685c      	ldr	r4, [r3, #4]
20002d86:	e7d1      	b.n	20002d2c <__swsetup_r+0x40>
20002d88:	f403 7120 	and.w	r1, r3, #640	; 0x280
20002d8c:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20002d90:	d0d6      	beq.n	20002d40 <__swsetup_r+0x54>
20002d92:	4630      	mov	r0, r6
20002d94:	4621      	mov	r1, r4
20002d96:	f000 f977 	bl	20003088 <__smakebuf_r>
20002d9a:	89a3      	ldrh	r3, [r4, #12]
20002d9c:	6922      	ldr	r2, [r4, #16]
20002d9e:	e7cf      	b.n	20002d40 <__swsetup_r+0x54>
20002da0:	682b      	ldr	r3, [r5, #0]
20002da2:	689c      	ldr	r4, [r3, #8]
20002da4:	e7c2      	b.n	20002d2c <__swsetup_r+0x40>
20002da6:	f013 0f10 	tst.w	r3, #16
20002daa:	d0df      	beq.n	20002d6c <__swsetup_r+0x80>
20002dac:	f013 0f04 	tst.w	r3, #4
20002db0:	bf08      	it	eq
20002db2:	6922      	ldreq	r2, [r4, #16]
20002db4:	d017      	beq.n	20002de6 <__swsetup_r+0xfa>
20002db6:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002db8:	b151      	cbz	r1, 20002dd0 <__swsetup_r+0xe4>
20002dba:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002dbe:	4299      	cmp	r1, r3
20002dc0:	d003      	beq.n	20002dca <__swsetup_r+0xde>
20002dc2:	4630      	mov	r0, r6
20002dc4:	f7ff f9a6 	bl	20002114 <_free_r>
20002dc8:	89a2      	ldrh	r2, [r4, #12]
20002dca:	b290      	uxth	r0, r2
20002dcc:	2300      	movs	r3, #0
20002dce:	6363      	str	r3, [r4, #52]	; 0x34
20002dd0:	6922      	ldr	r2, [r4, #16]
20002dd2:	f64f 71db 	movw	r1, #65499	; 0xffdb
20002dd6:	f2c0 0100 	movt	r1, #0
20002dda:	2300      	movs	r3, #0
20002ddc:	ea00 0101 	and.w	r1, r0, r1
20002de0:	6063      	str	r3, [r4, #4]
20002de2:	81a1      	strh	r1, [r4, #12]
20002de4:	6022      	str	r2, [r4, #0]
20002de6:	f041 0308 	orr.w	r3, r1, #8
20002dea:	81a3      	strh	r3, [r4, #12]
20002dec:	b29b      	uxth	r3, r3
20002dee:	e7a6      	b.n	20002d3e <__swsetup_r+0x52>

20002df0 <_close_r>:
20002df0:	b538      	push	{r3, r4, r5, lr}
20002df2:	f643 14cc 	movw	r4, #14796	; 0x39cc
20002df6:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002dfa:	4605      	mov	r5, r0
20002dfc:	4608      	mov	r0, r1
20002dfe:	2300      	movs	r3, #0
20002e00:	6023      	str	r3, [r4, #0]
20002e02:	f7fd fe51 	bl	20000aa8 <_close>
20002e06:	f1b0 3fff 	cmp.w	r0, #4294967295
20002e0a:	d000      	beq.n	20002e0e <_close_r+0x1e>
20002e0c:	bd38      	pop	{r3, r4, r5, pc}
20002e0e:	6823      	ldr	r3, [r4, #0]
20002e10:	2b00      	cmp	r3, #0
20002e12:	d0fb      	beq.n	20002e0c <_close_r+0x1c>
20002e14:	602b      	str	r3, [r5, #0]
20002e16:	bd38      	pop	{r3, r4, r5, pc}

20002e18 <_fclose_r>:
20002e18:	b570      	push	{r4, r5, r6, lr}
20002e1a:	4605      	mov	r5, r0
20002e1c:	460c      	mov	r4, r1
20002e1e:	2900      	cmp	r1, #0
20002e20:	d04b      	beq.n	20002eba <_fclose_r+0xa2>
20002e22:	f7ff f83f 	bl	20001ea4 <__sfp_lock_acquire>
20002e26:	b115      	cbz	r5, 20002e2e <_fclose_r+0x16>
20002e28:	69ab      	ldr	r3, [r5, #24]
20002e2a:	2b00      	cmp	r3, #0
20002e2c:	d048      	beq.n	20002ec0 <_fclose_r+0xa8>
20002e2e:	f243 3374 	movw	r3, #13172	; 0x3374
20002e32:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e36:	429c      	cmp	r4, r3
20002e38:	bf08      	it	eq
20002e3a:	686c      	ldreq	r4, [r5, #4]
20002e3c:	d00e      	beq.n	20002e5c <_fclose_r+0x44>
20002e3e:	f243 3394 	movw	r3, #13204	; 0x3394
20002e42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e46:	429c      	cmp	r4, r3
20002e48:	bf08      	it	eq
20002e4a:	68ac      	ldreq	r4, [r5, #8]
20002e4c:	d006      	beq.n	20002e5c <_fclose_r+0x44>
20002e4e:	f243 33b4 	movw	r3, #13236	; 0x33b4
20002e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e56:	429c      	cmp	r4, r3
20002e58:	bf08      	it	eq
20002e5a:	68ec      	ldreq	r4, [r5, #12]
20002e5c:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20002e60:	b33e      	cbz	r6, 20002eb2 <_fclose_r+0x9a>
20002e62:	4628      	mov	r0, r5
20002e64:	4621      	mov	r1, r4
20002e66:	f000 f83d 	bl	20002ee4 <_fflush_r>
20002e6a:	6b23      	ldr	r3, [r4, #48]	; 0x30
20002e6c:	4606      	mov	r6, r0
20002e6e:	b13b      	cbz	r3, 20002e80 <_fclose_r+0x68>
20002e70:	4628      	mov	r0, r5
20002e72:	6a21      	ldr	r1, [r4, #32]
20002e74:	4798      	blx	r3
20002e76:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20002e7a:	bf28      	it	cs
20002e7c:	f04f 36ff 	movcs.w	r6, #4294967295
20002e80:	89a3      	ldrh	r3, [r4, #12]
20002e82:	f013 0f80 	tst.w	r3, #128	; 0x80
20002e86:	d11f      	bne.n	20002ec8 <_fclose_r+0xb0>
20002e88:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002e8a:	b141      	cbz	r1, 20002e9e <_fclose_r+0x86>
20002e8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002e90:	4299      	cmp	r1, r3
20002e92:	d002      	beq.n	20002e9a <_fclose_r+0x82>
20002e94:	4628      	mov	r0, r5
20002e96:	f7ff f93d 	bl	20002114 <_free_r>
20002e9a:	2300      	movs	r3, #0
20002e9c:	6363      	str	r3, [r4, #52]	; 0x34
20002e9e:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20002ea0:	b121      	cbz	r1, 20002eac <_fclose_r+0x94>
20002ea2:	4628      	mov	r0, r5
20002ea4:	f7ff f936 	bl	20002114 <_free_r>
20002ea8:	2300      	movs	r3, #0
20002eaa:	64a3      	str	r3, [r4, #72]	; 0x48
20002eac:	f04f 0300 	mov.w	r3, #0
20002eb0:	81a3      	strh	r3, [r4, #12]
20002eb2:	f7fe fff9 	bl	20001ea8 <__sfp_lock_release>
20002eb6:	4630      	mov	r0, r6
20002eb8:	bd70      	pop	{r4, r5, r6, pc}
20002eba:	460e      	mov	r6, r1
20002ebc:	4630      	mov	r0, r6
20002ebe:	bd70      	pop	{r4, r5, r6, pc}
20002ec0:	4628      	mov	r0, r5
20002ec2:	f7ff f8a3 	bl	2000200c <__sinit>
20002ec6:	e7b2      	b.n	20002e2e <_fclose_r+0x16>
20002ec8:	4628      	mov	r0, r5
20002eca:	6921      	ldr	r1, [r4, #16]
20002ecc:	f7ff f922 	bl	20002114 <_free_r>
20002ed0:	e7da      	b.n	20002e88 <_fclose_r+0x70>
20002ed2:	bf00      	nop

20002ed4 <fclose>:
20002ed4:	f243 4310 	movw	r3, #13328	; 0x3410
20002ed8:	4601      	mov	r1, r0
20002eda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002ede:	6818      	ldr	r0, [r3, #0]
20002ee0:	e79a      	b.n	20002e18 <_fclose_r>
20002ee2:	bf00      	nop

20002ee4 <_fflush_r>:
20002ee4:	690b      	ldr	r3, [r1, #16]
20002ee6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002eea:	460c      	mov	r4, r1
20002eec:	4680      	mov	r8, r0
20002eee:	2b00      	cmp	r3, #0
20002ef0:	d071      	beq.n	20002fd6 <_fflush_r+0xf2>
20002ef2:	b110      	cbz	r0, 20002efa <_fflush_r+0x16>
20002ef4:	6983      	ldr	r3, [r0, #24]
20002ef6:	2b00      	cmp	r3, #0
20002ef8:	d078      	beq.n	20002fec <_fflush_r+0x108>
20002efa:	f243 3374 	movw	r3, #13172	; 0x3374
20002efe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f02:	429c      	cmp	r4, r3
20002f04:	bf08      	it	eq
20002f06:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20002f0a:	d010      	beq.n	20002f2e <_fflush_r+0x4a>
20002f0c:	f243 3394 	movw	r3, #13204	; 0x3394
20002f10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f14:	429c      	cmp	r4, r3
20002f16:	bf08      	it	eq
20002f18:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20002f1c:	d007      	beq.n	20002f2e <_fflush_r+0x4a>
20002f1e:	f243 33b4 	movw	r3, #13236	; 0x33b4
20002f22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002f26:	429c      	cmp	r4, r3
20002f28:	bf08      	it	eq
20002f2a:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20002f2e:	89a3      	ldrh	r3, [r4, #12]
20002f30:	b21a      	sxth	r2, r3
20002f32:	f012 0f08 	tst.w	r2, #8
20002f36:	d135      	bne.n	20002fa4 <_fflush_r+0xc0>
20002f38:	6862      	ldr	r2, [r4, #4]
20002f3a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002f3e:	81a3      	strh	r3, [r4, #12]
20002f40:	2a00      	cmp	r2, #0
20002f42:	dd5e      	ble.n	20003002 <_fflush_r+0x11e>
20002f44:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20002f46:	2e00      	cmp	r6, #0
20002f48:	d045      	beq.n	20002fd6 <_fflush_r+0xf2>
20002f4a:	b29b      	uxth	r3, r3
20002f4c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20002f50:	bf18      	it	ne
20002f52:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20002f54:	d059      	beq.n	2000300a <_fflush_r+0x126>
20002f56:	f013 0f04 	tst.w	r3, #4
20002f5a:	d14a      	bne.n	20002ff2 <_fflush_r+0x10e>
20002f5c:	2300      	movs	r3, #0
20002f5e:	4640      	mov	r0, r8
20002f60:	6a21      	ldr	r1, [r4, #32]
20002f62:	462a      	mov	r2, r5
20002f64:	47b0      	blx	r6
20002f66:	4285      	cmp	r5, r0
20002f68:	d138      	bne.n	20002fdc <_fflush_r+0xf8>
20002f6a:	89a1      	ldrh	r1, [r4, #12]
20002f6c:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20002f70:	6922      	ldr	r2, [r4, #16]
20002f72:	f2c0 0300 	movt	r3, #0
20002f76:	ea01 0303 	and.w	r3, r1, r3
20002f7a:	2100      	movs	r1, #0
20002f7c:	6061      	str	r1, [r4, #4]
20002f7e:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20002f82:	6b61      	ldr	r1, [r4, #52]	; 0x34
20002f84:	81a3      	strh	r3, [r4, #12]
20002f86:	6022      	str	r2, [r4, #0]
20002f88:	bf18      	it	ne
20002f8a:	6565      	strne	r5, [r4, #84]	; 0x54
20002f8c:	b319      	cbz	r1, 20002fd6 <_fflush_r+0xf2>
20002f8e:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002f92:	4299      	cmp	r1, r3
20002f94:	d002      	beq.n	20002f9c <_fflush_r+0xb8>
20002f96:	4640      	mov	r0, r8
20002f98:	f7ff f8bc 	bl	20002114 <_free_r>
20002f9c:	2000      	movs	r0, #0
20002f9e:	6360      	str	r0, [r4, #52]	; 0x34
20002fa0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002fa4:	6926      	ldr	r6, [r4, #16]
20002fa6:	b1b6      	cbz	r6, 20002fd6 <_fflush_r+0xf2>
20002fa8:	6825      	ldr	r5, [r4, #0]
20002faa:	6026      	str	r6, [r4, #0]
20002fac:	1bad      	subs	r5, r5, r6
20002fae:	f012 0f03 	tst.w	r2, #3
20002fb2:	bf0c      	ite	eq
20002fb4:	6963      	ldreq	r3, [r4, #20]
20002fb6:	2300      	movne	r3, #0
20002fb8:	60a3      	str	r3, [r4, #8]
20002fba:	e00a      	b.n	20002fd2 <_fflush_r+0xee>
20002fbc:	4632      	mov	r2, r6
20002fbe:	462b      	mov	r3, r5
20002fc0:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20002fc2:	4640      	mov	r0, r8
20002fc4:	6a21      	ldr	r1, [r4, #32]
20002fc6:	47b8      	blx	r7
20002fc8:	2800      	cmp	r0, #0
20002fca:	ebc0 0505 	rsb	r5, r0, r5
20002fce:	4406      	add	r6, r0
20002fd0:	dd04      	ble.n	20002fdc <_fflush_r+0xf8>
20002fd2:	2d00      	cmp	r5, #0
20002fd4:	dcf2      	bgt.n	20002fbc <_fflush_r+0xd8>
20002fd6:	2000      	movs	r0, #0
20002fd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002fdc:	89a3      	ldrh	r3, [r4, #12]
20002fde:	f04f 30ff 	mov.w	r0, #4294967295
20002fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002fe6:	81a3      	strh	r3, [r4, #12]
20002fe8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002fec:	f7ff f80e 	bl	2000200c <__sinit>
20002ff0:	e783      	b.n	20002efa <_fflush_r+0x16>
20002ff2:	6862      	ldr	r2, [r4, #4]
20002ff4:	6b63      	ldr	r3, [r4, #52]	; 0x34
20002ff6:	1aad      	subs	r5, r5, r2
20002ff8:	2b00      	cmp	r3, #0
20002ffa:	d0af      	beq.n	20002f5c <_fflush_r+0x78>
20002ffc:	6c23      	ldr	r3, [r4, #64]	; 0x40
20002ffe:	1aed      	subs	r5, r5, r3
20003000:	e7ac      	b.n	20002f5c <_fflush_r+0x78>
20003002:	6c22      	ldr	r2, [r4, #64]	; 0x40
20003004:	2a00      	cmp	r2, #0
20003006:	dc9d      	bgt.n	20002f44 <_fflush_r+0x60>
20003008:	e7e5      	b.n	20002fd6 <_fflush_r+0xf2>
2000300a:	2301      	movs	r3, #1
2000300c:	4640      	mov	r0, r8
2000300e:	6a21      	ldr	r1, [r4, #32]
20003010:	47b0      	blx	r6
20003012:	f1b0 3fff 	cmp.w	r0, #4294967295
20003016:	4605      	mov	r5, r0
20003018:	d002      	beq.n	20003020 <_fflush_r+0x13c>
2000301a:	89a3      	ldrh	r3, [r4, #12]
2000301c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000301e:	e79a      	b.n	20002f56 <_fflush_r+0x72>
20003020:	f8d8 3000 	ldr.w	r3, [r8]
20003024:	2b1d      	cmp	r3, #29
20003026:	d0d6      	beq.n	20002fd6 <_fflush_r+0xf2>
20003028:	89a3      	ldrh	r3, [r4, #12]
2000302a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000302e:	81a3      	strh	r3, [r4, #12]
20003030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20003034 <fflush>:
20003034:	4601      	mov	r1, r0
20003036:	b128      	cbz	r0, 20003044 <fflush+0x10>
20003038:	f243 4310 	movw	r3, #13328	; 0x3410
2000303c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003040:	6818      	ldr	r0, [r3, #0]
20003042:	e74f      	b.n	20002ee4 <_fflush_r>
20003044:	f243 3368 	movw	r3, #13160	; 0x3368
20003048:	f642 61e5 	movw	r1, #12005	; 0x2ee5
2000304c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003050:	f2c2 0100 	movt	r1, #8192	; 0x2000
20003054:	6818      	ldr	r0, [r3, #0]
20003056:	f7ff bad7 	b.w	20002608 <_fwalk_reent>
2000305a:	bf00      	nop

2000305c <_lseek_r>:
2000305c:	b538      	push	{r3, r4, r5, lr}
2000305e:	f643 14cc 	movw	r4, #14796	; 0x39cc
20003062:	f2c2 0400 	movt	r4, #8192	; 0x2000
20003066:	4605      	mov	r5, r0
20003068:	4608      	mov	r0, r1
2000306a:	4611      	mov	r1, r2
2000306c:	461a      	mov	r2, r3
2000306e:	2300      	movs	r3, #0
20003070:	6023      	str	r3, [r4, #0]
20003072:	f7fd fd49 	bl	20000b08 <_lseek>
20003076:	f1b0 3fff 	cmp.w	r0, #4294967295
2000307a:	d000      	beq.n	2000307e <_lseek_r+0x22>
2000307c:	bd38      	pop	{r3, r4, r5, pc}
2000307e:	6823      	ldr	r3, [r4, #0]
20003080:	2b00      	cmp	r3, #0
20003082:	d0fb      	beq.n	2000307c <_lseek_r+0x20>
20003084:	602b      	str	r3, [r5, #0]
20003086:	bd38      	pop	{r3, r4, r5, pc}

20003088 <__smakebuf_r>:
20003088:	898b      	ldrh	r3, [r1, #12]
2000308a:	b5f0      	push	{r4, r5, r6, r7, lr}
2000308c:	460c      	mov	r4, r1
2000308e:	b29a      	uxth	r2, r3
20003090:	b091      	sub	sp, #68	; 0x44
20003092:	f012 0f02 	tst.w	r2, #2
20003096:	4605      	mov	r5, r0
20003098:	d141      	bne.n	2000311e <__smakebuf_r+0x96>
2000309a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
2000309e:	2900      	cmp	r1, #0
200030a0:	db18      	blt.n	200030d4 <__smakebuf_r+0x4c>
200030a2:	aa01      	add	r2, sp, #4
200030a4:	f000 f874 	bl	20003190 <_fstat_r>
200030a8:	2800      	cmp	r0, #0
200030aa:	db11      	blt.n	200030d0 <__smakebuf_r+0x48>
200030ac:	9b02      	ldr	r3, [sp, #8]
200030ae:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200030b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200030b6:	bf14      	ite	ne
200030b8:	2700      	movne	r7, #0
200030ba:	2701      	moveq	r7, #1
200030bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200030c0:	d040      	beq.n	20003144 <__smakebuf_r+0xbc>
200030c2:	89a3      	ldrh	r3, [r4, #12]
200030c4:	f44f 6680 	mov.w	r6, #1024	; 0x400
200030c8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200030cc:	81a3      	strh	r3, [r4, #12]
200030ce:	e00b      	b.n	200030e8 <__smakebuf_r+0x60>
200030d0:	89a3      	ldrh	r3, [r4, #12]
200030d2:	b29a      	uxth	r2, r3
200030d4:	f012 0f80 	tst.w	r2, #128	; 0x80
200030d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200030dc:	bf0c      	ite	eq
200030de:	f44f 6680 	moveq.w	r6, #1024	; 0x400
200030e2:	2640      	movne	r6, #64	; 0x40
200030e4:	2700      	movs	r7, #0
200030e6:	81a3      	strh	r3, [r4, #12]
200030e8:	4628      	mov	r0, r5
200030ea:	4631      	mov	r1, r6
200030ec:	f7fe fa32 	bl	20001554 <_malloc_r>
200030f0:	b170      	cbz	r0, 20003110 <__smakebuf_r+0x88>
200030f2:	89a1      	ldrh	r1, [r4, #12]
200030f4:	f641 62ed 	movw	r2, #7917	; 0x1eed
200030f8:	f2c2 0200 	movt	r2, #8192	; 0x2000
200030fc:	6120      	str	r0, [r4, #16]
200030fe:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20003102:	6166      	str	r6, [r4, #20]
20003104:	62aa      	str	r2, [r5, #40]	; 0x28
20003106:	81a1      	strh	r1, [r4, #12]
20003108:	6020      	str	r0, [r4, #0]
2000310a:	b97f      	cbnz	r7, 2000312c <__smakebuf_r+0xa4>
2000310c:	b011      	add	sp, #68	; 0x44
2000310e:	bdf0      	pop	{r4, r5, r6, r7, pc}
20003110:	89a3      	ldrh	r3, [r4, #12]
20003112:	f413 7f00 	tst.w	r3, #512	; 0x200
20003116:	d1f9      	bne.n	2000310c <__smakebuf_r+0x84>
20003118:	f043 0302 	orr.w	r3, r3, #2
2000311c:	81a3      	strh	r3, [r4, #12]
2000311e:	f104 0347 	add.w	r3, r4, #71	; 0x47
20003122:	6123      	str	r3, [r4, #16]
20003124:	6023      	str	r3, [r4, #0]
20003126:	2301      	movs	r3, #1
20003128:	6163      	str	r3, [r4, #20]
2000312a:	e7ef      	b.n	2000310c <__smakebuf_r+0x84>
2000312c:	4628      	mov	r0, r5
2000312e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20003132:	f000 f843 	bl	200031bc <_isatty_r>
20003136:	2800      	cmp	r0, #0
20003138:	d0e8      	beq.n	2000310c <__smakebuf_r+0x84>
2000313a:	89a3      	ldrh	r3, [r4, #12]
2000313c:	f043 0301 	orr.w	r3, r3, #1
20003140:	81a3      	strh	r3, [r4, #12]
20003142:	e7e3      	b.n	2000310c <__smakebuf_r+0x84>
20003144:	f642 4365 	movw	r3, #11365	; 0x2c65
20003148:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
2000314a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000314e:	429a      	cmp	r2, r3
20003150:	d1b7      	bne.n	200030c2 <__smakebuf_r+0x3a>
20003152:	89a2      	ldrh	r2, [r4, #12]
20003154:	f44f 6380 	mov.w	r3, #1024	; 0x400
20003158:	461e      	mov	r6, r3
2000315a:	6523      	str	r3, [r4, #80]	; 0x50
2000315c:	ea42 0303 	orr.w	r3, r2, r3
20003160:	81a3      	strh	r3, [r4, #12]
20003162:	e7c1      	b.n	200030e8 <__smakebuf_r+0x60>

20003164 <_read_r>:
20003164:	b538      	push	{r3, r4, r5, lr}
20003166:	f643 14cc 	movw	r4, #14796	; 0x39cc
2000316a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000316e:	4605      	mov	r5, r0
20003170:	4608      	mov	r0, r1
20003172:	4611      	mov	r1, r2
20003174:	461a      	mov	r2, r3
20003176:	2300      	movs	r3, #0
20003178:	6023      	str	r3, [r4, #0]
2000317a:	f7fd fcd3 	bl	20000b24 <_read>
2000317e:	f1b0 3fff 	cmp.w	r0, #4294967295
20003182:	d000      	beq.n	20003186 <_read_r+0x22>
20003184:	bd38      	pop	{r3, r4, r5, pc}
20003186:	6823      	ldr	r3, [r4, #0]
20003188:	2b00      	cmp	r3, #0
2000318a:	d0fb      	beq.n	20003184 <_read_r+0x20>
2000318c:	602b      	str	r3, [r5, #0]
2000318e:	bd38      	pop	{r3, r4, r5, pc}

20003190 <_fstat_r>:
20003190:	b538      	push	{r3, r4, r5, lr}
20003192:	f643 14cc 	movw	r4, #14796	; 0x39cc
20003196:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000319a:	4605      	mov	r5, r0
2000319c:	4608      	mov	r0, r1
2000319e:	4611      	mov	r1, r2
200031a0:	2300      	movs	r3, #0
200031a2:	6023      	str	r3, [r4, #0]
200031a4:	f7fd fc92 	bl	20000acc <_fstat>
200031a8:	f1b0 3fff 	cmp.w	r0, #4294967295
200031ac:	d000      	beq.n	200031b0 <_fstat_r+0x20>
200031ae:	bd38      	pop	{r3, r4, r5, pc}
200031b0:	6823      	ldr	r3, [r4, #0]
200031b2:	2b00      	cmp	r3, #0
200031b4:	d0fb      	beq.n	200031ae <_fstat_r+0x1e>
200031b6:	602b      	str	r3, [r5, #0]
200031b8:	bd38      	pop	{r3, r4, r5, pc}
200031ba:	bf00      	nop

200031bc <_isatty_r>:
200031bc:	b538      	push	{r3, r4, r5, lr}
200031be:	f643 14cc 	movw	r4, #14796	; 0x39cc
200031c2:	f2c2 0400 	movt	r4, #8192	; 0x2000
200031c6:	4605      	mov	r5, r0
200031c8:	4608      	mov	r0, r1
200031ca:	2300      	movs	r3, #0
200031cc:	6023      	str	r3, [r4, #0]
200031ce:	f7fd fc8f 	bl	20000af0 <_isatty>
200031d2:	f1b0 3fff 	cmp.w	r0, #4294967295
200031d6:	d000      	beq.n	200031da <_isatty_r+0x1e>
200031d8:	bd38      	pop	{r3, r4, r5, pc}
200031da:	6823      	ldr	r3, [r4, #0]
200031dc:	2b00      	cmp	r3, #0
200031de:	d0fb      	beq.n	200031d8 <_isatty_r+0x1c>
200031e0:	602b      	str	r3, [r5, #0]
200031e2:	bd38      	pop	{r3, r4, r5, pc}
200031e4:	636c6557 	.word	0x636c6557
200031e8:	20656d6f 	.word	0x20656d6f
200031ec:	43206f74 	.word	0x43206f74
200031f0:	6f697261 	.word	0x6f697261
200031f4:	7472614d 	.word	0x7472614d
200031f8:	00000000 	.word	0x00000000
200031fc:	69726143 	.word	0x69726143
20003200:	72614d6f 	.word	0x72614d6f
20003204:	73692074 	.word	0x73692074
20003208:	65687420 	.word	0x65687420
2000320c:	65726720 	.word	0x65726720
20003210:	73657461 	.word	0x73657461
20003214:	00000074 	.word	0x00000074
20003218:	53434545 	.word	0x53434545
2000321c:	33373320 	.word	0x33373320
20003220:	6f727020 	.word	0x6f727020
20003224:	7463656a 	.word	0x7463656a
20003228:	20746120 	.word	0x20746120
2000322c:	00656874 	.word	0x00656874
20003230:	6f707865 	.word	0x6f707865
20003234:	6f746973 	.word	0x6f746973
20003238:	00002e6e 	.word	0x00002e6e
2000323c:	70206f54 	.word	0x70206f54
20003240:	2c79616c 	.word	0x2c79616c
20003244:	61726720 	.word	0x61726720
20003248:	20612062 	.word	0x20612062
2000324c:	746e6f63 	.word	0x746e6f63
20003250:	6c6c6f72 	.word	0x6c6c6f72
20003254:	00007265 	.word	0x00007265
20003258:	20646e61 	.word	0x20646e61
2000325c:	20657375 	.word	0x20657375
20003260:	746c6974 	.word	0x746c6974
20003264:	6e6f6320 	.word	0x6e6f6320
20003268:	6c6f7274 	.word	0x6c6f7274
2000326c:	6f742073 	.word	0x6f742073
20003270:	00000000 	.word	0x00000000
20003274:	65657473 	.word	0x65657473
20003278:	6e612072 	.word	0x6e612072
2000327c:	68742064 	.word	0x68742064
20003280:	75622065 	.word	0x75622065
20003284:	6e6f7474 	.word	0x6e6f7474
20003288:	006f7420 	.word	0x006f7420
2000328c:	65636361 	.word	0x65636361
20003290:	6172656c 	.word	0x6172656c
20003294:	202e6574 	.word	0x202e6574
20003298:	62206f54 	.word	0x62206f54
2000329c:	6e696765 	.word	0x6e696765
200032a0:	0000002c 	.word	0x0000002c
200032a4:	73657270 	.word	0x73657270
200032a8:	68742073 	.word	0x68742073
200032ac:	75622065 	.word	0x75622065
200032b0:	6e6f7474 	.word	0x6e6f7474
200032b4:	206e6f20 	.word	0x206e6f20
200032b8:	00656874 	.word	0x00656874
200032bc:	746e6563 	.word	0x746e6563
200032c0:	63207265 	.word	0x63207265
200032c4:	6f736e6f 	.word	0x6f736e6f
200032c8:	002e656c 	.word	0x002e656c
200032cc:	6461654c 	.word	0x6461654c
200032d0:	6f627265 	.word	0x6f627265
200032d4:	00647261 	.word	0x00647261
200032d8:	00002e31 	.word	0x00002e31
200032dc:	00002e32 	.word	0x00002e32
200032e0:	79616c50 	.word	0x79616c50
200032e4:	31207265 	.word	0x31207265
200032e8:	00000000 	.word	0x00000000
200032ec:	79616c50 	.word	0x79616c50
200032f0:	32207265 	.word	0x32207265
200032f4:	00000000 	.word	0x00000000
200032f8:	30303a30 	.word	0x30303a30
200032fc:	0000303a 	.word	0x0000303a
20003300:	00000030 	.word	0x00000030
20003304:	0000003a 	.word	0x0000003a
20003308:	00003030 	.word	0x00003030
2000330c:	0000303a 	.word	0x0000303a
20003310:	65746e49 	.word	0x65746e49
20003314:	70757272 	.word	0x70757272
20003318:	72742074 	.word	0x72742074
2000331c:	65676769 	.word	0x65676769
20003320:	0d646572 	.word	0x0d646572
20003324:	00000000 	.word	0x00000000
20003328:	74737953 	.word	0x74737953
2000332c:	49206d65 	.word	0x49206d65
20003330:	6974696e 	.word	0x6974696e
20003334:	7a696c61 	.word	0x7a696c61
20003338:	000d6465 	.word	0x000d6465
2000333c:	70616548 	.word	0x70616548
20003340:	646e6120 	.word	0x646e6120
20003344:	61747320 	.word	0x61747320
20003348:	63206b63 	.word	0x63206b63
2000334c:	696c6c6f 	.word	0x696c6c6f
20003350:	6e6f6973 	.word	0x6e6f6973
20003354:	0000000a 	.word	0x0000000a

20003358 <C.18.2576>:
20003358:	00000001 00000002 00000004 00000001     ................

20003368 <_global_impure_ptr>:
20003368:	20003414 00000043 0000000a              .4. C.......

20003374 <__sf_fake_stdin>:
	...

20003394 <__sf_fake_stdout>:
	...

200033b4 <__sf_fake_stderr>:
	...

200033d4 <_init>:
200033d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200033d6:	bf00      	nop
200033d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
200033da:	bc08      	pop	{r3}
200033dc:	469e      	mov	lr, r3
200033de:	4770      	bx	lr

200033e0 <_fini>:
200033e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200033e2:	bf00      	nop
200033e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
200033e6:	bc08      	pop	{r3}
200033e8:	469e      	mov	lr, r3
200033ea:	4770      	bx	lr

200033ec <__frame_dummy_init_array_entry>:
200033ec:	0485 2000                                   ... 

200033f0 <__do_global_dtors_aux_fini_array_entry>:
200033f0:	0471 2000                                   q.. 
