vendor_name = ModelSim
source_file = 1, C:/Users/felli/Repositorio GitHub/Sistemas Digitais/Lista1/questao004/Teste.vhd
source_file = 1, C:/Users/felli/Repositorio GitHub/Sistemas Digitais/Lista1/questao004/Waveform.vwf
source_file = 1, C:/Users/felli/Repositorio GitHub/Sistemas Digitais/Lista1/questao004/db/Teste.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Teste
instance = comp, \B~I , B, Teste, 1
instance = comp, \C~I , C, Teste, 1
instance = comp, \A~I , A, Teste, 1
instance = comp, \Y~0 , Y~0, Teste, 1
instance = comp, \Y~I , Y, Teste, 1
