{
  "Compare": [
    {
      "name": "vceq_s8",
      "intrinsic": "uint8x8_t vceq_s8(int8x8_t a, int8x8_t b)",
      "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s8",
      "argument_preparation": "a -> Vn.8B; b -> Vm.8B",
      "aarch64_instruction": "CMEQ Vd.8B,Vn.8B,Vm.8B",
      "result": "Vd.8B -> result",
      "supported_architectures": "v7/A32/A64"
    },
    {
      "name": "vceqq_s8",
      "intrinsic": "uint8x16_t vceqq_s8(int8x16_t a, int8x16_t b)",
      "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceqq_s8",
      "argument_preparation": "a -> Vn.16B; b -> Vm.16B",
      "aarch64_instruction": "CMEQ Vd.16B,Vn.16B,Vm.16B",
      "result": "Vd.16B -> result",
      "supported_architectures": "v7/A32/A64"
    },
    {
      "name": "vceq_s16",
      "intrinsic": "uint16x4_t vceq_s16(int16x4_t a, int16x4_t b)",
      "url": "https://developer.arm.com/architectures/instruction-sets/intrinsics/vceq_s16",
      "argument_preparation": "a -> Vn.4H; b -> Vm.4H",
      "aarch64_instruction": "CMEQ Vd.4H,Vn.4H,Vm.4H",
      "result": "Vd.4H -> result",
      "supported_architectures": "v7/A32/A64"
    }
  ]
}