There are 4 cores 
L2 cache associativity is 8 
stringsearch_small ,sha ,
FFT ,BARNES ,
stringsearch_small ,LU ,
FFT ,sha ,
Deadline set to: 84000
Core 0: 0 [-2147483648 -2147483648 ] 
Core 1: 0 [-2147483648 -2147483648 ] 
Core 2: 0 [-2147483648 -2147483648 ] 
Core 3: 0 [-2147483648 -2147483648 ] 

Core 0: 
PF=1: E=95755,T=82129 [ 70:8192B_1W_64B_8192B_1W_64B  59:32768B_4W_64B_32768B_1W_64B ] 
PF=2: E=93196,T=82918 [ 70:8192B_1W_64B_8192B_1W_64B  44:8192B_1W_64B_32768B_1W_64B ] 
PF=3: E=93155,T=83608 [ 70:16384B_1W_32B_16384B_1W_32B  40:32768B_1W_64B_16384B_2W_64B ] 
PF=4: E=93185,T=82908 [ 70:16384B_1W_32B_16384B_1W_32B  44:8192B_1W_64B_32768B_1W_64B ] 
PF=5: E=93193,T=82908 [ 70:16384B_1W_32B_16384B_1W_32B  44:8192B_1W_64B_32768B_1W_64B ] 
PF=6: E=92551,T=82478 [ 70:8192B_1W_64B_8192B_1W_64B  40:32768B_1W_64B_16384B_2W_64B ] 
PF=7: E=92460,T=82308 [ 70:8192B_1W_64B_8192B_1W_64B  40:32768B_1W_64B_16384B_2W_64B ] 

Core 1: 
PF=1: E=44406,T=32858 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 
PF=2: E=44247,T=32549 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 
PF=3: E=44391,T=32819 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 
PF=4: E=44065,T=32219 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 
PF=5: E=43630,T=31389 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 
PF=6: E=43918,T=31928 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 
PF=7: E=43061,T=30320 [ 70:8192B_1W_32B_8192B_1W_32B  55:16384B_2W_64B_16384B_1W_64B ] 

Core 2: 
PF=1: E=33240,T=26659 [ 70:8192B_1W_64B_8192B_1W_64B  70:8192B_1W_64B_8192B_1W_64B ] 
PF=2: E=33182,T=26558 [ 70:8192B_1W_64B_8192B_1W_64B  70:8192B_1W_64B_8192B_1W_64B ] 
PF=3: E=33234,T=26659 [ 70:16384B_1W_32B_16384B_1W_32B  70:8192B_1W_64B_8192B_1W_64B ] 
PF=4: E=32905,T=26048 [ 70:16384B_1W_32B_16384B_1W_32B  70:8192B_1W_64B_8192B_1W_64B ] 
PF=5: E=33037,T=26288 [ 70:16384B_1W_32B_16384B_1W_32B  70:8192B_1W_64B_8192B_1W_64B ] 
PF=6: E=32125,T=24569 [ 70:8192B_1W_64B_8192B_1W_64B  70:8192B_1W_64B_8192B_1W_64B ] 
PF=7: E=33023,T=26259 [ 70:8192B_1W_64B_8192B_1W_64B  70:8192B_1W_64B_8192B_1W_64B ] 

Core 3: 
PF=1: E=98269,T=83749 [ 34:32768B_2W_64B_16384B_2W_64B  59:32768B_4W_64B_32768B_1W_64B ] 
PF=2: E=98251,T=83690 [ 34:32768B_2W_64B_16384B_2W_64B  59:32768B_1W_64B_8192B_1W_64B ] 
PF=3: E=98200,T=83598 [ 34:32768B_2W_64B_16384B_2W_64B  59:16384B_1W_64B_32768B_2W_64B ] 
PF=4: E=98238,T=83670 [ 34:32768B_2W_64B_16384B_2W_64B  59:32768B_1W_64B_8192B_1W_64B ] 
PF=5: E=98191,T=83589 [ 34:32768B_2W_64B_16384B_2W_64B  59:32768B_1W_64B_8192B_1W_64B ] 
PF=6: E=94990,T=83948 [ 34:32768B_2W_64B_16384B_2W_64B  40:32768B_1W_64B_16384B_2W_64B ] 
PF=7: E=94865,T=83699 [ 70:8192B_1W_32B_8192B_1W_32B  44:8192B_1W_64B_32768B_1W_64B ] 

Minimum energy for L1 DCR + L2 CP is 268770, time is 83749 (using partition scheme 31): 
 Core 0 use PF = 2:  70:32768B_2W_32B_32768B_2W_32B  44:16384B_1W_32B_16384B_1W_32B  
 Core 1 use PF = 4:  70:32768B_2W_32B_32768B_2W_32B  55:32768B_4W_32B_32768B_4W_32B  
 Core 2 use PF = 1:  70:32768B_2W_32B_32768B_2W_32B  70:32768B_2W_32B_32768B_2W_32B  
 Core 3 use PF = 1:  34:32768B_2W_64B_32768B_2W_64B  59:16384B_2W_32B_16384B_2W_32B  
 
Minimum energy for L1 DCR + Uniform L2 CP is 268876, time is 83690: 
 Core 0 use PF = 2:  70:32768B_2W_32B_32768B_2W_32B  44:16384B_1W_32B_16384B_1W_32B  
 Core 1 use PF = 2:  70:32768B_2W_32B_32768B_2W_32B  55:32768B_4W_32B_32768B_4W_32B  
 Core 2 use PF = 2:  70:32768B_2W_32B_32768B_2W_32B  70:32768B_2W_32B_32768B_2W_32B  
 Core 3 use PF = 2:  34:32768B_2W_64B_32768B_2W_64B  59:16384B_2W_32B_16384B_2W_32B  
 
Minimum energy for L2 CP only is 0, time is 0 (using partition scheme 0): 
 Core 0 use PF = 1, with base L1 1 
 Core 1 use PF = 1, with base L1 1 
 Core 2 use PF = 1, with base L1 1 
 Core 3 use PF = 5, with base L1 1 
 
The Energy Improvement is -inf 
Method, Energy, Time, deadline=84000
CP, 0, 0
DCR(Base), 268876, 83690
DCR+CP, 268770, 83749


