# FPGA
iverilog hoge.v
↓
iverilog hoge_tb.v
↓
vvp output.v
↓
generate output.vcd
