m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/escou64/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design
Priscv_core_config_bench
Z1 w1516821853
R0
8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd
l0
L1
Vmg1[mJaEB>23VVNaH]SgP0
!s100 N974k3UkFRCICK>ZJo[3m3
Z2 OV;C;10.5c;63
33
!s110 1516826472
!i10b 1
!s108 1516826472.000000
!s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/RISCV_CORE_CONFIG_BENCH.vhd|
!i113 1
Z3 o-quiet -2008 -work LIB_PIPELINE_BENCH
Z4 tExplicit 1 CvgOpt 0
Etb_alu
R1
Z5 D^#x9 vunit_lib 13 vunit_context 0 22 A1MU5C4TX7dH]K[HOQTSn1
Z6 DPx9 vunit_lib 7 run_pkg 0 22 :>o4znSG5`<A<F;hHMKhH1
Z7 DPx9 vunit_lib 12 run_base_pkg 0 22 KULGL@1dU0BHc9b;g7igZ0
Z8 DPx9 vunit_lib 21 run_special_types_pkg 0 22 XN>`bQV`R61M<DU>4G8]g3
Z9 DPx9 vunit_lib 13 run_types_pkg 0 22 gnB71ZYIDP@G^<`Dze<Ol0
Z10 DPx9 vunit_lib 4 path 0 22 Nc7]mO6O0HNNXT_k^Qgoe1
Z11 DPx9 vunit_lib 14 check_base_pkg 0 22 6khlF7jlG3XP5Bc9=lSF=3
Z12 DPx9 vunit_lib 23 check_special_types_pkg 0 22 >]VMHj]2_dakO@]Sz1fG81
Z13 DPx9 vunit_lib 12 log_base_pkg 0 22 egmiOA0jOkn22SNYghHMm3
Z14 DPx9 vunit_lib 7 log_pkg 0 22 J_?2_QhlQe2KAS=2e8Pa`0
Z15 DPx9 vunit_lib 18 log_formatting_pkg 0 22 d75lM?2@3AXKRIPYgPWH<2
Z16 DPx9 vunit_lib 21 log_special_types_pkg 0 22 n@GoB6`YUERo9zKGHQ[gh3
Z17 DPx9 vunit_lib 15 check_types_pkg 0 22 b]H]`_JWR;NHO0NZ^?z_>2
Z18 DPx9 vunit_lib 9 check_pkg 0 22 zYkYR9M:QdZ]9l[8]3dW]3
Z19 DPx9 vunit_lib 13 log_types_pkg 0 22 IbPmRVYKU2TLnChTMB`EL2
Z20 DPx9 vunit_lib 10 dictionary 0 22 T[>mL5_]X3QImm^UB7Y=53
Z21 DPx9 vunit_lib 10 string_ops 0 22 >6lVd?dSYVCeeU;1?_=bg2
Z22 DPx9 vunit_lib 4 lang 0 22 ;:Mg0N:Ff<C2R`d>MPj;Q2
Z23 DPx18 lib_pipeline_bench 23 riscv_core_config_bench 0 22 mg1[mJaEB>23VVNaH]SgP0
Z24 DPx12 lib_pipeline 17 riscv_core_config 0 22 >102idE7d7^k`=TOM73OT2
Z25 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z26 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z27 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z28 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z29 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z30 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd
Z31 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd
l0
L16
V>kTn^IijKHC^DLN_9S9640
!s100 ?LeG03U`84b;?UgO<ZMRn1
R2
33
Z32 !s110 1516826476
!i10b 1
Z33 !s108 1516826476.000000
Z34 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd|
Z35 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/alu_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 6 tb_alu 0 22 >kTn^IijKHC^DLN_9S9640
l36
L20
VXY5CS7_1B@G;6HVU37GY@3
!s100 nVQLldIz_HP8^UHeOaXzB0
R2
33
R32
!i10b 1
R33
R34
R35
!i113 1
R3
R4
Etb_decode
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z36 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd
Z37 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd
l0
L16
V?Sl5MTM9JcnLjC>bekUFd3
!s100 Q`cE`c<2GGMm6AP>R=1EK1
R2
33
R32
!i10b 1
R33
Z38 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd|
Z39 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/decode_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 9 tb_decode 0 22 ?Sl5MTM9JcnLjC>bekUFd3
l89
L20
VoL0H>KmejEKllcQFPn25S3
!s100 V;FTMYn2UGB2f3U7KXDh_1
R2
33
R32
!i10b 1
R33
R38
R39
!i113 1
R3
R4
Etb_demo
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
Z40 DPx4 ieee 16 std_logic_textio 0 22 V5TSK`;aJKC<l]CEg1>mz1
R25
R26
R27
R28
R29
R0
Z41 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd
Z42 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd
l0
L18
VVCY7<@1abz`7Y6`cUzaG80
!s100 M>3NSCLzTOeE5cfgE:Shk0
R2
33
R32
!i10b 1
R33
Z43 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd|
Z44 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/demo_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
DEx4 work 7 tb_demo 0 22 VCY7<@1abz`7Y6`cUzaG80
l57
L22
V^C@h=N89c`5=f3]A0<To22
!s100 8^FDHWV_L^mP24BJ<6;@;1
R2
33
R32
!i10b 1
R33
R43
R44
!i113 1
R3
R4
Etb_dependances
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
R0
Z45 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/dependances_bench.vhd
Z46 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/dependances_bench.vhd
l0
L18
Vhoej:of:G<I@TnZ7k83Bk3
!s100 S:TPmM2<medcQTi20F^ZJ2
R2
33
R32
!i10b 1
R33
Z47 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/dependances_bench.vhd|
Z48 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/dependances_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
DEx4 work 14 tb_dependances 0 22 hoej:of:G<I@TnZ7k83Bk3
l57
L22
V0cmW8@ib?HhiC1^gDSLjj2
!s100 _Q^3a5@FQA?edZV6X9MEA1
R2
33
R32
!i10b 1
R33
R47
R48
!i113 1
R3
R4
Etb_execute
Z49 w1516824697
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z50 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd
Z51 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd
l0
L16
VF7Ia@aI>Q@ng90:>H_cH:0
!s100 Jh`SUj>jdoHl7@ji5IF>[1
R2
33
R32
!i10b 1
R33
Z52 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd|
Z53 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/execute_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 10 tb_execute 0 22 F7Ia@aI>Q@ng90:>H_cH:0
l58
L20
Vd39^Fa55acRlbzl3?OIhj0
!s100 HnSCJYzgVDBTYS:^0<5oO3
R2
33
R32
!i10b 1
R33
R52
R53
!i113 1
R3
R4
Etb_fetch
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z54 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd
Z55 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd
l0
L16
V`1Q8>93oNe>MiSe0hmo[Y2
!s100 <^o9708=A^k@1Od:XBGG;1
R2
33
R32
!i10b 1
R33
Z56 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd|
Z57 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/fetch_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 8 tb_fetch 0 22 `1Q8>93oNe>MiSe0hmo[Y2
l54
L20
VElnJUh^2[:^N7fckA7EG53
!s100 <UF]c]=Ii7R=RU><J=lE12
R2
33
R32
!i10b 1
R33
R56
R57
!i113 1
R3
R4
Etb_finaldemo
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
R0
Z58 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/finaldemo_bench.vhd
Z59 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/finaldemo_bench.vhd
l0
L18
Vz9mCUD`];[o0@aV=:N0V:3
!s100 Mn`Z_aNXakAH>zGX0FS2Q2
R2
33
R32
!i10b 1
R33
Z60 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/finaldemo_bench.vhd|
Z61 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/finaldemo_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
DEx4 work 12 tb_finaldemo 0 22 z9mCUD`];[o0@aV=:N0V:3
l64
L22
V6L=W>E]gTWo<Ef<LFBoHB0
!s100 9`4`I?9GR4oll:RFL@YM@1
R2
33
R32
!i10b 1
R33
R60
R61
!i113 1
R3
R4
Etb_interactivedemo
Z62 w1516826445
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
R0
Z63 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/interactivedemo_bench.vhd
Z64 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/interactivedemo_bench.vhd
l0
L18
V9=5?EM[78=JoOG[:a3gk<2
!s100 LKPKCMz16eoz]UQUYihj`3
R2
33
R32
!i10b 1
R33
Z65 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/interactivedemo_bench.vhd|
Z66 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/interactivedemo_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
DEx4 work 18 tb_interactivedemo 0 22 9=5?EM[78=JoOG[:a3gk<2
l68
L22
V[i[mYFOj6i?O04J5N_n<K2
!s100 cECRG35af7VoPzLNO44eD3
R2
33
R32
!i10b 1
R33
R65
R66
!i113 1
R3
R4
Etb_memory_access
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
R0
Z67 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd
Z68 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd
l0
L18
VUUEKOUa_B79jZk]Z6GHZ<0
!s100 2]C=fl1h[;eUBlzGm4@Ni0
R2
33
R32
!i10b 1
R33
Z69 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd|
Z70 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/memory_access_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
DEx4 work 16 tb_memory_access 0 22 UUEKOUa_B79jZk]Z6GHZ<0
l57
L22
VXWz]PI5?=M@7kFR1DPbe`2
!s100 HQ`bL_2jhz6dm78OXA9JF3
R2
33
R32
!i10b 1
R33
R69
R70
!i113 1
R3
R4
Etb_pipeline
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
R0
Z71 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd
Z72 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd
l0
L18
VQ4?POl6CG[;[j864BIgEB1
!s100 GU]IPdSkY:j:7jhdUzT?g0
R2
33
R32
!i10b 1
Z73 !s108 1516826475.000000
Z74 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd|
Z75 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/pipeline_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R40
R25
R26
R27
R28
R29
DEx4 work 11 tb_pipeline 0 22 Q4?POl6CG[;[j864BIgEB1
l57
L22
V4WCJ[FQV<WDZO6am[GdU90
!s100 70H]?K0hIXmnB?il4C]bZ0
R2
33
R32
!i10b 1
R73
R74
R75
!i113 1
R3
R4
Etb_reg_integer
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z76 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd
Z77 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd
l0
L16
V;9TB2YHSoJ2I6>WXn[n^b1
!s100 `H@mh;@TcQUzZNLgc45en0
R2
33
Z78 !s110 1516826475
!i10b 1
R73
Z79 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd|
Z80 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/reg_integer_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 14 tb_reg_integer 0 22 ;9TB2YHSoJ2I6>WXn[n^b1
l44
L20
VXl:@j1l0eXdDmH<V3m[_B2
!s100 I53?Im<iX^EM8b]JE>WG;1
R2
33
R78
!i10b 1
R73
R79
R80
!i113 1
R3
R4
Etb_writeback
R1
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
R0
Z81 8/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd
Z82 F/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd
l0
L15
V0:9@mV1oXZYVJ47=LQ4LL0
!s100 JioJ8<j1NPOhfVozQcRVL2
R2
33
R78
!i10b 1
R73
Z83 !s90 -quiet|-modelsimini|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini|-2008|-work|LIB_PIPELINE_BENCH|/media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd|
Z84 !s107 /media/data/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/writeback_bench.vhd|
!i113 1
R3
R4
Abench_arch
R5
R6
R7
R8
R9
R10
R11
R12
R13
R14
R15
R16
R17
R18
R19
R20
R21
R22
R23
R24
R25
R26
R27
R28
R29
DEx4 work 12 tb_writeback 0 22 0:9@mV1oXZYVJ47=LQ4LL0
l57
L19
VJ:RI?eXl[WLcZ;QG_DA?70
!s100 DG=5lHcGT``^`6Gee_nWa0
R2
33
R78
!i10b 1
R73
R83
R84
!i113 1
R3
R4
