##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clk_I2S/q
		4.2::Critical Path Report for CyHFCLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
		5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 28
Clock: ADC_intClock           | N/A                   | Target: 2.00 MHz    | 
Clock: ADC_intClock(FFB)      | N/A                   | Target: 2.00 MHz    | 
Clock: Clk_Counter            | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_Counter(FFB)       | N/A                   | Target: 48.00 MHz   | 
Clock: Clk_I2S/q              | Frequency: 49.37 MHz  | Target: 6.14 MHz    | 
Clock: ClockBlock/ff_div_16   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_17   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_18   | N/A                   | Target: 100.00 MHz  | 
Clock: ClockBlock/ff_div_5    | N/A                   | Target: 100.00 MHz  | 
Clock: Clock_1                | N/A                   | Target: 12.00 MHz   | 
Clock: Clock_1(FFB)           | N/A                   | Target: 12.00 MHz   | 
Clock: CodecI2CM_SCBCLK       | N/A                   | Target: 8.00 MHz    | 
Clock: CodecI2CM_SCBCLK(FFB)  | N/A                   | Target: 8.00 MHz    | 
Clock: CyECO                  | N/A                   | Target: 17.20 MHz   | 
Clock: CyHFCLK                | Frequency: 55.16 MHz  | Target: 48.00 MHz   | 
Clock: CyILO                  | N/A                   | Target: 0.03 MHz    | 
Clock: CyIMO                  | N/A                   | Target: 48.00 MHz   | 
Clock: CyLFCLK                | N/A                   | Target: 0.03 MHz    | 
Clock: CyPLL0                 | N/A                   | Target: 24.58 MHz   | 
Clock: CyPLL1                 | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted1              | N/A                   | Target: 48.00 MHz   | 
Clock: CyRouted2              | N/A                   | Target: 22.58 MHz   | 
Clock: CyRouted3              | N/A                   | Target: 24.58 MHz   | 
Clock: CySYSCLK               | N/A                   | Target: 48.00 MHz   | 
Clock: CyWCO                  | N/A                   | Target: 0.03 MHz    | 
Clock: Net_3641/q             | N/A                   | Target: 12.29 MHz   | 
Clock: UART_SCBCLK            | N/A                   | Target: 1.37 MHz    | 
Clock: UART_SCBCLK(FFB)       | N/A                   | Target: 1.37 MHz    | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clk_I2S/q     Clk_I2S/q      162760           142506      N/A              N/A         N/A              N/A         N/A              N/A         
CyHFCLK       CyHFCLK        20833.3          2703        N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name            Setup to Clk  Clock Name:Phase  
-------------------  ------------  ----------------  
Codec_ADCDAT(0)_PAD  -5334         Clk_I2S/q:R       


                       3.2::Clock to Out
                       -----------------

Port Name            Clock to Out  Clock Name:Phase        
-------------------  ------------  ----------------------  
Codec_BCLK(0)_PAD    46156         Clk_I2S/q:R             
Codec_DACDAT(0)_PAD  44039         Clk_I2S/q:R             
Codec_LRC(0)_PAD     44825         Clk_I2S/q:R             
Codec_MCLK(0)_PAD    31418         Net_3641/q:R            
Codec_MCLK(0)_PAD    31418         Net_3641/q:F            
LED_BLUE(0)_PAD      13660         ClockBlock/ff_div_17:R  
LED_GREEN(0)_PAD     13470         ClockBlock/ff_div_16:R  
LED_RED(0)_PAD       13790         ClockBlock/ff_div_18:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clk_I2S/q
***************************************
Clock: Clk_I2S/q
Frequency: 49.37 MHz | Target: 6.14 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142506p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185987

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                       20255
-------------------------------------   ----- 
End-of-path arrival time (ps)           43482
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  32507  142506  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2239  34746  142506  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  38096  142506  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5386  43482  142506  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         6261  23227  RISE       1


===================================================================== 
4.2::Critical Path Report for CyHFCLK
*************************************
Clock: CyHFCLK
Frequency: 55.16 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyHFCLK:R vs. CyHFCLK:R)
*******************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1


5.2::Critical Path Report for (Clk_I2S/q:R vs. Clk_I2S/q:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142506p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185987

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                       20255
-------------------------------------   ----- 
End-of-path arrival time (ps)           43482
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  32507  142506  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2239  34746  142506  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  38096  142506  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5386  43482  142506  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         6261  23227  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 2703p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6610
-------------------------------------   ---- 
End-of-path arrival time (ps)           6610
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                    model name     delay     AT  slack  edge  Fanout
----------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell3   2760   6610   2703  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 3758p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -1570
--------------------------------------------   ----- 
End-of-path required time (ps)                 19263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       15505
-------------------------------------   ----- 
End-of-path arrival time (ps)           15505
 
Launch Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1

Data path
pin name                                                  model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell3   3850   3850   2703  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/main_1        macrocell4      2785   6635   3758  RISE       1
\Async_Feedback_Counter:TimerUDB:status_tc\/q             macrocell4      3350   9985   3758  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/status_0  statusicell3    5520  15505   3758  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 4121p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)    20833
- Setup time                                   -11520
--------------------------------------------   ------ 
End-of-path required time (ps)                   9313

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5193
-------------------------------------   ---- 
End-of-path arrival time (ps)           5193
 
Launch Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1

Data path
pin name                                                              model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    2580   2580   4121  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell3   2613   5193   4121  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC_1/out
Path End       : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock
Path slack     : 12749p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5984
-------------------------------------   ---- 
End-of-path arrival time (ps)           5984
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC_1/clock                               synccell                0      0  RISE       1

Data path
pin name                                                           model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC_1/out                                              synccell       1480   1480  12749  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clk_en  controlcell2   4504   5984  12749  RISE       1

Capture Clock Path
pin name                                                          model name          delay     AT  edge  Fanout
----------------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                                  m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock  controlcell2            0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock
Path slack     : 14333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                model name    delay     AT  slack  edge  Fanout
------------------------------------------------------  ------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                     synccell       1480   1480  14333  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clk_en  statusicell3   2920   4400  14333  RISE       1

Capture Clock Path
pin name                                               model name          delay     AT  edge  Fanout
-----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                       m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:rstSts:stsreg\/clock  statusicell3            0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : I2S_LRCLK__SYNC/out
Path End       : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en
Capture Clock  : \Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 14333p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (CyHFCLK:R#1 vs. CyHFCLK:R#2)   20833
- Setup time                                   -2100
--------------------------------------------   ----- 
End-of-path required time (ps)                 18733

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4400
-------------------------------------   ---- 
End-of-path arrival time (ps)           4400
 
Launch Clock Path
pin name                                              model name          delay     AT  edge  Fanout
----------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                      m0s8clockblockcell      0      0  RISE       1
I2S_LRCLK__SYNC/clock                                 synccell                0      0  RISE       1

Data path
pin name                                                 model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  -----  ----  ------
I2S_LRCLK__SYNC/out                                      synccell        1480   1480  14333  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clk_en  datapathcell3   2920   4400  14333  RISE       1

Capture Clock Path
pin name                                                model name          delay     AT  edge  Fanout
------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/hfclk                                        m0s8clockblockcell      0      0  RISE       1
\Async_Feedback_Counter:TimerUDB:sT8:timerdp:u0\/clock  datapathcell3           0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Tx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Tx:STS[0]:Sts\/clock
Path slack     : 142506p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185987

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                       20255
-------------------------------------   ----- 
End-of-path arrival time (ps)           43482
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  32507  142506  RISE       1
\I2S:bI2S:tx_underflow_0\/main_3              macrocell2      2239  34746  142506  RISE       1
\I2S:bI2S:tx_underflow_0\/q                   macrocell2      3350  38096  142506  RISE       1
\I2S:bI2S:Tx:STS[0]:Sts\/status_0             statusicell1    5386  43482  142506  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:STS[0]:Sts\/clock                           statusicell1         6261  23227  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:Rx:STS[0]:Sts\/status_0
Capture Clock  : \I2S:bI2S:Rx:STS[0]:Sts\/clock
Path slack     : 144179p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     182963

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                       18581
-------------------------------------   ----- 
End-of-path arrival time (ps)           38784
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  29483  144179  RISE       1
\I2S:bI2S:rx_overflow_0\/main_1               macrocell3      3043  32525  144179  RISE       1
\I2S:bI2S:rx_overflow_0\/q                    macrocell3      3350  35875  144179  RISE       1
\I2S:bI2S:Rx:STS[0]:Sts\/status_0             statusicell2    2909  38784  144179  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:STS[0]:Sts\/clock                           statusicell2         3237  20203  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_5
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 147731p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                       11519
-------------------------------------   ----- 
End-of-path arrival time (ps)           34746
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/f0_blk_stat_comb  datapathcell1   9280  32507  142506  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_5         macrocell11     2239  34746  147731  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 148264p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                       12325
-------------------------------------   ----- 
End-of-path arrival time (ps)           32528
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1

Data path
pin name                                      model name     delay     AT   slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_blk_stat_comb  datapathcell2   9280  29483  144179  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_3          macrocell24     3045  32528  148264  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4576  21542  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb
Path End       : Net_4031_0/main_6
Capture Clock  : Net_4031_0/clock_0
Path slack     : 148313p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                       10939
-------------------------------------   ----- 
End-of-path arrival time (ps)           34166
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/so_comb  datapathcell1   8690  31917  148313  RISE       1
Net_4031_0/main_6                    macrocell18     2249  34166  148313  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_2\/main_5
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 148785p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        8473
-------------------------------------   ----- 
End-of-path arrival time (ps)           30668
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:tx_state_2\/main_5   macrocell14   6363  30668  148785  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_0\/main_5
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 148785p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        8473
-------------------------------------   ----- 
End-of-path arrival time (ps)           30668
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:tx_state_0\/main_5   macrocell16   6363  30668  148785  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rxenable\/main_7
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 149392p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        9205
-------------------------------------   ----- 
End-of-path arrival time (ps)           31400
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24305  149392  RISE       1
\I2S:bI2S:rxenable\/main_7     macrocell25   7095  31400  149392  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:tx_state_1\/main_5
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 149836p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7423
-------------------------------------   ----- 
End-of-path arrival time (ps)           29617
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:tx_state_1\/main_5   macrocell15   5313  29617  149836  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rxenable\/main_6
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 149838p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        8759
-------------------------------------   ----- 
End-of-path arrival time (ps)           30954
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:rxenable\/main_6     macrocell25   6649  30954  149838  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_1\/main_2
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150066p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7193
-------------------------------------   ----- 
End-of-path arrival time (ps)           29387
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:tx_state_1\/main_2   macrocell15   5083  29387  150066  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_2\/main_2
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7177
-------------------------------------   ----- 
End-of-path arrival time (ps)           29372
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:tx_state_2\/main_2   macrocell14   5067  29372  150081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:tx_state_0\/main_2
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150081p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7177
-------------------------------------   ----- 
End-of-path arrival time (ps)           29372
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:tx_state_0\/main_2   macrocell16   5067  29372  150081  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_2\/main_0
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150447p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6811
-------------------------------------   ----- 
End-of-path arrival time (ps)           29006
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24305  150447  RISE       1
\I2S:bI2S:tx_state_2\/main_0   macrocell14   4701  29006  150447  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_0\/main_0
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150447p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6811
-------------------------------------   ----- 
End-of-path arrival time (ps)           29006
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24305  150447  RISE       1
\I2S:bI2S:tx_state_0\/main_0   macrocell16   4701  29006  150447  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_1\/main_3
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150507p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6751
-------------------------------------   ----- 
End-of-path arrival time (ps)           28946
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:tx_state_1\/main_3   macrocell15   4641  28946  150507  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rxenable\/main_4
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 150521p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        8076
-------------------------------------   ----- 
End-of-path arrival time (ps)           30271
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:rxenable\/main_4     macrocell25   5966  30271  150521  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_1\/main_1
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150691p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6568
-------------------------------------   ----- 
End-of-path arrival time (ps)           28762
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:tx_state_1\/main_1   macrocell15   4458  28762  150691  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rxenable\/main_2
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 150702p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7895
-------------------------------------   ----- 
End-of-path arrival time (ps)           30090
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:rxenable\/main_2     macrocell25   5785  30090  150702  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 150760p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3650
------------------------------------------------   ------ 
End-of-path required time (ps)                     179313

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        5326
-------------------------------------   ----- 
End-of-path arrival time (ps)           28553
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1

Data path
pin name                              model name     delay     AT   slack  edge  Fanout
------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q             macrocell26     1250  24477  150760  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/route_si  datapathcell2   4076  28553  150760  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_2\/main_3
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150831p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6428
-------------------------------------   ----- 
End-of-path arrival time (ps)           28622
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:tx_state_2\/main_3   macrocell14   4318  28622  150831  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:tx_state_0\/main_3
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150831p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6428
-------------------------------------   ----- 
End-of-path arrival time (ps)           28622
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:tx_state_0\/main_3   macrocell16   4318  28622  150831  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_1\/main_7
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150915p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        5311
-------------------------------------   ----- 
End-of-path arrival time (ps)           28538
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  24477  150915  RISE       1
\I2S:bI2S:tx_state_1\/main_7   macrocell15   4061  28538  150915  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_2\/main_7
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150932p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        5294
-------------------------------------   ----- 
End-of-path arrival time (ps)           28521
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  24477  150915  RISE       1
\I2S:bI2S:tx_state_2\/main_7   macrocell14   4044  28521  150932  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_state_0\/main_7
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150932p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        5294
-------------------------------------   ----- 
End-of-path arrival time (ps)           28521
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q  macrocell13   1250  24477  150915  RISE       1
\I2S:bI2S:tx_state_0\/main_7   macrocell16   4044  28521  150932  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:txenable\/main_1
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 150966p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7739
-------------------------------------   ----- 
End-of-path arrival time (ps)           29933
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24305  150447  RISE       1
\I2S:bI2S:txenable\/main_1     macrocell12   5629  29933  150966  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : I2S_LRCLK/main_1
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 150997p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6262
-------------------------------------   ----- 
End-of-path arrival time (ps)           28456
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24305  150447  RISE       1
I2S_LRCLK/main_1               macrocell10   4152  28456  150997  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          3237  20203  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_state_1\/main_0
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 150997p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6262
-------------------------------------   ----- 
End-of-path arrival time (ps)           28456
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24305  150447  RISE       1
\I2S:bI2S:tx_state_1\/main_0   macrocell15   4152  28456  150997  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_2\/main_1
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 150999p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6259
-------------------------------------   ----- 
End-of-path arrival time (ps)           28454
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:tx_state_2\/main_1   macrocell14   4149  28454  150999  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:tx_state_0\/main_1
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 150999p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6259
-------------------------------------   ----- 
End-of-path arrival time (ps)           28454
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:tx_state_0\/main_1   macrocell16   4149  28454  150999  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 151278p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7320
-------------------------------------   ----- 
End-of-path arrival time (ps)           29514
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  23445  151278  RISE       1
\I2S:bI2S:rx_f0_load\/main_1  macrocell19   6070  29514  151278  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4576  21542  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rxenable\/main_3
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151391p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7207
-------------------------------------   ----- 
End-of-path arrival time (ps)           29401
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:rxenable\/main_3     macrocell25   5097  29401  151391  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_1\/main_4
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151503p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5755
-------------------------------------   ----- 
End-of-path arrival time (ps)           27950
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:tx_state_1\/main_4   macrocell15   3645  27950  151503  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_2\/main_4
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 151524p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5735
-------------------------------------   ----- 
End-of-path arrival time (ps)           27929
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:tx_state_2\/main_4   macrocell14   3625  27929  151524  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:tx_state_0\/main_4
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 151524p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5735
-------------------------------------   ----- 
End-of-path arrival time (ps)           27929
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:tx_state_0\/main_4   macrocell16   3625  27929  151524  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:txenable\/main_3
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 151558p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7147
-------------------------------------   ----- 
End-of-path arrival time (ps)           29341
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:txenable\/main_3     macrocell12   5037  29341  151558  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_8
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151570p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      23229
+ Data path delay                        5993
-------------------------------------   ----- 
End-of-path arrival time (ps)           29222
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             6263  23229  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  24709  151570  RISE       1
\I2S:bI2S:rxenable\/main_8                 macrocell25   4513  29222  151570  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 151575p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     179017

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        7240
-------------------------------------   ----- 
End-of-path arrival time (ps)           27442
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16     1250  21453  150348  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_0  datapathcell1   5990  27442  151575  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 151577p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      23229
+ Data path delay                        5986
-------------------------------------   ----- 
End-of-path arrival time (ps)           29215
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/clock              synccell             6263  23229  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Rx:RX_EN_ASYNC:CtlRxEnSync\/out  synccell      1480  24709  151570  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_0       macrocell24   4506  29215  151577  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4576  21542  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 151584p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     179793

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6015
-------------------------------------   ----- 
End-of-path arrival time (ps)           28209
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q                macrocell21     1250  23445  151278  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_1  datapathcell2   4765  28209  151584  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:rxenable\/main_1
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151842p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6756
-------------------------------------   ----- 
End-of-path arrival time (ps)           28950
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6  count7cell    2110  24305  150447  RISE       1
\I2S:bI2S:rxenable\/main_1     macrocell25   4646  28950  151842  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_1\/main_8
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 151863p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        7388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27590
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21453  150381  RISE       1
\I2S:bI2S:tx_state_1\/main_8  macrocell15   6138  27590  151863  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rxenable\/main_5
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 151933p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6665
-------------------------------------   ----- 
End-of-path arrival time (ps)           28859
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:rxenable\/main_5     macrocell25   4555  28859  151933  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 152084p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        7167
-------------------------------------   ----- 
End-of-path arrival time (ps)           28708
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4576  21542  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q       macrocell24   1250  22792  152084  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_2  macrocell24   5917  28708  152084  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4576  21542  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 152156p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     179017

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6659
-------------------------------------   ----- 
End-of-path arrival time (ps)           26861
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14     1250  21453  150381  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_2  datapathcell1   5409  26861  152156  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : Net_4031_0/main_5
Capture Clock  : Net_4031_0/clock_0
Path slack     : 152313p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7972
-------------------------------------   ----- 
End-of-path arrival time (ps)           30167
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24305  149392  RISE       1
Net_4031_0/main_5              macrocell18   5862  30167  152313  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152313p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     179793

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5285
-------------------------------------   ----- 
End-of-path arrival time (ps)           27480
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q                macrocell20     1250  23445  152313  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_2  datapathcell2   4035  27480  152313  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 152638p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3170
------------------------------------------------   ------ 
End-of-path required time (ps)                     179793

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4960
-------------------------------------   ----- 
End-of-path arrival time (ps)           27155
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q                macrocell22     1250  23445  152638  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/cs_addr_0  datapathcell2   3710  27155  152638  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152711p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5886
-------------------------------------   ----- 
End-of-path arrival time (ps)           28081
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  23445  152313  RISE       1
\I2S:bI2S:rx_f0_load\/main_0  macrocell19   4636  28081  152711  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4576  21542  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f0_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f0_load\/clock_0
Path slack     : 152740p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5858
-------------------------------------   ----- 
End-of-path arrival time (ps)           28052
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  23445  152638  RISE       1
\I2S:bI2S:rx_f0_load\/main_2  macrocell19   4608  28052  152740  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4576  21542  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_data_in_0\/main_4
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 152908p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7375
-------------------------------------   ----- 
End-of-path arrival time (ps)           29570
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1   count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:rx_data_in_0\/main_4  macrocell26   5265  29570  152908  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:txenable\/main_7
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 152962p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5743
-------------------------------------   ----- 
End-of-path arrival time (ps)           27937
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0  count7cell    2110  24305  149392  RISE       1
\I2S:bI2S:txenable\/main_7     macrocell12   3633  27937  152962  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_1\/main_6
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 152981p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4823
-------------------------------------   ----- 
End-of-path arrival time (ps)           26472
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  22899  152981  RISE       1
\I2S:bI2S:tx_state_1\/main_6  macrocell15   3573  26472  152981  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 152989p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -6970
------------------------------------------------   ------ 
End-of-path required time (ps)                     179017

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5826
-------------------------------------   ----- 
End-of-path arrival time (ps)           26028
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15     1250  21453  151221  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/cs_addr_1  datapathcell1   4576  26028  152989  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_2\/main_6
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 152997p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4807
-------------------------------------   ----- 
End-of-path arrival time (ps)           26456
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  22899  152981  RISE       1
\I2S:bI2S:tx_state_2\/main_6  macrocell14   3557  26456  152997  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_state_0\/main_6
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 152997p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4807
-------------------------------------   ----- 
End-of-path arrival time (ps)           26456
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q         macrocell12   1250  22899  152981  RISE       1
\I2S:bI2S:tx_state_0\/main_6  macrocell16   3557  26456  152997  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_1
Path End       : \I2S:bI2S:CtlReg__1__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__1__SYNC\/clock_0
Path slack     : 153039p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        9236
-------------------------------------   ----- 
End-of-path arrival time (ps)           29439
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         3237  20203  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_1        controlcell1   2580  22783  153039  RISE       1
\I2S:bI2S:CtlReg__1__SYNC\/main_0  macrocell8     6656  29439  153039  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__1__SYNC\/clock_0                       macrocell8           6261  23227  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:txenable\/main_9
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153113p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        4558
-------------------------------------   ----- 
End-of-path arrival time (ps)           27786
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q  macrocell11   1250  24477  153113  RISE       1
\I2S:bI2S:txenable\/main_9        macrocell12   3308  27786  153113  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:rxenable\/main_0
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153176p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        5967
-------------------------------------   ----- 
End-of-path arrival time (ps)           27616
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4683  21649  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23129  153176  RISE       1
\I2S:bI2S:rxenable\/main_0         macrocell25   4487  27616  153176  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:reset\/main_0
Capture Clock  : \I2S:bI2S:reset\/clock_0
Path slack     : 153195p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        5948
-------------------------------------   ----- 
End-of-path arrival time (ps)           27597
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4683  21649  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23129  153176  RISE       1
\I2S:bI2S:reset\/main_0            macrocell9    4468  27597  153195  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4576  21542  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : Net_4031_0/main_3
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153235p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        7050
-------------------------------------   ----- 
End-of-path arrival time (ps)           29245
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
Net_4031_0/main_3              macrocell18   4940  29245  153235  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_2\/main_8
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 153262p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5989
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21453  150381  RISE       1
\I2S:bI2S:tx_state_2\/main_8  macrocell14   4739  26191  153262  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_state_0\/main_8
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 153262p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5989
-------------------------------------   ----- 
End-of-path arrival time (ps)           26191
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q       macrocell14   1250  21453  150381  RISE       1
\I2S:bI2S:tx_state_0\/main_8  macrocell16   4739  26191  153262  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:txenable\/main_4
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153305p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5400
-------------------------------------   ----- 
End-of-path arrival time (ps)           27594
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:txenable\/main_4     macrocell12   3290  27594  153305  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : Net_4031_0/main_4
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153435p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6850
-------------------------------------   ----- 
End-of-path arrival time (ps)           29045
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
Net_4031_0/main_4              macrocell18   4740  29045  153435  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_2\/main_1
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153509p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5742
-------------------------------------   ----- 
End-of-path arrival time (ps)           27936
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:rx_state_2\/main_1   macrocell20   3632  27936  153509  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_state_0\/main_0
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153509p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5742
-------------------------------------   ----- 
End-of-path arrival time (ps)           27936
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:rx_state_0\/main_0   macrocell22   3632  27936  153509  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:rx_overflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:rx_overflow_sticky\/clock_0
Path slack     : 153581p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        5669
-------------------------------------   ----- 
End-of-path arrival time (ps)           27211
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4576  21542  RISE       1

Data path
pin name                              model name   delay     AT   slack  edge  Fanout
------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q               macrocell19   1250  22792  149494  RISE       1
\I2S:bI2S:rx_overflow_sticky\/main_1  macrocell24   4419  27211  153581  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4576  21542  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_overflow_sticky\/q
Path End       : \I2S:bI2S:rxenable\/main_9
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 153586p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        5665
-------------------------------------   ----- 
End-of-path arrival time (ps)           27206
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_overflow_sticky\/clock_0                    macrocell24          4576  21542  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_overflow_sticky\/q  macrocell24   1250  22792  152084  RISE       1
\I2S:bI2S:rxenable\/main_9       macrocell25   4415  27206  153586  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:txenable\/main_6
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153629p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5076
-------------------------------------   ----- 
End-of-path arrival time (ps)           27270
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:txenable\/main_6     macrocell12   2966  27270  153629  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : \I2S:bI2S:rx_data_in_0\/main_1
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153648p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6635
-------------------------------------   ----- 
End-of-path arrival time (ps)           28830
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4   count7cell    2110  24305  150066  RISE       1
\I2S:bI2S:rx_data_in_0\/main_1  macrocell26   4525  28830  153648  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_0
Path End       : \I2S:bI2S:rx_data_in_0\/main_5
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153650p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6633
-------------------------------------   ----- 
End-of-path arrival time (ps)           28828
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_0   count7cell    2110  24305  149392  RISE       1
\I2S:bI2S:rx_data_in_0\/main_5  macrocell26   4523  28828  153650  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f0_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 153739p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     182963

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        7682
-------------------------------------   ----- 
End-of-path arrival time (ps)           29223
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f0_load\/clock_0                            macrocell19          4576  21542  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f0_load\/q              macrocell19     1250  22792  149494  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f0_load  datapathcell2   6432  29223  153739  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_data_in_0\/main_3
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153751p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6532
-------------------------------------   ----- 
End-of-path arrival time (ps)           28727
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2   count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:rx_data_in_0\/main_3  macrocell26   4422  28727  153751  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:reset\/q
Path End       : I2S_LRCLK/main_0
Capture Clock  : I2S_LRCLK/clock_0
Path slack     : 153755p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        4156
-------------------------------------   ----- 
End-of-path arrival time (ps)           25698
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:reset\/clock_0                                 macrocell9           4576  21542  RISE       1

Data path
pin name            model name   delay     AT   slack  edge  Fanout
------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:reset\/q  macrocell9    1250  22792  153755  RISE       1
I2S_LRCLK/main_0    macrocell10   2906  25698  153755  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
I2S_LRCLK/clock_0                                        macrocell10          3237  20203  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:txenable\/main_2
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153783p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4921
-------------------------------------   ----- 
End-of-path arrival time (ps)           27116
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:txenable\/main_2     macrocell12   2811  27116  153783  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_2\/main_6
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153810p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5441
-------------------------------------   ----- 
End-of-path arrival time (ps)           27635
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  23445  151278  RISE       1
\I2S:bI2S:rx_state_2\/main_6  macrocell20   4191  27635  153810  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_1\/main_5
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153810p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5441
-------------------------------------   ----- 
End-of-path arrival time (ps)           27635
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  23445  151278  RISE       1
\I2S:bI2S:rx_state_1\/main_5  macrocell21   4191  27635  153810  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_state_0\/main_5
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153810p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5441
-------------------------------------   ----- 
End-of-path arrival time (ps)           27635
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  23445  151278  RISE       1
\I2S:bI2S:rx_state_0\/main_5  macrocell22   4191  27635  153810  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_4
Path End       : Net_4031_0/main_1
Capture Clock  : Net_4031_0/clock_0
Path slack     : 153825p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6459
-------------------------------------   ----- 
End-of-path arrival time (ps)           28654
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_4  count7cell    2110  24305  150066  RISE       1
Net_4031_0/main_1              macrocell18   4349  28654  153825  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_1\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_1
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 153827p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4878
-------------------------------------   ----- 
End-of-path arrival time (ps)           27072
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_1\/q       macrocell21   1250  23445  151278  RISE       1
\I2S:bI2S:rx_f1_load\/main_1  macrocell23   3628  27072  153827  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4683  21649  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_2\/main_2
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 153862p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27583
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:rx_state_2\/main_2   macrocell20   3278  27583  153862  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_1\/main_1
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 153862p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27583
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:rx_state_1\/main_1   macrocell21   3278  27583  153862  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_state_0\/main_1
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 153862p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5388
-------------------------------------   ----- 
End-of-path arrival time (ps)           27583
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:rx_state_0\/main_1   macrocell22   3278  27583  153862  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:txenable\/main_5
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 153972p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4733
-------------------------------------   ----- 
End-of-path arrival time (ps)           26927
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:txenable\/main_5     macrocell12   2623  26927  153972  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : \I2S:bI2S:rx_data_in_0\/main_2
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 153992p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        6291
-------------------------------------   ----- 
End-of-path arrival time (ps)           28485
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3   count7cell    2110  24305  150507  RISE       1
\I2S:bI2S:rx_data_in_0\/main_2  macrocell26   4181  28485  153992  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_2\/main_4
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154185p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5066
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:rx_state_2\/main_4   macrocell20   2956  27260  154185  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_1\/main_3
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154185p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5066
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:rx_state_1\/main_3   macrocell21   2956  27260  154185  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_1
Path End       : \I2S:bI2S:rx_state_0\/main_3
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154185p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5066
-------------------------------------   ----- 
End-of-path arrival time (ps)           27260
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_1  count7cell    2110  24305  148785  RISE       1
\I2S:bI2S:rx_state_0\/main_3   macrocell22   2956  27260  154185  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : Net_4031_0/main_0
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154295p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5990
-------------------------------------   ----- 
End-of-path arrival time (ps)           28184
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
Net_4031_0/main_0              macrocell18   3880  28184  154295  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_data_in_0\/main_0
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 154295p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5988
-------------------------------------   ----- 
End-of-path arrival time (ps)           28182
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5   count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:rx_data_in_0\/main_0  macrocell26   3878  28182  154295  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_3
Path End       : Net_4031_0/main_2
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154299p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5986
-------------------------------------   ----- 
End-of-path arrival time (ps)           28180
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_3  count7cell    2110  24305  150507  RISE       1
Net_4031_0/main_2              macrocell18   3876  28180  154299  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_0
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154342p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4362
-------------------------------------   ----- 
End-of-path arrival time (ps)           26557
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  23445  152313  RISE       1
\I2S:bI2S:rx_f1_load\/main_0  macrocell23   3112  26557  154342  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4683  21649  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_2\/main_0
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154353p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4897
-------------------------------------   ----- 
End-of-path arrival time (ps)           27092
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:rx_state_2\/main_0   macrocell20   2787  27092  154353  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_5
Path End       : \I2S:bI2S:rx_state_1\/main_0
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154353p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4897
-------------------------------------   ----- 
End-of-path arrival time (ps)           27092
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_5  count7cell    2110  24305  150691  RISE       1
\I2S:bI2S:rx_state_1\/main_0   macrocell21   2787  27092  154353  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_2\/main_8
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154517p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        5386
-------------------------------------   ----- 
End-of-path arrival time (ps)           26928
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22792  154517  RISE       1
\I2S:bI2S:rx_state_2\/main_8  macrocell20   4136  26928  154517  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_1\/main_7
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154517p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        5386
-------------------------------------   ----- 
End-of-path arrival time (ps)           26928
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22792  154517  RISE       1
\I2S:bI2S:rx_state_1\/main_7  macrocell21   4136  26928  154517  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rx_state_0\/main_7
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154517p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        5386
-------------------------------------   ----- 
End-of-path arrival time (ps)           26928
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q         macrocell25   1250  22792  154517  RISE       1
\I2S:bI2S:rx_state_0\/main_7  macrocell22   4136  26928  154517  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_2\/main_3
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154532p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4718
-------------------------------------   ----- 
End-of-path arrival time (ps)           26913
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:rx_state_2\/main_3   macrocell20   2608  26913  154532  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_1\/main_2
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154532p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4718
-------------------------------------   ----- 
End-of-path arrival time (ps)           26913
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:rx_state_1\/main_2   macrocell21   2608  26913  154532  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_2
Path End       : \I2S:bI2S:rx_state_0\/main_2
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154532p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4718
-------------------------------------   ----- 
End-of-path arrival time (ps)           26913
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_2  count7cell    2110  24305  151503  RISE       1
\I2S:bI2S:rx_state_0\/main_2   macrocell22   2608  26913  154532  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_4031_0/q
Path End       : Net_4031_0/main_7
Capture Clock  : Net_4031_0/clock_0
Path slack     : 154559p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23229
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182479

Launch Clock Arrival Time                       0
+ Clock path delay                      23229
+ Data path delay                        4691
-------------------------------------   ----- 
End-of-path arrival time (ps)           27920
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1

Data path
pin name           model name   delay     AT   slack  edge  Fanout
-----------------  -----------  -----  -----  ------  ----  ------
Net_4031_0/q       macrocell18   1250  24479  154559  RISE       1
Net_4031_0/main_7  macrocell18   3441  27920  154559  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
Net_4031_0/clock_0                                       macrocell18          6263  23229  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_f1_load\/main_2
Capture Clock  : \I2S:bI2S:rx_f1_load\/clock_0
Path slack     : 154665p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           26234
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  23445  152638  RISE       1
\I2S:bI2S:rx_f1_load\/main_2  macrocell23   2789  26234  154665  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4683  21649  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_0
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 154807p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4443
-------------------------------------   ----- 
End-of-path arrival time (ps)           26092
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4683  21649  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23129  153176  RISE       1
\I2S:bI2S:txenable\/main_0         macrocell12   2963  26092  154807  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_2\/main_5
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 154871p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4379
-------------------------------------   ----- 
End-of-path arrival time (ps)           26574
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  23445  152313  RISE       1
\I2S:bI2S:rx_state_2\/main_5  macrocell20   3129  26574  154871  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_1\/main_4
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 154871p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4379
-------------------------------------   ----- 
End-of-path arrival time (ps)           26574
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  23445  152313  RISE       1
\I2S:bI2S:rx_state_1\/main_4  macrocell21   3129  26574  154871  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_2\/q
Path End       : \I2S:bI2S:rx_state_0\/main_4
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 154871p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4379
-------------------------------------   ----- 
End-of-path arrival time (ps)           26574
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_2\/q       macrocell20   1250  23445  152313  RISE       1
\I2S:bI2S:rx_state_0\/main_4  macrocell22   3129  26574  154871  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_2\/main_10
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 154887p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        4363
-------------------------------------   ----- 
End-of-path arrival time (ps)           24566
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21453  150348  RISE       1
\I2S:bI2S:tx_state_2\/main_10  macrocell14   3113  24566  154887  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_0\/main_10
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 154887p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        4363
-------------------------------------   ----- 
End-of-path arrival time (ps)           24566
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21453  150348  RISE       1
\I2S:bI2S:tx_state_0\/main_10  macrocell16   3113  24566  154887  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_state_1\/main_10
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 154897p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        4353
-------------------------------------   ----- 
End-of-path arrival time (ps)           24556
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                       model name   delay     AT   slack  edge  Fanout
-----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q        macrocell16   1250  21453  150348  RISE       1
\I2S:bI2S:tx_state_1\/main_10  macrocell15   3103  24556  154897  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:BitCounter\/count_6
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_0
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 154961p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        5322
-------------------------------------   ----- 
End-of-path arrival time (ps)           27517
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:BitCounter\/count_6       count7cell    2110  24305  150447  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_0  macrocell13   3212  27517  154961  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:txenable\/main_8
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155123p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4127
-------------------------------------   ----- 
End-of-path arrival time (ps)           25776
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4683  21649  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  23129  155123  RISE       1
\I2S:bI2S:txenable\/main_8                 macrocell12   2647  25776  155123  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_0
Path End       : \I2S:bI2S:CtlReg__0__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__0__SYNC\/clock_0
Path slack     : 155190p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5506
-------------------------------------   ----- 
End-of-path arrival time (ps)           25709
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         3237  20203  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_0        controlcell1   2580  22783  155190  RISE       1
\I2S:bI2S:CtlReg__0__SYNC\/main_0  macrocell6     2926  25709  155190  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__0__SYNC\/clock_0                       macrocell6           4683  21649  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:CtlReg\/control_2
Path End       : \I2S:bI2S:CtlReg__2__SYNC\/main_0
Capture Clock  : \I2S:bI2S:CtlReg__2__SYNC\/clock_0
Path slack     : 155194p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5502
-------------------------------------   ----- 
End-of-path arrival time (ps)           25705
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg\/clock                                  controlcell1         3237  20203  RISE       1

Data path
pin name                           model name    delay     AT   slack  edge  Fanout
---------------------------------  ------------  -----  -----  ------  ----  ------
\I2S:bI2S:CtlReg\/control_2        controlcell1   2580  22783  155194  RISE       1
\I2S:bI2S:CtlReg__2__SYNC\/main_0  macrocell7     2922  25705  155194  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:CtlReg__2__SYNC\/clock_0                       macrocell7           4683  21649  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_2\/main_9
Capture Clock  : \I2S:bI2S:tx_state_2\/clock_0
Path slack     : 155206p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        4044
-------------------------------------   ----- 
End-of-path arrival time (ps)           24247
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21453  151221  RISE       1
\I2S:bI2S:tx_state_2\/main_9  macrocell14   2794  24247  155206  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_0\/main_9
Capture Clock  : \I2S:bI2S:tx_state_0\/clock_0
Path slack     : 155206p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        4044
-------------------------------------   ----- 
End-of-path arrival time (ps)           24247
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21453  151221  RISE       1
\I2S:bI2S:tx_state_0\/main_9  macrocell16   2794  24247  155206  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_state_1\/main_9
Capture Clock  : \I2S:bI2S:tx_state_1\/clock_0
Path slack     : 155211p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     179453

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        4039
-------------------------------------   ----- 
End-of-path arrival time (ps)           24242
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q       macrocell15   1250  21453  151221  RISE       1
\I2S:bI2S:tx_state_1\/main_9  macrocell15   2789  24242  155211  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_2\/main_7
Capture Clock  : \I2S:bI2S:rx_state_2\/clock_0
Path slack     : 155219p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4031
-------------------------------------   ----- 
End-of-path arrival time (ps)           26226
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  23445  152638  RISE       1
\I2S:bI2S:rx_state_2\/main_7  macrocell20   2781  26226  155219  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_2\/clock_0                            macrocell20          5229  22195  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_1\/main_6
Capture Clock  : \I2S:bI2S:rx_state_1\/clock_0
Path slack     : 155219p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4031
-------------------------------------   ----- 
End-of-path arrival time (ps)           26226
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  23445  152638  RISE       1
\I2S:bI2S:rx_state_1\/main_6  macrocell21   2781  26226  155219  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_1\/clock_0                            macrocell21          5229  22195  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_state_0\/q
Path End       : \I2S:bI2S:rx_state_0\/main_6
Capture Clock  : \I2S:bI2S:rx_state_0\/clock_0
Path slack     : 155219p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     181445

Launch Clock Arrival Time                       0
+ Clock path delay                      22195
+ Data path delay                        4031
-------------------------------------   ----- 
End-of-path arrival time (ps)           26226
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_state_0\/q       macrocell22   1250  23445  152638  RISE       1
\I2S:bI2S:rx_state_0\/main_6  macrocell22   2781  26226  155219  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_state_0\/clock_0                            macrocell22          5229  22195  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:txenable\/main_10
Capture Clock  : \I2S:bI2S:txenable\/clock_0
Path slack     : 155372p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21649
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180899

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        3879
-------------------------------------   ----- 
End-of-path arrival time (ps)           25527
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q        macrocell12   1250  22899  152981  RISE       1
\I2S:bI2S:txenable\/main_10  macrocell12   2629  25527  155372  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rxenable\/q
Path End       : \I2S:bI2S:rxenable\/main_10
Capture Clock  : \I2S:bI2S:rxenable\/clock_0
Path slack     : 155384p

Capture Clock Arrival Time                              0
+ Clock path delay                                  21542
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     180792

Launch Clock Arrival Time                       0
+ Clock path delay                      21542
+ Data path delay                        3866
-------------------------------------   ----- 
End-of-path arrival time (ps)           25408
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1

Data path
pin name                     model name   delay     AT   slack  edge  Fanout
---------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rxenable\/q        macrocell25   1250  22792  154517  RISE       1
\I2S:bI2S:rxenable\/main_10  macrocell25   2616  25408  155384  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rxenable\/clock_0                              macrocell25          4576  21542  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_data_in_0\/q
Path End       : \I2S:bI2S:rx_data_in_0\/main_6
Capture Clock  : \I2S:bI2S:rx_data_in_0\/clock_0
Path slack     : 155450p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        3800
-------------------------------------   ----- 
End-of-path arrival time (ps)           27027
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_data_in_0\/q       macrocell26   1250  24477  150760  RISE       1
\I2S:bI2S:rx_data_in_0\/main_6  macrocell26   2550  27027  155450  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_data_in_0\/clock_0                          macrocell26          6261  23227  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_underflow_sticky\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_1
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155462p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        3789
-------------------------------------   ----- 
End-of-path arrival time (ps)           27016
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_underflow_sticky\/q       macrocell11   1250  24477  153113  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_1  macrocell11   2539  27016  155462  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:EN_ASYNC:CtlEnSync\/out
Path End       : \I2S:bI2S:BitCounter\/enable
Capture Clock  : \I2S:bI2S:BitCounter\/clock
Path slack     : 155551p

Capture Clock Arrival Time                              0
+ Clock path delay                                  22195
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3340
------------------------------------------------   ------ 
End-of-path required time (ps)                     181615

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4415
-------------------------------------   ----- 
End-of-path arrival time (ps)           26064
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:EN_ASYNC:CtlEnSync\/clock                      synccell             4683  21649  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:EN_ASYNC:CtlEnSync\/out  synccell      1480  23129  153176  RISE       1
\I2S:bI2S:BitCounter\/enable       count7cell    2935  26064  155551  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:BitCounter\/clock                              count7cell           5229  22195  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_4
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155574p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26904
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q                macrocell16   1250  21453  150348  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_4  macrocell11   5451  26904  155574  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_5
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155574p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26904
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q             macrocell16   1250  21453  150348  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_5  macrocell13   5451  26904  155574  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_0\/q
Path End       : \I2S:bI2S:d0_load\/main_2
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155574p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6701
-------------------------------------   ----- 
End-of-path arrival time (ps)           26904
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_0\/clock_0                            macrocell16          3237  20203  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_0\/q    macrocell16   1250  21453  150348  RISE       1
\I2S:bI2S:d0_load\/main_2  macrocell17   5451  26904  155574  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          6261  23227  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_2
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155607p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6668
-------------------------------------   ----- 
End-of-path arrival time (ps)           26871
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q                macrocell14   1250  21453  150381  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_2  macrocell11   5418  26871  155607  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_3
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155607p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6668
-------------------------------------   ----- 
End-of-path arrival time (ps)           26871
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q             macrocell14   1250  21453  150381  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_3  macrocell13   5418  26871  155607  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_2\/q
Path End       : \I2S:bI2S:d0_load\/main_0
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 155607p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        6668
-------------------------------------   ----- 
End-of-path arrival time (ps)           26871
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_2\/clock_0                            macrocell14          3237  20203  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_2\/q    macrocell14   1250  21453  150381  RISE       1
\I2S:bI2S:d0_load\/main_0  macrocell17   5418  26871  155607  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          6261  23227  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_swap_done_reg\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_2
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 155763p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        3487
-------------------------------------   ----- 
End-of-path arrival time (ps)           26714
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_swap_done_reg\/q       macrocell13   1250  24477  150915  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_2  macrocell13   2237  26714  155763  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_0
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 155992p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4837
-------------------------------------   ----- 
End-of-path arrival time (ps)           26485
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/clock              synccell             4683  21649  RISE       1

Data path
pin name                                   model name   delay     AT   slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:Tx:TX_EN_ASYNC:CtlTxEnSync\/out  synccell      1480  23129  155123  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_0      macrocell11   3357  26485  155992  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:txenable\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_1
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 156067p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4762
-------------------------------------   ----- 
End-of-path arrival time (ps)           26411
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:txenable\/clock_0                              macrocell12          4683  21649  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:txenable\/q               macrocell12   1250  22899  152981  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_1  macrocell13   3512  26411  156067  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_underflow_sticky\/main_3
Capture Clock  : \I2S:bI2S:tx_underflow_sticky\/clock_0
Path slack     : 156447p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5828
-------------------------------------   ----- 
End-of-path arrival time (ps)           26031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                               model name   delay     AT   slack  edge  Fanout
-------------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q                macrocell15   1250  21453  151221  RISE       1
\I2S:bI2S:tx_underflow_sticky\/main_3  macrocell11   4578  26031  156447  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_underflow_sticky\/clock_0                   macrocell11          6261  23227  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:tx_swap_done_reg\/main_4
Capture Clock  : \I2S:bI2S:tx_swap_done_reg\/clock_0
Path slack     : 156447p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5828
-------------------------------------   ----- 
End-of-path arrival time (ps)           26031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                            model name   delay     AT   slack  edge  Fanout
----------------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q             macrocell15   1250  21453  151221  RISE       1
\I2S:bI2S:tx_swap_done_reg\/main_4  macrocell13   4578  26031  156447  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_swap_done_reg\/clock_0                      macrocell13          6261  23227  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:tx_state_1\/q
Path End       : \I2S:bI2S:d0_load\/main_1
Capture Clock  : \I2S:bI2S:d0_load\/clock_0
Path slack     : 156447p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                        -3510
------------------------------------------------   ------ 
End-of-path required time (ps)                     182477

Launch Clock Arrival Time                       0
+ Clock path delay                      20203
+ Data path delay                        5828
-------------------------------------   ----- 
End-of-path arrival time (ps)           26031
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:tx_state_1\/clock_0                            macrocell15          3237  20203  RISE       1

Data path
pin name                   model name   delay     AT   slack  edge  Fanout
-------------------------  -----------  -----  -----  ------  ----  ------
\I2S:bI2S:tx_state_1\/q    macrocell15   1250  21453  151221  RISE       1
\I2S:bI2S:d0_load\/main_1  macrocell17   4578  26031  156447  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          6261  23227  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:rx_f1_load\/q
Path End       : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load
Capture Clock  : \I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock
Path slack     : 157139p

Capture Clock Arrival Time                              0
+ Clock path delay                                  20203
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     182963

Launch Clock Arrival Time                       0
+ Clock path delay                      21649
+ Data path delay                        4176
-------------------------------------   ----- 
End-of-path arrival time (ps)           25824
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:rx_f1_load\/clock_0                            macrocell23          4683  21649  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:rx_f1_load\/q              macrocell23     1250  22899  157139  RISE       1
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/f1_load  datapathcell2   2926  25824  157139  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Rx:CH[0]:dpRx:u0\/clock                        datapathcell2        3237  20203  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \I2S:bI2S:d0_load\/q
Path End       : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load
Capture Clock  : \I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock
Path slack     : 159263p

Capture Clock Arrival Time                              0
+ Clock path delay                                  23227
+ Cycle adjust (Clk_I2S/q:R#1 vs. Clk_I2S/q:R#2)   162760
- Setup time                                            0
------------------------------------------------   ------ 
End-of-path required time (ps)                     185987

Launch Clock Arrival Time                       0
+ Clock path delay                      23227
+ Data path delay                        3497
-------------------------------------   ----- 
End-of-path arrival time (ps)           26724
 
Launch Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:d0_load\/clock_0                               macrocell17          6261  23227  RISE       1

Data path
pin name                             model name     delay     AT   slack  edge  Fanout
-----------------------------------  -------------  -----  -----  ------  ----  ------
\I2S:bI2S:d0_load\/q                 macrocell17     1250  24477  159263  RISE       1
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/d0_load  datapathcell1   2247  26724  159263  RISE       1

Capture Clock Path
pin name                                                 model name          delay     AT  edge  Fanout
-------------------------------------------------------  ------------------  -----  -----  ----  ------
ClockBlock/dsi_in_2                                      m0s8clockblockcell      0      0  RISE       1
Net_3651/main_1                                          macrocell5           4712   4712  RISE       1
Net_3651/q                                               macrocell5           3350   8062  RISE       1
Net_3641/clock_0                                         macrocell28          2323  10385  RISE       1
Net_3641/q                                               macrocell28          1250  11635  
Net_3641/q (TOTAL_ADJUSTMENTS)                           macrocell28             0  11635  RISE       1
--Net_3641/q (Clock Phase Adjustment Delay)              macrocell28             0    N/A  
Clk_I2S/clock_0                                          macrocell27          4081  15716  RISE       1
Clk_I2S/q                                                macrocell27          1250  16966  
Clk_I2S/q (TOTAL_ADJUSTMENTS)                            macrocell27             0  16966  RISE       1
--Clk_I2S/q (Clock Phase Adjustment Delay)               macrocell27             0    N/A  
\I2S:bI2S:Tx:CH[0]:dpTx:u0\/clock                        datapathcell1        6261  23227  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

