

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Mon Mar 10 21:31:14 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	16F877A
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,space=0,merge=1,delta=2
     5                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	maintext,global,class=CODE,space=0,split=1,delta=2
     7                           	psect	text1,local,class=CODE,space=0,merge=1,delta=2
     8                           	psect	intentry,global,class=CODE,space=0,delta=2
     9                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    10                           	dabs	1,0x7E,2
    11     0000                     
    12                           ; Generated 12/10/2023 GMT
    13                           ; 
    14                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    15                           ; All rights reserved.
    16                           ; 
    17                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    18                           ; 
    19                           ; Redistribution and use in source and binary forms, with or without modification, are
    20                           ; permitted provided that the following conditions are met:
    21                           ; 
    22                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    23                           ;        conditions and the following disclaimer.
    24                           ; 
    25                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    26                           ;        of conditions and the following disclaimer in the documentation and/or other
    27                           ;        materials provided with the distribution. Publication is not required when
    28                           ;        this file is used in an embedded application.
    29                           ; 
    30                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    31                           ;        software without specific prior written permission.
    32                           ; 
    33                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    34                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    35                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    36                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    37                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    38                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    39                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    40                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    41                           ; 
    42                           ; 
    43                           ; Code-generator required, PIC16F877A Definitions
    44                           ; 
    45                           ; SFR Addresses
    46     0004                     fsr             equ	4
    47     0004                     fsr0            equ	4
    48     0000                     indf            equ	0
    49     0000                     indf0           equ	0
    50     0002                     pc              equ	2
    51     0002                     pcl             equ	2
    52     000A                     pclath          equ	10
    53     0003                     status          equ	3
    54     0000                     INDF            equ	0	;# 
    55     0001                     TMR0            equ	1	;# 
    56     0002                     PCL             equ	2	;# 
    57     0003                     STATUS          equ	3	;# 
    58     0004                     FSR             equ	4	;# 
    59     0005                     PORTA           equ	5	;# 
    60     0006                     PORTB           equ	6	;# 
    61     0007                     PORTC           equ	7	;# 
    62     0008                     PORTD           equ	8	;# 
    63     0009                     PORTE           equ	9	;# 
    64     000A                     PCLATH          equ	10	;# 
    65     000B                     INTCON          equ	11	;# 
    66     000C                     PIR1            equ	12	;# 
    67     000D                     PIR2            equ	13	;# 
    68     000E                     TMR1            equ	14	;# 
    69     000E                     TMR1L           equ	14	;# 
    70     000F                     TMR1H           equ	15	;# 
    71     0010                     T1CON           equ	16	;# 
    72     0011                     TMR2            equ	17	;# 
    73     0012                     T2CON           equ	18	;# 
    74     0013                     SSPBUF          equ	19	;# 
    75     0014                     SSPCON          equ	20	;# 
    76     0015                     CCPR1           equ	21	;# 
    77     0015                     CCPR1L          equ	21	;# 
    78     0016                     CCPR1H          equ	22	;# 
    79     0017                     CCP1CON         equ	23	;# 
    80     0018                     RCSTA           equ	24	;# 
    81     0019                     TXREG           equ	25	;# 
    82     001A                     RCREG           equ	26	;# 
    83     001B                     CCPR2           equ	27	;# 
    84     001B                     CCPR2L          equ	27	;# 
    85     001C                     CCPR2H          equ	28	;# 
    86     001D                     CCP2CON         equ	29	;# 
    87     001E                     ADRESH          equ	30	;# 
    88     001F                     ADCON0          equ	31	;# 
    89     0081                     OPTION_REG      equ	129	;# 
    90     0085                     TRISA           equ	133	;# 
    91     0086                     TRISB           equ	134	;# 
    92     0087                     TRISC           equ	135	;# 
    93     0088                     TRISD           equ	136	;# 
    94     0089                     TRISE           equ	137	;# 
    95     008C                     PIE1            equ	140	;# 
    96     008D                     PIE2            equ	141	;# 
    97     008E                     PCON            equ	142	;# 
    98     0091                     SSPCON2         equ	145	;# 
    99     0092                     PR2             equ	146	;# 
   100     0093                     SSPADD          equ	147	;# 
   101     0094                     SSPSTAT         equ	148	;# 
   102     0098                     TXSTA           equ	152	;# 
   103     0099                     SPBRG           equ	153	;# 
   104     009C                     CMCON           equ	156	;# 
   105     009D                     CVRCON          equ	157	;# 
   106     009E                     ADRESL          equ	158	;# 
   107     009F                     ADCON1          equ	159	;# 
   108     010C                     EEDATA          equ	268	;# 
   109     010D                     EEADR           equ	269	;# 
   110     010E                     EEDATH          equ	270	;# 
   111     010F                     EEADRH          equ	271	;# 
   112     018C                     EECON1          equ	396	;# 
   113     018D                     EECON2          equ	397	;# 
   114     0000                     INDF            equ	0	;# 
   115     0001                     TMR0            equ	1	;# 
   116     0002                     PCL             equ	2	;# 
   117     0003                     STATUS          equ	3	;# 
   118     0004                     FSR             equ	4	;# 
   119     0005                     PORTA           equ	5	;# 
   120     0006                     PORTB           equ	6	;# 
   121     0007                     PORTC           equ	7	;# 
   122     0008                     PORTD           equ	8	;# 
   123     0009                     PORTE           equ	9	;# 
   124     000A                     PCLATH          equ	10	;# 
   125     000B                     INTCON          equ	11	;# 
   126     000C                     PIR1            equ	12	;# 
   127     000D                     PIR2            equ	13	;# 
   128     000E                     TMR1            equ	14	;# 
   129     000E                     TMR1L           equ	14	;# 
   130     000F                     TMR1H           equ	15	;# 
   131     0010                     T1CON           equ	16	;# 
   132     0011                     TMR2            equ	17	;# 
   133     0012                     T2CON           equ	18	;# 
   134     0013                     SSPBUF          equ	19	;# 
   135     0014                     SSPCON          equ	20	;# 
   136     0015                     CCPR1           equ	21	;# 
   137     0015                     CCPR1L          equ	21	;# 
   138     0016                     CCPR1H          equ	22	;# 
   139     0017                     CCP1CON         equ	23	;# 
   140     0018                     RCSTA           equ	24	;# 
   141     0019                     TXREG           equ	25	;# 
   142     001A                     RCREG           equ	26	;# 
   143     001B                     CCPR2           equ	27	;# 
   144     001B                     CCPR2L          equ	27	;# 
   145     001C                     CCPR2H          equ	28	;# 
   146     001D                     CCP2CON         equ	29	;# 
   147     001E                     ADRESH          equ	30	;# 
   148     001F                     ADCON0          equ	31	;# 
   149     0081                     OPTION_REG      equ	129	;# 
   150     0085                     TRISA           equ	133	;# 
   151     0086                     TRISB           equ	134	;# 
   152     0087                     TRISC           equ	135	;# 
   153     0088                     TRISD           equ	136	;# 
   154     0089                     TRISE           equ	137	;# 
   155     008C                     PIE1            equ	140	;# 
   156     008D                     PIE2            equ	141	;# 
   157     008E                     PCON            equ	142	;# 
   158     0091                     SSPCON2         equ	145	;# 
   159     0092                     PR2             equ	146	;# 
   160     0093                     SSPADD          equ	147	;# 
   161     0094                     SSPSTAT         equ	148	;# 
   162     0098                     TXSTA           equ	152	;# 
   163     0099                     SPBRG           equ	153	;# 
   164     009C                     CMCON           equ	156	;# 
   165     009D                     CVRCON          equ	157	;# 
   166     009E                     ADRESL          equ	158	;# 
   167     009F                     ADCON1          equ	159	;# 
   168     010C                     EEDATA          equ	268	;# 
   169     010D                     EEADR           equ	269	;# 
   170     010E                     EEDATH          equ	270	;# 
   171     010F                     EEADRH          equ	271	;# 
   172     018C                     EECON1          equ	396	;# 
   173     018D                     EECON2          equ	397	;# 
   174     0015                     _CCPR1          set	21
   175     000E                     _TMR1           set	14
   176     0008                     _PORTD          set	8
   177     0006                     _PORTB          set	6
   178     0062                     _CCP1IF         set	98
   179     005F                     _GIE            set	95
   180     005E                     _PEIE           set	94
   181     00BB                     _CCP1M3         set	187
   182     00BA                     _CCP1M2         set	186
   183     00B9                     _CCP1M1         set	185
   184     00B8                     _CCP1M0         set	184
   185     0080                     _TMR1ON         set	128
   186     0082                     _T1SYNC         set	130
   187     0083                     _T1OSCEN        set	131
   188     0081                     _TMR1CS         set	129
   189     0085                     _T1CKPS1        set	133
   190     0084                     _T1CKPS0        set	132
   191     0088                     _TRISD          set	136
   192     0086                     _TRISB          set	134
   193     0462                     _CCP1IE         set	1122
   194                           
   195                           	psect	cinit
   196     000F                     start_initialization:	
   197                           ; #config settings
   198                           
   199     000F                     __initialization:
   200     000F                     end_of_initialization:	
   201                           ;End of C runtime variable initialization code
   202                           
   203     000F                     __end_of__initialization:
   204     000F  0183               	clrf	3
   205     0010  120A  118A  2813   	ljmp	_main	;jump to C main() function
   206                           
   207                           	psect	cstackCOMMON
   208     0070                     __pcstackCOMMON:
   209     0070                     ?_main:
   210     0070                     ?_ISR:	
   211                           ; 1 bytes @ 0x0
   212                           
   213     0070                     ??_ISR:	
   214                           ; 1 bytes @ 0x0
   215                           
   216                           
   217                           ; 1 bytes @ 0x0
   218     0070                     	ds	2
   219     0072                     ??_main:
   220                           
   221                           	psect	maintext
   222     0013                     __pmaintext:	
   223                           ; 1 bytes @ 0x2
   224 ;;
   225 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
   226 ;;
   227 ;; *************** function _main *****************
   228 ;; Defined at:
   229 ;;		line 14 in file "main.c"
   230 ;; Parameters:    Size  Location     Type
   231 ;;		None
   232 ;; Auto vars:     Size  Location     Type
   233 ;;		None
   234 ;; Return value:  Size  Location     Type
   235 ;;                  1    wreg      void 
   236 ;; Registers used:
   237 ;;		wreg, status,2
   238 ;; Tracked objects:
   239 ;;		On entry : B00/0
   240 ;;		On exit  : 0/0
   241 ;;		Unchanged: 0/0
   242 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   243 ;;      Params:         0       0       0       0       0
   244 ;;      Locals:         0       0       0       0       0
   245 ;;      Temps:          0       0       0       0       0
   246 ;;      Totals:         0       0       0       0       0
   247 ;;Total ram usage:        0 bytes
   248 ;; Hardware stack levels required when called: 1
   249 ;; This function calls:
   250 ;;		Nothing
   251 ;; This function is called by:
   252 ;;		Startup code after reset
   253 ;; This function uses a non-reentrant model
   254 ;;
   255                           
   256     0013                     _main:	
   257                           ;psect for function _main
   258                           
   259     0013                     l598:	
   260                           ;incstack = 0
   261                           ; Regs used in _main: [wreg+status,2]
   262                           
   263                           
   264                           ;main.c: 17:     TRISB = 0X00;
   265     0013  1683               	bsf	3,5	;RP0=1, select bank1
   266     0014  1303               	bcf	3,6	;RP1=0, select bank1
   267     0015  0186               	clrf	6	;volatile
   268                           
   269                           ;main.c: 18:     PORTB = 0X00;
   270     0016  1283               	bcf	3,5	;RP0=0, select bank0
   271     0017  1303               	bcf	3,6	;RP1=0, select bank0
   272     0018  0186               	clrf	6	;volatile
   273                           
   274                           ;main.c: 21:     TRISD = 0X00;
   275     0019  1683               	bsf	3,5	;RP0=1, select bank1
   276     001A  1303               	bcf	3,6	;RP1=0, select bank1
   277     001B  0188               	clrf	8	;volatile
   278                           
   279                           ;main.c: 22:     PORTD = 0X00;
   280     001C  1283               	bcf	3,5	;RP0=0, select bank0
   281     001D  1303               	bcf	3,6	;RP1=0, select bank0
   282     001E  0188               	clrf	8	;volatile
   283                           
   284                           ;main.c: 27:     TMR1 = 0;
   285     001F  018E               	clrf	14	;volatile
   286     0020  018F               	clrf	15	;volatile
   287     0021                     l600:
   288                           
   289                           ;main.c: 29:     T1CKPS0 = 0;
   290     0021  1210               	bcf	16,4	;volatile
   291     0022                     l602:
   292                           
   293                           ;main.c: 30:     T1CKPS1 = 0;
   294     0022  1290               	bcf	16,5	;volatile
   295     0023                     l604:
   296                           
   297                           ;main.c: 32:     TMR1CS = 1;
   298     0023  1490               	bsf	16,1	;volatile
   299     0024                     l606:
   300                           
   301                           ;main.c: 33:     T1OSCEN = 1;
   302     0024  1590               	bsf	16,3	;volatile
   303     0025                     l608:
   304                           
   305                           ;main.c: 35:     T1SYNC = 0;
   306     0025  1110               	bcf	16,2	;volatile
   307     0026                     l610:
   308                           
   309                           ;main.c: 36:     TMR1ON = 1;
   310     0026  1410               	bsf	16,0	;volatile
   311     0027                     l612:
   312                           
   313                           ;main.c: 39:     CCP1M0 = 1;
   314     0027  1417               	bsf	23,0	;volatile
   315     0028                     l614:
   316                           
   317                           ;main.c: 40:     CCP1M1 = 0;
   318     0028  1097               	bcf	23,1	;volatile
   319     0029                     l616:
   320                           
   321                           ;main.c: 41:     CCP1M2 = 1;
   322     0029  1517               	bsf	23,2	;volatile
   323     002A                     l618:
   324                           
   325                           ;main.c: 42:     CCP1M3 = 0;
   326     002A  1197               	bcf	23,3	;volatile
   327     002B                     l620:
   328                           
   329                           ;main.c: 45:     CCP1IE = 1;
   330     002B  1683               	bsf	3,5	;RP0=1, select bank1
   331     002C  1303               	bcf	3,6	;RP1=0, select bank1
   332     002D  150C               	bsf	12,2	;volatile
   333     002E                     l622:
   334                           
   335                           ;main.c: 46:     PEIE = 1;
   336     002E  170B               	bsf	11,6	;volatile
   337     002F                     l624:
   338                           
   339                           ;main.c: 47:     GIE = 1;
   340     002F  178B               	bsf	11,7	;volatile
   341     0030                     l626:
   342                           
   343                           ;main.c: 53:         PORTD = TMR1;
   344     0030  1283               	bcf	3,5	;RP0=0, select bank0
   345     0031  080E               	movf	14,w	;volatile
   346     0032  0088               	movwf	8	;volatile
   347     0033  2830               	goto	l626
   348     0034  120A  118A  280C   	ljmp	start
   349     0037                     __end_of_main:
   350                           
   351                           	psect	text1
   352     0037                     __ptext1:	
   353 ;; *************** function _ISR *****************
   354 ;; Defined at:
   355 ;;		line 61 in file "main.c"
   356 ;; Parameters:    Size  Location     Type
   357 ;;		None
   358 ;; Auto vars:     Size  Location     Type
   359 ;;		None
   360 ;; Return value:  Size  Location     Type
   361 ;;                  1    wreg      void 
   362 ;; Registers used:
   363 ;;		wreg
   364 ;; Tracked objects:
   365 ;;		On entry : 0/0
   366 ;;		On exit  : 0/0
   367 ;;		Unchanged: 0/0
   368 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   369 ;;      Params:         0       0       0       0       0
   370 ;;      Locals:         0       0       0       0       0
   371 ;;      Temps:          2       0       0       0       0
   372 ;;      Totals:         2       0       0       0       0
   373 ;;Total ram usage:        2 bytes
   374 ;; Hardware stack levels used: 1
   375 ;; This function calls:
   376 ;;		Nothing
   377 ;; This function is called by:
   378 ;;		Interrupt level 1
   379 ;; This function uses a non-reentrant model
   380 ;;
   381                           
   382     0037                     _ISR:	
   383                           ;psect for function _ISR
   384                           
   385     0037                     i1l628:
   386                           
   387                           ;main.c: 63:     if(CCP1IF){
   388     0037  1283               	bcf	3,5	;RP0=0, select bank0
   389     0038  1303               	bcf	3,6	;RP1=0, select bank0
   390     0039  1D0C               	btfss	12,2	;volatile
   391     003A  283C               	goto	u1_21
   392     003B  283D               	goto	u1_20
   393     003C                     u1_21:
   394     003C  2840               	goto	i1l54
   395     003D                     u1_20:
   396     003D                     i1l630:
   397                           
   398                           ;main.c: 66:         PORTB = CCPR1;
   399     003D  0815               	movf	21,w	;volatile
   400     003E  0086               	movwf	6	;volatile
   401     003F                     i1l632:
   402                           
   403                           ;main.c: 67:         CCP1IF = 0;
   404     003F  110C               	bcf	12,2	;volatile
   405     0040                     i1l54:
   406     0040  0871               	movf	??_ISR+1,w
   407     0041  008A               	movwf	10
   408     0042  0E70               	swapf	??_ISR,w
   409     0043  0083               	movwf	3
   410     0044  0EFE               	swapf	btemp,f
   411     0045  0E7E               	swapf	btemp,w
   412     0046  0009               	retfie
   413     0047                     __end_of_ISR:
   414     0002                     ___latbits      equ	2
   415     007E                     btemp           set	126	;btemp
   416     007E                     wtemp0          set	126
   417                           
   418                           	psect	intentry
   419     0004                     __pintentry:	
   420                           ;incstack = 0
   421                           ; Regs used in _ISR: [wreg]
   422                           
   423     0004                     interrupt_function:
   424     007E                     saved_w         set	btemp
   425     0004  00FE               	movwf	btemp
   426     0005  0E03               	swapf	3,w
   427     0006  00F0               	movwf	??_ISR
   428     0007  080A               	movf	10,w
   429     0008  00F1               	movwf	??_ISR+1
   430     0009  120A  118A  2837   	ljmp	_ISR
   431                           
   432                           	psect	config
   433                           
   434                           ;Config register CONFIG @ 0x2007
   435                           ;	Oscillator Selection bits
   436                           ;	FOSC = XT, XT oscillator
   437                           ;	Watchdog Timer Enable bit
   438                           ;	WDTE = OFF, WDT disabled
   439                           ;	Power-up Timer Enable bit
   440                           ;	PWRTE = OFF, PWRT disabled
   441                           ;	Brown-out Reset Enable bit
   442                           ;	BOREN = ON, BOR enabled
   443                           ;	Low-Voltage (Single-Supply) In-Circuit Serial Programming Enable bit
   444                           ;	LVP = OFF, RB3 is digital I/O, HV on MCLR must be used for programming
   445                           ;	Data EEPROM Memory Code Protection bit
   446                           ;	CPD = OFF, Data EEPROM code protection off
   447                           ;	Flash Program Memory Write Enable bits
   448                           ;	WRT = OFF, Write protection off; all program memory may be written to by EECON control
   449                           ;	In-Circuit Debugger Mode bit
   450                           ;	DEBUG = 0x1, unprogrammed default
   451                           ;	Flash Program Memory Code Protection bit
   452                           ;	CP = OFF, Code protection off
   453     2007                     	org	8199
   454     2007  3F79               	dw	16249

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      2       2
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    None.

Critical Paths under _ISR in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _ISR in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _ISR in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _ISR in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _ISR in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (1) _ISR                                                  2     2      0       0
                                              0 COMMON     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 _ISR (ROOT)

Address spaces:
Name               Size   Autos  Total    Usage
BITCOMMON           14      0       0      0.0%
BITBANK0            80      0       0      0.0%
BITBANK1            80      0       0      0.0%
BITBANK3            96      0       0      0.0%
BITBANK2            96      0       0      0.0%
COMMON              14      2       2     14.3%
BANK0               80      0       0      0.0%
BANK1               80      0       0      0.0%
BANK3               96      0       0      0.0%
BANK2               96      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0       2      0.0%


Microchip Technology PIC Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Mon Mar 10 21:31:14 2025

                    l600 0021                      l610 0026                      l602 0022  
                    l620 002B                      l612 0027                      l604 0023  
                    l622 002E                      l614 0028                      l606 0024  
                    l624 002F                      l616 0029                      l608 0025  
                    l626 0030                      l618 002A                      l598 0013  
                    _GIE 005F                      _ISR 0037                     ?_ISR 0070  
                   _PEIE 005E                     i1l54 0040                     _TMR1 000E  
                   u1_20 003D                     u1_21 003C                     _main 0013  
                   btemp 007E                     start 000C                    ??_ISR 0070  
                  ?_main 0070                    _CCPR1 0015                    i1l630 003D  
                  i1l632 003F                    i1l628 0037                    _PORTB 0006  
                  _PORTD 0008                    _TRISB 0086                    _TRISD 0088  
                  pclath 000A                    status 0003                    wtemp0 007E  
        __initialization 000F             __end_of_main 0037                   ??_main 0072  
                 _CCP1M0 00B8                   _CCP1M1 00B9                   _CCP1M2 00BA  
                 _CCP1M3 00BB                   _CCP1IE 0462                   _CCP1IF 0062  
                 _T1SYNC 0082                   _TMR1CS 0081                   _TMR1ON 0080  
                 saved_w 007E  __end_of__initialization 000F           __pcstackCOMMON 0070  
             __pmaintext 0013               __pintentry 0004                  _T1CKPS0 0084  
                _T1CKPS1 0085                  _T1OSCEN 0083                  __ptext1 0037  
   end_of_initialization 000F      start_initialization 000F              __end_of_ISR 0047  
              ___latbits 0002        interrupt_function 0004                 intlevel1 0000  
