m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/VS_Code_Verilog/Project
T_opt
!s110 1668221910
V^^Sc9PecA=Jck8jl:b5ke2
04 18 4 work tb_data_in_64_to_8 fast 0
=1-98fa9b43f53b-636f0bd6-b5-68a4
Z1 o-quiet -auto_acc_if_foreign -work work +acc
Z2 tCvgOpt 0
n@_opt
Z3 OL;O;10.5;63
R0
T_opt1
!s110 1668232460
VeCVOG=GjVkejEF:OP5;=@0
04 21 4 work tb_top_40MHz_to_60MHz fast 0
=1-98fa9b43f53b-636f350c-99-90bc
R1
R2
n@_opt1
R3
R0
T_opt2
!s110 1668236630
VXo;1::JN2Q3Nnm6[JfbUS2
04 21 4 work tb_top_55MHz_to_45MHz fast 0
=1-98fa9b43f53b-636f4556-35f-8be8
R1
R2
n@_opt2
R3
vdata_in_64_to_8
Z4 !s110 1668221980
!i10b 1
!s100 ab:VziPSWL;`CUB?6V_GC0
Il>E?B0Xh_e323C3SedSSb3
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 dD:/VS_Code_Verilog/Course_Design
w1667642403
8D:/VS_Code_Verilog/Course_Design/data_in_64_to_8.v
FD:/VS_Code_Verilog/Course_Design/data_in_64_to_8.v
L0 5
Z7 OL;L;10.5;63
r1
!s85 0
31
Z8 !s108 1668221980.000000
!s107 D:/VS_Code_Verilog/Course_Design/data_in_64_to_8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/data_in_64_to_8.v|
!i113 0
Z9 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vdata_out_8_to_64
R4
!i10b 1
!s100 J1[z3jFTYBBnRGFFKBa=30
IiB<mPRCJTIM]m?52FXhP]1
R5
R6
w1667739207
8D:/VS_Code_Verilog/Course_Design/data_out_8_to_64.v
FD:/VS_Code_Verilog/Course_Design/data_out_8_to_64.v
L0 5
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/data_out_8_to_64.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/data_out_8_to_64.v|
!i113 0
R9
R2
vtb_data_in_64_to_8
R4
!i10b 1
!s100 Oc^;f@hF_NJ_S=ZA]PQBZ3
IPG^ZK>T4_9KdTj^9YFLMc0
R5
R6
w1667653763
8D:/VS_Code_Verilog/Course_Design/tb_data_in_64_to_8.v
FD:/VS_Code_Verilog/Course_Design/tb_data_in_64_to_8.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_data_in_64_to_8.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_data_in_64_to_8.v|
!i113 0
R9
R2
vtb_data_out_8_to_64
R4
!i10b 1
!s100 `9<E;FR0<HT5Ag^cnAkHf0
I<l9PMl`HDAhBbm2o;Q^O20
R5
R6
w1667655924
8D:/VS_Code_Verilog/Course_Design/tb_data_out_8_to_64.v
FD:/VS_Code_Verilog/Course_Design/tb_data_out_8_to_64.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_data_out_8_to_64.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_data_out_8_to_64.v|
!i113 0
R9
R2
vtb_top
R4
!i10b 1
!s100 A4jD?<Q9nA8NJ?RVVJ6O03
I2J90BOX1ghRLeRU^z@V132
R5
R6
w1668059311
8D:/VS_Code_Verilog/Course_Design/tb_top.v
FD:/VS_Code_Verilog/Course_Design/tb_top.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_top.v|
!i113 0
R9
R2
vtb_top_40MHz_to_60MHz
R4
!i10b 1
!s100 1BS8YSa]8Vh7SGV8Vkh2f0
IRCniU;b01=_T?<k2=P9M42
R5
R6
w1668175947
8D:/VS_Code_Verilog/Course_Design/tb_top_40MHz_to_60MHz.v
FD:/VS_Code_Verilog/Course_Design/tb_top_40MHz_to_60MHz.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_top_40MHz_to_60MHz.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_top_40MHz_to_60MHz.v|
!i113 0
R9
R2
ntb_top_40@m@hz_to_60@m@hz
vtb_top_50MHz_to_50MHz
R4
!i10b 1
!s100 @NiW36IWC9fCn`@8@U:@j2
I2ek1>`<D8?=FziZbQ<F4]0
R5
R6
w1668093693
8D:/VS_Code_Verilog/Course_Design/tb_top_50MHz_to_50MHz.v
FD:/VS_Code_Verilog/Course_Design/tb_top_50MHz_to_50MHz.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_top_50MHz_to_50MHz.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_top_50MHz_to_50MHz.v|
!i113 0
R9
R2
ntb_top_50@m@hz_to_50@m@hz
vtb_top_55MHz_to_45MHz
R4
!i10b 1
!s100 nQ8a`o^O`@h2;K[kLOa9@3
IA1XXW;=RzZJ7P?P;fJX=z2
R5
R6
w1668176002
8D:/VS_Code_Verilog/Course_Design/tb_top_55MHz_to_45MHz.v
FD:/VS_Code_Verilog/Course_Design/tb_top_55MHz_to_45MHz.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_top_55MHz_to_45MHz.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_top_55MHz_to_45MHz.v|
!i113 0
R9
R2
ntb_top_55@m@hz_to_45@m@hz
vtb_top_in
R4
!i10b 1
!s100 `3;6[5P=f8lj=1lM656<f2
IX2JOeDDc]`4Lg38:<k[0N1
R5
R6
w1668059243
8D:/VS_Code_Verilog/Course_Design/tb_top_in.v
FD:/VS_Code_Verilog/Course_Design/tb_top_in.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_top_in.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_top_in.v|
!i113 0
R9
R2
vtb_top_out
R4
!i10b 1
!s100 D08DiY5lcT`T04SP0D1Fz0
I@I46`;MXS@>6bkB3P:=8^1
R5
R6
w1668059281
8D:/VS_Code_Verilog/Course_Design/tb_top_out.v
FD:/VS_Code_Verilog/Course_Design/tb_top_out.v
L0 3
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/tb_top_out.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_top_out.v|
!i113 0
R9
R2
vtb_uart_rx
Z10 !s110 1668221979
!i10b 1
!s100 d5U]blbYbJ5Oo`cnUh5]Z3
IIDLM6agT8kUQWhEI8]`o]2
R5
R6
w1667654942
8D:/VS_Code_Verilog/Course_Design/tb_uart_rx.v
FD:/VS_Code_Verilog/Course_Design/tb_uart_rx.v
L0 3
R7
r1
!s85 0
31
Z11 !s108 1668221979.000000
!s107 D:/VS_Code_Verilog/Course_Design/tb_uart_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_uart_rx.v|
!i113 0
R9
R2
vtb_uart_tx
R4
!i10b 1
!s100 <f?C[Lh?7XKif:FX6<<kQ2
IW;Anj?ZznVQh6fmgZ>A0g0
R5
R6
w1667653768
8D:/VS_Code_Verilog/Course_Design/tb_uart_tx.v
FD:/VS_Code_Verilog/Course_Design/tb_uart_tx.v
L0 3
R7
r1
!s85 0
31
R11
!s107 D:/VS_Code_Verilog/Course_Design/tb_uart_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/tb_uart_tx.v|
!i113 0
R9
R2
vtop
R4
!i10b 1
!s100 H_URaei7UB3gY7;:6AM[o0
IklbW_[UP?7TP=JkW1JDE91
R5
R6
w1668058973
8D:/VS_Code_Verilog/Course_Design/top.v
FD:/VS_Code_Verilog/Course_Design/top.v
L0 5
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/top.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/top.v|
!i113 0
R9
R2
vtop_in
R4
!i10b 1
!s100 65VK0XWC5B_>PcF;zFP4G1
IMPBib40XfW<3D]FdJ]WIS1
R5
R6
w1668058788
8D:/VS_Code_Verilog/Course_Design/top_in.v
FD:/VS_Code_Verilog/Course_Design/top_in.v
L0 5
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/top_in.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/top_in.v|
!i113 0
R9
R2
vtop_out
R4
!i10b 1
!s100 kdO18^TXe4QISaGK=KNH>1
I_CAUQzaFeSIBU7<c8NSNU1
R5
R6
w1668058844
8D:/VS_Code_Verilog/Course_Design/top_out.v
FD:/VS_Code_Verilog/Course_Design/top_out.v
L0 5
R7
r1
!s85 0
31
R8
!s107 D:/VS_Code_Verilog/Course_Design/top_out.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/top_out.v|
!i113 0
R9
R2
vuart_rx
R10
!i10b 1
!s100 ?7<Ak9?e?V7=imhni;@hf0
I:[[C:SnoBM8<A?FJaTA4Y3
R5
R6
w1667741815
8D:/VS_Code_Verilog/Course_Design/uart_rx.v
FD:/VS_Code_Verilog/Course_Design/uart_rx.v
L0 5
R7
r1
!s85 0
31
R11
!s107 D:/VS_Code_Verilog/Course_Design/uart_rx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/uart_rx.v|
!i113 0
R9
R2
vuart_tx
R10
!i10b 1
!s100 6jYBnfB8CCY6T9iJgP2b:2
I<O9:9DZnGZ]KOn`ilR`R<0
R5
R6
w1667569659
8D:/VS_Code_Verilog/Course_Design/uart_tx.v
FD:/VS_Code_Verilog/Course_Design/uart_tx.v
L0 5
R7
r1
!s85 0
31
R11
!s107 D:/VS_Code_Verilog/Course_Design/uart_tx.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/VS_Code_Verilog/Course_Design/uart_tx.v|
!i113 0
R9
R2
