// Seed: 4115844304
module module_0 (
    id_1,
    id_2
);
  output tri0 id_2;
  output wire id_1;
  wire ["" : -1] id_3;
  wire id_4;
  assign id_2 = (1);
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    input tri0 id_2
);
  supply1 id_4 = id_4 == 1, id_5;
  generate
    wire id_6;
    ;
    wire id_7, id_8, id_9, id_10, id_11;
    wire id_12;
    assign id_11 = id_4;
  endgenerate
  module_0 modCall_1 (
      id_10,
      id_4
  );
  parameter id_13 = 1 + -1;
endmodule
