<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICH_MISR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">GICH_MISR, Maintenance Interrupt Status Register</h1><p>The GICH_MISR characteristics are:</p><h2>Purpose</h2>
          <p>Indicates which maintenance interrupts are asserted.</p>
        <p>This 
        register
       is part of the GIC virtualised guest interface control registers functional group.</p><h2>Usage constraints</h2><p>This register is accessible as follows:</p><table class="register_access"><tr><th>Security disabled</th><th>Secure</th><th>Non-secure</th></tr><tr><td>RO</td><td>RO</td><td>RO</td></tr></table>
          <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>
        
          <ul>
            <li>
              For AArch32 implementations, <a href="AArch32-ich_misr.html">ICH_MISR</a> provides equivalent functionality.
            </li>
            <li>
              For AArch64 implementations, ICH_MISR_EL2 provides equivalent functionality.
            </li>
          </ul>
        
          <p>A maintenance interrupt is asserted only if at least one bit is set to 1 in this register and if <a href="ext-gich_hcr.html">GICH_HCR</a>.En == 1.</p>
        <h2>Configuration</h2><p>Some or all RW fields of this register have defined reset values.</p>
          <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
        <h2>Attributes</h2>
          <p>GICH_MISR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The GICH_MISR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#VGrp1D">VGrp1D</a></td><td class="lr" colspan="1"><a href="#VGrp1E">VGrp1E</a></td><td class="lr" colspan="1"><a href="#VGrp0D">VGrp0D</a></td><td class="lr" colspan="1"><a href="#VGrp0E">VGrp0E</a></td><td class="lr" colspan="1"><a href="#NP">NP</a></td><td class="lr" colspan="1"><a href="#LRENP">LRENP</a></td><td class="lr" colspan="1"><a href="#U">U</a></td><td class="lr" colspan="1"><a href="#EOI">EOI</a></td></tr></tbody></table><h4 id="0">
                Bits [31:8]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="VGrp1D">VGrp1D, bit [7]
              </h4>
              <p>vPE Group 1 Disabled.</p>
            <table class="valuetable"><tr><th>VGrp1D</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 1 Disabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 1 Disabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.VGrp1DIE == 1 and <a href="ext-gich_vmcr.html">GICH_VMCR</a>.VENG1 == 0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp1E">VGrp1E, bit [6]
              </h4>
              <p>vPE Group 1 Enabled.</p>
            <table class="valuetable"><tr><th>VGrp1E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 1 Enabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 1 Enabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.VGrp1EIE == 1 and <a href="ext-gich_vmcr.html">GICH_VMCR</a>.VENG1 == 1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp0D">VGrp0D, bit [5]
              </h4>
              <p>vPE Group 0 Disabled.</p>
            <table class="valuetable"><tr><th>VGrp0D</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 0 Disabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 0 Disabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.VGrp0DIE == 1 and <a href="ext-gich_vmcr.html">GICH_VMCR</a>.VENG0 == 0.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="VGrp0E">VGrp0E, bit [4]
              </h4>
              <p>vPE Group 0 Enabled.</p>
            <table class="valuetable"><tr><th>VGrp0E</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>vPE Group 0 Enabled maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>vPE Group 0 Enabled maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.VGrp0EIE == 1 and <a href="ext-gich_vmcr.html">GICH_VMCR</a>.VENG0 == 1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="NP">NP, bit [3]
              </h4>
              <p>No Pending.</p>
            <table class="valuetable"><tr><th>NP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>No Pending maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>No Pending maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.NPIE == 1 and no List register is in the pending state.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="LRENP">LRENP, bit [2]
              </h4>
              <p>List Register Entry Not Present.</p>
            <table class="valuetable"><tr><th>LRENP</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>List Register Entry Not Present maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>List Register Entry Not Present maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.LRENPIE == 1 and <a href="ext-gich_hcr.html">GICH_HCR</a>.EOICount is nonzero.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="U">U, bit [1]
              </h4>
              <p>Underflow.</p>
            <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Underflow maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Underflow maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when <a href="ext-gich_hcr.html">GICH_HCR</a>.UIE == 1 and zero or one of the List register entries are marked as a valid interrupt.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><h4 id="EOI">EOI, bit [0]
              </h4>
              <p>End Of Interrupt.</p>
            <table class="valuetable"><tr><th>EOI</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>End Of Interrupt maintenance interrupt not asserted.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>End Of Interrupt maintenance interrupt asserted.</p>
                </td></tr></table>
              <p>This maintenance interrupt is asserted when at least one bit in <a href="ext-gich_eisr.html">GICH_EISR</a> == 1.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to <span class="binarynumber">0</span>.</p><div class="text_after_fields">
            <div class="note"><span class="note-header">Note</span>
              <p>A List register is in the pending state only if the corresponding <a href="ext-gich_lrn.html">GICH_LR&lt;n&gt;</a> value is <span class="binarynumber">01</span>, that is, pending. The active and pending state is not included.</p>
            </div>
          </div><h2>Accessing the GICH_MISR</h2><p>GICH_MISR can be accessed through its memory-mapped interface:</p><table class="info"><tr><th>Component</th><th>Offset</th></tr><tr><td>GIC Virtual interface control</td><td>
          <span class="hexnumber">0x0010</span>
        </td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
