INFO:sim:172 - Generating IP...
Resolving generics for 'memory'...
Applying external generics to 'memory'...
Delivering associated files for 'memory'...
Delivering EJava files for 'memory'...
Generating implementation netlist for 'memory'...
INFO:sim - Pre-processing HDL files for 'memory'...
Running synthesis for 'memory'
Running ngcbuild...
Writing VHO instantiation template for 'memory'...
Writing VHDL behavioral simulation model for 'memory'...
WARNING:sim - Overwriting existing file
   /home/main/class/fpga/ipcore_dir/tmp/_cg/memory/doc/blk_mem_gen_v7_3_vinfo.ht
   ml with file from view xilinx_documentation
Delivered 1 file into directory /home/main/class/fpga/ipcore_dir/tmp/_cg/memory
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'memory'...
Generating metadata file...
Generating ISE project file for 'memory'...
Generating ISE project...
XCO file found: memory.xco
XMDF file found: memory_xmdf.tcl
Adding /home/main/class/fpga/ipcore_dir/tmp/_cg/memory.asy -view all
-origin_type imported
Adding /home/main/class/fpga/ipcore_dir/tmp/_cg/memory.ngc -view all
-origin_type created
Checking file "/home/main/class/fpga/ipcore_dir/tmp/_cg/memory.ngc" for project
device match ...
File "/home/main/class/fpga/ipcore_dir/tmp/_cg/memory.ngc" device information
matches project device.
Adding /home/main/class/fpga/ipcore_dir/tmp/_cg/memory.sym -view all
-origin_type imported
Adding /home/main/class/fpga/ipcore_dir/tmp/_cg/memory.vhd -view all
-origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/main/class/fpga/ipcore_dir/tmp/_cg/memory.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding /home/main/class/fpga/ipcore_dir/tmp/_cg/memory.vho -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/memory"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'memory'.
