
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _219_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _219_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _220_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _220_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _221_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _221_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _222_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _222_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _223_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _223_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _224_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _224_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _224_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _225_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _225_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _225_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _226_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _226_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _226_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _265_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    40    0.242032    6.870755    3.773808    7.773808 ^ rst_n (in)
                                                         rst_n (net)
                      6.870755    0.000000    7.773808 ^ _265_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.773808   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -1.932541   17.817459   library recovery time
                                             17.817459   data required time
---------------------------------------------------------------------------------------------
                                             17.817459   data required time
                                             -7.773808   data arrival time
---------------------------------------------------------------------------------------------
                                             10.043653   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _221_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _140_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.723519    0.667221    5.640038 ^ _140_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.723519    0.000000    5.640038 ^ _221_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.640038   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _221_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.701112   19.048889   library setup time
                                             19.048889   data required time
---------------------------------------------------------------------------------------------
                                             19.048889   data required time
                                             -5.640038   data arrival time
---------------------------------------------------------------------------------------------
                                             13.408852   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _220_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _137_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.515489    0.537010    5.509828 ^ _137_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.515489    0.000000    5.509828 ^ _220_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.509828   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _220_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.668915   19.081085   library setup time
                                             19.081085   data required time
---------------------------------------------------------------------------------------------
                                             19.081085   data required time
                                             -5.509828   data arrival time
---------------------------------------------------------------------------------------------
                                             13.571259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _222_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _143_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.515489    0.537010    5.509828 ^ _143_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _003_ (net)
                      0.515489    0.000000    5.509828 ^ _222_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.509828   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _222_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.668915   19.081085   library setup time
                                             19.081085   data required time
---------------------------------------------------------------------------------------------
                                             19.081085   data required time
                                             -5.509828   data arrival time
---------------------------------------------------------------------------------------------
                                             13.571259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _223_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _145_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.515489    0.537010    5.509828 ^ _145_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.515489    0.000000    5.509828 ^ _223_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.509828   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _223_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.668915   19.081085   library setup time
                                             19.081085   data required time
---------------------------------------------------------------------------------------------
                                             19.081085   data required time
                                             -5.509828   data arrival time
---------------------------------------------------------------------------------------------
                                             13.571259   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _219_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     2    0.007631    0.302579    0.121769    4.121769 ^ ena (in)
                                                         ena (net)
                      0.302579    0.000000    4.121769 ^ _134_/C (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
     5    0.022400    1.214528    0.851049    4.972817 v _134_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai211_1)
                                                         _072_ (net)
                      1.214528    0.000000    4.972817 v _135_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.530348    0.474484    5.447301 ^ _135_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.530348    0.000000    5.447301 ^ _219_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.447301   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _219_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.672000   19.078001   library setup time
                                             19.078001   data required time
---------------------------------------------------------------------------------------------
                                             19.078001   data required time
                                             -5.447301   data arrival time
---------------------------------------------------------------------------------------------
                                             13.630700   slack (MET)


Startpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _265_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    43    0.148372    4.269323    3.951791    3.951791 ^ _265_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      4.269323    0.000000    3.951791 ^ _213_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.722603    0.653749    4.605539 ^ _213_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _110_ (net)
                      0.722603    0.000000    4.605539 ^ _214_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.237208    0.542102    5.147641 ^ _214_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _036_ (net)
                      0.237208    0.000000    5.147641 ^ _265_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.147641   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _265_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.611144   19.138857   library setup time
                                             19.138857   data required time
---------------------------------------------------------------------------------------------
                                             19.138857   data required time
                                             -5.147641   data arrival time
---------------------------------------------------------------------------------------------
                                             13.991216   slack (MET)



