set clock_constraint { \
    name clk \
    module matrixmul \
    port ap_clk \
    period 13.33 \
    uncertainty 3.5991 \
}

set all_path {}

set false_path {}

