IDLE 0 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1 [(1,0)] D [] [] [] [] [] [] none
MERGE 2 [(1,0),(0,0)] D [] [4,5,6,7] [] [] [((0,0),(1,0))] [] none
DISCARD 3 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4 [(1,0),(0,0)] D [2] [] [] [] [((0,0),(1,0))] [4,5,6,7] CONDITIONAL_S
Y_MEAS 5 [(1,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 6 [(0,0)] HALF_D_PLUS_2 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
DISCARD 7 [(1,0)] 0 [2] [] [] [] [] [4,5,6,7] CONDITIONAL_S
IDLE 8 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 9 [(0,1)] D [] [] [] [] [] [] none
MERGE 10 [(0,1),(0,0)] D [] [12,13,14,15] [] [] [((0,0),(0,1))] [] none
DISCARD 11 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 12 [(0,1),(0,0)] D [10] [] [] [] [((0,0),(0,1))] [12,13,14,15] CONDITIONAL_S
Y_MEAS 13 [(0,1)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 14 [(0,0)] HALF_D_PLUS_2 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
DISCARD 15 [(0,1)] 0 [10] [] [] [] [] [12,13,14,15] CONDITIONAL_S
IDLE 16 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 17 [(1,0)] D [] [] [] [] [] [] none
MERGE 18 [(1,0),(0,0)] D [] [20,21,22,23] [] [] [((0,0),(1,0))] [] none
DISCARD 19 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 20 [(1,0),(0,0)] D [18] [] [] [] [((0,0),(1,0))] [20,21,22,23] CONDITIONAL_S
Y_MEAS 21 [(1,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 22 [(0,0)] HALF_D_PLUS_2 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
DISCARD 23 [(1,0)] 0 [18] [] [] [] [] [20,21,22,23] CONDITIONAL_S
IDLE 24 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 25 [(0,1)] D [] [] [] [] [] [] none
MERGE 26 [(0,1),(0,0)] D [] [28,29,30,31] [] [] [((0,0),(0,1))] [] none
DISCARD 27 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 28 [(0,1),(0,0)] D [26] [] [] [] [((0,0),(0,1))] [28,29,30,31] CONDITIONAL_S
Y_MEAS 29 [(0,1)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 30 [(0,0)] HALF_D_PLUS_2 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
DISCARD 31 [(0,1)] 0 [26] [] [] [] [] [28,29,30,31] CONDITIONAL_S
IDLE 32 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 33 [(1,0)] D [] [] [] [] [] [] none
MERGE 34 [(1,0),(0,0)] D [] [36,37,38,39] [] [] [((0,0),(1,0))] [] none
DISCARD 35 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 36 [(1,0),(0,0)] D [34] [] [] [] [((0,0),(1,0))] [36,37,38,39] CONDITIONAL_S
Y_MEAS 37 [(1,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 38 [(0,0)] HALF_D_PLUS_2 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
DISCARD 39 [(1,0)] 0 [34] [] [] [] [] [36,37,38,39] CONDITIONAL_S
IDLE 40 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 41 [(0,1)] D [] [] [] [] [] [] none
MERGE 42 [(0,1),(0,0)] D [] [44,45,46,47] [] [] [((0,0),(0,1))] [] none
DISCARD 43 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 44 [(0,1),(0,0)] D [42] [] [] [] [((0,0),(0,1))] [44,45,46,47] CONDITIONAL_S
Y_MEAS 45 [(0,1)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 46 [(0,0)] HALF_D_PLUS_2 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
DISCARD 47 [(0,1)] 0 [42] [] [] [] [] [44,45,46,47] CONDITIONAL_S
IDLE 48 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 49 [(1,0)] D [] [] [] [] [] [] none
MERGE 50 [(1,0),(0,0)] D [] [52,53,54,55] [] [] [((0,0),(1,0))] [] none
DISCARD 51 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 52 [(1,0),(0,0)] D [50] [] [] [] [((0,0),(1,0))] [52,53,54,55] CONDITIONAL_S
Y_MEAS 53 [(1,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 54 [(0,0)] HALF_D_PLUS_2 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
DISCARD 55 [(1,0)] 0 [50] [] [] [] [] [52,53,54,55] CONDITIONAL_S
IDLE 56 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 57 [(0,1)] D [] [] [] [] [] [] none
MERGE 58 [(0,1),(0,0)] D [] [60,61,62,63] [] [] [((0,0),(0,1))] [] none
DISCARD 59 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 60 [(0,1),(0,0)] D [58] [] [] [] [((0,0),(0,1))] [60,61,62,63] CONDITIONAL_S
Y_MEAS 61 [(0,1)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 62 [(0,0)] HALF_D_PLUS_2 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
DISCARD 63 [(0,1)] 0 [58] [] [] [] [] [60,61,62,63] CONDITIONAL_S
IDLE 64 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 65 [(1,0)] D [] [] [] [] [] [] none
MERGE 66 [(1,0),(0,0)] D [] [68,69,70,71] [] [] [((0,0),(1,0))] [] none
DISCARD 67 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 68 [(1,0),(0,0)] D [66] [] [] [] [((0,0),(1,0))] [68,69,70,71] CONDITIONAL_S
Y_MEAS 69 [(1,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 70 [(0,0)] HALF_D_PLUS_2 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
DISCARD 71 [(1,0)] 0 [66] [] [] [] [] [68,69,70,71] CONDITIONAL_S
IDLE 72 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 73 [(0,1)] D [] [] [] [] [] [] none
MERGE 74 [(0,1),(0,0)] D [] [76,77,78,79] [] [] [((0,0),(0,1))] [] none
DISCARD 75 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 76 [(0,1),(0,0)] D [74] [] [] [] [((0,0),(0,1))] [76,77,78,79] CONDITIONAL_S
Y_MEAS 77 [(0,1)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 78 [(0,0)] HALF_D_PLUS_2 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
DISCARD 79 [(0,1)] 0 [74] [] [] [] [] [76,77,78,79] CONDITIONAL_S
IDLE 80 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 81 [(1,0)] D [] [] [] [] [] [] none
MERGE 82 [(1,0),(0,0)] D [] [84,85,86,87] [] [] [((0,0),(1,0))] [] none
DISCARD 83 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 84 [(1,0),(0,0)] D [82] [] [] [] [((0,0),(1,0))] [84,85,86,87] CONDITIONAL_S
Y_MEAS 85 [(1,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 86 [(0,0)] HALF_D_PLUS_2 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
DISCARD 87 [(1,0)] 0 [82] [] [] [] [] [84,85,86,87] CONDITIONAL_S
IDLE 88 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 89 [(0,1)] D [] [] [] [] [] [] none
MERGE 90 [(0,1),(0,0)] D [] [92,93,94,95] [] [] [((0,0),(0,1))] [] none
DISCARD 91 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 92 [(0,1),(0,0)] D [90] [] [] [] [((0,0),(0,1))] [92,93,94,95] CONDITIONAL_S
Y_MEAS 93 [(0,1)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 94 [(0,0)] HALF_D_PLUS_2 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
DISCARD 95 [(0,1)] 0 [90] [] [] [] [] [92,93,94,95] CONDITIONAL_S
IDLE 96 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 97 [(1,0)] D [] [] [] [] [] [] none
MERGE 98 [(1,0),(0,0)] D [] [100,101,102,103] [] [] [((0,0),(1,0))] [] none
DISCARD 99 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 100 [(1,0),(0,0)] D [98] [] [] [] [((0,0),(1,0))] [100,101,102,103] CONDITIONAL_S
Y_MEAS 101 [(1,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 102 [(0,0)] HALF_D_PLUS_2 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
DISCARD 103 [(1,0)] 0 [98] [] [] [] [] [100,101,102,103] CONDITIONAL_S
IDLE 104 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 105 [(0,1)] D [] [] [] [] [] [] none
MERGE 106 [(0,1),(0,0)] D [] [108,109,110,111] [] [] [((0,0),(0,1))] [] none
DISCARD 107 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 108 [(0,1),(0,0)] D [106] [] [] [] [((0,0),(0,1))] [108,109,110,111] CONDITIONAL_S
Y_MEAS 109 [(0,1)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 110 [(0,0)] HALF_D_PLUS_2 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
DISCARD 111 [(0,1)] 0 [106] [] [] [] [] [108,109,110,111] CONDITIONAL_S
IDLE 112 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 113 [(1,0)] D [] [] [] [] [] [] none
MERGE 114 [(1,0),(0,0)] D [] [116,117,118,119] [] [] [((0,0),(1,0))] [] none
DISCARD 115 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 116 [(1,0),(0,0)] D [114] [] [] [] [((0,0),(1,0))] [116,117,118,119] CONDITIONAL_S
Y_MEAS 117 [(1,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 118 [(0,0)] HALF_D_PLUS_2 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
DISCARD 119 [(1,0)] 0 [114] [] [] [] [] [116,117,118,119] CONDITIONAL_S
IDLE 120 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 121 [(0,1)] D [] [] [] [] [] [] none
MERGE 122 [(0,1),(0,0)] D [] [124,125,126,127] [] [] [((0,0),(0,1))] [] none
DISCARD 123 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 124 [(0,1),(0,0)] D [122] [] [] [] [((0,0),(0,1))] [124,125,126,127] CONDITIONAL_S
Y_MEAS 125 [(0,1)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 126 [(0,0)] HALF_D_PLUS_2 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
DISCARD 127 [(0,1)] 0 [122] [] [] [] [] [124,125,126,127] CONDITIONAL_S
IDLE 128 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 129 [(1,0)] D [] [] [] [] [] [] none
MERGE 130 [(1,0),(0,0)] D [] [132,133,134,135] [] [] [((0,0),(1,0))] [] none
DISCARD 131 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 132 [(1,0),(0,0)] D [130] [] [] [] [((0,0),(1,0))] [132,133,134,135] CONDITIONAL_S
Y_MEAS 133 [(1,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 134 [(0,0)] HALF_D_PLUS_2 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
DISCARD 135 [(1,0)] 0 [130] [] [] [] [] [132,133,134,135] CONDITIONAL_S
IDLE 136 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 137 [(0,1)] D [] [] [] [] [] [] none
MERGE 138 [(0,1),(0,0)] D [] [140,141,142,143] [] [] [((0,0),(0,1))] [] none
DISCARD 139 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 140 [(0,1),(0,0)] D [138] [] [] [] [((0,0),(0,1))] [140,141,142,143] CONDITIONAL_S
Y_MEAS 141 [(0,1)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 142 [(0,0)] HALF_D_PLUS_2 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
DISCARD 143 [(0,1)] 0 [138] [] [] [] [] [140,141,142,143] CONDITIONAL_S
IDLE 144 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 145 [(1,0)] D [] [] [] [] [] [] none
MERGE 146 [(1,0),(0,0)] D [] [148,149,150,151] [] [] [((0,0),(1,0))] [] none
DISCARD 147 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 148 [(1,0),(0,0)] D [146] [] [] [] [((0,0),(1,0))] [148,149,150,151] CONDITIONAL_S
Y_MEAS 149 [(1,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 150 [(0,0)] HALF_D_PLUS_2 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
DISCARD 151 [(1,0)] 0 [146] [] [] [] [] [148,149,150,151] CONDITIONAL_S
IDLE 152 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 153 [(0,1)] D [] [] [] [] [] [] none
MERGE 154 [(0,1),(0,0)] D [] [156,157,158,159] [] [] [((0,0),(0,1))] [] none
DISCARD 155 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 156 [(0,1),(0,0)] D [154] [] [] [] [((0,0),(0,1))] [156,157,158,159] CONDITIONAL_S
Y_MEAS 157 [(0,1)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 158 [(0,0)] HALF_D_PLUS_2 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
DISCARD 159 [(0,1)] 0 [154] [] [] [] [] [156,157,158,159] CONDITIONAL_S
IDLE 160 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 161 [(1,0)] D [] [] [] [] [] [] none
MERGE 162 [(1,0),(0,0)] D [] [164,165,166,167] [] [] [((0,0),(1,0))] [] none
DISCARD 163 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 164 [(1,0),(0,0)] D [162] [] [] [] [((0,0),(1,0))] [164,165,166,167] CONDITIONAL_S
Y_MEAS 165 [(1,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 166 [(0,0)] HALF_D_PLUS_2 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
DISCARD 167 [(1,0)] 0 [162] [] [] [] [] [164,165,166,167] CONDITIONAL_S
IDLE 168 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 169 [(0,1)] D [] [] [] [] [] [] none
MERGE 170 [(0,1),(0,0)] D [] [172,173,174,175] [] [] [((0,0),(0,1))] [] none
DISCARD 171 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 172 [(0,1),(0,0)] D [170] [] [] [] [((0,0),(0,1))] [172,173,174,175] CONDITIONAL_S
Y_MEAS 173 [(0,1)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 174 [(0,0)] HALF_D_PLUS_2 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
DISCARD 175 [(0,1)] 0 [170] [] [] [] [] [172,173,174,175] CONDITIONAL_S
IDLE 176 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 177 [(1,0)] D [] [] [] [] [] [] none
MERGE 178 [(1,0),(0,0)] D [] [180,181,182,183] [] [] [((0,0),(1,0))] [] none
DISCARD 179 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 180 [(1,0),(0,0)] D [178] [] [] [] [((0,0),(1,0))] [180,181,182,183] CONDITIONAL_S
Y_MEAS 181 [(1,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 182 [(0,0)] HALF_D_PLUS_2 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
DISCARD 183 [(1,0)] 0 [178] [] [] [] [] [180,181,182,183] CONDITIONAL_S
IDLE 184 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 185 [(0,1)] D [] [] [] [] [] [] none
MERGE 186 [(0,1),(0,0)] D [] [188,189,190,191] [] [] [((0,0),(0,1))] [] none
DISCARD 187 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 188 [(0,1),(0,0)] D [186] [] [] [] [((0,0),(0,1))] [188,189,190,191] CONDITIONAL_S
Y_MEAS 189 [(0,1)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 190 [(0,0)] HALF_D_PLUS_2 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
DISCARD 191 [(0,1)] 0 [186] [] [] [] [] [188,189,190,191] CONDITIONAL_S
IDLE 192 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 193 [(1,0)] D [] [] [] [] [] [] none
MERGE 194 [(1,0),(0,0)] D [] [196,197,198,199] [] [] [((0,0),(1,0))] [] none
DISCARD 195 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 196 [(1,0),(0,0)] D [194] [] [] [] [((0,0),(1,0))] [196,197,198,199] CONDITIONAL_S
Y_MEAS 197 [(1,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 198 [(0,0)] HALF_D_PLUS_2 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
DISCARD 199 [(1,0)] 0 [194] [] [] [] [] [196,197,198,199] CONDITIONAL_S
IDLE 200 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 201 [(0,1)] D [] [] [] [] [] [] none
MERGE 202 [(0,1),(0,0)] D [] [204,205,206,207] [] [] [((0,0),(0,1))] [] none
DISCARD 203 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 204 [(0,1),(0,0)] D [202] [] [] [] [((0,0),(0,1))] [204,205,206,207] CONDITIONAL_S
Y_MEAS 205 [(0,1)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 206 [(0,0)] HALF_D_PLUS_2 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
DISCARD 207 [(0,1)] 0 [202] [] [] [] [] [204,205,206,207] CONDITIONAL_S
IDLE 208 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 209 [(1,0)] D [] [] [] [] [] [] none
MERGE 210 [(1,0),(0,0)] D [] [212,213,214,215] [] [] [((0,0),(1,0))] [] none
DISCARD 211 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 212 [(1,0),(0,0)] D [210] [] [] [] [((0,0),(1,0))] [212,213,214,215] CONDITIONAL_S
Y_MEAS 213 [(1,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 214 [(0,0)] HALF_D_PLUS_2 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
DISCARD 215 [(1,0)] 0 [210] [] [] [] [] [212,213,214,215] CONDITIONAL_S
IDLE 216 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 217 [(0,1)] D [] [] [] [] [] [] none
MERGE 218 [(0,1),(0,0)] D [] [220,221,222,223] [] [] [((0,0),(0,1))] [] none
DISCARD 219 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 220 [(0,1),(0,0)] D [218] [] [] [] [((0,0),(0,1))] [220,221,222,223] CONDITIONAL_S
Y_MEAS 221 [(0,1)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 222 [(0,0)] HALF_D_PLUS_2 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
DISCARD 223 [(0,1)] 0 [218] [] [] [] [] [220,221,222,223] CONDITIONAL_S
IDLE 224 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 225 [(1,0)] D [] [] [] [] [] [] none
MERGE 226 [(1,0),(0,0)] D [] [228,229,230,231] [] [] [((0,0),(1,0))] [] none
DISCARD 227 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 228 [(1,0),(0,0)] D [226] [] [] [] [((0,0),(1,0))] [228,229,230,231] CONDITIONAL_S
Y_MEAS 229 [(1,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 230 [(0,0)] HALF_D_PLUS_2 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
DISCARD 231 [(1,0)] 0 [226] [] [] [] [] [228,229,230,231] CONDITIONAL_S
IDLE 232 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 233 [(0,1)] D [] [] [] [] [] [] none
MERGE 234 [(0,1),(0,0)] D [] [236,237,238,239] [] [] [((0,0),(0,1))] [] none
DISCARD 235 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 236 [(0,1),(0,0)] D [234] [] [] [] [((0,0),(0,1))] [236,237,238,239] CONDITIONAL_S
Y_MEAS 237 [(0,1)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 238 [(0,0)] HALF_D_PLUS_2 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
DISCARD 239 [(0,1)] 0 [234] [] [] [] [] [236,237,238,239] CONDITIONAL_S
IDLE 240 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 241 [(1,0)] D [] [] [] [] [] [] none
MERGE 242 [(1,0),(0,0)] D [] [244,245,246,247] [] [] [((0,0),(1,0))] [] none
DISCARD 243 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 244 [(1,0),(0,0)] D [242] [] [] [] [((0,0),(1,0))] [244,245,246,247] CONDITIONAL_S
Y_MEAS 245 [(1,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 246 [(0,0)] HALF_D_PLUS_2 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
DISCARD 247 [(1,0)] 0 [242] [] [] [] [] [244,245,246,247] CONDITIONAL_S
IDLE 248 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 249 [(0,1)] D [] [] [] [] [] [] none
MERGE 250 [(0,1),(0,0)] D [] [252,253,254,255] [] [] [((0,0),(0,1))] [] none
DISCARD 251 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 252 [(0,1),(0,0)] D [250] [] [] [] [((0,0),(0,1))] [252,253,254,255] CONDITIONAL_S
Y_MEAS 253 [(0,1)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 254 [(0,0)] HALF_D_PLUS_2 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
DISCARD 255 [(0,1)] 0 [250] [] [] [] [] [252,253,254,255] CONDITIONAL_S
IDLE 256 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 257 [(1,0)] D [] [] [] [] [] [] none
MERGE 258 [(1,0),(0,0)] D [] [260,261,262,263] [] [] [((0,0),(1,0))] [] none
DISCARD 259 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 260 [(1,0),(0,0)] D [258] [] [] [] [((0,0),(1,0))] [260,261,262,263] CONDITIONAL_S
Y_MEAS 261 [(1,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 262 [(0,0)] HALF_D_PLUS_2 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
DISCARD 263 [(1,0)] 0 [258] [] [] [] [] [260,261,262,263] CONDITIONAL_S
IDLE 264 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 265 [(0,1)] D [] [] [] [] [] [] none
MERGE 266 [(0,1),(0,0)] D [] [268,269,270,271] [] [] [((0,0),(0,1))] [] none
DISCARD 267 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 268 [(0,1),(0,0)] D [266] [] [] [] [((0,0),(0,1))] [268,269,270,271] CONDITIONAL_S
Y_MEAS 269 [(0,1)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 270 [(0,0)] HALF_D_PLUS_2 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
DISCARD 271 [(0,1)] 0 [266] [] [] [] [] [268,269,270,271] CONDITIONAL_S
IDLE 272 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 273 [(1,0)] D [] [] [] [] [] [] none
MERGE 274 [(1,0),(0,0)] D [] [276,277,278,279] [] [] [((0,0),(1,0))] [] none
DISCARD 275 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 276 [(1,0),(0,0)] D [274] [] [] [] [((0,0),(1,0))] [276,277,278,279] CONDITIONAL_S
Y_MEAS 277 [(1,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 278 [(0,0)] HALF_D_PLUS_2 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
DISCARD 279 [(1,0)] 0 [274] [] [] [] [] [276,277,278,279] CONDITIONAL_S
IDLE 280 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 281 [(0,1)] D [] [] [] [] [] [] none
MERGE 282 [(0,1),(0,0)] D [] [284,285,286,287] [] [] [((0,0),(0,1))] [] none
DISCARD 283 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 284 [(0,1),(0,0)] D [282] [] [] [] [((0,0),(0,1))] [284,285,286,287] CONDITIONAL_S
Y_MEAS 285 [(0,1)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 286 [(0,0)] HALF_D_PLUS_2 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
DISCARD 287 [(0,1)] 0 [282] [] [] [] [] [284,285,286,287] CONDITIONAL_S
IDLE 288 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 289 [(1,0)] D [] [] [] [] [] [] none
MERGE 290 [(1,0),(0,0)] D [] [292,293,294,295] [] [] [((0,0),(1,0))] [] none
DISCARD 291 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 292 [(1,0),(0,0)] D [290] [] [] [] [((0,0),(1,0))] [292,293,294,295] CONDITIONAL_S
Y_MEAS 293 [(1,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 294 [(0,0)] HALF_D_PLUS_2 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
DISCARD 295 [(1,0)] 0 [290] [] [] [] [] [292,293,294,295] CONDITIONAL_S
IDLE 296 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 297 [(0,1)] D [] [] [] [] [] [] none
MERGE 298 [(0,1),(0,0)] D [] [300,301,302,303] [] [] [((0,0),(0,1))] [] none
DISCARD 299 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 300 [(0,1),(0,0)] D [298] [] [] [] [((0,0),(0,1))] [300,301,302,303] CONDITIONAL_S
Y_MEAS 301 [(0,1)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 302 [(0,0)] HALF_D_PLUS_2 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
DISCARD 303 [(0,1)] 0 [298] [] [] [] [] [300,301,302,303] CONDITIONAL_S
IDLE 304 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 305 [(1,0)] D [] [] [] [] [] [] none
MERGE 306 [(1,0),(0,0)] D [] [308,309,310,311] [] [] [((0,0),(1,0))] [] none
DISCARD 307 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 308 [(1,0),(0,0)] D [306] [] [] [] [((0,0),(1,0))] [308,309,310,311] CONDITIONAL_S
Y_MEAS 309 [(1,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 310 [(0,0)] HALF_D_PLUS_2 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
DISCARD 311 [(1,0)] 0 [306] [] [] [] [] [308,309,310,311] CONDITIONAL_S
IDLE 312 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 313 [(0,1)] D [] [] [] [] [] [] none
MERGE 314 [(0,1),(0,0)] D [] [316,317,318,319] [] [] [((0,0),(0,1))] [] none
DISCARD 315 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 316 [(0,1),(0,0)] D [314] [] [] [] [((0,0),(0,1))] [316,317,318,319] CONDITIONAL_S
Y_MEAS 317 [(0,1)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 318 [(0,0)] HALF_D_PLUS_2 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
DISCARD 319 [(0,1)] 0 [314] [] [] [] [] [316,317,318,319] CONDITIONAL_S
IDLE 320 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 321 [(1,0)] D [] [] [] [] [] [] none
MERGE 322 [(1,0),(0,0)] D [] [324,325,326,327] [] [] [((0,0),(1,0))] [] none
DISCARD 323 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 324 [(1,0),(0,0)] D [322] [] [] [] [((0,0),(1,0))] [324,325,326,327] CONDITIONAL_S
Y_MEAS 325 [(1,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 326 [(0,0)] HALF_D_PLUS_2 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
DISCARD 327 [(1,0)] 0 [322] [] [] [] [] [324,325,326,327] CONDITIONAL_S
IDLE 328 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 329 [(0,1)] D [] [] [] [] [] [] none
MERGE 330 [(0,1),(0,0)] D [] [332,333,334,335] [] [] [((0,0),(0,1))] [] none
DISCARD 331 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 332 [(0,1),(0,0)] D [330] [] [] [] [((0,0),(0,1))] [332,333,334,335] CONDITIONAL_S
Y_MEAS 333 [(0,1)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 334 [(0,0)] HALF_D_PLUS_2 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
DISCARD 335 [(0,1)] 0 [330] [] [] [] [] [332,333,334,335] CONDITIONAL_S
IDLE 336 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 337 [(1,0)] D [] [] [] [] [] [] none
MERGE 338 [(1,0),(0,0)] D [] [340,341,342,343] [] [] [((0,0),(1,0))] [] none
DISCARD 339 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 340 [(1,0),(0,0)] D [338] [] [] [] [((0,0),(1,0))] [340,341,342,343] CONDITIONAL_S
Y_MEAS 341 [(1,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 342 [(0,0)] HALF_D_PLUS_2 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
DISCARD 343 [(1,0)] 0 [338] [] [] [] [] [340,341,342,343] CONDITIONAL_S
IDLE 344 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 345 [(0,1)] D [] [] [] [] [] [] none
MERGE 346 [(0,1),(0,0)] D [] [348,349,350,351] [] [] [((0,0),(0,1))] [] none
DISCARD 347 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 348 [(0,1),(0,0)] D [346] [] [] [] [((0,0),(0,1))] [348,349,350,351] CONDITIONAL_S
Y_MEAS 349 [(0,1)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 350 [(0,0)] HALF_D_PLUS_2 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
DISCARD 351 [(0,1)] 0 [346] [] [] [] [] [348,349,350,351] CONDITIONAL_S
IDLE 352 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 353 [(1,0)] D [] [] [] [] [] [] none
MERGE 354 [(1,0),(0,0)] D [] [356,357,358,359] [] [] [((0,0),(1,0))] [] none
DISCARD 355 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 356 [(1,0),(0,0)] D [354] [] [] [] [((0,0),(1,0))] [356,357,358,359] CONDITIONAL_S
Y_MEAS 357 [(1,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 358 [(0,0)] HALF_D_PLUS_2 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
DISCARD 359 [(1,0)] 0 [354] [] [] [] [] [356,357,358,359] CONDITIONAL_S
IDLE 360 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 361 [(0,1)] D [] [] [] [] [] [] none
MERGE 362 [(0,1),(0,0)] D [] [364,365,366,367] [] [] [((0,0),(0,1))] [] none
DISCARD 363 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 364 [(0,1),(0,0)] D [362] [] [] [] [((0,0),(0,1))] [364,365,366,367] CONDITIONAL_S
Y_MEAS 365 [(0,1)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 366 [(0,0)] HALF_D_PLUS_2 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
DISCARD 367 [(0,1)] 0 [362] [] [] [] [] [364,365,366,367] CONDITIONAL_S
IDLE 368 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 369 [(1,0)] D [] [] [] [] [] [] none
MERGE 370 [(1,0),(0,0)] D [] [372,373,374,375] [] [] [((0,0),(1,0))] [] none
DISCARD 371 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 372 [(1,0),(0,0)] D [370] [] [] [] [((0,0),(1,0))] [372,373,374,375] CONDITIONAL_S
Y_MEAS 373 [(1,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 374 [(0,0)] HALF_D_PLUS_2 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
DISCARD 375 [(1,0)] 0 [370] [] [] [] [] [372,373,374,375] CONDITIONAL_S
IDLE 376 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 377 [(0,1)] D [] [] [] [] [] [] none
MERGE 378 [(0,1),(0,0)] D [] [380,381,382,383] [] [] [((0,0),(0,1))] [] none
DISCARD 379 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 380 [(0,1),(0,0)] D [378] [] [] [] [((0,0),(0,1))] [380,381,382,383] CONDITIONAL_S
Y_MEAS 381 [(0,1)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 382 [(0,0)] HALF_D_PLUS_2 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
DISCARD 383 [(0,1)] 0 [378] [] [] [] [] [380,381,382,383] CONDITIONAL_S
IDLE 384 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 385 [(1,0)] D [] [] [] [] [] [] none
MERGE 386 [(1,0),(0,0)] D [] [388,389,390,391] [] [] [((0,0),(1,0))] [] none
DISCARD 387 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 388 [(1,0),(0,0)] D [386] [] [] [] [((0,0),(1,0))] [388,389,390,391] CONDITIONAL_S
Y_MEAS 389 [(1,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 390 [(0,0)] HALF_D_PLUS_2 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
DISCARD 391 [(1,0)] 0 [386] [] [] [] [] [388,389,390,391] CONDITIONAL_S
IDLE 392 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 393 [(0,1)] D [] [] [] [] [] [] none
MERGE 394 [(0,1),(0,0)] D [] [396,397,398,399] [] [] [((0,0),(0,1))] [] none
DISCARD 395 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 396 [(0,1),(0,0)] D [394] [] [] [] [((0,0),(0,1))] [396,397,398,399] CONDITIONAL_S
Y_MEAS 397 [(0,1)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 398 [(0,0)] HALF_D_PLUS_2 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
DISCARD 399 [(0,1)] 0 [394] [] [] [] [] [396,397,398,399] CONDITIONAL_S
IDLE 400 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 401 [(1,0)] D [] [] [] [] [] [] none
MERGE 402 [(1,0),(0,0)] D [] [404,405,406,407] [] [] [((0,0),(1,0))] [] none
DISCARD 403 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 404 [(1,0),(0,0)] D [402] [] [] [] [((0,0),(1,0))] [404,405,406,407] CONDITIONAL_S
Y_MEAS 405 [(1,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 406 [(0,0)] HALF_D_PLUS_2 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
DISCARD 407 [(1,0)] 0 [402] [] [] [] [] [404,405,406,407] CONDITIONAL_S
IDLE 408 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 409 [(0,1)] D [] [] [] [] [] [] none
MERGE 410 [(0,1),(0,0)] D [] [412,413,414,415] [] [] [((0,0),(0,1))] [] none
DISCARD 411 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 412 [(0,1),(0,0)] D [410] [] [] [] [((0,0),(0,1))] [412,413,414,415] CONDITIONAL_S
Y_MEAS 413 [(0,1)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 414 [(0,0)] HALF_D_PLUS_2 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
DISCARD 415 [(0,1)] 0 [410] [] [] [] [] [412,413,414,415] CONDITIONAL_S
IDLE 416 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 417 [(1,0)] D [] [] [] [] [] [] none
MERGE 418 [(1,0),(0,0)] D [] [420,421,422,423] [] [] [((0,0),(1,0))] [] none
DISCARD 419 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 420 [(1,0),(0,0)] D [418] [] [] [] [((0,0),(1,0))] [420,421,422,423] CONDITIONAL_S
Y_MEAS 421 [(1,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 422 [(0,0)] HALF_D_PLUS_2 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
DISCARD 423 [(1,0)] 0 [418] [] [] [] [] [420,421,422,423] CONDITIONAL_S
IDLE 424 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 425 [(0,1)] D [] [] [] [] [] [] none
MERGE 426 [(0,1),(0,0)] D [] [428,429,430,431] [] [] [((0,0),(0,1))] [] none
DISCARD 427 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 428 [(0,1),(0,0)] D [426] [] [] [] [((0,0),(0,1))] [428,429,430,431] CONDITIONAL_S
Y_MEAS 429 [(0,1)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 430 [(0,0)] HALF_D_PLUS_2 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
DISCARD 431 [(0,1)] 0 [426] [] [] [] [] [428,429,430,431] CONDITIONAL_S
IDLE 432 [(0,0)] 165 [] [] [] [] [] [] none
INJECT_T 433 [(1,0)] D [] [] [] [] [] [] none
MERGE 434 [(1,0),(0,0)] D [] [436,437,438,439] [] [] [((0,0),(1,0))] [] none
DISCARD 435 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 436 [(1,0),(0,0)] D [434] [] [] [] [((0,0),(1,0))] [436,437,438,439] CONDITIONAL_S
Y_MEAS 437 [(1,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 438 [(0,0)] HALF_D_PLUS_2 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
DISCARD 439 [(1,0)] 0 [434] [] [] [] [] [436,437,438,439] CONDITIONAL_S
IDLE 440 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 441 [(0,1)] D [] [] [] [] [] [] none
MERGE 442 [(0,1),(0,0)] D [] [444,445,446,447] [] [] [((0,0),(0,1))] [] none
DISCARD 443 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 444 [(0,1),(0,0)] D [442] [] [] [] [((0,0),(0,1))] [444,445,446,447] CONDITIONAL_S
Y_MEAS 445 [(0,1)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 446 [(0,0)] HALF_D_PLUS_2 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
DISCARD 447 [(0,1)] 0 [442] [] [] [] [] [444,445,446,447] CONDITIONAL_S
IDLE 448 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 449 [(1,0)] D [] [] [] [] [] [] none
MERGE 450 [(1,0),(0,0)] D [] [452,453,454,455] [] [] [((0,0),(1,0))] [] none
DISCARD 451 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 452 [(1,0),(0,0)] D [450] [] [] [] [((0,0),(1,0))] [452,453,454,455] CONDITIONAL_S
Y_MEAS 453 [(1,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 454 [(0,0)] HALF_D_PLUS_2 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
DISCARD 455 [(1,0)] 0 [450] [] [] [] [] [452,453,454,455] CONDITIONAL_S
IDLE 456 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 457 [(0,1)] D [] [] [] [] [] [] none
MERGE 458 [(0,1),(0,0)] D [] [460,461,462,463] [] [] [((0,0),(0,1))] [] none
DISCARD 459 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 460 [(0,1),(0,0)] D [458] [] [] [] [((0,0),(0,1))] [460,461,462,463] CONDITIONAL_S
Y_MEAS 461 [(0,1)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 462 [(0,0)] HALF_D_PLUS_2 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
DISCARD 463 [(0,1)] 0 [458] [] [] [] [] [460,461,462,463] CONDITIONAL_S
IDLE 464 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 465 [(1,0)] D [] [] [] [] [] [] none
MERGE 466 [(1,0),(0,0)] D [] [468,469,470,471] [] [] [((0,0),(1,0))] [] none
DISCARD 467 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 468 [(1,0),(0,0)] D [466] [] [] [] [((0,0),(1,0))] [468,469,470,471] CONDITIONAL_S
Y_MEAS 469 [(1,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 470 [(0,0)] HALF_D_PLUS_2 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
DISCARD 471 [(1,0)] 0 [466] [] [] [] [] [468,469,470,471] CONDITIONAL_S
IDLE 472 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 473 [(0,1)] D [] [] [] [] [] [] none
MERGE 474 [(0,1),(0,0)] D [] [476,477,478,479] [] [] [((0,0),(0,1))] [] none
DISCARD 475 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 476 [(0,1),(0,0)] D [474] [] [] [] [((0,0),(0,1))] [476,477,478,479] CONDITIONAL_S
Y_MEAS 477 [(0,1)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 478 [(0,0)] HALF_D_PLUS_2 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
DISCARD 479 [(0,1)] 0 [474] [] [] [] [] [476,477,478,479] CONDITIONAL_S
IDLE 480 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 481 [(1,0)] D [] [] [] [] [] [] none
MERGE 482 [(1,0),(0,0)] D [] [484,485,486,487] [] [] [((0,0),(1,0))] [] none
DISCARD 483 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 484 [(1,0),(0,0)] D [482] [] [] [] [((0,0),(1,0))] [484,485,486,487] CONDITIONAL_S
Y_MEAS 485 [(1,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 486 [(0,0)] HALF_D_PLUS_2 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
DISCARD 487 [(1,0)] 0 [482] [] [] [] [] [484,485,486,487] CONDITIONAL_S
IDLE 488 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 489 [(0,1)] D [] [] [] [] [] [] none
MERGE 490 [(0,1),(0,0)] D [] [492,493,494,495] [] [] [((0,0),(0,1))] [] none
DISCARD 491 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 492 [(0,1),(0,0)] D [490] [] [] [] [((0,0),(0,1))] [492,493,494,495] CONDITIONAL_S
Y_MEAS 493 [(0,1)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 494 [(0,0)] HALF_D_PLUS_2 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
DISCARD 495 [(0,1)] 0 [490] [] [] [] [] [492,493,494,495] CONDITIONAL_S
IDLE 496 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 497 [(1,0)] D [] [] [] [] [] [] none
MERGE 498 [(1,0),(0,0)] D [] [500,501,502,503] [] [] [((0,0),(1,0))] [] none
DISCARD 499 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 500 [(1,0),(0,0)] D [498] [] [] [] [((0,0),(1,0))] [500,501,502,503] CONDITIONAL_S
Y_MEAS 501 [(1,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 502 [(0,0)] HALF_D_PLUS_2 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
DISCARD 503 [(1,0)] 0 [498] [] [] [] [] [500,501,502,503] CONDITIONAL_S
IDLE 504 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 505 [(0,1)] D [] [] [] [] [] [] none
MERGE 506 [(0,1),(0,0)] D [] [508,509,510,511] [] [] [((0,0),(0,1))] [] none
DISCARD 507 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 508 [(0,1),(0,0)] D [506] [] [] [] [((0,0),(0,1))] [508,509,510,511] CONDITIONAL_S
Y_MEAS 509 [(0,1)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 510 [(0,0)] HALF_D_PLUS_2 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
DISCARD 511 [(0,1)] 0 [506] [] [] [] [] [508,509,510,511] CONDITIONAL_S
IDLE 512 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 513 [(1,0)] D [] [] [] [] [] [] none
MERGE 514 [(1,0),(0,0)] D [] [516,517,518,519] [] [] [((0,0),(1,0))] [] none
DISCARD 515 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 516 [(1,0),(0,0)] D [514] [] [] [] [((0,0),(1,0))] [516,517,518,519] CONDITIONAL_S
Y_MEAS 517 [(1,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 518 [(0,0)] HALF_D_PLUS_2 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
DISCARD 519 [(1,0)] 0 [514] [] [] [] [] [516,517,518,519] CONDITIONAL_S
IDLE 520 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 521 [(0,1)] D [] [] [] [] [] [] none
MERGE 522 [(0,1),(0,0)] D [] [524,525,526,527] [] [] [((0,0),(0,1))] [] none
DISCARD 523 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 524 [(0,1),(0,0)] D [522] [] [] [] [((0,0),(0,1))] [524,525,526,527] CONDITIONAL_S
Y_MEAS 525 [(0,1)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 526 [(0,0)] HALF_D_PLUS_2 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
DISCARD 527 [(0,1)] 0 [522] [] [] [] [] [524,525,526,527] CONDITIONAL_S
IDLE 528 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 529 [(1,0)] D [] [] [] [] [] [] none
MERGE 530 [(1,0),(0,0)] D [] [532,533,534,535] [] [] [((0,0),(1,0))] [] none
DISCARD 531 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 532 [(1,0),(0,0)] D [530] [] [] [] [((0,0),(1,0))] [532,533,534,535] CONDITIONAL_S
Y_MEAS 533 [(1,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 534 [(0,0)] HALF_D_PLUS_2 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
DISCARD 535 [(1,0)] 0 [530] [] [] [] [] [532,533,534,535] CONDITIONAL_S
IDLE 536 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 537 [(0,1)] D [] [] [] [] [] [] none
MERGE 538 [(0,1),(0,0)] D [] [540,541,542,543] [] [] [((0,0),(0,1))] [] none
DISCARD 539 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 540 [(0,1),(0,0)] D [538] [] [] [] [((0,0),(0,1))] [540,541,542,543] CONDITIONAL_S
Y_MEAS 541 [(0,1)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 542 [(0,0)] HALF_D_PLUS_2 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
DISCARD 543 [(0,1)] 0 [538] [] [] [] [] [540,541,542,543] CONDITIONAL_S
IDLE 544 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 545 [(1,0)] D [] [] [] [] [] [] none
MERGE 546 [(1,0),(0,0)] D [] [548,549,550,551] [] [] [((0,0),(1,0))] [] none
DISCARD 547 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 548 [(1,0),(0,0)] D [546] [] [] [] [((0,0),(1,0))] [548,549,550,551] CONDITIONAL_S
Y_MEAS 549 [(1,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 550 [(0,0)] HALF_D_PLUS_2 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
DISCARD 551 [(1,0)] 0 [546] [] [] [] [] [548,549,550,551] CONDITIONAL_S
IDLE 552 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 553 [(0,1)] D [] [] [] [] [] [] none
MERGE 554 [(0,1),(0,0)] D [] [556,557,558,559] [] [] [((0,0),(0,1))] [] none
DISCARD 555 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 556 [(0,1),(0,0)] D [554] [] [] [] [((0,0),(0,1))] [556,557,558,559] CONDITIONAL_S
Y_MEAS 557 [(0,1)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 558 [(0,0)] HALF_D_PLUS_2 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
DISCARD 559 [(0,1)] 0 [554] [] [] [] [] [556,557,558,559] CONDITIONAL_S
IDLE 560 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 561 [(1,0)] D [] [] [] [] [] [] none
MERGE 562 [(1,0),(0,0)] D [] [564,565,566,567] [] [] [((0,0),(1,0))] [] none
DISCARD 563 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 564 [(1,0),(0,0)] D [562] [] [] [] [((0,0),(1,0))] [564,565,566,567] CONDITIONAL_S
Y_MEAS 565 [(1,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 566 [(0,0)] HALF_D_PLUS_2 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
DISCARD 567 [(1,0)] 0 [562] [] [] [] [] [564,565,566,567] CONDITIONAL_S
IDLE 568 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 569 [(0,1)] D [] [] [] [] [] [] none
MERGE 570 [(0,1),(0,0)] D [] [572,573,574,575] [] [] [((0,0),(0,1))] [] none
DISCARD 571 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 572 [(0,1),(0,0)] D [570] [] [] [] [((0,0),(0,1))] [572,573,574,575] CONDITIONAL_S
Y_MEAS 573 [(0,1)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 574 [(0,0)] HALF_D_PLUS_2 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
DISCARD 575 [(0,1)] 0 [570] [] [] [] [] [572,573,574,575] CONDITIONAL_S
IDLE 576 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 577 [(1,0)] D [] [] [] [] [] [] none
MERGE 578 [(1,0),(0,0)] D [] [580,581,582,583] [] [] [((0,0),(1,0))] [] none
DISCARD 579 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 580 [(1,0),(0,0)] D [578] [] [] [] [((0,0),(1,0))] [580,581,582,583] CONDITIONAL_S
Y_MEAS 581 [(1,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 582 [(0,0)] HALF_D_PLUS_2 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
DISCARD 583 [(1,0)] 0 [578] [] [] [] [] [580,581,582,583] CONDITIONAL_S
IDLE 584 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 585 [(0,1)] D [] [] [] [] [] [] none
MERGE 586 [(0,1),(0,0)] D [] [588,589,590,591] [] [] [((0,0),(0,1))] [] none
DISCARD 587 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 588 [(0,1),(0,0)] D [586] [] [] [] [((0,0),(0,1))] [588,589,590,591] CONDITIONAL_S
Y_MEAS 589 [(0,1)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 590 [(0,0)] HALF_D_PLUS_2 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
DISCARD 591 [(0,1)] 0 [586] [] [] [] [] [588,589,590,591] CONDITIONAL_S
IDLE 592 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 593 [(1,0)] D [] [] [] [] [] [] none
MERGE 594 [(1,0),(0,0)] D [] [596,597,598,599] [] [] [((0,0),(1,0))] [] none
DISCARD 595 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 596 [(1,0),(0,0)] D [594] [] [] [] [((0,0),(1,0))] [596,597,598,599] CONDITIONAL_S
Y_MEAS 597 [(1,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 598 [(0,0)] HALF_D_PLUS_2 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
DISCARD 599 [(1,0)] 0 [594] [] [] [] [] [596,597,598,599] CONDITIONAL_S
IDLE 600 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 601 [(0,1)] D [] [] [] [] [] [] none
MERGE 602 [(0,1),(0,0)] D [] [604,605,606,607] [] [] [((0,0),(0,1))] [] none
DISCARD 603 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 604 [(0,1),(0,0)] D [602] [] [] [] [((0,0),(0,1))] [604,605,606,607] CONDITIONAL_S
Y_MEAS 605 [(0,1)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 606 [(0,0)] HALF_D_PLUS_2 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
DISCARD 607 [(0,1)] 0 [602] [] [] [] [] [604,605,606,607] CONDITIONAL_S
IDLE 608 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 609 [(1,0)] D [] [] [] [] [] [] none
MERGE 610 [(1,0),(0,0)] D [] [612,613,614,615] [] [] [((0,0),(1,0))] [] none
DISCARD 611 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 612 [(1,0),(0,0)] D [610] [] [] [] [((0,0),(1,0))] [612,613,614,615] CONDITIONAL_S
Y_MEAS 613 [(1,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 614 [(0,0)] HALF_D_PLUS_2 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
DISCARD 615 [(1,0)] 0 [610] [] [] [] [] [612,613,614,615] CONDITIONAL_S
IDLE 616 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 617 [(0,1)] D [] [] [] [] [] [] none
MERGE 618 [(0,1),(0,0)] D [] [620,621,622,623] [] [] [((0,0),(0,1))] [] none
DISCARD 619 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 620 [(0,1),(0,0)] D [618] [] [] [] [((0,0),(0,1))] [620,621,622,623] CONDITIONAL_S
Y_MEAS 621 [(0,1)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 622 [(0,0)] HALF_D_PLUS_2 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
DISCARD 623 [(0,1)] 0 [618] [] [] [] [] [620,621,622,623] CONDITIONAL_S
IDLE 624 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 625 [(1,0)] D [] [] [] [] [] [] none
MERGE 626 [(1,0),(0,0)] D [] [628,629,630,631] [] [] [((0,0),(1,0))] [] none
DISCARD 627 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 628 [(1,0),(0,0)] D [626] [] [] [] [((0,0),(1,0))] [628,629,630,631] CONDITIONAL_S
Y_MEAS 629 [(1,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 630 [(0,0)] HALF_D_PLUS_2 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
DISCARD 631 [(1,0)] 0 [626] [] [] [] [] [628,629,630,631] CONDITIONAL_S
IDLE 632 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 633 [(0,1)] D [] [] [] [] [] [] none
MERGE 634 [(0,1),(0,0)] D [] [636,637,638,639] [] [] [((0,0),(0,1))] [] none
DISCARD 635 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 636 [(0,1),(0,0)] D [634] [] [] [] [((0,0),(0,1))] [636,637,638,639] CONDITIONAL_S
Y_MEAS 637 [(0,1)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 638 [(0,0)] HALF_D_PLUS_2 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
DISCARD 639 [(0,1)] 0 [634] [] [] [] [] [636,637,638,639] CONDITIONAL_S
IDLE 640 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 641 [(1,0)] D [] [] [] [] [] [] none
MERGE 642 [(1,0),(0,0)] D [] [644,645,646,647] [] [] [((0,0),(1,0))] [] none
DISCARD 643 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 644 [(1,0),(0,0)] D [642] [] [] [] [((0,0),(1,0))] [644,645,646,647] CONDITIONAL_S
Y_MEAS 645 [(1,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 646 [(0,0)] HALF_D_PLUS_2 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
DISCARD 647 [(1,0)] 0 [642] [] [] [] [] [644,645,646,647] CONDITIONAL_S
IDLE 648 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 649 [(0,1)] D [] [] [] [] [] [] none
MERGE 650 [(0,1),(0,0)] D [] [652,653,654,655] [] [] [((0,0),(0,1))] [] none
DISCARD 651 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 652 [(0,1),(0,0)] D [650] [] [] [] [((0,0),(0,1))] [652,653,654,655] CONDITIONAL_S
Y_MEAS 653 [(0,1)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 654 [(0,0)] HALF_D_PLUS_2 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
DISCARD 655 [(0,1)] 0 [650] [] [] [] [] [652,653,654,655] CONDITIONAL_S
IDLE 656 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 657 [(1,0)] D [] [] [] [] [] [] none
MERGE 658 [(1,0),(0,0)] D [] [660,661,662,663] [] [] [((0,0),(1,0))] [] none
DISCARD 659 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 660 [(1,0),(0,0)] D [658] [] [] [] [((0,0),(1,0))] [660,661,662,663] CONDITIONAL_S
Y_MEAS 661 [(1,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 662 [(0,0)] HALF_D_PLUS_2 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
DISCARD 663 [(1,0)] 0 [658] [] [] [] [] [660,661,662,663] CONDITIONAL_S
IDLE 664 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 665 [(0,1)] D [] [] [] [] [] [] none
MERGE 666 [(0,1),(0,0)] D [] [668,669,670,671] [] [] [((0,0),(0,1))] [] none
DISCARD 667 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 668 [(0,1),(0,0)] D [666] [] [] [] [((0,0),(0,1))] [668,669,670,671] CONDITIONAL_S
Y_MEAS 669 [(0,1)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 670 [(0,0)] HALF_D_PLUS_2 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
DISCARD 671 [(0,1)] 0 [666] [] [] [] [] [668,669,670,671] CONDITIONAL_S
IDLE 672 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 673 [(1,0)] D [] [] [] [] [] [] none
MERGE 674 [(1,0),(0,0)] D [] [676,677,678,679] [] [] [((0,0),(1,0))] [] none
DISCARD 675 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 676 [(1,0),(0,0)] D [674] [] [] [] [((0,0),(1,0))] [676,677,678,679] CONDITIONAL_S
Y_MEAS 677 [(1,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 678 [(0,0)] HALF_D_PLUS_2 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
DISCARD 679 [(1,0)] 0 [674] [] [] [] [] [676,677,678,679] CONDITIONAL_S
IDLE 680 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 681 [(0,1)] D [] [] [] [] [] [] none
MERGE 682 [(0,1),(0,0)] D [] [684,685,686,687] [] [] [((0,0),(0,1))] [] none
DISCARD 683 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 684 [(0,1),(0,0)] D [682] [] [] [] [((0,0),(0,1))] [684,685,686,687] CONDITIONAL_S
Y_MEAS 685 [(0,1)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 686 [(0,0)] HALF_D_PLUS_2 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
DISCARD 687 [(0,1)] 0 [682] [] [] [] [] [684,685,686,687] CONDITIONAL_S
IDLE 688 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 689 [(1,0)] D [] [] [] [] [] [] none
MERGE 690 [(1,0),(0,0)] D [] [692,693,694,695] [] [] [((0,0),(1,0))] [] none
DISCARD 691 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 692 [(1,0),(0,0)] D [690] [] [] [] [((0,0),(1,0))] [692,693,694,695] CONDITIONAL_S
Y_MEAS 693 [(1,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 694 [(0,0)] HALF_D_PLUS_2 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
DISCARD 695 [(1,0)] 0 [690] [] [] [] [] [692,693,694,695] CONDITIONAL_S
IDLE 696 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 697 [(0,1)] D [] [] [] [] [] [] none
MERGE 698 [(0,1),(0,0)] D [] [700,701,702,703] [] [] [((0,0),(0,1))] [] none
DISCARD 699 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 700 [(0,1),(0,0)] D [698] [] [] [] [((0,0),(0,1))] [700,701,702,703] CONDITIONAL_S
Y_MEAS 701 [(0,1)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 702 [(0,0)] HALF_D_PLUS_2 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
DISCARD 703 [(0,1)] 0 [698] [] [] [] [] [700,701,702,703] CONDITIONAL_S
IDLE 704 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 705 [(1,0)] D [] [] [] [] [] [] none
MERGE 706 [(1,0),(0,0)] D [] [708,709,710,711] [] [] [((0,0),(1,0))] [] none
DISCARD 707 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 708 [(1,0),(0,0)] D [706] [] [] [] [((0,0),(1,0))] [708,709,710,711] CONDITIONAL_S
Y_MEAS 709 [(1,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 710 [(0,0)] HALF_D_PLUS_2 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
DISCARD 711 [(1,0)] 0 [706] [] [] [] [] [708,709,710,711] CONDITIONAL_S
IDLE 712 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 713 [(0,1)] D [] [] [] [] [] [] none
MERGE 714 [(0,1),(0,0)] D [] [716,717,718,719] [] [] [((0,0),(0,1))] [] none
DISCARD 715 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 716 [(0,1),(0,0)] D [714] [] [] [] [((0,0),(0,1))] [716,717,718,719] CONDITIONAL_S
Y_MEAS 717 [(0,1)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 718 [(0,0)] HALF_D_PLUS_2 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
DISCARD 719 [(0,1)] 0 [714] [] [] [] [] [716,717,718,719] CONDITIONAL_S
IDLE 720 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 721 [(1,0)] D [] [] [] [] [] [] none
MERGE 722 [(1,0),(0,0)] D [] [724,725,726,727] [] [] [((0,0),(1,0))] [] none
DISCARD 723 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 724 [(1,0),(0,0)] D [722] [] [] [] [((0,0),(1,0))] [724,725,726,727] CONDITIONAL_S
Y_MEAS 725 [(1,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 726 [(0,0)] HALF_D_PLUS_2 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
DISCARD 727 [(1,0)] 0 [722] [] [] [] [] [724,725,726,727] CONDITIONAL_S
IDLE 728 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 729 [(0,1)] D [] [] [] [] [] [] none
MERGE 730 [(0,1),(0,0)] D [] [732,733,734,735] [] [] [((0,0),(0,1))] [] none
DISCARD 731 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 732 [(0,1),(0,0)] D [730] [] [] [] [((0,0),(0,1))] [732,733,734,735] CONDITIONAL_S
Y_MEAS 733 [(0,1)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 734 [(0,0)] HALF_D_PLUS_2 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
DISCARD 735 [(0,1)] 0 [730] [] [] [] [] [732,733,734,735] CONDITIONAL_S
IDLE 736 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 737 [(1,0)] D [] [] [] [] [] [] none
MERGE 738 [(1,0),(0,0)] D [] [740,741,742,743] [] [] [((0,0),(1,0))] [] none
DISCARD 739 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 740 [(1,0),(0,0)] D [738] [] [] [] [((0,0),(1,0))] [740,741,742,743] CONDITIONAL_S
Y_MEAS 741 [(1,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 742 [(0,0)] HALF_D_PLUS_2 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
DISCARD 743 [(1,0)] 0 [738] [] [] [] [] [740,741,742,743] CONDITIONAL_S
IDLE 744 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 745 [(0,1)] D [] [] [] [] [] [] none
MERGE 746 [(0,1),(0,0)] D [] [748,749,750,751] [] [] [((0,0),(0,1))] [] none
DISCARD 747 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 748 [(0,1),(0,0)] D [746] [] [] [] [((0,0),(0,1))] [748,749,750,751] CONDITIONAL_S
Y_MEAS 749 [(0,1)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 750 [(0,0)] HALF_D_PLUS_2 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
DISCARD 751 [(0,1)] 0 [746] [] [] [] [] [748,749,750,751] CONDITIONAL_S
IDLE 752 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 753 [(1,0)] D [] [] [] [] [] [] none
MERGE 754 [(1,0),(0,0)] D [] [756,757,758,759] [] [] [((0,0),(1,0))] [] none
DISCARD 755 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 756 [(1,0),(0,0)] D [754] [] [] [] [((0,0),(1,0))] [756,757,758,759] CONDITIONAL_S
Y_MEAS 757 [(1,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 758 [(0,0)] HALF_D_PLUS_2 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
DISCARD 759 [(1,0)] 0 [754] [] [] [] [] [756,757,758,759] CONDITIONAL_S
IDLE 760 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 761 [(0,1)] D [] [] [] [] [] [] none
MERGE 762 [(0,1),(0,0)] D [] [764,765,766,767] [] [] [((0,0),(0,1))] [] none
DISCARD 763 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 764 [(0,1),(0,0)] D [762] [] [] [] [((0,0),(0,1))] [764,765,766,767] CONDITIONAL_S
Y_MEAS 765 [(0,1)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 766 [(0,0)] HALF_D_PLUS_2 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
DISCARD 767 [(0,1)] 0 [762] [] [] [] [] [764,765,766,767] CONDITIONAL_S
IDLE 768 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 769 [(1,0)] D [] [] [] [] [] [] none
MERGE 770 [(1,0),(0,0)] D [] [772,773,774,775] [] [] [((0,0),(1,0))] [] none
DISCARD 771 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 772 [(1,0),(0,0)] D [770] [] [] [] [((0,0),(1,0))] [772,773,774,775] CONDITIONAL_S
Y_MEAS 773 [(1,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 774 [(0,0)] HALF_D_PLUS_2 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
DISCARD 775 [(1,0)] 0 [770] [] [] [] [] [772,773,774,775] CONDITIONAL_S
IDLE 776 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 777 [(0,1)] D [] [] [] [] [] [] none
MERGE 778 [(0,1),(0,0)] D [] [780,781,782,783] [] [] [((0,0),(0,1))] [] none
DISCARD 779 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 780 [(0,1),(0,0)] D [778] [] [] [] [((0,0),(0,1))] [780,781,782,783] CONDITIONAL_S
Y_MEAS 781 [(0,1)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 782 [(0,0)] HALF_D_PLUS_2 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
DISCARD 783 [(0,1)] 0 [778] [] [] [] [] [780,781,782,783] CONDITIONAL_S
IDLE 784 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 785 [(1,0)] D [] [] [] [] [] [] none
MERGE 786 [(1,0),(0,0)] D [] [788,789,790,791] [] [] [((0,0),(1,0))] [] none
DISCARD 787 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 788 [(1,0),(0,0)] D [786] [] [] [] [((0,0),(1,0))] [788,789,790,791] CONDITIONAL_S
Y_MEAS 789 [(1,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 790 [(0,0)] HALF_D_PLUS_2 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
DISCARD 791 [(1,0)] 0 [786] [] [] [] [] [788,789,790,791] CONDITIONAL_S
IDLE 792 [(0,0)] 4 [] [] [] [] [] [] none
INJECT_T 793 [(0,1)] D [] [] [] [] [] [] none
MERGE 794 [(0,1),(0,0)] D [] [796,797,798,799] [] [] [((0,0),(0,1))] [] none
DISCARD 795 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 796 [(0,1),(0,0)] D [794] [] [] [] [((0,0),(0,1))] [796,797,798,799] CONDITIONAL_S
Y_MEAS 797 [(0,1)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 798 [(0,0)] HALF_D_PLUS_2 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
DISCARD 799 [(0,1)] 0 [794] [] [] [] [] [796,797,798,799] CONDITIONAL_S
IDLE 800 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 801 [(1,0)] D [] [] [] [] [] [] none
MERGE 802 [(1,0),(0,0)] D [] [804,805,806,807] [] [] [((0,0),(1,0))] [] none
DISCARD 803 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 804 [(1,0),(0,0)] D [802] [] [] [] [((0,0),(1,0))] [804,805,806,807] CONDITIONAL_S
Y_MEAS 805 [(1,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 806 [(0,0)] HALF_D_PLUS_2 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
DISCARD 807 [(1,0)] 0 [802] [] [] [] [] [804,805,806,807] CONDITIONAL_S
IDLE 808 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 809 [(0,1)] D [] [] [] [] [] [] none
MERGE 810 [(0,1),(0,0)] D [] [812,813,814,815] [] [] [((0,0),(0,1))] [] none
DISCARD 811 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 812 [(0,1),(0,0)] D [810] [] [] [] [((0,0),(0,1))] [812,813,814,815] CONDITIONAL_S
Y_MEAS 813 [(0,1)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 814 [(0,0)] HALF_D_PLUS_2 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
DISCARD 815 [(0,1)] 0 [810] [] [] [] [] [812,813,814,815] CONDITIONAL_S
IDLE 816 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 817 [(1,0)] D [] [] [] [] [] [] none
MERGE 818 [(1,0),(0,0)] D [] [820,821,822,823] [] [] [((0,0),(1,0))] [] none
DISCARD 819 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 820 [(1,0),(0,0)] D [818] [] [] [] [((0,0),(1,0))] [820,821,822,823] CONDITIONAL_S
Y_MEAS 821 [(1,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 822 [(0,0)] HALF_D_PLUS_2 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
DISCARD 823 [(1,0)] 0 [818] [] [] [] [] [820,821,822,823] CONDITIONAL_S
IDLE 824 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 825 [(0,1)] D [] [] [] [] [] [] none
MERGE 826 [(0,1),(0,0)] D [] [828,829,830,831] [] [] [((0,0),(0,1))] [] none
DISCARD 827 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 828 [(0,1),(0,0)] D [826] [] [] [] [((0,0),(0,1))] [828,829,830,831] CONDITIONAL_S
Y_MEAS 829 [(0,1)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 830 [(0,0)] HALF_D_PLUS_2 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
DISCARD 831 [(0,1)] 0 [826] [] [] [] [] [828,829,830,831] CONDITIONAL_S
IDLE 832 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 833 [(1,0)] D [] [] [] [] [] [] none
MERGE 834 [(1,0),(0,0)] D [] [836,837,838,839] [] [] [((0,0),(1,0))] [] none
DISCARD 835 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 836 [(1,0),(0,0)] D [834] [] [] [] [((0,0),(1,0))] [836,837,838,839] CONDITIONAL_S
Y_MEAS 837 [(1,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 838 [(0,0)] HALF_D_PLUS_2 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
DISCARD 839 [(1,0)] 0 [834] [] [] [] [] [836,837,838,839] CONDITIONAL_S
IDLE 840 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 841 [(0,1)] D [] [] [] [] [] [] none
MERGE 842 [(0,1),(0,0)] D [] [844,845,846,847] [] [] [((0,0),(0,1))] [] none
DISCARD 843 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 844 [(0,1),(0,0)] D [842] [] [] [] [((0,0),(0,1))] [844,845,846,847] CONDITIONAL_S
Y_MEAS 845 [(0,1)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 846 [(0,0)] HALF_D_PLUS_2 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
DISCARD 847 [(0,1)] 0 [842] [] [] [] [] [844,845,846,847] CONDITIONAL_S
IDLE 848 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 849 [(1,0)] D [] [] [] [] [] [] none
MERGE 850 [(1,0),(0,0)] D [] [852,853,854,855] [] [] [((0,0),(1,0))] [] none
DISCARD 851 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 852 [(1,0),(0,0)] D [850] [] [] [] [((0,0),(1,0))] [852,853,854,855] CONDITIONAL_S
Y_MEAS 853 [(1,0)] HALF_D_PLUS_2 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 854 [(0,0)] HALF_D_PLUS_2 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
DISCARD 855 [(1,0)] 0 [850] [] [] [] [] [852,853,854,855] CONDITIONAL_S
IDLE 856 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 857 [(0,1)] D [] [] [] [] [] [] none
MERGE 858 [(0,1),(0,0)] D [] [860,861,862,863] [] [] [((0,0),(0,1))] [] none
DISCARD 859 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 860 [(0,1),(0,0)] D [858] [] [] [] [((0,0),(0,1))] [860,861,862,863] CONDITIONAL_S
Y_MEAS 861 [(0,1)] HALF_D_PLUS_2 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 862 [(0,0)] HALF_D_PLUS_2 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
DISCARD 863 [(0,1)] 0 [858] [] [] [] [] [860,861,862,863] CONDITIONAL_S
IDLE 864 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 865 [(1,0)] D [] [] [] [] [] [] none
MERGE 866 [(1,0),(0,0)] D [] [868,869,870,871] [] [] [((0,0),(1,0))] [] none
DISCARD 867 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 868 [(1,0),(0,0)] D [866] [] [] [] [((0,0),(1,0))] [868,869,870,871] CONDITIONAL_S
Y_MEAS 869 [(1,0)] HALF_D_PLUS_2 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 870 [(0,0)] HALF_D_PLUS_2 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
DISCARD 871 [(1,0)] 0 [866] [] [] [] [] [868,869,870,871] CONDITIONAL_S
IDLE 872 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 873 [(0,1)] D [] [] [] [] [] [] none
MERGE 874 [(0,1),(0,0)] D [] [876,877,878,879] [] [] [((0,0),(0,1))] [] none
DISCARD 875 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 876 [(0,1),(0,0)] D [874] [] [] [] [((0,0),(0,1))] [876,877,878,879] CONDITIONAL_S
Y_MEAS 877 [(0,1)] HALF_D_PLUS_2 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 878 [(0,0)] HALF_D_PLUS_2 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
DISCARD 879 [(0,1)] 0 [874] [] [] [] [] [876,877,878,879] CONDITIONAL_S
IDLE 880 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 881 [(1,0)] D [] [] [] [] [] [] none
MERGE 882 [(1,0),(0,0)] D [] [884,885,886,887] [] [] [((0,0),(1,0))] [] none
DISCARD 883 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 884 [(1,0),(0,0)] D [882] [] [] [] [((0,0),(1,0))] [884,885,886,887] CONDITIONAL_S
Y_MEAS 885 [(1,0)] HALF_D_PLUS_2 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 886 [(0,0)] HALF_D_PLUS_2 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
DISCARD 887 [(1,0)] 0 [882] [] [] [] [] [884,885,886,887] CONDITIONAL_S
IDLE 888 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 889 [(0,1)] D [] [] [] [] [] [] none
MERGE 890 [(0,1),(0,0)] D [] [892,893,894,895] [] [] [((0,0),(0,1))] [] none
DISCARD 891 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 892 [(0,1),(0,0)] D [890] [] [] [] [((0,0),(0,1))] [892,893,894,895] CONDITIONAL_S
Y_MEAS 893 [(0,1)] HALF_D_PLUS_2 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 894 [(0,0)] HALF_D_PLUS_2 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
DISCARD 895 [(0,1)] 0 [890] [] [] [] [] [892,893,894,895] CONDITIONAL_S
IDLE 896 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 897 [(1,0)] D [] [] [] [] [] [] none
MERGE 898 [(1,0),(0,0)] D [] [900,901,902,903] [] [] [((0,0),(1,0))] [] none
DISCARD 899 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 900 [(1,0),(0,0)] D [898] [] [] [] [((0,0),(1,0))] [900,901,902,903] CONDITIONAL_S
Y_MEAS 901 [(1,0)] HALF_D_PLUS_2 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 902 [(0,0)] HALF_D_PLUS_2 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
DISCARD 903 [(1,0)] 0 [898] [] [] [] [] [900,901,902,903] CONDITIONAL_S
IDLE 904 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 905 [(0,1)] D [] [] [] [] [] [] none
MERGE 906 [(0,1),(0,0)] D [] [908,909,910,911] [] [] [((0,0),(0,1))] [] none
DISCARD 907 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 908 [(0,1),(0,0)] D [906] [] [] [] [((0,0),(0,1))] [908,909,910,911] CONDITIONAL_S
Y_MEAS 909 [(0,1)] HALF_D_PLUS_2 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 910 [(0,0)] HALF_D_PLUS_2 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
DISCARD 911 [(0,1)] 0 [906] [] [] [] [] [908,909,910,911] CONDITIONAL_S
IDLE 912 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 913 [(1,0)] D [] [] [] [] [] [] none
MERGE 914 [(1,0),(0,0)] D [] [916,917,918,919] [] [] [((0,0),(1,0))] [] none
DISCARD 915 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 916 [(1,0),(0,0)] D [914] [] [] [] [((0,0),(1,0))] [916,917,918,919] CONDITIONAL_S
Y_MEAS 917 [(1,0)] HALF_D_PLUS_2 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 918 [(0,0)] HALF_D_PLUS_2 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
DISCARD 919 [(1,0)] 0 [914] [] [] [] [] [916,917,918,919] CONDITIONAL_S
IDLE 920 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 921 [(0,1)] D [] [] [] [] [] [] none
MERGE 922 [(0,1),(0,0)] D [] [924,925,926,927] [] [] [((0,0),(0,1))] [] none
DISCARD 923 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 924 [(0,1),(0,0)] D [922] [] [] [] [((0,0),(0,1))] [924,925,926,927] CONDITIONAL_S
Y_MEAS 925 [(0,1)] HALF_D_PLUS_2 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 926 [(0,0)] HALF_D_PLUS_2 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
DISCARD 927 [(0,1)] 0 [922] [] [] [] [] [924,925,926,927] CONDITIONAL_S
IDLE 928 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 929 [(1,0)] D [] [] [] [] [] [] none
MERGE 930 [(1,0),(0,0)] D [] [932,933,934,935] [] [] [((0,0),(1,0))] [] none
DISCARD 931 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 932 [(1,0),(0,0)] D [930] [] [] [] [((0,0),(1,0))] [932,933,934,935] CONDITIONAL_S
Y_MEAS 933 [(1,0)] HALF_D_PLUS_2 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 934 [(0,0)] HALF_D_PLUS_2 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
DISCARD 935 [(1,0)] 0 [930] [] [] [] [] [932,933,934,935] CONDITIONAL_S
IDLE 936 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 937 [(0,1)] D [] [] [] [] [] [] none
MERGE 938 [(0,1),(0,0)] D [] [940,941,942,943] [] [] [((0,0),(0,1))] [] none
DISCARD 939 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 940 [(0,1),(0,0)] D [938] [] [] [] [((0,0),(0,1))] [940,941,942,943] CONDITIONAL_S
Y_MEAS 941 [(0,1)] HALF_D_PLUS_2 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 942 [(0,0)] HALF_D_PLUS_2 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
DISCARD 943 [(0,1)] 0 [938] [] [] [] [] [940,941,942,943] CONDITIONAL_S
IDLE 944 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 945 [(1,0)] D [] [] [] [] [] [] none
MERGE 946 [(1,0),(0,0)] D [] [948,949,950,951] [] [] [((0,0),(1,0))] [] none
DISCARD 947 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 948 [(1,0),(0,0)] D [946] [] [] [] [((0,0),(1,0))] [948,949,950,951] CONDITIONAL_S
Y_MEAS 949 [(1,0)] HALF_D_PLUS_2 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 950 [(0,0)] HALF_D_PLUS_2 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
DISCARD 951 [(1,0)] 0 [946] [] [] [] [] [948,949,950,951] CONDITIONAL_S
IDLE 952 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 953 [(0,1)] D [] [] [] [] [] [] none
MERGE 954 [(0,1),(0,0)] D [] [956,957,958,959] [] [] [((0,0),(0,1))] [] none
DISCARD 955 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 956 [(0,1),(0,0)] D [954] [] [] [] [((0,0),(0,1))] [956,957,958,959] CONDITIONAL_S
Y_MEAS 957 [(0,1)] HALF_D_PLUS_2 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 958 [(0,0)] HALF_D_PLUS_2 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
DISCARD 959 [(0,1)] 0 [954] [] [] [] [] [956,957,958,959] CONDITIONAL_S
IDLE 960 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 961 [(1,0)] D [] [] [] [] [] [] none
MERGE 962 [(1,0),(0,0)] D [] [964,965,966,967] [] [] [((0,0),(1,0))] [] none
DISCARD 963 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 964 [(1,0),(0,0)] D [962] [] [] [] [((0,0),(1,0))] [964,965,966,967] CONDITIONAL_S
Y_MEAS 965 [(1,0)] HALF_D_PLUS_2 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 966 [(0,0)] HALF_D_PLUS_2 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
DISCARD 967 [(1,0)] 0 [962] [] [] [] [] [964,965,966,967] CONDITIONAL_S
IDLE 968 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 969 [(0,1)] D [] [] [] [] [] [] none
MERGE 970 [(0,1),(0,0)] D [] [972,973,974,975] [] [] [((0,0),(0,1))] [] none
DISCARD 971 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 972 [(0,1),(0,0)] D [970] [] [] [] [((0,0),(0,1))] [972,973,974,975] CONDITIONAL_S
Y_MEAS 973 [(0,1)] HALF_D_PLUS_2 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
IDLE 974 [(0,0)] HALF_D_PLUS_2 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
DISCARD 975 [(0,1)] 0 [970] [] [] [] [] [972,973,974,975] CONDITIONAL_S
IDLE 976 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 977 [(1,0)] D [] [] [] [] [] [] none
MERGE 978 [(1,0),(0,0)] D [] [980,981,982,983] [] [] [((0,0),(1,0))] [] none
DISCARD 979 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 980 [(1,0),(0,0)] D [978] [] [] [] [((0,0),(1,0))] [980,981,982,983] CONDITIONAL_S
Y_MEAS 981 [(1,0)] HALF_D_PLUS_2 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
IDLE 982 [(0,0)] HALF_D_PLUS_2 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
DISCARD 983 [(1,0)] 0 [978] [] [] [] [] [980,981,982,983] CONDITIONAL_S
IDLE 984 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 985 [(0,1)] D [] [] [] [] [] [] none
MERGE 986 [(0,1),(0,0)] D [] [988,989,990,991] [] [] [((0,0),(0,1))] [] none
DISCARD 987 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 988 [(0,1),(0,0)] D [986] [] [] [] [((0,0),(0,1))] [988,989,990,991] CONDITIONAL_S
Y_MEAS 989 [(0,1)] HALF_D_PLUS_2 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 990 [(0,0)] HALF_D_PLUS_2 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
DISCARD 991 [(0,1)] 0 [986] [] [] [] [] [988,989,990,991] CONDITIONAL_S
IDLE 992 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 993 [(1,0)] D [] [] [] [] [] [] none
MERGE 994 [(1,0),(0,0)] D [] [996,997,998,999] [] [] [((0,0),(1,0))] [] none
DISCARD 995 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 996 [(1,0),(0,0)] D [994] [] [] [] [((0,0),(1,0))] [996,997,998,999] CONDITIONAL_S
Y_MEAS 997 [(1,0)] HALF_D_PLUS_2 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 998 [(0,0)] HALF_D_PLUS_2 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
DISCARD 999 [(1,0)] 0 [994] [] [] [] [] [996,997,998,999] CONDITIONAL_S
IDLE 1000 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 1001 [(0,1)] D [] [] [] [] [] [] none
MERGE 1002 [(0,1),(0,0)] D [] [1004,1005,1006,1007] [] [] [((0,0),(0,1))] [] none
DISCARD 1003 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1004 [(0,1),(0,0)] D [1002] [] [] [] [((0,0),(0,1))] [1004,1005,1006,1007] CONDITIONAL_S
Y_MEAS 1005 [(0,1)] HALF_D_PLUS_2 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
IDLE 1006 [(0,0)] HALF_D_PLUS_2 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
DISCARD 1007 [(0,1)] 0 [1002] [] [] [] [] [1004,1005,1006,1007] CONDITIONAL_S
IDLE 1008 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1009 [(1,0)] D [] [] [] [] [] [] none
MERGE 1010 [(1,0),(0,0)] D [] [1012,1013,1014,1015] [] [] [((0,0),(1,0))] [] none
DISCARD 1011 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1012 [(1,0),(0,0)] D [1010] [] [] [] [((0,0),(1,0))] [1012,1013,1014,1015] CONDITIONAL_S
Y_MEAS 1013 [(1,0)] HALF_D_PLUS_2 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
IDLE 1014 [(0,0)] HALF_D_PLUS_2 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
DISCARD 1015 [(1,0)] 0 [1010] [] [] [] [] [1012,1013,1014,1015] CONDITIONAL_S
IDLE 1016 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 1017 [(0,1)] D [] [] [] [] [] [] none
MERGE 1018 [(0,1),(0,0)] D [] [1020,1021,1022,1023] [] [] [((0,0),(0,1))] [] none
DISCARD 1019 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1020 [(0,1),(0,0)] D [1018] [] [] [] [((0,0),(0,1))] [1020,1021,1022,1023] CONDITIONAL_S
Y_MEAS 1021 [(0,1)] HALF_D_PLUS_2 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1022 [(0,0)] HALF_D_PLUS_2 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
DISCARD 1023 [(0,1)] 0 [1018] [] [] [] [] [1020,1021,1022,1023] CONDITIONAL_S
IDLE 1024 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1025 [(1,0)] D [] [] [] [] [] [] none
MERGE 1026 [(1,0),(0,0)] D [] [1028,1029,1030,1031] [] [] [((0,0),(1,0))] [] none
DISCARD 1027 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1028 [(1,0),(0,0)] D [1026] [] [] [] [((0,0),(1,0))] [1028,1029,1030,1031] CONDITIONAL_S
Y_MEAS 1029 [(1,0)] HALF_D_PLUS_2 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1030 [(0,0)] HALF_D_PLUS_2 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
DISCARD 1031 [(1,0)] 0 [1026] [] [] [] [] [1028,1029,1030,1031] CONDITIONAL_S
IDLE 1032 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 1033 [(0,1)] D [] [] [] [] [] [] none
MERGE 1034 [(0,1),(0,0)] D [] [1036,1037,1038,1039] [] [] [((0,0),(0,1))] [] none
DISCARD 1035 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1036 [(0,1),(0,0)] D [1034] [] [] [] [((0,0),(0,1))] [1036,1037,1038,1039] CONDITIONAL_S
Y_MEAS 1037 [(0,1)] HALF_D_PLUS_2 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
IDLE 1038 [(0,0)] HALF_D_PLUS_2 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
DISCARD 1039 [(0,1)] 0 [1034] [] [] [] [] [1036,1037,1038,1039] CONDITIONAL_S
IDLE 1040 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1041 [(1,0)] D [] [] [] [] [] [] none
MERGE 1042 [(1,0),(0,0)] D [] [1044,1045,1046,1047] [] [] [((0,0),(1,0))] [] none
DISCARD 1043 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1044 [(1,0),(0,0)] D [1042] [] [] [] [((0,0),(1,0))] [1044,1045,1046,1047] CONDITIONAL_S
Y_MEAS 1045 [(1,0)] HALF_D_PLUS_2 [1042] [] [] [] [] [1044,1045,1046,1047] CONDITIONAL_S
IDLE 1046 [(0,0)] HALF_D_PLUS_2 [1042] [] [] [] [] [1044,1045,1046,1047] CONDITIONAL_S
DISCARD 1047 [(1,0)] 0 [1042] [] [] [] [] [1044,1045,1046,1047] CONDITIONAL_S
IDLE 1048 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 1049 [(0,1)] D [] [] [] [] [] [] none
MERGE 1050 [(0,1),(0,0)] D [] [1052,1053,1054,1055] [] [] [((0,0),(0,1))] [] none
DISCARD 1051 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1052 [(0,1),(0,0)] D [1050] [] [] [] [((0,0),(0,1))] [1052,1053,1054,1055] CONDITIONAL_S
Y_MEAS 1053 [(0,1)] HALF_D_PLUS_2 [1050] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
IDLE 1054 [(0,0)] HALF_D_PLUS_2 [1050] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
DISCARD 1055 [(0,1)] 0 [1050] [] [] [] [] [1052,1053,1054,1055] CONDITIONAL_S
IDLE 1056 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 1057 [(1,0)] D [] [] [] [] [] [] none
MERGE 1058 [(1,0),(0,0)] D [] [1060,1061,1062,1063] [] [] [((0,0),(1,0))] [] none
DISCARD 1059 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1060 [(1,0),(0,0)] D [1058] [] [] [] [((0,0),(1,0))] [1060,1061,1062,1063] CONDITIONAL_S
Y_MEAS 1061 [(1,0)] HALF_D_PLUS_2 [1058] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
IDLE 1062 [(0,0)] HALF_D_PLUS_2 [1058] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
DISCARD 1063 [(1,0)] 0 [1058] [] [] [] [] [1060,1061,1062,1063] CONDITIONAL_S
IDLE 1064 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 1065 [(0,1)] D [] [] [] [] [] [] none
MERGE 1066 [(0,1),(0,0)] D [] [1068,1069,1070,1071] [] [] [((0,0),(0,1))] [] none
DISCARD 1067 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1068 [(0,1),(0,0)] D [1066] [] [] [] [((0,0),(0,1))] [1068,1069,1070,1071] CONDITIONAL_S
Y_MEAS 1069 [(0,1)] HALF_D_PLUS_2 [1066] [] [] [] [] [1068,1069,1070,1071] CONDITIONAL_S
IDLE 1070 [(0,0)] HALF_D_PLUS_2 [1066] [] [] [] [] [1068,1069,1070,1071] CONDITIONAL_S
DISCARD 1071 [(0,1)] 0 [1066] [] [] [] [] [1068,1069,1070,1071] CONDITIONAL_S
IDLE 1072 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 1073 [(1,0)] D [] [] [] [] [] [] none
MERGE 1074 [(1,0),(0,0)] D [] [1076,1077,1078,1079] [] [] [((0,0),(1,0))] [] none
DISCARD 1075 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1076 [(1,0),(0,0)] D [1074] [] [] [] [((0,0),(1,0))] [1076,1077,1078,1079] CONDITIONAL_S
Y_MEAS 1077 [(1,0)] HALF_D_PLUS_2 [1074] [] [] [] [] [1076,1077,1078,1079] CONDITIONAL_S
IDLE 1078 [(0,0)] HALF_D_PLUS_2 [1074] [] [] [] [] [1076,1077,1078,1079] CONDITIONAL_S
DISCARD 1079 [(1,0)] 0 [1074] [] [] [] [] [1076,1077,1078,1079] CONDITIONAL_S
IDLE 1080 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 1081 [(0,1)] D [] [] [] [] [] [] none
MERGE 1082 [(0,1),(0,0)] D [] [1084,1085,1086,1087] [] [] [((0,0),(0,1))] [] none
DISCARD 1083 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1084 [(0,1),(0,0)] D [1082] [] [] [] [((0,0),(0,1))] [1084,1085,1086,1087] CONDITIONAL_S
Y_MEAS 1085 [(0,1)] HALF_D_PLUS_2 [1082] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
IDLE 1086 [(0,0)] HALF_D_PLUS_2 [1082] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
DISCARD 1087 [(0,1)] 0 [1082] [] [] [] [] [1084,1085,1086,1087] CONDITIONAL_S
IDLE 1088 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1089 [(1,0)] D [] [] [] [] [] [] none
MERGE 1090 [(1,0),(0,0)] D [] [1092,1093,1094,1095] [] [] [((0,0),(1,0))] [] none
DISCARD 1091 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1092 [(1,0),(0,0)] D [1090] [] [] [] [((0,0),(1,0))] [1092,1093,1094,1095] CONDITIONAL_S
Y_MEAS 1093 [(1,0)] HALF_D_PLUS_2 [1090] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
IDLE 1094 [(0,0)] HALF_D_PLUS_2 [1090] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
DISCARD 1095 [(1,0)] 0 [1090] [] [] [] [] [1092,1093,1094,1095] CONDITIONAL_S
IDLE 1096 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 1097 [(0,1)] D [] [] [] [] [] [] none
MERGE 1098 [(0,1),(0,0)] D [] [1100,1101,1102,1103] [] [] [((0,0),(0,1))] [] none
DISCARD 1099 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1100 [(0,1),(0,0)] D [1098] [] [] [] [((0,0),(0,1))] [1100,1101,1102,1103] CONDITIONAL_S
Y_MEAS 1101 [(0,1)] HALF_D_PLUS_2 [1098] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
IDLE 1102 [(0,0)] HALF_D_PLUS_2 [1098] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
DISCARD 1103 [(0,1)] 0 [1098] [] [] [] [] [1100,1101,1102,1103] CONDITIONAL_S
IDLE 1104 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 1105 [(1,0)] D [] [] [] [] [] [] none
MERGE 1106 [(1,0),(0,0)] D [] [1108,1109,1110,1111] [] [] [((0,0),(1,0))] [] none
DISCARD 1107 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1108 [(1,0),(0,0)] D [1106] [] [] [] [((0,0),(1,0))] [1108,1109,1110,1111] CONDITIONAL_S
Y_MEAS 1109 [(1,0)] HALF_D_PLUS_2 [1106] [] [] [] [] [1108,1109,1110,1111] CONDITIONAL_S
IDLE 1110 [(0,0)] HALF_D_PLUS_2 [1106] [] [] [] [] [1108,1109,1110,1111] CONDITIONAL_S
DISCARD 1111 [(1,0)] 0 [1106] [] [] [] [] [1108,1109,1110,1111] CONDITIONAL_S
IDLE 1112 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 1113 [(0,1)] D [] [] [] [] [] [] none
MERGE 1114 [(0,1),(0,0)] D [] [1116,1117,1118,1119] [] [] [((0,0),(0,1))] [] none
DISCARD 1115 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1116 [(0,1),(0,0)] D [1114] [] [] [] [((0,0),(0,1))] [1116,1117,1118,1119] CONDITIONAL_S
Y_MEAS 1117 [(0,1)] HALF_D_PLUS_2 [1114] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
IDLE 1118 [(0,0)] HALF_D_PLUS_2 [1114] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
DISCARD 1119 [(0,1)] 0 [1114] [] [] [] [] [1116,1117,1118,1119] CONDITIONAL_S
IDLE 1120 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 1121 [(1,0)] D [] [] [] [] [] [] none
MERGE 1122 [(1,0),(0,0)] D [] [1124,1125,1126,1127] [] [] [((0,0),(1,0))] [] none
DISCARD 1123 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1124 [(1,0),(0,0)] D [1122] [] [] [] [((0,0),(1,0))] [1124,1125,1126,1127] CONDITIONAL_S
Y_MEAS 1125 [(1,0)] HALF_D_PLUS_2 [1122] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
IDLE 1126 [(0,0)] HALF_D_PLUS_2 [1122] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
DISCARD 1127 [(1,0)] 0 [1122] [] [] [] [] [1124,1125,1126,1127] CONDITIONAL_S
IDLE 1128 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 1129 [(0,1)] D [] [] [] [] [] [] none
MERGE 1130 [(0,1),(0,0)] D [] [1132,1133,1134,1135] [] [] [((0,0),(0,1))] [] none
DISCARD 1131 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1132 [(0,1),(0,0)] D [1130] [] [] [] [((0,0),(0,1))] [1132,1133,1134,1135] CONDITIONAL_S
Y_MEAS 1133 [(0,1)] HALF_D_PLUS_2 [1130] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
IDLE 1134 [(0,0)] HALF_D_PLUS_2 [1130] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
DISCARD 1135 [(0,1)] 0 [1130] [] [] [] [] [1132,1133,1134,1135] CONDITIONAL_S
IDLE 1136 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1137 [(1,0)] D [] [] [] [] [] [] none
MERGE 1138 [(1,0),(0,0)] D [] [1140,1141,1142,1143] [] [] [((0,0),(1,0))] [] none
DISCARD 1139 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1140 [(1,0),(0,0)] D [1138] [] [] [] [((0,0),(1,0))] [1140,1141,1142,1143] CONDITIONAL_S
Y_MEAS 1141 [(1,0)] HALF_D_PLUS_2 [1138] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
IDLE 1142 [(0,0)] HALF_D_PLUS_2 [1138] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
DISCARD 1143 [(1,0)] 0 [1138] [] [] [] [] [1140,1141,1142,1143] CONDITIONAL_S
IDLE 1144 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1145 [(0,1)] D [] [] [] [] [] [] none
MERGE 1146 [(0,1),(0,0)] D [] [1148,1149,1150,1151] [] [] [((0,0),(0,1))] [] none
DISCARD 1147 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1148 [(0,1),(0,0)] D [1146] [] [] [] [((0,0),(0,1))] [1148,1149,1150,1151] CONDITIONAL_S
Y_MEAS 1149 [(0,1)] HALF_D_PLUS_2 [1146] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
IDLE 1150 [(0,0)] HALF_D_PLUS_2 [1146] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
DISCARD 1151 [(0,1)] 0 [1146] [] [] [] [] [1148,1149,1150,1151] CONDITIONAL_S
IDLE 1152 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 1153 [(1,0)] D [] [] [] [] [] [] none
MERGE 1154 [(1,0),(0,0)] D [] [1156,1157,1158,1159] [] [] [((0,0),(1,0))] [] none
DISCARD 1155 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1156 [(1,0),(0,0)] D [1154] [] [] [] [((0,0),(1,0))] [1156,1157,1158,1159] CONDITIONAL_S
Y_MEAS 1157 [(1,0)] HALF_D_PLUS_2 [1154] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
IDLE 1158 [(0,0)] HALF_D_PLUS_2 [1154] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
DISCARD 1159 [(1,0)] 0 [1154] [] [] [] [] [1156,1157,1158,1159] CONDITIONAL_S
IDLE 1160 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 1161 [(0,1)] D [] [] [] [] [] [] none
MERGE 1162 [(0,1),(0,0)] D [] [1164,1165,1166,1167] [] [] [((0,0),(0,1))] [] none
DISCARD 1163 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1164 [(0,1),(0,0)] D [1162] [] [] [] [((0,0),(0,1))] [1164,1165,1166,1167] CONDITIONAL_S
Y_MEAS 1165 [(0,1)] HALF_D_PLUS_2 [1162] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
IDLE 1166 [(0,0)] HALF_D_PLUS_2 [1162] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
DISCARD 1167 [(0,1)] 0 [1162] [] [] [] [] [1164,1165,1166,1167] CONDITIONAL_S
IDLE 1168 [(0,0)] 162 [] [] [] [] [] [] none
INJECT_T 1169 [(1,0)] D [] [] [] [] [] [] none
MERGE 1170 [(1,0),(0,0)] D [] [1172,1173,1174,1175] [] [] [((0,0),(1,0))] [] none
DISCARD 1171 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1172 [(1,0),(0,0)] D [1170] [] [] [] [((0,0),(1,0))] [1172,1173,1174,1175] CONDITIONAL_S
Y_MEAS 1173 [(1,0)] HALF_D_PLUS_2 [1170] [] [] [] [] [1172,1173,1174,1175] CONDITIONAL_S
IDLE 1174 [(0,0)] HALF_D_PLUS_2 [1170] [] [] [] [] [1172,1173,1174,1175] CONDITIONAL_S
DISCARD 1175 [(1,0)] 0 [1170] [] [] [] [] [1172,1173,1174,1175] CONDITIONAL_S
IDLE 1176 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1177 [(0,1)] D [] [] [] [] [] [] none
MERGE 1178 [(0,1),(0,0)] D [] [1180,1181,1182,1183] [] [] [((0,0),(0,1))] [] none
DISCARD 1179 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1180 [(0,1),(0,0)] D [1178] [] [] [] [((0,0),(0,1))] [1180,1181,1182,1183] CONDITIONAL_S
Y_MEAS 1181 [(0,1)] HALF_D_PLUS_2 [1178] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
IDLE 1182 [(0,0)] HALF_D_PLUS_2 [1178] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
DISCARD 1183 [(0,1)] 0 [1178] [] [] [] [] [1180,1181,1182,1183] CONDITIONAL_S
IDLE 1184 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 1185 [(1,0)] D [] [] [] [] [] [] none
MERGE 1186 [(1,0),(0,0)] D [] [1188,1189,1190,1191] [] [] [((0,0),(1,0))] [] none
DISCARD 1187 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1188 [(1,0),(0,0)] D [1186] [] [] [] [((0,0),(1,0))] [1188,1189,1190,1191] CONDITIONAL_S
Y_MEAS 1189 [(1,0)] HALF_D_PLUS_2 [1186] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
IDLE 1190 [(0,0)] HALF_D_PLUS_2 [1186] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
DISCARD 1191 [(1,0)] 0 [1186] [] [] [] [] [1188,1189,1190,1191] CONDITIONAL_S
IDLE 1192 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 1193 [(0,1)] D [] [] [] [] [] [] none
MERGE 1194 [(0,1),(0,0)] D [] [1196,1197,1198,1199] [] [] [((0,0),(0,1))] [] none
DISCARD 1195 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1196 [(0,1),(0,0)] D [1194] [] [] [] [((0,0),(0,1))] [1196,1197,1198,1199] CONDITIONAL_S
Y_MEAS 1197 [(0,1)] HALF_D_PLUS_2 [1194] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
IDLE 1198 [(0,0)] HALF_D_PLUS_2 [1194] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
DISCARD 1199 [(0,1)] 0 [1194] [] [] [] [] [1196,1197,1198,1199] CONDITIONAL_S
IDLE 1200 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 1201 [(1,0)] D [] [] [] [] [] [] none
MERGE 1202 [(1,0),(0,0)] D [] [1204,1205,1206,1207] [] [] [((0,0),(1,0))] [] none
DISCARD 1203 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1204 [(1,0),(0,0)] D [1202] [] [] [] [((0,0),(1,0))] [1204,1205,1206,1207] CONDITIONAL_S
Y_MEAS 1205 [(1,0)] HALF_D_PLUS_2 [1202] [] [] [] [] [1204,1205,1206,1207] CONDITIONAL_S
IDLE 1206 [(0,0)] HALF_D_PLUS_2 [1202] [] [] [] [] [1204,1205,1206,1207] CONDITIONAL_S
DISCARD 1207 [(1,0)] 0 [1202] [] [] [] [] [1204,1205,1206,1207] CONDITIONAL_S
IDLE 1208 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 1209 [(0,1)] D [] [] [] [] [] [] none
MERGE 1210 [(0,1),(0,0)] D [] [1212,1213,1214,1215] [] [] [((0,0),(0,1))] [] none
DISCARD 1211 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1212 [(0,1),(0,0)] D [1210] [] [] [] [((0,0),(0,1))] [1212,1213,1214,1215] CONDITIONAL_S
Y_MEAS 1213 [(0,1)] HALF_D_PLUS_2 [1210] [] [] [] [] [1212,1213,1214,1215] CONDITIONAL_S
IDLE 1214 [(0,0)] HALF_D_PLUS_2 [1210] [] [] [] [] [1212,1213,1214,1215] CONDITIONAL_S
DISCARD 1215 [(0,1)] 0 [1210] [] [] [] [] [1212,1213,1214,1215] CONDITIONAL_S
IDLE 1216 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 1217 [(1,0)] D [] [] [] [] [] [] none
MERGE 1218 [(1,0),(0,0)] D [] [1220,1221,1222,1223] [] [] [((0,0),(1,0))] [] none
DISCARD 1219 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1220 [(1,0),(0,0)] D [1218] [] [] [] [((0,0),(1,0))] [1220,1221,1222,1223] CONDITIONAL_S
Y_MEAS 1221 [(1,0)] HALF_D_PLUS_2 [1218] [] [] [] [] [1220,1221,1222,1223] CONDITIONAL_S
IDLE 1222 [(0,0)] HALF_D_PLUS_2 [1218] [] [] [] [] [1220,1221,1222,1223] CONDITIONAL_S
DISCARD 1223 [(1,0)] 0 [1218] [] [] [] [] [1220,1221,1222,1223] CONDITIONAL_S
IDLE 1224 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1225 [(0,1)] D [] [] [] [] [] [] none
MERGE 1226 [(0,1),(0,0)] D [] [1228,1229,1230,1231] [] [] [((0,0),(0,1))] [] none
DISCARD 1227 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1228 [(0,1),(0,0)] D [1226] [] [] [] [((0,0),(0,1))] [1228,1229,1230,1231] CONDITIONAL_S
Y_MEAS 1229 [(0,1)] HALF_D_PLUS_2 [1226] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
IDLE 1230 [(0,0)] HALF_D_PLUS_2 [1226] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
DISCARD 1231 [(0,1)] 0 [1226] [] [] [] [] [1228,1229,1230,1231] CONDITIONAL_S
IDLE 1232 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1233 [(1,0)] D [] [] [] [] [] [] none
MERGE 1234 [(1,0),(0,0)] D [] [1236,1237,1238,1239] [] [] [((0,0),(1,0))] [] none
DISCARD 1235 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1236 [(1,0),(0,0)] D [1234] [] [] [] [((0,0),(1,0))] [1236,1237,1238,1239] CONDITIONAL_S
Y_MEAS 1237 [(1,0)] HALF_D_PLUS_2 [1234] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
IDLE 1238 [(0,0)] HALF_D_PLUS_2 [1234] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
DISCARD 1239 [(1,0)] 0 [1234] [] [] [] [] [1236,1237,1238,1239] CONDITIONAL_S
IDLE 1240 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 1241 [(0,1)] D [] [] [] [] [] [] none
MERGE 1242 [(0,1),(0,0)] D [] [1244,1245,1246,1247] [] [] [((0,0),(0,1))] [] none
DISCARD 1243 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1244 [(0,1),(0,0)] D [1242] [] [] [] [((0,0),(0,1))] [1244,1245,1246,1247] CONDITIONAL_S
Y_MEAS 1245 [(0,1)] HALF_D_PLUS_2 [1242] [] [] [] [] [1244,1245,1246,1247] CONDITIONAL_S
IDLE 1246 [(0,0)] HALF_D_PLUS_2 [1242] [] [] [] [] [1244,1245,1246,1247] CONDITIONAL_S
DISCARD 1247 [(0,1)] 0 [1242] [] [] [] [] [1244,1245,1246,1247] CONDITIONAL_S
IDLE 1248 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 1249 [(1,0)] D [] [] [] [] [] [] none
MERGE 1250 [(1,0),(0,0)] D [] [1252,1253,1254,1255] [] [] [((0,0),(1,0))] [] none
DISCARD 1251 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1252 [(1,0),(0,0)] D [1250] [] [] [] [((0,0),(1,0))] [1252,1253,1254,1255] CONDITIONAL_S
Y_MEAS 1253 [(1,0)] HALF_D_PLUS_2 [1250] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
IDLE 1254 [(0,0)] HALF_D_PLUS_2 [1250] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
DISCARD 1255 [(1,0)] 0 [1250] [] [] [] [] [1252,1253,1254,1255] CONDITIONAL_S
IDLE 1256 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 1257 [(0,1)] D [] [] [] [] [] [] none
MERGE 1258 [(0,1),(0,0)] D [] [1260,1261,1262,1263] [] [] [((0,0),(0,1))] [] none
DISCARD 1259 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1260 [(0,1),(0,0)] D [1258] [] [] [] [((0,0),(0,1))] [1260,1261,1262,1263] CONDITIONAL_S
Y_MEAS 1261 [(0,1)] HALF_D_PLUS_2 [1258] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
IDLE 1262 [(0,0)] HALF_D_PLUS_2 [1258] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
DISCARD 1263 [(0,1)] 0 [1258] [] [] [] [] [1260,1261,1262,1263] CONDITIONAL_S
IDLE 1264 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 1265 [(1,0)] D [] [] [] [] [] [] none
MERGE 1266 [(1,0),(0,0)] D [] [1268,1269,1270,1271] [] [] [((0,0),(1,0))] [] none
DISCARD 1267 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1268 [(1,0),(0,0)] D [1266] [] [] [] [((0,0),(1,0))] [1268,1269,1270,1271] CONDITIONAL_S
Y_MEAS 1269 [(1,0)] HALF_D_PLUS_2 [1266] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
IDLE 1270 [(0,0)] HALF_D_PLUS_2 [1266] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
DISCARD 1271 [(1,0)] 0 [1266] [] [] [] [] [1268,1269,1270,1271] CONDITIONAL_S
IDLE 1272 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 1273 [(0,1)] D [] [] [] [] [] [] none
MERGE 1274 [(0,1),(0,0)] D [] [1276,1277,1278,1279] [] [] [((0,0),(0,1))] [] none
DISCARD 1275 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1276 [(0,1),(0,0)] D [1274] [] [] [] [((0,0),(0,1))] [1276,1277,1278,1279] CONDITIONAL_S
Y_MEAS 1277 [(0,1)] HALF_D_PLUS_2 [1274] [] [] [] [] [1276,1277,1278,1279] CONDITIONAL_S
IDLE 1278 [(0,0)] HALF_D_PLUS_2 [1274] [] [] [] [] [1276,1277,1278,1279] CONDITIONAL_S
DISCARD 1279 [(0,1)] 0 [1274] [] [] [] [] [1276,1277,1278,1279] CONDITIONAL_S
IDLE 1280 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 1281 [(1,0)] D [] [] [] [] [] [] none
MERGE 1282 [(1,0),(0,0)] D [] [1284,1285,1286,1287] [] [] [((0,0),(1,0))] [] none
DISCARD 1283 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1284 [(1,0),(0,0)] D [1282] [] [] [] [((0,0),(1,0))] [1284,1285,1286,1287] CONDITIONAL_S
Y_MEAS 1285 [(1,0)] HALF_D_PLUS_2 [1282] [] [] [] [] [1284,1285,1286,1287] CONDITIONAL_S
IDLE 1286 [(0,0)] HALF_D_PLUS_2 [1282] [] [] [] [] [1284,1285,1286,1287] CONDITIONAL_S
DISCARD 1287 [(1,0)] 0 [1282] [] [] [] [] [1284,1285,1286,1287] CONDITIONAL_S
IDLE 1288 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 1289 [(0,1)] D [] [] [] [] [] [] none
MERGE 1290 [(0,1),(0,0)] D [] [1292,1293,1294,1295] [] [] [((0,0),(0,1))] [] none
DISCARD 1291 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1292 [(0,1),(0,0)] D [1290] [] [] [] [((0,0),(0,1))] [1292,1293,1294,1295] CONDITIONAL_S
Y_MEAS 1293 [(0,1)] HALF_D_PLUS_2 [1290] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
IDLE 1294 [(0,0)] HALF_D_PLUS_2 [1290] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
DISCARD 1295 [(0,1)] 0 [1290] [] [] [] [] [1292,1293,1294,1295] CONDITIONAL_S
IDLE 1296 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1297 [(1,0)] D [] [] [] [] [] [] none
MERGE 1298 [(1,0),(0,0)] D [] [1300,1301,1302,1303] [] [] [((0,0),(1,0))] [] none
DISCARD 1299 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1300 [(1,0),(0,0)] D [1298] [] [] [] [((0,0),(1,0))] [1300,1301,1302,1303] CONDITIONAL_S
Y_MEAS 1301 [(1,0)] HALF_D_PLUS_2 [1298] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
IDLE 1302 [(0,0)] HALF_D_PLUS_2 [1298] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
DISCARD 1303 [(1,0)] 0 [1298] [] [] [] [] [1300,1301,1302,1303] CONDITIONAL_S
IDLE 1304 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 1305 [(0,1)] D [] [] [] [] [] [] none
MERGE 1306 [(0,1),(0,0)] D [] [1308,1309,1310,1311] [] [] [((0,0),(0,1))] [] none
DISCARD 1307 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1308 [(0,1),(0,0)] D [1306] [] [] [] [((0,0),(0,1))] [1308,1309,1310,1311] CONDITIONAL_S
Y_MEAS 1309 [(0,1)] HALF_D_PLUS_2 [1306] [] [] [] [] [1308,1309,1310,1311] CONDITIONAL_S
IDLE 1310 [(0,0)] HALF_D_PLUS_2 [1306] [] [] [] [] [1308,1309,1310,1311] CONDITIONAL_S
DISCARD 1311 [(0,1)] 0 [1306] [] [] [] [] [1308,1309,1310,1311] CONDITIONAL_S
IDLE 1312 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 1313 [(1,0)] D [] [] [] [] [] [] none
MERGE 1314 [(1,0),(0,0)] D [] [1316,1317,1318,1319] [] [] [((0,0),(1,0))] [] none
DISCARD 1315 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1316 [(1,0),(0,0)] D [1314] [] [] [] [((0,0),(1,0))] [1316,1317,1318,1319] CONDITIONAL_S
Y_MEAS 1317 [(1,0)] HALF_D_PLUS_2 [1314] [] [] [] [] [1316,1317,1318,1319] CONDITIONAL_S
IDLE 1318 [(0,0)] HALF_D_PLUS_2 [1314] [] [] [] [] [1316,1317,1318,1319] CONDITIONAL_S
DISCARD 1319 [(1,0)] 0 [1314] [] [] [] [] [1316,1317,1318,1319] CONDITIONAL_S
IDLE 1320 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 1321 [(0,1)] D [] [] [] [] [] [] none
MERGE 1322 [(0,1),(0,0)] D [] [1324,1325,1326,1327] [] [] [((0,0),(0,1))] [] none
DISCARD 1323 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1324 [(0,1),(0,0)] D [1322] [] [] [] [((0,0),(0,1))] [1324,1325,1326,1327] CONDITIONAL_S
Y_MEAS 1325 [(0,1)] HALF_D_PLUS_2 [1322] [] [] [] [] [1324,1325,1326,1327] CONDITIONAL_S
IDLE 1326 [(0,0)] HALF_D_PLUS_2 [1322] [] [] [] [] [1324,1325,1326,1327] CONDITIONAL_S
DISCARD 1327 [(0,1)] 0 [1322] [] [] [] [] [1324,1325,1326,1327] CONDITIONAL_S
IDLE 1328 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 1329 [(1,0)] D [] [] [] [] [] [] none
MERGE 1330 [(1,0),(0,0)] D [] [1332,1333,1334,1335] [] [] [((0,0),(1,0))] [] none
DISCARD 1331 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1332 [(1,0),(0,0)] D [1330] [] [] [] [((0,0),(1,0))] [1332,1333,1334,1335] CONDITIONAL_S
Y_MEAS 1333 [(1,0)] HALF_D_PLUS_2 [1330] [] [] [] [] [1332,1333,1334,1335] CONDITIONAL_S
IDLE 1334 [(0,0)] HALF_D_PLUS_2 [1330] [] [] [] [] [1332,1333,1334,1335] CONDITIONAL_S
DISCARD 1335 [(1,0)] 0 [1330] [] [] [] [] [1332,1333,1334,1335] CONDITIONAL_S
IDLE 1336 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 1337 [(0,1)] D [] [] [] [] [] [] none
MERGE 1338 [(0,1),(0,0)] D [] [1340,1341,1342,1343] [] [] [((0,0),(0,1))] [] none
DISCARD 1339 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1340 [(0,1),(0,0)] D [1338] [] [] [] [((0,0),(0,1))] [1340,1341,1342,1343] CONDITIONAL_S
Y_MEAS 1341 [(0,1)] HALF_D_PLUS_2 [1338] [] [] [] [] [1340,1341,1342,1343] CONDITIONAL_S
IDLE 1342 [(0,0)] HALF_D_PLUS_2 [1338] [] [] [] [] [1340,1341,1342,1343] CONDITIONAL_S
DISCARD 1343 [(0,1)] 0 [1338] [] [] [] [] [1340,1341,1342,1343] CONDITIONAL_S
IDLE 1344 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1345 [(1,0)] D [] [] [] [] [] [] none
MERGE 1346 [(1,0),(0,0)] D [] [1348,1349,1350,1351] [] [] [((0,0),(1,0))] [] none
DISCARD 1347 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1348 [(1,0),(0,0)] D [1346] [] [] [] [((0,0),(1,0))] [1348,1349,1350,1351] CONDITIONAL_S
Y_MEAS 1349 [(1,0)] HALF_D_PLUS_2 [1346] [] [] [] [] [1348,1349,1350,1351] CONDITIONAL_S
IDLE 1350 [(0,0)] HALF_D_PLUS_2 [1346] [] [] [] [] [1348,1349,1350,1351] CONDITIONAL_S
DISCARD 1351 [(1,0)] 0 [1346] [] [] [] [] [1348,1349,1350,1351] CONDITIONAL_S
IDLE 1352 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 1353 [(0,1)] D [] [] [] [] [] [] none
MERGE 1354 [(0,1),(0,0)] D [] [1356,1357,1358,1359] [] [] [((0,0),(0,1))] [] none
DISCARD 1355 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1356 [(0,1),(0,0)] D [1354] [] [] [] [((0,0),(0,1))] [1356,1357,1358,1359] CONDITIONAL_S
Y_MEAS 1357 [(0,1)] HALF_D_PLUS_2 [1354] [] [] [] [] [1356,1357,1358,1359] CONDITIONAL_S
IDLE 1358 [(0,0)] HALF_D_PLUS_2 [1354] [] [] [] [] [1356,1357,1358,1359] CONDITIONAL_S
DISCARD 1359 [(0,1)] 0 [1354] [] [] [] [] [1356,1357,1358,1359] CONDITIONAL_S
IDLE 1360 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 1361 [(1,0)] D [] [] [] [] [] [] none
MERGE 1362 [(1,0),(0,0)] D [] [1364,1365,1366,1367] [] [] [((0,0),(1,0))] [] none
DISCARD 1363 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1364 [(1,0),(0,0)] D [1362] [] [] [] [((0,0),(1,0))] [1364,1365,1366,1367] CONDITIONAL_S
Y_MEAS 1365 [(1,0)] HALF_D_PLUS_2 [1362] [] [] [] [] [1364,1365,1366,1367] CONDITIONAL_S
IDLE 1366 [(0,0)] HALF_D_PLUS_2 [1362] [] [] [] [] [1364,1365,1366,1367] CONDITIONAL_S
DISCARD 1367 [(1,0)] 0 [1362] [] [] [] [] [1364,1365,1366,1367] CONDITIONAL_S
IDLE 1368 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 1369 [(0,1)] D [] [] [] [] [] [] none
MERGE 1370 [(0,1),(0,0)] D [] [1372,1373,1374,1375] [] [] [((0,0),(0,1))] [] none
DISCARD 1371 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1372 [(0,1),(0,0)] D [1370] [] [] [] [((0,0),(0,1))] [1372,1373,1374,1375] CONDITIONAL_S
Y_MEAS 1373 [(0,1)] HALF_D_PLUS_2 [1370] [] [] [] [] [1372,1373,1374,1375] CONDITIONAL_S
IDLE 1374 [(0,0)] HALF_D_PLUS_2 [1370] [] [] [] [] [1372,1373,1374,1375] CONDITIONAL_S
DISCARD 1375 [(0,1)] 0 [1370] [] [] [] [] [1372,1373,1374,1375] CONDITIONAL_S
IDLE 1376 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1377 [(1,0)] D [] [] [] [] [] [] none
MERGE 1378 [(1,0),(0,0)] D [] [1380,1381,1382,1383] [] [] [((0,0),(1,0))] [] none
DISCARD 1379 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1380 [(1,0),(0,0)] D [1378] [] [] [] [((0,0),(1,0))] [1380,1381,1382,1383] CONDITIONAL_S
Y_MEAS 1381 [(1,0)] HALF_D_PLUS_2 [1378] [] [] [] [] [1380,1381,1382,1383] CONDITIONAL_S
IDLE 1382 [(0,0)] HALF_D_PLUS_2 [1378] [] [] [] [] [1380,1381,1382,1383] CONDITIONAL_S
DISCARD 1383 [(1,0)] 0 [1378] [] [] [] [] [1380,1381,1382,1383] CONDITIONAL_S
IDLE 1384 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 1385 [(0,1)] D [] [] [] [] [] [] none
MERGE 1386 [(0,1),(0,0)] D [] [1388,1389,1390,1391] [] [] [((0,0),(0,1))] [] none
DISCARD 1387 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1388 [(0,1),(0,0)] D [1386] [] [] [] [((0,0),(0,1))] [1388,1389,1390,1391] CONDITIONAL_S
Y_MEAS 1389 [(0,1)] HALF_D_PLUS_2 [1386] [] [] [] [] [1388,1389,1390,1391] CONDITIONAL_S
IDLE 1390 [(0,0)] HALF_D_PLUS_2 [1386] [] [] [] [] [1388,1389,1390,1391] CONDITIONAL_S
DISCARD 1391 [(0,1)] 0 [1386] [] [] [] [] [1388,1389,1390,1391] CONDITIONAL_S
IDLE 1392 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 1393 [(1,0)] D [] [] [] [] [] [] none
MERGE 1394 [(1,0),(0,0)] D [] [1396,1397,1398,1399] [] [] [((0,0),(1,0))] [] none
DISCARD 1395 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1396 [(1,0),(0,0)] D [1394] [] [] [] [((0,0),(1,0))] [1396,1397,1398,1399] CONDITIONAL_S
Y_MEAS 1397 [(1,0)] HALF_D_PLUS_2 [1394] [] [] [] [] [1396,1397,1398,1399] CONDITIONAL_S
IDLE 1398 [(0,0)] HALF_D_PLUS_2 [1394] [] [] [] [] [1396,1397,1398,1399] CONDITIONAL_S
DISCARD 1399 [(1,0)] 0 [1394] [] [] [] [] [1396,1397,1398,1399] CONDITIONAL_S
IDLE 1400 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 1401 [(0,1)] D [] [] [] [] [] [] none
MERGE 1402 [(0,1),(0,0)] D [] [1404,1405,1406,1407] [] [] [((0,0),(0,1))] [] none
DISCARD 1403 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1404 [(0,1),(0,0)] D [1402] [] [] [] [((0,0),(0,1))] [1404,1405,1406,1407] CONDITIONAL_S
Y_MEAS 1405 [(0,1)] HALF_D_PLUS_2 [1402] [] [] [] [] [1404,1405,1406,1407] CONDITIONAL_S
IDLE 1406 [(0,0)] HALF_D_PLUS_2 [1402] [] [] [] [] [1404,1405,1406,1407] CONDITIONAL_S
DISCARD 1407 [(0,1)] 0 [1402] [] [] [] [] [1404,1405,1406,1407] CONDITIONAL_S
IDLE 1408 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 1409 [(1,0)] D [] [] [] [] [] [] none
MERGE 1410 [(1,0),(0,0)] D [] [1412,1413,1414,1415] [] [] [((0,0),(1,0))] [] none
DISCARD 1411 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1412 [(1,0),(0,0)] D [1410] [] [] [] [((0,0),(1,0))] [1412,1413,1414,1415] CONDITIONAL_S
Y_MEAS 1413 [(1,0)] HALF_D_PLUS_2 [1410] [] [] [] [] [1412,1413,1414,1415] CONDITIONAL_S
IDLE 1414 [(0,0)] HALF_D_PLUS_2 [1410] [] [] [] [] [1412,1413,1414,1415] CONDITIONAL_S
DISCARD 1415 [(1,0)] 0 [1410] [] [] [] [] [1412,1413,1414,1415] CONDITIONAL_S
IDLE 1416 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1417 [(0,1)] D [] [] [] [] [] [] none
MERGE 1418 [(0,1),(0,0)] D [] [1420,1421,1422,1423] [] [] [((0,0),(0,1))] [] none
DISCARD 1419 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1420 [(0,1),(0,0)] D [1418] [] [] [] [((0,0),(0,1))] [1420,1421,1422,1423] CONDITIONAL_S
Y_MEAS 1421 [(0,1)] HALF_D_PLUS_2 [1418] [] [] [] [] [1420,1421,1422,1423] CONDITIONAL_S
IDLE 1422 [(0,0)] HALF_D_PLUS_2 [1418] [] [] [] [] [1420,1421,1422,1423] CONDITIONAL_S
DISCARD 1423 [(0,1)] 0 [1418] [] [] [] [] [1420,1421,1422,1423] CONDITIONAL_S
IDLE 1424 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 1425 [(1,0)] D [] [] [] [] [] [] none
MERGE 1426 [(1,0),(0,0)] D [] [1428,1429,1430,1431] [] [] [((0,0),(1,0))] [] none
DISCARD 1427 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1428 [(1,0),(0,0)] D [1426] [] [] [] [((0,0),(1,0))] [1428,1429,1430,1431] CONDITIONAL_S
Y_MEAS 1429 [(1,0)] HALF_D_PLUS_2 [1426] [] [] [] [] [1428,1429,1430,1431] CONDITIONAL_S
IDLE 1430 [(0,0)] HALF_D_PLUS_2 [1426] [] [] [] [] [1428,1429,1430,1431] CONDITIONAL_S
DISCARD 1431 [(1,0)] 0 [1426] [] [] [] [] [1428,1429,1430,1431] CONDITIONAL_S
IDLE 1432 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 1433 [(0,1)] D [] [] [] [] [] [] none
MERGE 1434 [(0,1),(0,0)] D [] [1436,1437,1438,1439] [] [] [((0,0),(0,1))] [] none
DISCARD 1435 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1436 [(0,1),(0,0)] D [1434] [] [] [] [((0,0),(0,1))] [1436,1437,1438,1439] CONDITIONAL_S
Y_MEAS 1437 [(0,1)] HALF_D_PLUS_2 [1434] [] [] [] [] [1436,1437,1438,1439] CONDITIONAL_S
IDLE 1438 [(0,0)] HALF_D_PLUS_2 [1434] [] [] [] [] [1436,1437,1438,1439] CONDITIONAL_S
DISCARD 1439 [(0,1)] 0 [1434] [] [] [] [] [1436,1437,1438,1439] CONDITIONAL_S
IDLE 1440 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1441 [(1,0)] D [] [] [] [] [] [] none
MERGE 1442 [(1,0),(0,0)] D [] [1444,1445,1446,1447] [] [] [((0,0),(1,0))] [] none
DISCARD 1443 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1444 [(1,0),(0,0)] D [1442] [] [] [] [((0,0),(1,0))] [1444,1445,1446,1447] CONDITIONAL_S
Y_MEAS 1445 [(1,0)] HALF_D_PLUS_2 [1442] [] [] [] [] [1444,1445,1446,1447] CONDITIONAL_S
IDLE 1446 [(0,0)] HALF_D_PLUS_2 [1442] [] [] [] [] [1444,1445,1446,1447] CONDITIONAL_S
DISCARD 1447 [(1,0)] 0 [1442] [] [] [] [] [1444,1445,1446,1447] CONDITIONAL_S
IDLE 1448 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 1449 [(0,1)] D [] [] [] [] [] [] none
MERGE 1450 [(0,1),(0,0)] D [] [1452,1453,1454,1455] [] [] [((0,0),(0,1))] [] none
DISCARD 1451 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1452 [(0,1),(0,0)] D [1450] [] [] [] [((0,0),(0,1))] [1452,1453,1454,1455] CONDITIONAL_S
Y_MEAS 1453 [(0,1)] HALF_D_PLUS_2 [1450] [] [] [] [] [1452,1453,1454,1455] CONDITIONAL_S
IDLE 1454 [(0,0)] HALF_D_PLUS_2 [1450] [] [] [] [] [1452,1453,1454,1455] CONDITIONAL_S
DISCARD 1455 [(0,1)] 0 [1450] [] [] [] [] [1452,1453,1454,1455] CONDITIONAL_S
IDLE 1456 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1457 [(1,0)] D [] [] [] [] [] [] none
MERGE 1458 [(1,0),(0,0)] D [] [1460,1461,1462,1463] [] [] [((0,0),(1,0))] [] none
DISCARD 1459 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1460 [(1,0),(0,0)] D [1458] [] [] [] [((0,0),(1,0))] [1460,1461,1462,1463] CONDITIONAL_S
Y_MEAS 1461 [(1,0)] HALF_D_PLUS_2 [1458] [] [] [] [] [1460,1461,1462,1463] CONDITIONAL_S
IDLE 1462 [(0,0)] HALF_D_PLUS_2 [1458] [] [] [] [] [1460,1461,1462,1463] CONDITIONAL_S
DISCARD 1463 [(1,0)] 0 [1458] [] [] [] [] [1460,1461,1462,1463] CONDITIONAL_S
IDLE 1464 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1465 [(0,1)] D [] [] [] [] [] [] none
MERGE 1466 [(0,1),(0,0)] D [] [1468,1469,1470,1471] [] [] [((0,0),(0,1))] [] none
DISCARD 1467 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1468 [(0,1),(0,0)] D [1466] [] [] [] [((0,0),(0,1))] [1468,1469,1470,1471] CONDITIONAL_S
Y_MEAS 1469 [(0,1)] HALF_D_PLUS_2 [1466] [] [] [] [] [1468,1469,1470,1471] CONDITIONAL_S
IDLE 1470 [(0,0)] HALF_D_PLUS_2 [1466] [] [] [] [] [1468,1469,1470,1471] CONDITIONAL_S
DISCARD 1471 [(0,1)] 0 [1466] [] [] [] [] [1468,1469,1470,1471] CONDITIONAL_S
IDLE 1472 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 1473 [(1,0)] D [] [] [] [] [] [] none
MERGE 1474 [(1,0),(0,0)] D [] [1476,1477,1478,1479] [] [] [((0,0),(1,0))] [] none
DISCARD 1475 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1476 [(1,0),(0,0)] D [1474] [] [] [] [((0,0),(1,0))] [1476,1477,1478,1479] CONDITIONAL_S
Y_MEAS 1477 [(1,0)] HALF_D_PLUS_2 [1474] [] [] [] [] [1476,1477,1478,1479] CONDITIONAL_S
IDLE 1478 [(0,0)] HALF_D_PLUS_2 [1474] [] [] [] [] [1476,1477,1478,1479] CONDITIONAL_S
DISCARD 1479 [(1,0)] 0 [1474] [] [] [] [] [1476,1477,1478,1479] CONDITIONAL_S
IDLE 1480 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 1481 [(0,1)] D [] [] [] [] [] [] none
MERGE 1482 [(0,1),(0,0)] D [] [1484,1485,1486,1487] [] [] [((0,0),(0,1))] [] none
DISCARD 1483 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1484 [(0,1),(0,0)] D [1482] [] [] [] [((0,0),(0,1))] [1484,1485,1486,1487] CONDITIONAL_S
Y_MEAS 1485 [(0,1)] HALF_D_PLUS_2 [1482] [] [] [] [] [1484,1485,1486,1487] CONDITIONAL_S
IDLE 1486 [(0,0)] HALF_D_PLUS_2 [1482] [] [] [] [] [1484,1485,1486,1487] CONDITIONAL_S
DISCARD 1487 [(0,1)] 0 [1482] [] [] [] [] [1484,1485,1486,1487] CONDITIONAL_S
IDLE 1488 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 1489 [(1,0)] D [] [] [] [] [] [] none
MERGE 1490 [(1,0),(0,0)] D [] [1492,1493,1494,1495] [] [] [((0,0),(1,0))] [] none
DISCARD 1491 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1492 [(1,0),(0,0)] D [1490] [] [] [] [((0,0),(1,0))] [1492,1493,1494,1495] CONDITIONAL_S
Y_MEAS 1493 [(1,0)] HALF_D_PLUS_2 [1490] [] [] [] [] [1492,1493,1494,1495] CONDITIONAL_S
IDLE 1494 [(0,0)] HALF_D_PLUS_2 [1490] [] [] [] [] [1492,1493,1494,1495] CONDITIONAL_S
DISCARD 1495 [(1,0)] 0 [1490] [] [] [] [] [1492,1493,1494,1495] CONDITIONAL_S
IDLE 1496 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 1497 [(0,1)] D [] [] [] [] [] [] none
MERGE 1498 [(0,1),(0,0)] D [] [1500,1501,1502,1503] [] [] [((0,0),(0,1))] [] none
DISCARD 1499 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1500 [(0,1),(0,0)] D [1498] [] [] [] [((0,0),(0,1))] [1500,1501,1502,1503] CONDITIONAL_S
Y_MEAS 1501 [(0,1)] HALF_D_PLUS_2 [1498] [] [] [] [] [1500,1501,1502,1503] CONDITIONAL_S
IDLE 1502 [(0,0)] HALF_D_PLUS_2 [1498] [] [] [] [] [1500,1501,1502,1503] CONDITIONAL_S
DISCARD 1503 [(0,1)] 0 [1498] [] [] [] [] [1500,1501,1502,1503] CONDITIONAL_S
IDLE 1504 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 1505 [(1,0)] D [] [] [] [] [] [] none
MERGE 1506 [(1,0),(0,0)] D [] [1508,1509,1510,1511] [] [] [((0,0),(1,0))] [] none
DISCARD 1507 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1508 [(1,0),(0,0)] D [1506] [] [] [] [((0,0),(1,0))] [1508,1509,1510,1511] CONDITIONAL_S
Y_MEAS 1509 [(1,0)] HALF_D_PLUS_2 [1506] [] [] [] [] [1508,1509,1510,1511] CONDITIONAL_S
IDLE 1510 [(0,0)] HALF_D_PLUS_2 [1506] [] [] [] [] [1508,1509,1510,1511] CONDITIONAL_S
DISCARD 1511 [(1,0)] 0 [1506] [] [] [] [] [1508,1509,1510,1511] CONDITIONAL_S
IDLE 1512 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1513 [(0,1)] D [] [] [] [] [] [] none
MERGE 1514 [(0,1),(0,0)] D [] [1516,1517,1518,1519] [] [] [((0,0),(0,1))] [] none
DISCARD 1515 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1516 [(0,1),(0,0)] D [1514] [] [] [] [((0,0),(0,1))] [1516,1517,1518,1519] CONDITIONAL_S
Y_MEAS 1517 [(0,1)] HALF_D_PLUS_2 [1514] [] [] [] [] [1516,1517,1518,1519] CONDITIONAL_S
IDLE 1518 [(0,0)] HALF_D_PLUS_2 [1514] [] [] [] [] [1516,1517,1518,1519] CONDITIONAL_S
DISCARD 1519 [(0,1)] 0 [1514] [] [] [] [] [1516,1517,1518,1519] CONDITIONAL_S
IDLE 1520 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 1521 [(1,0)] D [] [] [] [] [] [] none
MERGE 1522 [(1,0),(0,0)] D [] [1524,1525,1526,1527] [] [] [((0,0),(1,0))] [] none
DISCARD 1523 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1524 [(1,0),(0,0)] D [1522] [] [] [] [((0,0),(1,0))] [1524,1525,1526,1527] CONDITIONAL_S
Y_MEAS 1525 [(1,0)] HALF_D_PLUS_2 [1522] [] [] [] [] [1524,1525,1526,1527] CONDITIONAL_S
IDLE 1526 [(0,0)] HALF_D_PLUS_2 [1522] [] [] [] [] [1524,1525,1526,1527] CONDITIONAL_S
DISCARD 1527 [(1,0)] 0 [1522] [] [] [] [] [1524,1525,1526,1527] CONDITIONAL_S
IDLE 1528 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 1529 [(0,1)] D [] [] [] [] [] [] none
MERGE 1530 [(0,1),(0,0)] D [] [1532,1533,1534,1535] [] [] [((0,0),(0,1))] [] none
DISCARD 1531 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1532 [(0,1),(0,0)] D [1530] [] [] [] [((0,0),(0,1))] [1532,1533,1534,1535] CONDITIONAL_S
Y_MEAS 1533 [(0,1)] HALF_D_PLUS_2 [1530] [] [] [] [] [1532,1533,1534,1535] CONDITIONAL_S
IDLE 1534 [(0,0)] HALF_D_PLUS_2 [1530] [] [] [] [] [1532,1533,1534,1535] CONDITIONAL_S
DISCARD 1535 [(0,1)] 0 [1530] [] [] [] [] [1532,1533,1534,1535] CONDITIONAL_S
IDLE 1536 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 1537 [(1,0)] D [] [] [] [] [] [] none
MERGE 1538 [(1,0),(0,0)] D [] [1540,1541,1542,1543] [] [] [((0,0),(1,0))] [] none
DISCARD 1539 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1540 [(1,0),(0,0)] D [1538] [] [] [] [((0,0),(1,0))] [1540,1541,1542,1543] CONDITIONAL_S
Y_MEAS 1541 [(1,0)] HALF_D_PLUS_2 [1538] [] [] [] [] [1540,1541,1542,1543] CONDITIONAL_S
IDLE 1542 [(0,0)] HALF_D_PLUS_2 [1538] [] [] [] [] [1540,1541,1542,1543] CONDITIONAL_S
DISCARD 1543 [(1,0)] 0 [1538] [] [] [] [] [1540,1541,1542,1543] CONDITIONAL_S
IDLE 1544 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 1545 [(0,1)] D [] [] [] [] [] [] none
MERGE 1546 [(0,1),(0,0)] D [] [1548,1549,1550,1551] [] [] [((0,0),(0,1))] [] none
DISCARD 1547 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1548 [(0,1),(0,0)] D [1546] [] [] [] [((0,0),(0,1))] [1548,1549,1550,1551] CONDITIONAL_S
Y_MEAS 1549 [(0,1)] HALF_D_PLUS_2 [1546] [] [] [] [] [1548,1549,1550,1551] CONDITIONAL_S
IDLE 1550 [(0,0)] HALF_D_PLUS_2 [1546] [] [] [] [] [1548,1549,1550,1551] CONDITIONAL_S
DISCARD 1551 [(0,1)] 0 [1546] [] [] [] [] [1548,1549,1550,1551] CONDITIONAL_S
IDLE 1552 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 1553 [(1,0)] D [] [] [] [] [] [] none
MERGE 1554 [(1,0),(0,0)] D [] [1556,1557,1558,1559] [] [] [((0,0),(1,0))] [] none
DISCARD 1555 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1556 [(1,0),(0,0)] D [1554] [] [] [] [((0,0),(1,0))] [1556,1557,1558,1559] CONDITIONAL_S
Y_MEAS 1557 [(1,0)] HALF_D_PLUS_2 [1554] [] [] [] [] [1556,1557,1558,1559] CONDITIONAL_S
IDLE 1558 [(0,0)] HALF_D_PLUS_2 [1554] [] [] [] [] [1556,1557,1558,1559] CONDITIONAL_S
DISCARD 1559 [(1,0)] 0 [1554] [] [] [] [] [1556,1557,1558,1559] CONDITIONAL_S
IDLE 1560 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 1561 [(0,1)] D [] [] [] [] [] [] none
MERGE 1562 [(0,1),(0,0)] D [] [1564,1565,1566,1567] [] [] [((0,0),(0,1))] [] none
DISCARD 1563 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1564 [(0,1),(0,0)] D [1562] [] [] [] [((0,0),(0,1))] [1564,1565,1566,1567] CONDITIONAL_S
Y_MEAS 1565 [(0,1)] HALF_D_PLUS_2 [1562] [] [] [] [] [1564,1565,1566,1567] CONDITIONAL_S
IDLE 1566 [(0,0)] HALF_D_PLUS_2 [1562] [] [] [] [] [1564,1565,1566,1567] CONDITIONAL_S
DISCARD 1567 [(0,1)] 0 [1562] [] [] [] [] [1564,1565,1566,1567] CONDITIONAL_S
IDLE 1568 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 1569 [(1,0)] D [] [] [] [] [] [] none
MERGE 1570 [(1,0),(0,0)] D [] [1572,1573,1574,1575] [] [] [((0,0),(1,0))] [] none
DISCARD 1571 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1572 [(1,0),(0,0)] D [1570] [] [] [] [((0,0),(1,0))] [1572,1573,1574,1575] CONDITIONAL_S
Y_MEAS 1573 [(1,0)] HALF_D_PLUS_2 [1570] [] [] [] [] [1572,1573,1574,1575] CONDITIONAL_S
IDLE 1574 [(0,0)] HALF_D_PLUS_2 [1570] [] [] [] [] [1572,1573,1574,1575] CONDITIONAL_S
DISCARD 1575 [(1,0)] 0 [1570] [] [] [] [] [1572,1573,1574,1575] CONDITIONAL_S
IDLE 1576 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 1577 [(0,1)] D [] [] [] [] [] [] none
MERGE 1578 [(0,1),(0,0)] D [] [1580,1581,1582,1583] [] [] [((0,0),(0,1))] [] none
DISCARD 1579 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1580 [(0,1),(0,0)] D [1578] [] [] [] [((0,0),(0,1))] [1580,1581,1582,1583] CONDITIONAL_S
Y_MEAS 1581 [(0,1)] HALF_D_PLUS_2 [1578] [] [] [] [] [1580,1581,1582,1583] CONDITIONAL_S
IDLE 1582 [(0,0)] HALF_D_PLUS_2 [1578] [] [] [] [] [1580,1581,1582,1583] CONDITIONAL_S
DISCARD 1583 [(0,1)] 0 [1578] [] [] [] [] [1580,1581,1582,1583] CONDITIONAL_S
IDLE 1584 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1585 [(1,0)] D [] [] [] [] [] [] none
MERGE 1586 [(1,0),(0,0)] D [] [1588,1589,1590,1591] [] [] [((0,0),(1,0))] [] none
DISCARD 1587 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1588 [(1,0),(0,0)] D [1586] [] [] [] [((0,0),(1,0))] [1588,1589,1590,1591] CONDITIONAL_S
Y_MEAS 1589 [(1,0)] HALF_D_PLUS_2 [1586] [] [] [] [] [1588,1589,1590,1591] CONDITIONAL_S
IDLE 1590 [(0,0)] HALF_D_PLUS_2 [1586] [] [] [] [] [1588,1589,1590,1591] CONDITIONAL_S
DISCARD 1591 [(1,0)] 0 [1586] [] [] [] [] [1588,1589,1590,1591] CONDITIONAL_S
IDLE 1592 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1593 [(0,1)] D [] [] [] [] [] [] none
MERGE 1594 [(0,1),(0,0)] D [] [1596,1597,1598,1599] [] [] [((0,0),(0,1))] [] none
DISCARD 1595 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1596 [(0,1),(0,0)] D [1594] [] [] [] [((0,0),(0,1))] [1596,1597,1598,1599] CONDITIONAL_S
Y_MEAS 1597 [(0,1)] HALF_D_PLUS_2 [1594] [] [] [] [] [1596,1597,1598,1599] CONDITIONAL_S
IDLE 1598 [(0,0)] HALF_D_PLUS_2 [1594] [] [] [] [] [1596,1597,1598,1599] CONDITIONAL_S
DISCARD 1599 [(0,1)] 0 [1594] [] [] [] [] [1596,1597,1598,1599] CONDITIONAL_S
IDLE 1600 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 1601 [(1,0)] D [] [] [] [] [] [] none
MERGE 1602 [(1,0),(0,0)] D [] [1604,1605,1606,1607] [] [] [((0,0),(1,0))] [] none
DISCARD 1603 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1604 [(1,0),(0,0)] D [1602] [] [] [] [((0,0),(1,0))] [1604,1605,1606,1607] CONDITIONAL_S
Y_MEAS 1605 [(1,0)] HALF_D_PLUS_2 [1602] [] [] [] [] [1604,1605,1606,1607] CONDITIONAL_S
IDLE 1606 [(0,0)] HALF_D_PLUS_2 [1602] [] [] [] [] [1604,1605,1606,1607] CONDITIONAL_S
DISCARD 1607 [(1,0)] 0 [1602] [] [] [] [] [1604,1605,1606,1607] CONDITIONAL_S
IDLE 1608 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 1609 [(0,1)] D [] [] [] [] [] [] none
MERGE 1610 [(0,1),(0,0)] D [] [1612,1613,1614,1615] [] [] [((0,0),(0,1))] [] none
DISCARD 1611 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1612 [(0,1),(0,0)] D [1610] [] [] [] [((0,0),(0,1))] [1612,1613,1614,1615] CONDITIONAL_S
Y_MEAS 1613 [(0,1)] HALF_D_PLUS_2 [1610] [] [] [] [] [1612,1613,1614,1615] CONDITIONAL_S
IDLE 1614 [(0,0)] HALF_D_PLUS_2 [1610] [] [] [] [] [1612,1613,1614,1615] CONDITIONAL_S
DISCARD 1615 [(0,1)] 0 [1610] [] [] [] [] [1612,1613,1614,1615] CONDITIONAL_S
IDLE 1616 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1617 [(1,0)] D [] [] [] [] [] [] none
MERGE 1618 [(1,0),(0,0)] D [] [1620,1621,1622,1623] [] [] [((0,0),(1,0))] [] none
DISCARD 1619 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1620 [(1,0),(0,0)] D [1618] [] [] [] [((0,0),(1,0))] [1620,1621,1622,1623] CONDITIONAL_S
Y_MEAS 1621 [(1,0)] HALF_D_PLUS_2 [1618] [] [] [] [] [1620,1621,1622,1623] CONDITIONAL_S
IDLE 1622 [(0,0)] HALF_D_PLUS_2 [1618] [] [] [] [] [1620,1621,1622,1623] CONDITIONAL_S
DISCARD 1623 [(1,0)] 0 [1618] [] [] [] [] [1620,1621,1622,1623] CONDITIONAL_S
IDLE 1624 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 1625 [(0,1)] D [] [] [] [] [] [] none
MERGE 1626 [(0,1),(0,0)] D [] [1628,1629,1630,1631] [] [] [((0,0),(0,1))] [] none
DISCARD 1627 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1628 [(0,1),(0,0)] D [1626] [] [] [] [((0,0),(0,1))] [1628,1629,1630,1631] CONDITIONAL_S
Y_MEAS 1629 [(0,1)] HALF_D_PLUS_2 [1626] [] [] [] [] [1628,1629,1630,1631] CONDITIONAL_S
IDLE 1630 [(0,0)] HALF_D_PLUS_2 [1626] [] [] [] [] [1628,1629,1630,1631] CONDITIONAL_S
DISCARD 1631 [(0,1)] 0 [1626] [] [] [] [] [1628,1629,1630,1631] CONDITIONAL_S
INJECT_T 1632 [(1,0)] D [] [] [] [] [] [] none
MERGE 1633 [(1,0),(0,0)] D [] [1635,1636,1637,1638] [] [] [((0,0),(1,0))] [] none
DISCARD 1634 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1635 [(1,0),(0,0)] D [1633] [] [] [] [((0,0),(1,0))] [1635,1636,1637,1638] CONDITIONAL_S
Y_MEAS 1636 [(1,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1637 [(0,0)] HALF_D_PLUS_2 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
DISCARD 1638 [(1,0)] 0 [1633] [] [] [] [] [1635,1636,1637,1638] CONDITIONAL_S
IDLE 1639 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 1640 [(0,1)] D [] [] [] [] [] [] none
MERGE 1641 [(0,1),(0,0)] D [] [1643,1644,1645,1646] [] [] [((0,0),(0,1))] [] none
DISCARD 1642 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1643 [(0,1),(0,0)] D [1641] [] [] [] [((0,0),(0,1))] [1643,1644,1645,1646] CONDITIONAL_S
Y_MEAS 1644 [(0,1)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1645 [(0,0)] HALF_D_PLUS_2 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
DISCARD 1646 [(0,1)] 0 [1641] [] [] [] [] [1643,1644,1645,1646] CONDITIONAL_S
IDLE 1647 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 1648 [(1,0)] D [] [] [] [] [] [] none
MERGE 1649 [(1,0),(0,0)] D [] [1651,1652,1653,1654] [] [] [((0,0),(1,0))] [] none
DISCARD 1650 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1651 [(1,0),(0,0)] D [1649] [] [] [] [((0,0),(1,0))] [1651,1652,1653,1654] CONDITIONAL_S
Y_MEAS 1652 [(1,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1653 [(0,0)] HALF_D_PLUS_2 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
DISCARD 1654 [(1,0)] 0 [1649] [] [] [] [] [1651,1652,1653,1654] CONDITIONAL_S
IDLE 1655 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 1656 [(0,1)] D [] [] [] [] [] [] none
MERGE 1657 [(0,1),(0,0)] D [] [1659,1660,1661,1662] [] [] [((0,0),(0,1))] [] none
DISCARD 1658 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1659 [(0,1),(0,0)] D [1657] [] [] [] [((0,0),(0,1))] [1659,1660,1661,1662] CONDITIONAL_S
Y_MEAS 1660 [(0,1)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1661 [(0,0)] HALF_D_PLUS_2 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
DISCARD 1662 [(0,1)] 0 [1657] [] [] [] [] [1659,1660,1661,1662] CONDITIONAL_S
IDLE 1663 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1664 [(1,0)] D [] [] [] [] [] [] none
MERGE 1665 [(1,0),(0,0)] D [] [1667,1668,1669,1670] [] [] [((0,0),(1,0))] [] none
DISCARD 1666 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1667 [(1,0),(0,0)] D [1665] [] [] [] [((0,0),(1,0))] [1667,1668,1669,1670] CONDITIONAL_S
Y_MEAS 1668 [(1,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1669 [(0,0)] HALF_D_PLUS_2 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
DISCARD 1670 [(1,0)] 0 [1665] [] [] [] [] [1667,1668,1669,1670] CONDITIONAL_S
IDLE 1671 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 1672 [(0,1)] D [] [] [] [] [] [] none
MERGE 1673 [(0,1),(0,0)] D [] [1675,1676,1677,1678] [] [] [((0,0),(0,1))] [] none
DISCARD 1674 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1675 [(0,1),(0,0)] D [1673] [] [] [] [((0,0),(0,1))] [1675,1676,1677,1678] CONDITIONAL_S
Y_MEAS 1676 [(0,1)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1677 [(0,0)] HALF_D_PLUS_2 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
DISCARD 1678 [(0,1)] 0 [1673] [] [] [] [] [1675,1676,1677,1678] CONDITIONAL_S
IDLE 1679 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 1680 [(1,0)] D [] [] [] [] [] [] none
MERGE 1681 [(1,0),(0,0)] D [] [1683,1684,1685,1686] [] [] [((0,0),(1,0))] [] none
DISCARD 1682 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1683 [(1,0),(0,0)] D [1681] [] [] [] [((0,0),(1,0))] [1683,1684,1685,1686] CONDITIONAL_S
Y_MEAS 1684 [(1,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1685 [(0,0)] HALF_D_PLUS_2 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
DISCARD 1686 [(1,0)] 0 [1681] [] [] [] [] [1683,1684,1685,1686] CONDITIONAL_S
IDLE 1687 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 1688 [(0,1)] D [] [] [] [] [] [] none
MERGE 1689 [(0,1),(0,0)] D [] [1691,1692,1693,1694] [] [] [((0,0),(0,1))] [] none
DISCARD 1690 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1691 [(0,1),(0,0)] D [1689] [] [] [] [((0,0),(0,1))] [1691,1692,1693,1694] CONDITIONAL_S
Y_MEAS 1692 [(0,1)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1693 [(0,0)] HALF_D_PLUS_2 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
DISCARD 1694 [(0,1)] 0 [1689] [] [] [] [] [1691,1692,1693,1694] CONDITIONAL_S
IDLE 1695 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 1696 [(1,0)] D [] [] [] [] [] [] none
MERGE 1697 [(1,0),(0,0)] D [] [1699,1700,1701,1702] [] [] [((0,0),(1,0))] [] none
DISCARD 1698 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1699 [(1,0),(0,0)] D [1697] [] [] [] [((0,0),(1,0))] [1699,1700,1701,1702] CONDITIONAL_S
Y_MEAS 1700 [(1,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1701 [(0,0)] HALF_D_PLUS_2 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
DISCARD 1702 [(1,0)] 0 [1697] [] [] [] [] [1699,1700,1701,1702] CONDITIONAL_S
IDLE 1703 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 1704 [(0,1)] D [] [] [] [] [] [] none
MERGE 1705 [(0,1),(0,0)] D [] [1707,1708,1709,1710] [] [] [((0,0),(0,1))] [] none
DISCARD 1706 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1707 [(0,1),(0,0)] D [1705] [] [] [] [((0,0),(0,1))] [1707,1708,1709,1710] CONDITIONAL_S
Y_MEAS 1708 [(0,1)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1709 [(0,0)] HALF_D_PLUS_2 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
DISCARD 1710 [(0,1)] 0 [1705] [] [] [] [] [1707,1708,1709,1710] CONDITIONAL_S
IDLE 1711 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1712 [(1,0)] D [] [] [] [] [] [] none
MERGE 1713 [(1,0),(0,0)] D [] [1715,1716,1717,1718] [] [] [((0,0),(1,0))] [] none
DISCARD 1714 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1715 [(1,0),(0,0)] D [1713] [] [] [] [((0,0),(1,0))] [1715,1716,1717,1718] CONDITIONAL_S
Y_MEAS 1716 [(1,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1717 [(0,0)] HALF_D_PLUS_2 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
DISCARD 1718 [(1,0)] 0 [1713] [] [] [] [] [1715,1716,1717,1718] CONDITIONAL_S
IDLE 1719 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 1720 [(0,1)] D [] [] [] [] [] [] none
MERGE 1721 [(0,1),(0,0)] D [] [1723,1724,1725,1726] [] [] [((0,0),(0,1))] [] none
DISCARD 1722 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1723 [(0,1),(0,0)] D [1721] [] [] [] [((0,0),(0,1))] [1723,1724,1725,1726] CONDITIONAL_S
Y_MEAS 1724 [(0,1)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1725 [(0,0)] HALF_D_PLUS_2 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
DISCARD 1726 [(0,1)] 0 [1721] [] [] [] [] [1723,1724,1725,1726] CONDITIONAL_S
IDLE 1727 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 1728 [(1,0)] D [] [] [] [] [] [] none
MERGE 1729 [(1,0),(0,0)] D [] [1731,1732,1733,1734] [] [] [((0,0),(1,0))] [] none
DISCARD 1730 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1731 [(1,0),(0,0)] D [1729] [] [] [] [((0,0),(1,0))] [1731,1732,1733,1734] CONDITIONAL_S
Y_MEAS 1732 [(1,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1733 [(0,0)] HALF_D_PLUS_2 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
DISCARD 1734 [(1,0)] 0 [1729] [] [] [] [] [1731,1732,1733,1734] CONDITIONAL_S
IDLE 1735 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 1736 [(0,1)] D [] [] [] [] [] [] none
MERGE 1737 [(0,1),(0,0)] D [] [1739,1740,1741,1742] [] [] [((0,0),(0,1))] [] none
DISCARD 1738 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1739 [(0,1),(0,0)] D [1737] [] [] [] [((0,0),(0,1))] [1739,1740,1741,1742] CONDITIONAL_S
Y_MEAS 1740 [(0,1)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1741 [(0,0)] HALF_D_PLUS_2 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
DISCARD 1742 [(0,1)] 0 [1737] [] [] [] [] [1739,1740,1741,1742] CONDITIONAL_S
IDLE 1743 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 1744 [(1,0)] D [] [] [] [] [] [] none
MERGE 1745 [(1,0),(0,0)] D [] [1747,1748,1749,1750] [] [] [((0,0),(1,0))] [] none
DISCARD 1746 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1747 [(1,0),(0,0)] D [1745] [] [] [] [((0,0),(1,0))] [1747,1748,1749,1750] CONDITIONAL_S
Y_MEAS 1748 [(1,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1749 [(0,0)] HALF_D_PLUS_2 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
DISCARD 1750 [(1,0)] 0 [1745] [] [] [] [] [1747,1748,1749,1750] CONDITIONAL_S
IDLE 1751 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 1752 [(0,1)] D [] [] [] [] [] [] none
MERGE 1753 [(0,1),(0,0)] D [] [1755,1756,1757,1758] [] [] [((0,0),(0,1))] [] none
DISCARD 1754 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1755 [(0,1),(0,0)] D [1753] [] [] [] [((0,0),(0,1))] [1755,1756,1757,1758] CONDITIONAL_S
Y_MEAS 1756 [(0,1)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1757 [(0,0)] HALF_D_PLUS_2 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
DISCARD 1758 [(0,1)] 0 [1753] [] [] [] [] [1755,1756,1757,1758] CONDITIONAL_S
IDLE 1759 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 1760 [(1,0)] D [] [] [] [] [] [] none
MERGE 1761 [(1,0),(0,0)] D [] [1763,1764,1765,1766] [] [] [((0,0),(1,0))] [] none
DISCARD 1762 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1763 [(1,0),(0,0)] D [1761] [] [] [] [((0,0),(1,0))] [1763,1764,1765,1766] CONDITIONAL_S
Y_MEAS 1764 [(1,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1765 [(0,0)] HALF_D_PLUS_2 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
DISCARD 1766 [(1,0)] 0 [1761] [] [] [] [] [1763,1764,1765,1766] CONDITIONAL_S
IDLE 1767 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 1768 [(0,1)] D [] [] [] [] [] [] none
MERGE 1769 [(0,1),(0,0)] D [] [1771,1772,1773,1774] [] [] [((0,0),(0,1))] [] none
DISCARD 1770 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1771 [(0,1),(0,0)] D [1769] [] [] [] [((0,0),(0,1))] [1771,1772,1773,1774] CONDITIONAL_S
Y_MEAS 1772 [(0,1)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1773 [(0,0)] HALF_D_PLUS_2 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
DISCARD 1774 [(0,1)] 0 [1769] [] [] [] [] [1771,1772,1773,1774] CONDITIONAL_S
IDLE 1775 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 1776 [(1,0)] D [] [] [] [] [] [] none
MERGE 1777 [(1,0),(0,0)] D [] [1779,1780,1781,1782] [] [] [((0,0),(1,0))] [] none
DISCARD 1778 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1779 [(1,0),(0,0)] D [1777] [] [] [] [((0,0),(1,0))] [1779,1780,1781,1782] CONDITIONAL_S
Y_MEAS 1780 [(1,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1781 [(0,0)] HALF_D_PLUS_2 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
DISCARD 1782 [(1,0)] 0 [1777] [] [] [] [] [1779,1780,1781,1782] CONDITIONAL_S
IDLE 1783 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 1784 [(0,1)] D [] [] [] [] [] [] none
MERGE 1785 [(0,1),(0,0)] D [] [1787,1788,1789,1790] [] [] [((0,0),(0,1))] [] none
DISCARD 1786 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1787 [(0,1),(0,0)] D [1785] [] [] [] [((0,0),(0,1))] [1787,1788,1789,1790] CONDITIONAL_S
Y_MEAS 1788 [(0,1)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1789 [(0,0)] HALF_D_PLUS_2 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
DISCARD 1790 [(0,1)] 0 [1785] [] [] [] [] [1787,1788,1789,1790] CONDITIONAL_S
IDLE 1791 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 1792 [(1,0)] D [] [] [] [] [] [] none
MERGE 1793 [(1,0),(0,0)] D [] [1795,1796,1797,1798] [] [] [((0,0),(1,0))] [] none
DISCARD 1794 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1795 [(1,0),(0,0)] D [1793] [] [] [] [((0,0),(1,0))] [1795,1796,1797,1798] CONDITIONAL_S
Y_MEAS 1796 [(1,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1797 [(0,0)] HALF_D_PLUS_2 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
DISCARD 1798 [(1,0)] 0 [1793] [] [] [] [] [1795,1796,1797,1798] CONDITIONAL_S
IDLE 1799 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 1800 [(0,1)] D [] [] [] [] [] [] none
MERGE 1801 [(0,1),(0,0)] D [] [1803,1804,1805,1806] [] [] [((0,0),(0,1))] [] none
DISCARD 1802 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1803 [(0,1),(0,0)] D [1801] [] [] [] [((0,0),(0,1))] [1803,1804,1805,1806] CONDITIONAL_S
Y_MEAS 1804 [(0,1)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1805 [(0,0)] HALF_D_PLUS_2 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
DISCARD 1806 [(0,1)] 0 [1801] [] [] [] [] [1803,1804,1805,1806] CONDITIONAL_S
IDLE 1807 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 1808 [(1,0)] D [] [] [] [] [] [] none
MERGE 1809 [(1,0),(0,0)] D [] [1811,1812,1813,1814] [] [] [((0,0),(1,0))] [] none
DISCARD 1810 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1811 [(1,0),(0,0)] D [1809] [] [] [] [((0,0),(1,0))] [1811,1812,1813,1814] CONDITIONAL_S
Y_MEAS 1812 [(1,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1813 [(0,0)] HALF_D_PLUS_2 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
DISCARD 1814 [(1,0)] 0 [1809] [] [] [] [] [1811,1812,1813,1814] CONDITIONAL_S
IDLE 1815 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 1816 [(0,1)] D [] [] [] [] [] [] none
MERGE 1817 [(0,1),(0,0)] D [] [1819,1820,1821,1822] [] [] [((0,0),(0,1))] [] none
DISCARD 1818 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1819 [(0,1),(0,0)] D [1817] [] [] [] [((0,0),(0,1))] [1819,1820,1821,1822] CONDITIONAL_S
Y_MEAS 1820 [(0,1)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1821 [(0,0)] HALF_D_PLUS_2 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
DISCARD 1822 [(0,1)] 0 [1817] [] [] [] [] [1819,1820,1821,1822] CONDITIONAL_S
IDLE 1823 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 1824 [(1,0)] D [] [] [] [] [] [] none
MERGE 1825 [(1,0),(0,0)] D [] [1827,1828,1829,1830] [] [] [((0,0),(1,0))] [] none
DISCARD 1826 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1827 [(1,0),(0,0)] D [1825] [] [] [] [((0,0),(1,0))] [1827,1828,1829,1830] CONDITIONAL_S
Y_MEAS 1828 [(1,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1829 [(0,0)] HALF_D_PLUS_2 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
DISCARD 1830 [(1,0)] 0 [1825] [] [] [] [] [1827,1828,1829,1830] CONDITIONAL_S
IDLE 1831 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 1832 [(0,1)] D [] [] [] [] [] [] none
MERGE 1833 [(0,1),(0,0)] D [] [1835,1836,1837,1838] [] [] [((0,0),(0,1))] [] none
DISCARD 1834 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1835 [(0,1),(0,0)] D [1833] [] [] [] [((0,0),(0,1))] [1835,1836,1837,1838] CONDITIONAL_S
Y_MEAS 1836 [(0,1)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1837 [(0,0)] HALF_D_PLUS_2 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
DISCARD 1838 [(0,1)] 0 [1833] [] [] [] [] [1835,1836,1837,1838] CONDITIONAL_S
IDLE 1839 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1840 [(1,0)] D [] [] [] [] [] [] none
MERGE 1841 [(1,0),(0,0)] D [] [1843,1844,1845,1846] [] [] [((0,0),(1,0))] [] none
DISCARD 1842 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1843 [(1,0),(0,0)] D [1841] [] [] [] [((0,0),(1,0))] [1843,1844,1845,1846] CONDITIONAL_S
Y_MEAS 1844 [(1,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1845 [(0,0)] HALF_D_PLUS_2 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
DISCARD 1846 [(1,0)] 0 [1841] [] [] [] [] [1843,1844,1845,1846] CONDITIONAL_S
IDLE 1847 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 1848 [(0,1)] D [] [] [] [] [] [] none
MERGE 1849 [(0,1),(0,0)] D [] [1851,1852,1853,1854] [] [] [((0,0),(0,1))] [] none
DISCARD 1850 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1851 [(0,1),(0,0)] D [1849] [] [] [] [((0,0),(0,1))] [1851,1852,1853,1854] CONDITIONAL_S
Y_MEAS 1852 [(0,1)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1853 [(0,0)] HALF_D_PLUS_2 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
DISCARD 1854 [(0,1)] 0 [1849] [] [] [] [] [1851,1852,1853,1854] CONDITIONAL_S
IDLE 1855 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 1856 [(1,0)] D [] [] [] [] [] [] none
MERGE 1857 [(1,0),(0,0)] D [] [1859,1860,1861,1862] [] [] [((0,0),(1,0))] [] none
DISCARD 1858 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1859 [(1,0),(0,0)] D [1857] [] [] [] [((0,0),(1,0))] [1859,1860,1861,1862] CONDITIONAL_S
Y_MEAS 1860 [(1,0)] HALF_D_PLUS_2 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1861 [(0,0)] HALF_D_PLUS_2 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
DISCARD 1862 [(1,0)] 0 [1857] [] [] [] [] [1859,1860,1861,1862] CONDITIONAL_S
IDLE 1863 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 1864 [(0,1)] D [] [] [] [] [] [] none
MERGE 1865 [(0,1),(0,0)] D [] [1867,1868,1869,1870] [] [] [((0,0),(0,1))] [] none
DISCARD 1866 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1867 [(0,1),(0,0)] D [1865] [] [] [] [((0,0),(0,1))] [1867,1868,1869,1870] CONDITIONAL_S
Y_MEAS 1868 [(0,1)] HALF_D_PLUS_2 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
IDLE 1869 [(0,0)] HALF_D_PLUS_2 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
DISCARD 1870 [(0,1)] 0 [1865] [] [] [] [] [1867,1868,1869,1870] CONDITIONAL_S
IDLE 1871 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 1872 [(1,0)] D [] [] [] [] [] [] none
MERGE 1873 [(1,0),(0,0)] D [] [1875,1876,1877,1878] [] [] [((0,0),(1,0))] [] none
DISCARD 1874 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1875 [(1,0),(0,0)] D [1873] [] [] [] [((0,0),(1,0))] [1875,1876,1877,1878] CONDITIONAL_S
Y_MEAS 1876 [(1,0)] HALF_D_PLUS_2 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1877 [(0,0)] HALF_D_PLUS_2 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
DISCARD 1878 [(1,0)] 0 [1873] [] [] [] [] [1875,1876,1877,1878] CONDITIONAL_S
IDLE 1879 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 1880 [(0,1)] D [] [] [] [] [] [] none
MERGE 1881 [(0,1),(0,0)] D [] [1883,1884,1885,1886] [] [] [((0,0),(0,1))] [] none
DISCARD 1882 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1883 [(0,1),(0,0)] D [1881] [] [] [] [((0,0),(0,1))] [1883,1884,1885,1886] CONDITIONAL_S
Y_MEAS 1884 [(0,1)] HALF_D_PLUS_2 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
IDLE 1885 [(0,0)] HALF_D_PLUS_2 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
DISCARD 1886 [(0,1)] 0 [1881] [] [] [] [] [1883,1884,1885,1886] CONDITIONAL_S
IDLE 1887 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 1888 [(1,0)] D [] [] [] [] [] [] none
MERGE 1889 [(1,0),(0,0)] D [] [1891,1892,1893,1894] [] [] [((0,0),(1,0))] [] none
DISCARD 1890 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1891 [(1,0),(0,0)] D [1889] [] [] [] [((0,0),(1,0))] [1891,1892,1893,1894] CONDITIONAL_S
Y_MEAS 1892 [(1,0)] HALF_D_PLUS_2 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
IDLE 1893 [(0,0)] HALF_D_PLUS_2 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
DISCARD 1894 [(1,0)] 0 [1889] [] [] [] [] [1891,1892,1893,1894] CONDITIONAL_S
IDLE 1895 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 1896 [(0,1)] D [] [] [] [] [] [] none
MERGE 1897 [(0,1),(0,0)] D [] [1899,1900,1901,1902] [] [] [((0,0),(0,1))] [] none
DISCARD 1898 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1899 [(0,1),(0,0)] D [1897] [] [] [] [((0,0),(0,1))] [1899,1900,1901,1902] CONDITIONAL_S
Y_MEAS 1900 [(0,1)] HALF_D_PLUS_2 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1901 [(0,0)] HALF_D_PLUS_2 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
DISCARD 1902 [(0,1)] 0 [1897] [] [] [] [] [1899,1900,1901,1902] CONDITIONAL_S
IDLE 1903 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 1904 [(1,0)] D [] [] [] [] [] [] none
MERGE 1905 [(1,0),(0,0)] D [] [1907,1908,1909,1910] [] [] [((0,0),(1,0))] [] none
DISCARD 1906 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1907 [(1,0),(0,0)] D [1905] [] [] [] [((0,0),(1,0))] [1907,1908,1909,1910] CONDITIONAL_S
Y_MEAS 1908 [(1,0)] HALF_D_PLUS_2 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
IDLE 1909 [(0,0)] HALF_D_PLUS_2 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
DISCARD 1910 [(1,0)] 0 [1905] [] [] [] [] [1907,1908,1909,1910] CONDITIONAL_S
IDLE 1911 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 1912 [(0,1)] D [] [] [] [] [] [] none
MERGE 1913 [(0,1),(0,0)] D [] [1915,1916,1917,1918] [] [] [((0,0),(0,1))] [] none
DISCARD 1914 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1915 [(0,1),(0,0)] D [1913] [] [] [] [((0,0),(0,1))] [1915,1916,1917,1918] CONDITIONAL_S
Y_MEAS 1916 [(0,1)] HALF_D_PLUS_2 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
IDLE 1917 [(0,0)] HALF_D_PLUS_2 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
DISCARD 1918 [(0,1)] 0 [1913] [] [] [] [] [1915,1916,1917,1918] CONDITIONAL_S
IDLE 1919 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 1920 [(1,0)] D [] [] [] [] [] [] none
MERGE 1921 [(1,0),(0,0)] D [] [1923,1924,1925,1926] [] [] [((0,0),(1,0))] [] none
DISCARD 1922 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1923 [(1,0),(0,0)] D [1921] [] [] [] [((0,0),(1,0))] [1923,1924,1925,1926] CONDITIONAL_S
Y_MEAS 1924 [(1,0)] HALF_D_PLUS_2 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1925 [(0,0)] HALF_D_PLUS_2 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
DISCARD 1926 [(1,0)] 0 [1921] [] [] [] [] [1923,1924,1925,1926] CONDITIONAL_S
IDLE 1927 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 1928 [(0,1)] D [] [] [] [] [] [] none
MERGE 1929 [(0,1),(0,0)] D [] [1931,1932,1933,1934] [] [] [((0,0),(0,1))] [] none
DISCARD 1930 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1931 [(0,1),(0,0)] D [1929] [] [] [] [((0,0),(0,1))] [1931,1932,1933,1934] CONDITIONAL_S
Y_MEAS 1932 [(0,1)] HALF_D_PLUS_2 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
IDLE 1933 [(0,0)] HALF_D_PLUS_2 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
DISCARD 1934 [(0,1)] 0 [1929] [] [] [] [] [1931,1932,1933,1934] CONDITIONAL_S
IDLE 1935 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 1936 [(1,0)] D [] [] [] [] [] [] none
MERGE 1937 [(1,0),(0,0)] D [] [1939,1940,1941,1942] [] [] [((0,0),(1,0))] [] none
DISCARD 1938 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1939 [(1,0),(0,0)] D [1937] [] [] [] [((0,0),(1,0))] [1939,1940,1941,1942] CONDITIONAL_S
Y_MEAS 1940 [(1,0)] HALF_D_PLUS_2 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
IDLE 1941 [(0,0)] HALF_D_PLUS_2 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
DISCARD 1942 [(1,0)] 0 [1937] [] [] [] [] [1939,1940,1941,1942] CONDITIONAL_S
IDLE 1943 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 1944 [(0,1)] D [] [] [] [] [] [] none
MERGE 1945 [(0,1),(0,0)] D [] [1947,1948,1949,1950] [] [] [((0,0),(0,1))] [] none
DISCARD 1946 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1947 [(0,1),(0,0)] D [1945] [] [] [] [((0,0),(0,1))] [1947,1948,1949,1950] CONDITIONAL_S
Y_MEAS 1948 [(0,1)] HALF_D_PLUS_2 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1949 [(0,0)] HALF_D_PLUS_2 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
DISCARD 1950 [(0,1)] 0 [1945] [] [] [] [] [1947,1948,1949,1950] CONDITIONAL_S
IDLE 1951 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 1952 [(1,0)] D [] [] [] [] [] [] none
MERGE 1953 [(1,0),(0,0)] D [] [1955,1956,1957,1958] [] [] [((0,0),(1,0))] [] none
DISCARD 1954 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1955 [(1,0),(0,0)] D [1953] [] [] [] [((0,0),(1,0))] [1955,1956,1957,1958] CONDITIONAL_S
Y_MEAS 1956 [(1,0)] HALF_D_PLUS_2 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
IDLE 1957 [(0,0)] HALF_D_PLUS_2 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
DISCARD 1958 [(1,0)] 0 [1953] [] [] [] [] [1955,1956,1957,1958] CONDITIONAL_S
IDLE 1959 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 1960 [(0,1)] D [] [] [] [] [] [] none
MERGE 1961 [(0,1),(0,0)] D [] [1963,1964,1965,1966] [] [] [((0,0),(0,1))] [] none
DISCARD 1962 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1963 [(0,1),(0,0)] D [1961] [] [] [] [((0,0),(0,1))] [1963,1964,1965,1966] CONDITIONAL_S
Y_MEAS 1964 [(0,1)] HALF_D_PLUS_2 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
IDLE 1965 [(0,0)] HALF_D_PLUS_2 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
DISCARD 1966 [(0,1)] 0 [1961] [] [] [] [] [1963,1964,1965,1966] CONDITIONAL_S
IDLE 1967 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 1968 [(1,0)] D [] [] [] [] [] [] none
MERGE 1969 [(1,0),(0,0)] D [] [1971,1972,1973,1974] [] [] [((0,0),(1,0))] [] none
DISCARD 1970 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1971 [(1,0),(0,0)] D [1969] [] [] [] [((0,0),(1,0))] [1971,1972,1973,1974] CONDITIONAL_S
Y_MEAS 1972 [(1,0)] HALF_D_PLUS_2 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1973 [(0,0)] HALF_D_PLUS_2 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
DISCARD 1974 [(1,0)] 0 [1969] [] [] [] [] [1971,1972,1973,1974] CONDITIONAL_S
IDLE 1975 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 1976 [(0,1)] D [] [] [] [] [] [] none
MERGE 1977 [(0,1),(0,0)] D [] [1979,1980,1981,1982] [] [] [((0,0),(0,1))] [] none
DISCARD 1978 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1979 [(0,1),(0,0)] D [1977] [] [] [] [((0,0),(0,1))] [1979,1980,1981,1982] CONDITIONAL_S
Y_MEAS 1980 [(0,1)] HALF_D_PLUS_2 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
IDLE 1981 [(0,0)] HALF_D_PLUS_2 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
DISCARD 1982 [(0,1)] 0 [1977] [] [] [] [] [1979,1980,1981,1982] CONDITIONAL_S
IDLE 1983 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 1984 [(1,0)] D [] [] [] [] [] [] none
MERGE 1985 [(1,0),(0,0)] D [] [1987,1988,1989,1990] [] [] [((0,0),(1,0))] [] none
DISCARD 1986 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 1987 [(1,0),(0,0)] D [1985] [] [] [] [((0,0),(1,0))] [1987,1988,1989,1990] CONDITIONAL_S
Y_MEAS 1988 [(1,0)] HALF_D_PLUS_2 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
IDLE 1989 [(0,0)] HALF_D_PLUS_2 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
DISCARD 1990 [(1,0)] 0 [1985] [] [] [] [] [1987,1988,1989,1990] CONDITIONAL_S
IDLE 1991 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 1992 [(0,1)] D [] [] [] [] [] [] none
MERGE 1993 [(0,1),(0,0)] D [] [1995,1996,1997,1998] [] [] [((0,0),(0,1))] [] none
DISCARD 1994 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 1995 [(0,1),(0,0)] D [1993] [] [] [] [((0,0),(0,1))] [1995,1996,1997,1998] CONDITIONAL_S
Y_MEAS 1996 [(0,1)] HALF_D_PLUS_2 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
IDLE 1997 [(0,0)] HALF_D_PLUS_2 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
DISCARD 1998 [(0,1)] 0 [1993] [] [] [] [] [1995,1996,1997,1998] CONDITIONAL_S
IDLE 1999 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2000 [(1,0)] D [] [] [] [] [] [] none
MERGE 2001 [(1,0),(0,0)] D [] [2003,2004,2005,2006] [] [] [((0,0),(1,0))] [] none
DISCARD 2002 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2003 [(1,0),(0,0)] D [2001] [] [] [] [((0,0),(1,0))] [2003,2004,2005,2006] CONDITIONAL_S
Y_MEAS 2004 [(1,0)] HALF_D_PLUS_2 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2005 [(0,0)] HALF_D_PLUS_2 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
DISCARD 2006 [(1,0)] 0 [2001] [] [] [] [] [2003,2004,2005,2006] CONDITIONAL_S
IDLE 2007 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 2008 [(0,1)] D [] [] [] [] [] [] none
MERGE 2009 [(0,1),(0,0)] D [] [2011,2012,2013,2014] [] [] [((0,0),(0,1))] [] none
DISCARD 2010 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2011 [(0,1),(0,0)] D [2009] [] [] [] [((0,0),(0,1))] [2011,2012,2013,2014] CONDITIONAL_S
Y_MEAS 2012 [(0,1)] HALF_D_PLUS_2 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
IDLE 2013 [(0,0)] HALF_D_PLUS_2 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
DISCARD 2014 [(0,1)] 0 [2009] [] [] [] [] [2011,2012,2013,2014] CONDITIONAL_S
IDLE 2015 [(0,0)] 51 [] [] [] [] [] [] none
INJECT_T 2016 [(1,0)] D [] [] [] [] [] [] none
MERGE 2017 [(1,0),(0,0)] D [] [2019,2020,2021,2022] [] [] [((0,0),(1,0))] [] none
DISCARD 2018 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2019 [(1,0),(0,0)] D [2017] [] [] [] [((0,0),(1,0))] [2019,2020,2021,2022] CONDITIONAL_S
Y_MEAS 2020 [(1,0)] HALF_D_PLUS_2 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2021 [(0,0)] HALF_D_PLUS_2 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
DISCARD 2022 [(1,0)] 0 [2017] [] [] [] [] [2019,2020,2021,2022] CONDITIONAL_S
IDLE 2023 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 2024 [(0,1)] D [] [] [] [] [] [] none
MERGE 2025 [(0,1),(0,0)] D [] [2027,2028,2029,2030] [] [] [((0,0),(0,1))] [] none
DISCARD 2026 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2027 [(0,1),(0,0)] D [2025] [] [] [] [((0,0),(0,1))] [2027,2028,2029,2030] CONDITIONAL_S
Y_MEAS 2028 [(0,1)] HALF_D_PLUS_2 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2029 [(0,0)] HALF_D_PLUS_2 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
DISCARD 2030 [(0,1)] 0 [2025] [] [] [] [] [2027,2028,2029,2030] CONDITIONAL_S
IDLE 2031 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2032 [(1,0)] D [] [] [] [] [] [] none
MERGE 2033 [(1,0),(0,0)] D [] [2035,2036,2037,2038] [] [] [((0,0),(1,0))] [] none
DISCARD 2034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2035 [(1,0),(0,0)] D [2033] [] [] [] [((0,0),(1,0))] [2035,2036,2037,2038] CONDITIONAL_S
Y_MEAS 2036 [(1,0)] HALF_D_PLUS_2 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
IDLE 2037 [(0,0)] HALF_D_PLUS_2 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
DISCARD 2038 [(1,0)] 0 [2033] [] [] [] [] [2035,2036,2037,2038] CONDITIONAL_S
IDLE 2039 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 2040 [(0,1)] D [] [] [] [] [] [] none
MERGE 2041 [(0,1),(0,0)] D [] [2043,2044,2045,2046] [] [] [((0,0),(0,1))] [] none
DISCARD 2042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2043 [(0,1),(0,0)] D [2041] [] [] [] [((0,0),(0,1))] [2043,2044,2045,2046] CONDITIONAL_S
Y_MEAS 2044 [(0,1)] HALF_D_PLUS_2 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2045 [(0,0)] HALF_D_PLUS_2 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
DISCARD 2046 [(0,1)] 0 [2041] [] [] [] [] [2043,2044,2045,2046] CONDITIONAL_S
IDLE 2047 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 2048 [(1,0)] D [] [] [] [] [] [] none
MERGE 2049 [(1,0),(0,0)] D [] [2051,2052,2053,2054] [] [] [((0,0),(1,0))] [] none
DISCARD 2050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2051 [(1,0),(0,0)] D [2049] [] [] [] [((0,0),(1,0))] [2051,2052,2053,2054] CONDITIONAL_S
Y_MEAS 2052 [(1,0)] HALF_D_PLUS_2 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2053 [(0,0)] HALF_D_PLUS_2 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
DISCARD 2054 [(1,0)] 0 [2049] [] [] [] [] [2051,2052,2053,2054] CONDITIONAL_S
IDLE 2055 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2056 [(0,1)] D [] [] [] [] [] [] none
MERGE 2057 [(0,1),(0,0)] D [] [2059,2060,2061,2062] [] [] [((0,0),(0,1))] [] none
DISCARD 2058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2059 [(0,1),(0,0)] D [2057] [] [] [] [((0,0),(0,1))] [2059,2060,2061,2062] CONDITIONAL_S
Y_MEAS 2060 [(0,1)] HALF_D_PLUS_2 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
IDLE 2061 [(0,0)] HALF_D_PLUS_2 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
DISCARD 2062 [(0,1)] 0 [2057] [] [] [] [] [2059,2060,2061,2062] CONDITIONAL_S
IDLE 2063 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2064 [(1,0)] D [] [] [] [] [] [] none
MERGE 2065 [(1,0),(0,0)] D [] [2067,2068,2069,2070] [] [] [((0,0),(1,0))] [] none
DISCARD 2066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2067 [(1,0),(0,0)] D [2065] [] [] [] [((0,0),(1,0))] [2067,2068,2069,2070] CONDITIONAL_S
Y_MEAS 2068 [(1,0)] HALF_D_PLUS_2 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2069 [(0,0)] HALF_D_PLUS_2 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
DISCARD 2070 [(1,0)] 0 [2065] [] [] [] [] [2067,2068,2069,2070] CONDITIONAL_S
IDLE 2071 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 2072 [(0,1)] D [] [] [] [] [] [] none
MERGE 2073 [(0,1),(0,0)] D [] [2075,2076,2077,2078] [] [] [((0,0),(0,1))] [] none
DISCARD 2074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2075 [(0,1),(0,0)] D [2073] [] [] [] [((0,0),(0,1))] [2075,2076,2077,2078] CONDITIONAL_S
Y_MEAS 2076 [(0,1)] HALF_D_PLUS_2 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2077 [(0,0)] HALF_D_PLUS_2 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
DISCARD 2078 [(0,1)] 0 [2073] [] [] [] [] [2075,2076,2077,2078] CONDITIONAL_S
IDLE 2079 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 2080 [(1,0)] D [] [] [] [] [] [] none
MERGE 2081 [(1,0),(0,0)] D [] [2083,2084,2085,2086] [] [] [((0,0),(1,0))] [] none
DISCARD 2082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2083 [(1,0),(0,0)] D [2081] [] [] [] [((0,0),(1,0))] [2083,2084,2085,2086] CONDITIONAL_S
Y_MEAS 2084 [(1,0)] HALF_D_PLUS_2 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
IDLE 2085 [(0,0)] HALF_D_PLUS_2 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
DISCARD 2086 [(1,0)] 0 [2081] [] [] [] [] [2083,2084,2085,2086] CONDITIONAL_S
IDLE 2087 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 2088 [(0,1)] D [] [] [] [] [] [] none
MERGE 2089 [(0,1),(0,0)] D [] [2091,2092,2093,2094] [] [] [((0,0),(0,1))] [] none
DISCARD 2090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2091 [(0,1),(0,0)] D [2089] [] [] [] [((0,0),(0,1))] [2091,2092,2093,2094] CONDITIONAL_S
Y_MEAS 2092 [(0,1)] HALF_D_PLUS_2 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
IDLE 2093 [(0,0)] HALF_D_PLUS_2 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
DISCARD 2094 [(0,1)] 0 [2089] [] [] [] [] [2091,2092,2093,2094] CONDITIONAL_S
IDLE 2095 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2096 [(1,0)] D [] [] [] [] [] [] none
MERGE 2097 [(1,0),(0,0)] D [] [2099,2100,2101,2102] [] [] [((0,0),(1,0))] [] none
DISCARD 2098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2099 [(1,0),(0,0)] D [2097] [] [] [] [((0,0),(1,0))] [2099,2100,2101,2102] CONDITIONAL_S
Y_MEAS 2100 [(1,0)] HALF_D_PLUS_2 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2101 [(0,0)] HALF_D_PLUS_2 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
DISCARD 2102 [(1,0)] 0 [2097] [] [] [] [] [2099,2100,2101,2102] CONDITIONAL_S
IDLE 2103 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2104 [(0,1)] D [] [] [] [] [] [] none
MERGE 2105 [(0,1),(0,0)] D [] [2107,2108,2109,2110] [] [] [((0,0),(0,1))] [] none
DISCARD 2106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2107 [(0,1),(0,0)] D [2105] [] [] [] [((0,0),(0,1))] [2107,2108,2109,2110] CONDITIONAL_S
Y_MEAS 2108 [(0,1)] HALF_D_PLUS_2 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
IDLE 2109 [(0,0)] HALF_D_PLUS_2 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
DISCARD 2110 [(0,1)] 0 [2105] [] [] [] [] [2107,2108,2109,2110] CONDITIONAL_S
IDLE 2111 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 2112 [(1,0)] D [] [] [] [] [] [] none
MERGE 2113 [(1,0),(0,0)] D [] [2115,2116,2117,2118] [] [] [((0,0),(1,0))] [] none
DISCARD 2114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2115 [(1,0),(0,0)] D [2113] [] [] [] [((0,0),(1,0))] [2115,2116,2117,2118] CONDITIONAL_S
Y_MEAS 2116 [(1,0)] HALF_D_PLUS_2 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
IDLE 2117 [(0,0)] HALF_D_PLUS_2 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
DISCARD 2118 [(1,0)] 0 [2113] [] [] [] [] [2115,2116,2117,2118] CONDITIONAL_S
IDLE 2119 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 2120 [(0,1)] D [] [] [] [] [] [] none
MERGE 2121 [(0,1),(0,0)] D [] [2123,2124,2125,2126] [] [] [((0,0),(0,1))] [] none
DISCARD 2122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2123 [(0,1),(0,0)] D [2121] [] [] [] [((0,0),(0,1))] [2123,2124,2125,2126] CONDITIONAL_S
Y_MEAS 2124 [(0,1)] HALF_D_PLUS_2 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2125 [(0,0)] HALF_D_PLUS_2 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
DISCARD 2126 [(0,1)] 0 [2121] [] [] [] [] [2123,2124,2125,2126] CONDITIONAL_S
IDLE 2127 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2128 [(1,0)] D [] [] [] [] [] [] none
MERGE 2129 [(1,0),(0,0)] D [] [2131,2132,2133,2134] [] [] [((0,0),(1,0))] [] none
DISCARD 2130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2131 [(1,0),(0,0)] D [2129] [] [] [] [((0,0),(1,0))] [2131,2132,2133,2134] CONDITIONAL_S
Y_MEAS 2132 [(1,0)] HALF_D_PLUS_2 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
IDLE 2133 [(0,0)] HALF_D_PLUS_2 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
DISCARD 2134 [(1,0)] 0 [2129] [] [] [] [] [2131,2132,2133,2134] CONDITIONAL_S
IDLE 2135 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 2136 [(0,1)] D [] [] [] [] [] [] none
MERGE 2137 [(0,1),(0,0)] D [] [2139,2140,2141,2142] [] [] [((0,0),(0,1))] [] none
DISCARD 2138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2139 [(0,1),(0,0)] D [2137] [] [] [] [((0,0),(0,1))] [2139,2140,2141,2142] CONDITIONAL_S
Y_MEAS 2140 [(0,1)] HALF_D_PLUS_2 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
IDLE 2141 [(0,0)] HALF_D_PLUS_2 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
DISCARD 2142 [(0,1)] 0 [2137] [] [] [] [] [2139,2140,2141,2142] CONDITIONAL_S
IDLE 2143 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2144 [(1,0)] D [] [] [] [] [] [] none
MERGE 2145 [(1,0),(0,0)] D [] [2147,2148,2149,2150] [] [] [((0,0),(1,0))] [] none
DISCARD 2146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2147 [(1,0),(0,0)] D [2145] [] [] [] [((0,0),(1,0))] [2147,2148,2149,2150] CONDITIONAL_S
Y_MEAS 2148 [(1,0)] HALF_D_PLUS_2 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
IDLE 2149 [(0,0)] HALF_D_PLUS_2 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
DISCARD 2150 [(1,0)] 0 [2145] [] [] [] [] [2147,2148,2149,2150] CONDITIONAL_S
IDLE 2151 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2152 [(0,1)] D [] [] [] [] [] [] none
MERGE 2153 [(0,1),(0,0)] D [] [2155,2156,2157,2158] [] [] [((0,0),(0,1))] [] none
DISCARD 2154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2155 [(0,1),(0,0)] D [2153] [] [] [] [((0,0),(0,1))] [2155,2156,2157,2158] CONDITIONAL_S
Y_MEAS 2156 [(0,1)] HALF_D_PLUS_2 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2157 [(0,0)] HALF_D_PLUS_2 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
DISCARD 2158 [(0,1)] 0 [2153] [] [] [] [] [2155,2156,2157,2158] CONDITIONAL_S
IDLE 2159 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2160 [(1,0)] D [] [] [] [] [] [] none
MERGE 2161 [(1,0),(0,0)] D [] [2163,2164,2165,2166] [] [] [((0,0),(1,0))] [] none
DISCARD 2162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2163 [(1,0),(0,0)] D [2161] [] [] [] [((0,0),(1,0))] [2163,2164,2165,2166] CONDITIONAL_S
Y_MEAS 2164 [(1,0)] HALF_D_PLUS_2 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2165 [(0,0)] HALF_D_PLUS_2 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
DISCARD 2166 [(1,0)] 0 [2161] [] [] [] [] [2163,2164,2165,2166] CONDITIONAL_S
IDLE 2167 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2168 [(0,1)] D [] [] [] [] [] [] none
MERGE 2169 [(0,1),(0,0)] D [] [2171,2172,2173,2174] [] [] [((0,0),(0,1))] [] none
DISCARD 2170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2171 [(0,1),(0,0)] D [2169] [] [] [] [((0,0),(0,1))] [2171,2172,2173,2174] CONDITIONAL_S
Y_MEAS 2172 [(0,1)] HALF_D_PLUS_2 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
IDLE 2173 [(0,0)] HALF_D_PLUS_2 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
DISCARD 2174 [(0,1)] 0 [2169] [] [] [] [] [2171,2172,2173,2174] CONDITIONAL_S
IDLE 2175 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 2176 [(1,0)] D [] [] [] [] [] [] none
MERGE 2177 [(1,0),(0,0)] D [] [2179,2180,2181,2182] [] [] [((0,0),(1,0))] [] none
DISCARD 2178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2179 [(1,0),(0,0)] D [2177] [] [] [] [((0,0),(1,0))] [2179,2180,2181,2182] CONDITIONAL_S
Y_MEAS 2180 [(1,0)] HALF_D_PLUS_2 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2181 [(0,0)] HALF_D_PLUS_2 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
DISCARD 2182 [(1,0)] 0 [2177] [] [] [] [] [2179,2180,2181,2182] CONDITIONAL_S
IDLE 2183 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2184 [(0,1)] D [] [] [] [] [] [] none
MERGE 2185 [(0,1),(0,0)] D [] [2187,2188,2189,2190] [] [] [((0,0),(0,1))] [] none
DISCARD 2186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2187 [(0,1),(0,0)] D [2185] [] [] [] [((0,0),(0,1))] [2187,2188,2189,2190] CONDITIONAL_S
Y_MEAS 2188 [(0,1)] HALF_D_PLUS_2 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2189 [(0,0)] HALF_D_PLUS_2 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
DISCARD 2190 [(0,1)] 0 [2185] [] [] [] [] [2187,2188,2189,2190] CONDITIONAL_S
IDLE 2191 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 2192 [(1,0)] D [] [] [] [] [] [] none
MERGE 2193 [(1,0),(0,0)] D [] [2195,2196,2197,2198] [] [] [((0,0),(1,0))] [] none
DISCARD 2194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2195 [(1,0),(0,0)] D [2193] [] [] [] [((0,0),(1,0))] [2195,2196,2197,2198] CONDITIONAL_S
Y_MEAS 2196 [(1,0)] HALF_D_PLUS_2 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
IDLE 2197 [(0,0)] HALF_D_PLUS_2 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
DISCARD 2198 [(1,0)] 0 [2193] [] [] [] [] [2195,2196,2197,2198] CONDITIONAL_S
IDLE 2199 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 2200 [(0,1)] D [] [] [] [] [] [] none
MERGE 2201 [(0,1),(0,0)] D [] [2203,2204,2205,2206] [] [] [((0,0),(0,1))] [] none
DISCARD 2202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2203 [(0,1),(0,0)] D [2201] [] [] [] [((0,0),(0,1))] [2203,2204,2205,2206] CONDITIONAL_S
Y_MEAS 2204 [(0,1)] HALF_D_PLUS_2 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2205 [(0,0)] HALF_D_PLUS_2 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
DISCARD 2206 [(0,1)] 0 [2201] [] [] [] [] [2203,2204,2205,2206] CONDITIONAL_S
IDLE 2207 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2208 [(1,0)] D [] [] [] [] [] [] none
MERGE 2209 [(1,0),(0,0)] D [] [2211,2212,2213,2214] [] [] [((0,0),(1,0))] [] none
DISCARD 2210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2211 [(1,0),(0,0)] D [2209] [] [] [] [((0,0),(1,0))] [2211,2212,2213,2214] CONDITIONAL_S
Y_MEAS 2212 [(1,0)] HALF_D_PLUS_2 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2213 [(0,0)] HALF_D_PLUS_2 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
DISCARD 2214 [(1,0)] 0 [2209] [] [] [] [] [2211,2212,2213,2214] CONDITIONAL_S
IDLE 2215 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 2216 [(0,1)] D [] [] [] [] [] [] none
MERGE 2217 [(0,1),(0,0)] D [] [2219,2220,2221,2222] [] [] [((0,0),(0,1))] [] none
DISCARD 2218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2219 [(0,1),(0,0)] D [2217] [] [] [] [((0,0),(0,1))] [2219,2220,2221,2222] CONDITIONAL_S
Y_MEAS 2220 [(0,1)] HALF_D_PLUS_2 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
IDLE 2221 [(0,0)] HALF_D_PLUS_2 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
DISCARD 2222 [(0,1)] 0 [2217] [] [] [] [] [2219,2220,2221,2222] CONDITIONAL_S
IDLE 2223 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 2224 [(1,0)] D [] [] [] [] [] [] none
MERGE 2225 [(1,0),(0,0)] D [] [2227,2228,2229,2230] [] [] [((0,0),(1,0))] [] none
DISCARD 2226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2227 [(1,0),(0,0)] D [2225] [] [] [] [((0,0),(1,0))] [2227,2228,2229,2230] CONDITIONAL_S
Y_MEAS 2228 [(1,0)] HALF_D_PLUS_2 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2229 [(0,0)] HALF_D_PLUS_2 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
DISCARD 2230 [(1,0)] 0 [2225] [] [] [] [] [2227,2228,2229,2230] CONDITIONAL_S
IDLE 2231 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2232 [(0,1)] D [] [] [] [] [] [] none
MERGE 2233 [(0,1),(0,0)] D [] [2235,2236,2237,2238] [] [] [((0,0),(0,1))] [] none
DISCARD 2234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2235 [(0,1),(0,0)] D [2233] [] [] [] [((0,0),(0,1))] [2235,2236,2237,2238] CONDITIONAL_S
Y_MEAS 2236 [(0,1)] HALF_D_PLUS_2 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2237 [(0,0)] HALF_D_PLUS_2 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
DISCARD 2238 [(0,1)] 0 [2233] [] [] [] [] [2235,2236,2237,2238] CONDITIONAL_S
IDLE 2239 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 2240 [(1,0)] D [] [] [] [] [] [] none
MERGE 2241 [(1,0),(0,0)] D [] [2243,2244,2245,2246] [] [] [((0,0),(1,0))] [] none
DISCARD 2242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2243 [(1,0),(0,0)] D [2241] [] [] [] [((0,0),(1,0))] [2243,2244,2245,2246] CONDITIONAL_S
Y_MEAS 2244 [(1,0)] HALF_D_PLUS_2 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
IDLE 2245 [(0,0)] HALF_D_PLUS_2 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
DISCARD 2246 [(1,0)] 0 [2241] [] [] [] [] [2243,2244,2245,2246] CONDITIONAL_S
IDLE 2247 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 2248 [(0,1)] D [] [] [] [] [] [] none
MERGE 2249 [(0,1),(0,0)] D [] [2251,2252,2253,2254] [] [] [((0,0),(0,1))] [] none
DISCARD 2250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2251 [(0,1),(0,0)] D [2249] [] [] [] [((0,0),(0,1))] [2251,2252,2253,2254] CONDITIONAL_S
Y_MEAS 2252 [(0,1)] HALF_D_PLUS_2 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
IDLE 2253 [(0,0)] HALF_D_PLUS_2 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
DISCARD 2254 [(0,1)] 0 [2249] [] [] [] [] [2251,2252,2253,2254] CONDITIONAL_S
IDLE 2255 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 2256 [(1,0)] D [] [] [] [] [] [] none
MERGE 2257 [(1,0),(0,0)] D [] [2259,2260,2261,2262] [] [] [((0,0),(1,0))] [] none
DISCARD 2258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2259 [(1,0),(0,0)] D [2257] [] [] [] [((0,0),(1,0))] [2259,2260,2261,2262] CONDITIONAL_S
Y_MEAS 2260 [(1,0)] HALF_D_PLUS_2 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2261 [(0,0)] HALF_D_PLUS_2 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
DISCARD 2262 [(1,0)] 0 [2257] [] [] [] [] [2259,2260,2261,2262] CONDITIONAL_S
IDLE 2263 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 2264 [(0,1)] D [] [] [] [] [] [] none
MERGE 2265 [(0,1),(0,0)] D [] [2267,2268,2269,2270] [] [] [((0,0),(0,1))] [] none
DISCARD 2266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2267 [(0,1),(0,0)] D [2265] [] [] [] [((0,0),(0,1))] [2267,2268,2269,2270] CONDITIONAL_S
Y_MEAS 2268 [(0,1)] HALF_D_PLUS_2 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2269 [(0,0)] HALF_D_PLUS_2 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
DISCARD 2270 [(0,1)] 0 [2265] [] [] [] [] [2267,2268,2269,2270] CONDITIONAL_S
IDLE 2271 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2272 [(1,0)] D [] [] [] [] [] [] none
MERGE 2273 [(1,0),(0,0)] D [] [2275,2276,2277,2278] [] [] [((0,0),(1,0))] [] none
DISCARD 2274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2275 [(1,0),(0,0)] D [2273] [] [] [] [((0,0),(1,0))] [2275,2276,2277,2278] CONDITIONAL_S
Y_MEAS 2276 [(1,0)] HALF_D_PLUS_2 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2277 [(0,0)] HALF_D_PLUS_2 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
DISCARD 2278 [(1,0)] 0 [2273] [] [] [] [] [2275,2276,2277,2278] CONDITIONAL_S
IDLE 2279 [(0,0)] 182 [] [] [] [] [] [] none
INJECT_T 2280 [(0,1)] D [] [] [] [] [] [] none
MERGE 2281 [(0,1),(0,0)] D [] [2283,2284,2285,2286] [] [] [((0,0),(0,1))] [] none
DISCARD 2282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2283 [(0,1),(0,0)] D [2281] [] [] [] [((0,0),(0,1))] [2283,2284,2285,2286] CONDITIONAL_S
Y_MEAS 2284 [(0,1)] HALF_D_PLUS_2 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2285 [(0,0)] HALF_D_PLUS_2 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
DISCARD 2286 [(0,1)] 0 [2281] [] [] [] [] [2283,2284,2285,2286] CONDITIONAL_S
IDLE 2287 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2288 [(1,0)] D [] [] [] [] [] [] none
MERGE 2289 [(1,0),(0,0)] D [] [2291,2292,2293,2294] [] [] [((0,0),(1,0))] [] none
DISCARD 2290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2291 [(1,0),(0,0)] D [2289] [] [] [] [((0,0),(1,0))] [2291,2292,2293,2294] CONDITIONAL_S
Y_MEAS 2292 [(1,0)] HALF_D_PLUS_2 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2293 [(0,0)] HALF_D_PLUS_2 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
DISCARD 2294 [(1,0)] 0 [2289] [] [] [] [] [2291,2292,2293,2294] CONDITIONAL_S
IDLE 2295 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 2296 [(0,1)] D [] [] [] [] [] [] none
MERGE 2297 [(0,1),(0,0)] D [] [2299,2300,2301,2302] [] [] [((0,0),(0,1))] [] none
DISCARD 2298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2299 [(0,1),(0,0)] D [2297] [] [] [] [((0,0),(0,1))] [2299,2300,2301,2302] CONDITIONAL_S
Y_MEAS 2300 [(0,1)] HALF_D_PLUS_2 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
IDLE 2301 [(0,0)] HALF_D_PLUS_2 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
DISCARD 2302 [(0,1)] 0 [2297] [] [] [] [] [2299,2300,2301,2302] CONDITIONAL_S
IDLE 2303 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2304 [(1,0)] D [] [] [] [] [] [] none
MERGE 2305 [(1,0),(0,0)] D [] [2307,2308,2309,2310] [] [] [((0,0),(1,0))] [] none
DISCARD 2306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2307 [(1,0),(0,0)] D [2305] [] [] [] [((0,0),(1,0))] [2307,2308,2309,2310] CONDITIONAL_S
Y_MEAS 2308 [(1,0)] HALF_D_PLUS_2 [2305] [] [] [] [] [2307,2308,2309,2310] CONDITIONAL_S
IDLE 2309 [(0,0)] HALF_D_PLUS_2 [2305] [] [] [] [] [2307,2308,2309,2310] CONDITIONAL_S
DISCARD 2310 [(1,0)] 0 [2305] [] [] [] [] [2307,2308,2309,2310] CONDITIONAL_S
IDLE 2311 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 2312 [(0,1)] D [] [] [] [] [] [] none
MERGE 2313 [(0,1),(0,0)] D [] [2315,2316,2317,2318] [] [] [((0,0),(0,1))] [] none
DISCARD 2314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2315 [(0,1),(0,0)] D [2313] [] [] [] [((0,0),(0,1))] [2315,2316,2317,2318] CONDITIONAL_S
Y_MEAS 2316 [(0,1)] HALF_D_PLUS_2 [2313] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
IDLE 2317 [(0,0)] HALF_D_PLUS_2 [2313] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
DISCARD 2318 [(0,1)] 0 [2313] [] [] [] [] [2315,2316,2317,2318] CONDITIONAL_S
IDLE 2319 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 2320 [(1,0)] D [] [] [] [] [] [] none
MERGE 2321 [(1,0),(0,0)] D [] [2323,2324,2325,2326] [] [] [((0,0),(1,0))] [] none
DISCARD 2322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2323 [(1,0),(0,0)] D [2321] [] [] [] [((0,0),(1,0))] [2323,2324,2325,2326] CONDITIONAL_S
Y_MEAS 2324 [(1,0)] HALF_D_PLUS_2 [2321] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
IDLE 2325 [(0,0)] HALF_D_PLUS_2 [2321] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
DISCARD 2326 [(1,0)] 0 [2321] [] [] [] [] [2323,2324,2325,2326] CONDITIONAL_S
IDLE 2327 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 2328 [(0,1)] D [] [] [] [] [] [] none
MERGE 2329 [(0,1),(0,0)] D [] [2331,2332,2333,2334] [] [] [((0,0),(0,1))] [] none
DISCARD 2330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2331 [(0,1),(0,0)] D [2329] [] [] [] [((0,0),(0,1))] [2331,2332,2333,2334] CONDITIONAL_S
Y_MEAS 2332 [(0,1)] HALF_D_PLUS_2 [2329] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
IDLE 2333 [(0,0)] HALF_D_PLUS_2 [2329] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
DISCARD 2334 [(0,1)] 0 [2329] [] [] [] [] [2331,2332,2333,2334] CONDITIONAL_S
IDLE 2335 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 2336 [(1,0)] D [] [] [] [] [] [] none
MERGE 2337 [(1,0),(0,0)] D [] [2339,2340,2341,2342] [] [] [((0,0),(1,0))] [] none
DISCARD 2338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2339 [(1,0),(0,0)] D [2337] [] [] [] [((0,0),(1,0))] [2339,2340,2341,2342] CONDITIONAL_S
Y_MEAS 2340 [(1,0)] HALF_D_PLUS_2 [2337] [] [] [] [] [2339,2340,2341,2342] CONDITIONAL_S
IDLE 2341 [(0,0)] HALF_D_PLUS_2 [2337] [] [] [] [] [2339,2340,2341,2342] CONDITIONAL_S
DISCARD 2342 [(1,0)] 0 [2337] [] [] [] [] [2339,2340,2341,2342] CONDITIONAL_S
IDLE 2343 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 2344 [(0,1)] D [] [] [] [] [] [] none
MERGE 2345 [(0,1),(0,0)] D [] [2347,2348,2349,2350] [] [] [((0,0),(0,1))] [] none
DISCARD 2346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2347 [(0,1),(0,0)] D [2345] [] [] [] [((0,0),(0,1))] [2347,2348,2349,2350] CONDITIONAL_S
Y_MEAS 2348 [(0,1)] HALF_D_PLUS_2 [2345] [] [] [] [] [2347,2348,2349,2350] CONDITIONAL_S
IDLE 2349 [(0,0)] HALF_D_PLUS_2 [2345] [] [] [] [] [2347,2348,2349,2350] CONDITIONAL_S
DISCARD 2350 [(0,1)] 0 [2345] [] [] [] [] [2347,2348,2349,2350] CONDITIONAL_S
IDLE 2351 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2352 [(1,0)] D [] [] [] [] [] [] none
MERGE 2353 [(1,0),(0,0)] D [] [2355,2356,2357,2358] [] [] [((0,0),(1,0))] [] none
DISCARD 2354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2355 [(1,0),(0,0)] D [2353] [] [] [] [((0,0),(1,0))] [2355,2356,2357,2358] CONDITIONAL_S
Y_MEAS 2356 [(1,0)] HALF_D_PLUS_2 [2353] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
IDLE 2357 [(0,0)] HALF_D_PLUS_2 [2353] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
DISCARD 2358 [(1,0)] 0 [2353] [] [] [] [] [2355,2356,2357,2358] CONDITIONAL_S
IDLE 2359 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 2360 [(0,1)] D [] [] [] [] [] [] none
MERGE 2361 [(0,1),(0,0)] D [] [2363,2364,2365,2366] [] [] [((0,0),(0,1))] [] none
DISCARD 2362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2363 [(0,1),(0,0)] D [2361] [] [] [] [((0,0),(0,1))] [2363,2364,2365,2366] CONDITIONAL_S
Y_MEAS 2364 [(0,1)] HALF_D_PLUS_2 [2361] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
IDLE 2365 [(0,0)] HALF_D_PLUS_2 [2361] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
DISCARD 2366 [(0,1)] 0 [2361] [] [] [] [] [2363,2364,2365,2366] CONDITIONAL_S
IDLE 2367 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2368 [(1,0)] D [] [] [] [] [] [] none
MERGE 2369 [(1,0),(0,0)] D [] [2371,2372,2373,2374] [] [] [((0,0),(1,0))] [] none
DISCARD 2370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2371 [(1,0),(0,0)] D [2369] [] [] [] [((0,0),(1,0))] [2371,2372,2373,2374] CONDITIONAL_S
Y_MEAS 2372 [(1,0)] HALF_D_PLUS_2 [2369] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
IDLE 2373 [(0,0)] HALF_D_PLUS_2 [2369] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
DISCARD 2374 [(1,0)] 0 [2369] [] [] [] [] [2371,2372,2373,2374] CONDITIONAL_S
IDLE 2375 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 2376 [(0,1)] D [] [] [] [] [] [] none
MERGE 2377 [(0,1),(0,0)] D [] [2379,2380,2381,2382] [] [] [((0,0),(0,1))] [] none
DISCARD 2378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2379 [(0,1),(0,0)] D [2377] [] [] [] [((0,0),(0,1))] [2379,2380,2381,2382] CONDITIONAL_S
Y_MEAS 2380 [(0,1)] HALF_D_PLUS_2 [2377] [] [] [] [] [2379,2380,2381,2382] CONDITIONAL_S
IDLE 2381 [(0,0)] HALF_D_PLUS_2 [2377] [] [] [] [] [2379,2380,2381,2382] CONDITIONAL_S
DISCARD 2382 [(0,1)] 0 [2377] [] [] [] [] [2379,2380,2381,2382] CONDITIONAL_S
IDLE 2383 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 2384 [(1,0)] D [] [] [] [] [] [] none
MERGE 2385 [(1,0),(0,0)] D [] [2387,2388,2389,2390] [] [] [((0,0),(1,0))] [] none
DISCARD 2386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2387 [(1,0),(0,0)] D [2385] [] [] [] [((0,0),(1,0))] [2387,2388,2389,2390] CONDITIONAL_S
Y_MEAS 2388 [(1,0)] HALF_D_PLUS_2 [2385] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
IDLE 2389 [(0,0)] HALF_D_PLUS_2 [2385] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
DISCARD 2390 [(1,0)] 0 [2385] [] [] [] [] [2387,2388,2389,2390] CONDITIONAL_S
IDLE 2391 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2392 [(0,1)] D [] [] [] [] [] [] none
MERGE 2393 [(0,1),(0,0)] D [] [2395,2396,2397,2398] [] [] [((0,0),(0,1))] [] none
DISCARD 2394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2395 [(0,1),(0,0)] D [2393] [] [] [] [((0,0),(0,1))] [2395,2396,2397,2398] CONDITIONAL_S
Y_MEAS 2396 [(0,1)] HALF_D_PLUS_2 [2393] [] [] [] [] [2395,2396,2397,2398] CONDITIONAL_S
IDLE 2397 [(0,0)] HALF_D_PLUS_2 [2393] [] [] [] [] [2395,2396,2397,2398] CONDITIONAL_S
DISCARD 2398 [(0,1)] 0 [2393] [] [] [] [] [2395,2396,2397,2398] CONDITIONAL_S
IDLE 2399 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 2400 [(1,0)] D [] [] [] [] [] [] none
MERGE 2401 [(1,0),(0,0)] D [] [2403,2404,2405,2406] [] [] [((0,0),(1,0))] [] none
DISCARD 2402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2403 [(1,0),(0,0)] D [2401] [] [] [] [((0,0),(1,0))] [2403,2404,2405,2406] CONDITIONAL_S
Y_MEAS 2404 [(1,0)] HALF_D_PLUS_2 [2401] [] [] [] [] [2403,2404,2405,2406] CONDITIONAL_S
IDLE 2405 [(0,0)] HALF_D_PLUS_2 [2401] [] [] [] [] [2403,2404,2405,2406] CONDITIONAL_S
DISCARD 2406 [(1,0)] 0 [2401] [] [] [] [] [2403,2404,2405,2406] CONDITIONAL_S
IDLE 2407 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2408 [(0,1)] D [] [] [] [] [] [] none
MERGE 2409 [(0,1),(0,0)] D [] [2411,2412,2413,2414] [] [] [((0,0),(0,1))] [] none
DISCARD 2410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2411 [(0,1),(0,0)] D [2409] [] [] [] [((0,0),(0,1))] [2411,2412,2413,2414] CONDITIONAL_S
Y_MEAS 2412 [(0,1)] HALF_D_PLUS_2 [2409] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
IDLE 2413 [(0,0)] HALF_D_PLUS_2 [2409] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
DISCARD 2414 [(0,1)] 0 [2409] [] [] [] [] [2411,2412,2413,2414] CONDITIONAL_S
IDLE 2415 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 2416 [(1,0)] D [] [] [] [] [] [] none
MERGE 2417 [(1,0),(0,0)] D [] [2419,2420,2421,2422] [] [] [((0,0),(1,0))] [] none
DISCARD 2418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2419 [(1,0),(0,0)] D [2417] [] [] [] [((0,0),(1,0))] [2419,2420,2421,2422] CONDITIONAL_S
Y_MEAS 2420 [(1,0)] HALF_D_PLUS_2 [2417] [] [] [] [] [2419,2420,2421,2422] CONDITIONAL_S
IDLE 2421 [(0,0)] HALF_D_PLUS_2 [2417] [] [] [] [] [2419,2420,2421,2422] CONDITIONAL_S
DISCARD 2422 [(1,0)] 0 [2417] [] [] [] [] [2419,2420,2421,2422] CONDITIONAL_S
IDLE 2423 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 2424 [(0,1)] D [] [] [] [] [] [] none
MERGE 2425 [(0,1),(0,0)] D [] [2427,2428,2429,2430] [] [] [((0,0),(0,1))] [] none
DISCARD 2426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2427 [(0,1),(0,0)] D [2425] [] [] [] [((0,0),(0,1))] [2427,2428,2429,2430] CONDITIONAL_S
Y_MEAS 2428 [(0,1)] HALF_D_PLUS_2 [2425] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
IDLE 2429 [(0,0)] HALF_D_PLUS_2 [2425] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
DISCARD 2430 [(0,1)] 0 [2425] [] [] [] [] [2427,2428,2429,2430] CONDITIONAL_S
IDLE 2431 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2432 [(1,0)] D [] [] [] [] [] [] none
MERGE 2433 [(1,0),(0,0)] D [] [2435,2436,2437,2438] [] [] [((0,0),(1,0))] [] none
DISCARD 2434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2435 [(1,0),(0,0)] D [2433] [] [] [] [((0,0),(1,0))] [2435,2436,2437,2438] CONDITIONAL_S
Y_MEAS 2436 [(1,0)] HALF_D_PLUS_2 [2433] [] [] [] [] [2435,2436,2437,2438] CONDITIONAL_S
IDLE 2437 [(0,0)] HALF_D_PLUS_2 [2433] [] [] [] [] [2435,2436,2437,2438] CONDITIONAL_S
DISCARD 2438 [(1,0)] 0 [2433] [] [] [] [] [2435,2436,2437,2438] CONDITIONAL_S
IDLE 2439 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 2440 [(0,1)] D [] [] [] [] [] [] none
MERGE 2441 [(0,1),(0,0)] D [] [2443,2444,2445,2446] [] [] [((0,0),(0,1))] [] none
DISCARD 2442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2443 [(0,1),(0,0)] D [2441] [] [] [] [((0,0),(0,1))] [2443,2444,2445,2446] CONDITIONAL_S
Y_MEAS 2444 [(0,1)] HALF_D_PLUS_2 [2441] [] [] [] [] [2443,2444,2445,2446] CONDITIONAL_S
IDLE 2445 [(0,0)] HALF_D_PLUS_2 [2441] [] [] [] [] [2443,2444,2445,2446] CONDITIONAL_S
DISCARD 2446 [(0,1)] 0 [2441] [] [] [] [] [2443,2444,2445,2446] CONDITIONAL_S
IDLE 2447 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 2448 [(1,0)] D [] [] [] [] [] [] none
MERGE 2449 [(1,0),(0,0)] D [] [2451,2452,2453,2454] [] [] [((0,0),(1,0))] [] none
DISCARD 2450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2451 [(1,0),(0,0)] D [2449] [] [] [] [((0,0),(1,0))] [2451,2452,2453,2454] CONDITIONAL_S
Y_MEAS 2452 [(1,0)] HALF_D_PLUS_2 [2449] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
IDLE 2453 [(0,0)] HALF_D_PLUS_2 [2449] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
DISCARD 2454 [(1,0)] 0 [2449] [] [] [] [] [2451,2452,2453,2454] CONDITIONAL_S
IDLE 2455 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 2456 [(0,1)] D [] [] [] [] [] [] none
MERGE 2457 [(0,1),(0,0)] D [] [2459,2460,2461,2462] [] [] [((0,0),(0,1))] [] none
DISCARD 2458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2459 [(0,1),(0,0)] D [2457] [] [] [] [((0,0),(0,1))] [2459,2460,2461,2462] CONDITIONAL_S
Y_MEAS 2460 [(0,1)] HALF_D_PLUS_2 [2457] [] [] [] [] [2459,2460,2461,2462] CONDITIONAL_S
IDLE 2461 [(0,0)] HALF_D_PLUS_2 [2457] [] [] [] [] [2459,2460,2461,2462] CONDITIONAL_S
DISCARD 2462 [(0,1)] 0 [2457] [] [] [] [] [2459,2460,2461,2462] CONDITIONAL_S
IDLE 2463 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 2464 [(1,0)] D [] [] [] [] [] [] none
MERGE 2465 [(1,0),(0,0)] D [] [2467,2468,2469,2470] [] [] [((0,0),(1,0))] [] none
DISCARD 2466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2467 [(1,0),(0,0)] D [2465] [] [] [] [((0,0),(1,0))] [2467,2468,2469,2470] CONDITIONAL_S
Y_MEAS 2468 [(1,0)] HALF_D_PLUS_2 [2465] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
IDLE 2469 [(0,0)] HALF_D_PLUS_2 [2465] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
DISCARD 2470 [(1,0)] 0 [2465] [] [] [] [] [2467,2468,2469,2470] CONDITIONAL_S
IDLE 2471 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 2472 [(0,1)] D [] [] [] [] [] [] none
MERGE 2473 [(0,1),(0,0)] D [] [2475,2476,2477,2478] [] [] [((0,0),(0,1))] [] none
DISCARD 2474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2475 [(0,1),(0,0)] D [2473] [] [] [] [((0,0),(0,1))] [2475,2476,2477,2478] CONDITIONAL_S
Y_MEAS 2476 [(0,1)] HALF_D_PLUS_2 [2473] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
IDLE 2477 [(0,0)] HALF_D_PLUS_2 [2473] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
DISCARD 2478 [(0,1)] 0 [2473] [] [] [] [] [2475,2476,2477,2478] CONDITIONAL_S
IDLE 2479 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2480 [(1,0)] D [] [] [] [] [] [] none
MERGE 2481 [(1,0),(0,0)] D [] [2483,2484,2485,2486] [] [] [((0,0),(1,0))] [] none
DISCARD 2482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2483 [(1,0),(0,0)] D [2481] [] [] [] [((0,0),(1,0))] [2483,2484,2485,2486] CONDITIONAL_S
Y_MEAS 2484 [(1,0)] HALF_D_PLUS_2 [2481] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
IDLE 2485 [(0,0)] HALF_D_PLUS_2 [2481] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
DISCARD 2486 [(1,0)] 0 [2481] [] [] [] [] [2483,2484,2485,2486] CONDITIONAL_S
IDLE 2487 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 2488 [(0,1)] D [] [] [] [] [] [] none
MERGE 2489 [(0,1),(0,0)] D [] [2491,2492,2493,2494] [] [] [((0,0),(0,1))] [] none
DISCARD 2490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2491 [(0,1),(0,0)] D [2489] [] [] [] [((0,0),(0,1))] [2491,2492,2493,2494] CONDITIONAL_S
Y_MEAS 2492 [(0,1)] HALF_D_PLUS_2 [2489] [] [] [] [] [2491,2492,2493,2494] CONDITIONAL_S
IDLE 2493 [(0,0)] HALF_D_PLUS_2 [2489] [] [] [] [] [2491,2492,2493,2494] CONDITIONAL_S
DISCARD 2494 [(0,1)] 0 [2489] [] [] [] [] [2491,2492,2493,2494] CONDITIONAL_S
IDLE 2495 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2496 [(1,0)] D [] [] [] [] [] [] none
MERGE 2497 [(1,0),(0,0)] D [] [2499,2500,2501,2502] [] [] [((0,0),(1,0))] [] none
DISCARD 2498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2499 [(1,0),(0,0)] D [2497] [] [] [] [((0,0),(1,0))] [2499,2500,2501,2502] CONDITIONAL_S
Y_MEAS 2500 [(1,0)] HALF_D_PLUS_2 [2497] [] [] [] [] [2499,2500,2501,2502] CONDITIONAL_S
IDLE 2501 [(0,0)] HALF_D_PLUS_2 [2497] [] [] [] [] [2499,2500,2501,2502] CONDITIONAL_S
DISCARD 2502 [(1,0)] 0 [2497] [] [] [] [] [2499,2500,2501,2502] CONDITIONAL_S
IDLE 2503 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 2504 [(0,1)] D [] [] [] [] [] [] none
MERGE 2505 [(0,1),(0,0)] D [] [2507,2508,2509,2510] [] [] [((0,0),(0,1))] [] none
DISCARD 2506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2507 [(0,1),(0,0)] D [2505] [] [] [] [((0,0),(0,1))] [2507,2508,2509,2510] CONDITIONAL_S
Y_MEAS 2508 [(0,1)] HALF_D_PLUS_2 [2505] [] [] [] [] [2507,2508,2509,2510] CONDITIONAL_S
IDLE 2509 [(0,0)] HALF_D_PLUS_2 [2505] [] [] [] [] [2507,2508,2509,2510] CONDITIONAL_S
DISCARD 2510 [(0,1)] 0 [2505] [] [] [] [] [2507,2508,2509,2510] CONDITIONAL_S
IDLE 2511 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 2512 [(1,0)] D [] [] [] [] [] [] none
MERGE 2513 [(1,0),(0,0)] D [] [2515,2516,2517,2518] [] [] [((0,0),(1,0))] [] none
DISCARD 2514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2515 [(1,0),(0,0)] D [2513] [] [] [] [((0,0),(1,0))] [2515,2516,2517,2518] CONDITIONAL_S
Y_MEAS 2516 [(1,0)] HALF_D_PLUS_2 [2513] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
IDLE 2517 [(0,0)] HALF_D_PLUS_2 [2513] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
DISCARD 2518 [(1,0)] 0 [2513] [] [] [] [] [2515,2516,2517,2518] CONDITIONAL_S
IDLE 2519 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 2520 [(0,1)] D [] [] [] [] [] [] none
MERGE 2521 [(0,1),(0,0)] D [] [2523,2524,2525,2526] [] [] [((0,0),(0,1))] [] none
DISCARD 2522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2523 [(0,1),(0,0)] D [2521] [] [] [] [((0,0),(0,1))] [2523,2524,2525,2526] CONDITIONAL_S
Y_MEAS 2524 [(0,1)] HALF_D_PLUS_2 [2521] [] [] [] [] [2523,2524,2525,2526] CONDITIONAL_S
IDLE 2525 [(0,0)] HALF_D_PLUS_2 [2521] [] [] [] [] [2523,2524,2525,2526] CONDITIONAL_S
DISCARD 2526 [(0,1)] 0 [2521] [] [] [] [] [2523,2524,2525,2526] CONDITIONAL_S
IDLE 2527 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 2528 [(1,0)] D [] [] [] [] [] [] none
MERGE 2529 [(1,0),(0,0)] D [] [2531,2532,2533,2534] [] [] [((0,0),(1,0))] [] none
DISCARD 2530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2531 [(1,0),(0,0)] D [2529] [] [] [] [((0,0),(1,0))] [2531,2532,2533,2534] CONDITIONAL_S
Y_MEAS 2532 [(1,0)] HALF_D_PLUS_2 [2529] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
IDLE 2533 [(0,0)] HALF_D_PLUS_2 [2529] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
DISCARD 2534 [(1,0)] 0 [2529] [] [] [] [] [2531,2532,2533,2534] CONDITIONAL_S
IDLE 2535 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2536 [(0,1)] D [] [] [] [] [] [] none
MERGE 2537 [(0,1),(0,0)] D [] [2539,2540,2541,2542] [] [] [((0,0),(0,1))] [] none
DISCARD 2538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2539 [(0,1),(0,0)] D [2537] [] [] [] [((0,0),(0,1))] [2539,2540,2541,2542] CONDITIONAL_S
Y_MEAS 2540 [(0,1)] HALF_D_PLUS_2 [2537] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
IDLE 2541 [(0,0)] HALF_D_PLUS_2 [2537] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
DISCARD 2542 [(0,1)] 0 [2537] [] [] [] [] [2539,2540,2541,2542] CONDITIONAL_S
IDLE 2543 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 2544 [(1,0)] D [] [] [] [] [] [] none
MERGE 2545 [(1,0),(0,0)] D [] [2547,2548,2549,2550] [] [] [((0,0),(1,0))] [] none
DISCARD 2546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2547 [(1,0),(0,0)] D [2545] [] [] [] [((0,0),(1,0))] [2547,2548,2549,2550] CONDITIONAL_S
Y_MEAS 2548 [(1,0)] HALF_D_PLUS_2 [2545] [] [] [] [] [2547,2548,2549,2550] CONDITIONAL_S
IDLE 2549 [(0,0)] HALF_D_PLUS_2 [2545] [] [] [] [] [2547,2548,2549,2550] CONDITIONAL_S
DISCARD 2550 [(1,0)] 0 [2545] [] [] [] [] [2547,2548,2549,2550] CONDITIONAL_S
IDLE 2551 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 2552 [(0,1)] D [] [] [] [] [] [] none
MERGE 2553 [(0,1),(0,0)] D [] [2555,2556,2557,2558] [] [] [((0,0),(0,1))] [] none
DISCARD 2554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2555 [(0,1),(0,0)] D [2553] [] [] [] [((0,0),(0,1))] [2555,2556,2557,2558] CONDITIONAL_S
Y_MEAS 2556 [(0,1)] HALF_D_PLUS_2 [2553] [] [] [] [] [2555,2556,2557,2558] CONDITIONAL_S
IDLE 2557 [(0,0)] HALF_D_PLUS_2 [2553] [] [] [] [] [2555,2556,2557,2558] CONDITIONAL_S
DISCARD 2558 [(0,1)] 0 [2553] [] [] [] [] [2555,2556,2557,2558] CONDITIONAL_S
IDLE 2559 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 2560 [(1,0)] D [] [] [] [] [] [] none
MERGE 2561 [(1,0),(0,0)] D [] [2563,2564,2565,2566] [] [] [((0,0),(1,0))] [] none
DISCARD 2562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2563 [(1,0),(0,0)] D [2561] [] [] [] [((0,0),(1,0))] [2563,2564,2565,2566] CONDITIONAL_S
Y_MEAS 2564 [(1,0)] HALF_D_PLUS_2 [2561] [] [] [] [] [2563,2564,2565,2566] CONDITIONAL_S
IDLE 2565 [(0,0)] HALF_D_PLUS_2 [2561] [] [] [] [] [2563,2564,2565,2566] CONDITIONAL_S
DISCARD 2566 [(1,0)] 0 [2561] [] [] [] [] [2563,2564,2565,2566] CONDITIONAL_S
IDLE 2567 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 2568 [(0,1)] D [] [] [] [] [] [] none
MERGE 2569 [(0,1),(0,0)] D [] [2571,2572,2573,2574] [] [] [((0,0),(0,1))] [] none
DISCARD 2570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2571 [(0,1),(0,0)] D [2569] [] [] [] [((0,0),(0,1))] [2571,2572,2573,2574] CONDITIONAL_S
Y_MEAS 2572 [(0,1)] HALF_D_PLUS_2 [2569] [] [] [] [] [2571,2572,2573,2574] CONDITIONAL_S
IDLE 2573 [(0,0)] HALF_D_PLUS_2 [2569] [] [] [] [] [2571,2572,2573,2574] CONDITIONAL_S
DISCARD 2574 [(0,1)] 0 [2569] [] [] [] [] [2571,2572,2573,2574] CONDITIONAL_S
IDLE 2575 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 2576 [(1,0)] D [] [] [] [] [] [] none
MERGE 2577 [(1,0),(0,0)] D [] [2579,2580,2581,2582] [] [] [((0,0),(1,0))] [] none
DISCARD 2578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2579 [(1,0),(0,0)] D [2577] [] [] [] [((0,0),(1,0))] [2579,2580,2581,2582] CONDITIONAL_S
Y_MEAS 2580 [(1,0)] HALF_D_PLUS_2 [2577] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
IDLE 2581 [(0,0)] HALF_D_PLUS_2 [2577] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
DISCARD 2582 [(1,0)] 0 [2577] [] [] [] [] [2579,2580,2581,2582] CONDITIONAL_S
IDLE 2583 [(0,0)] 175 [] [] [] [] [] [] none
INJECT_T 2584 [(0,1)] D [] [] [] [] [] [] none
MERGE 2585 [(0,1),(0,0)] D [] [2587,2588,2589,2590] [] [] [((0,0),(0,1))] [] none
DISCARD 2586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2587 [(0,1),(0,0)] D [2585] [] [] [] [((0,0),(0,1))] [2587,2588,2589,2590] CONDITIONAL_S
Y_MEAS 2588 [(0,1)] HALF_D_PLUS_2 [2585] [] [] [] [] [2587,2588,2589,2590] CONDITIONAL_S
IDLE 2589 [(0,0)] HALF_D_PLUS_2 [2585] [] [] [] [] [2587,2588,2589,2590] CONDITIONAL_S
DISCARD 2590 [(0,1)] 0 [2585] [] [] [] [] [2587,2588,2589,2590] CONDITIONAL_S
IDLE 2591 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 2592 [(1,0)] D [] [] [] [] [] [] none
MERGE 2593 [(1,0),(0,0)] D [] [2595,2596,2597,2598] [] [] [((0,0),(1,0))] [] none
DISCARD 2594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2595 [(1,0),(0,0)] D [2593] [] [] [] [((0,0),(1,0))] [2595,2596,2597,2598] CONDITIONAL_S
Y_MEAS 2596 [(1,0)] HALF_D_PLUS_2 [2593] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
IDLE 2597 [(0,0)] HALF_D_PLUS_2 [2593] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
DISCARD 2598 [(1,0)] 0 [2593] [] [] [] [] [2595,2596,2597,2598] CONDITIONAL_S
IDLE 2599 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 2600 [(0,1)] D [] [] [] [] [] [] none
MERGE 2601 [(0,1),(0,0)] D [] [2603,2604,2605,2606] [] [] [((0,0),(0,1))] [] none
DISCARD 2602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2603 [(0,1),(0,0)] D [2601] [] [] [] [((0,0),(0,1))] [2603,2604,2605,2606] CONDITIONAL_S
Y_MEAS 2604 [(0,1)] HALF_D_PLUS_2 [2601] [] [] [] [] [2603,2604,2605,2606] CONDITIONAL_S
IDLE 2605 [(0,0)] HALF_D_PLUS_2 [2601] [] [] [] [] [2603,2604,2605,2606] CONDITIONAL_S
DISCARD 2606 [(0,1)] 0 [2601] [] [] [] [] [2603,2604,2605,2606] CONDITIONAL_S
IDLE 2607 [(0,0)] 104 [] [] [] [] [] [] none
INJECT_T 2608 [(1,0)] D [] [] [] [] [] [] none
MERGE 2609 [(1,0),(0,0)] D [] [2611,2612,2613,2614] [] [] [((0,0),(1,0))] [] none
DISCARD 2610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2611 [(1,0),(0,0)] D [2609] [] [] [] [((0,0),(1,0))] [2611,2612,2613,2614] CONDITIONAL_S
Y_MEAS 2612 [(1,0)] HALF_D_PLUS_2 [2609] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
IDLE 2613 [(0,0)] HALF_D_PLUS_2 [2609] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
DISCARD 2614 [(1,0)] 0 [2609] [] [] [] [] [2611,2612,2613,2614] CONDITIONAL_S
IDLE 2615 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 2616 [(0,1)] D [] [] [] [] [] [] none
MERGE 2617 [(0,1),(0,0)] D [] [2619,2620,2621,2622] [] [] [((0,0),(0,1))] [] none
DISCARD 2618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2619 [(0,1),(0,0)] D [2617] [] [] [] [((0,0),(0,1))] [2619,2620,2621,2622] CONDITIONAL_S
Y_MEAS 2620 [(0,1)] HALF_D_PLUS_2 [2617] [] [] [] [] [2619,2620,2621,2622] CONDITIONAL_S
IDLE 2621 [(0,0)] HALF_D_PLUS_2 [2617] [] [] [] [] [2619,2620,2621,2622] CONDITIONAL_S
DISCARD 2622 [(0,1)] 0 [2617] [] [] [] [] [2619,2620,2621,2622] CONDITIONAL_S
IDLE 2623 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 2624 [(1,0)] D [] [] [] [] [] [] none
MERGE 2625 [(1,0),(0,0)] D [] [2627,2628,2629,2630] [] [] [((0,0),(1,0))] [] none
DISCARD 2626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2627 [(1,0),(0,0)] D [2625] [] [] [] [((0,0),(1,0))] [2627,2628,2629,2630] CONDITIONAL_S
Y_MEAS 2628 [(1,0)] HALF_D_PLUS_2 [2625] [] [] [] [] [2627,2628,2629,2630] CONDITIONAL_S
IDLE 2629 [(0,0)] HALF_D_PLUS_2 [2625] [] [] [] [] [2627,2628,2629,2630] CONDITIONAL_S
DISCARD 2630 [(1,0)] 0 [2625] [] [] [] [] [2627,2628,2629,2630] CONDITIONAL_S
IDLE 2631 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 2632 [(0,1)] D [] [] [] [] [] [] none
MERGE 2633 [(0,1),(0,0)] D [] [2635,2636,2637,2638] [] [] [((0,0),(0,1))] [] none
DISCARD 2634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2635 [(0,1),(0,0)] D [2633] [] [] [] [((0,0),(0,1))] [2635,2636,2637,2638] CONDITIONAL_S
Y_MEAS 2636 [(0,1)] HALF_D_PLUS_2 [2633] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2637 [(0,0)] HALF_D_PLUS_2 [2633] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
DISCARD 2638 [(0,1)] 0 [2633] [] [] [] [] [2635,2636,2637,2638] CONDITIONAL_S
IDLE 2639 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2640 [(1,0)] D [] [] [] [] [] [] none
MERGE 2641 [(1,0),(0,0)] D [] [2643,2644,2645,2646] [] [] [((0,0),(1,0))] [] none
DISCARD 2642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2643 [(1,0),(0,0)] D [2641] [] [] [] [((0,0),(1,0))] [2643,2644,2645,2646] CONDITIONAL_S
Y_MEAS 2644 [(1,0)] HALF_D_PLUS_2 [2641] [] [] [] [] [2643,2644,2645,2646] CONDITIONAL_S
IDLE 2645 [(0,0)] HALF_D_PLUS_2 [2641] [] [] [] [] [2643,2644,2645,2646] CONDITIONAL_S
DISCARD 2646 [(1,0)] 0 [2641] [] [] [] [] [2643,2644,2645,2646] CONDITIONAL_S
IDLE 2647 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 2648 [(0,1)] D [] [] [] [] [] [] none
MERGE 2649 [(0,1),(0,0)] D [] [2651,2652,2653,2654] [] [] [((0,0),(0,1))] [] none
DISCARD 2650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2651 [(0,1),(0,0)] D [2649] [] [] [] [((0,0),(0,1))] [2651,2652,2653,2654] CONDITIONAL_S
Y_MEAS 2652 [(0,1)] HALF_D_PLUS_2 [2649] [] [] [] [] [2651,2652,2653,2654] CONDITIONAL_S
IDLE 2653 [(0,0)] HALF_D_PLUS_2 [2649] [] [] [] [] [2651,2652,2653,2654] CONDITIONAL_S
DISCARD 2654 [(0,1)] 0 [2649] [] [] [] [] [2651,2652,2653,2654] CONDITIONAL_S
IDLE 2655 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2656 [(1,0)] D [] [] [] [] [] [] none
MERGE 2657 [(1,0),(0,0)] D [] [2659,2660,2661,2662] [] [] [((0,0),(1,0))] [] none
DISCARD 2658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2659 [(1,0),(0,0)] D [2657] [] [] [] [((0,0),(1,0))] [2659,2660,2661,2662] CONDITIONAL_S
Y_MEAS 2660 [(1,0)] HALF_D_PLUS_2 [2657] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
IDLE 2661 [(0,0)] HALF_D_PLUS_2 [2657] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
DISCARD 2662 [(1,0)] 0 [2657] [] [] [] [] [2659,2660,2661,2662] CONDITIONAL_S
IDLE 2663 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 2664 [(0,1)] D [] [] [] [] [] [] none
MERGE 2665 [(0,1),(0,0)] D [] [2667,2668,2669,2670] [] [] [((0,0),(0,1))] [] none
DISCARD 2666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2667 [(0,1),(0,0)] D [2665] [] [] [] [((0,0),(0,1))] [2667,2668,2669,2670] CONDITIONAL_S
Y_MEAS 2668 [(0,1)] HALF_D_PLUS_2 [2665] [] [] [] [] [2667,2668,2669,2670] CONDITIONAL_S
IDLE 2669 [(0,0)] HALF_D_PLUS_2 [2665] [] [] [] [] [2667,2668,2669,2670] CONDITIONAL_S
DISCARD 2670 [(0,1)] 0 [2665] [] [] [] [] [2667,2668,2669,2670] CONDITIONAL_S
IDLE 2671 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 2672 [(1,0)] D [] [] [] [] [] [] none
MERGE 2673 [(1,0),(0,0)] D [] [2675,2676,2677,2678] [] [] [((0,0),(1,0))] [] none
DISCARD 2674 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2675 [(1,0),(0,0)] D [2673] [] [] [] [((0,0),(1,0))] [2675,2676,2677,2678] CONDITIONAL_S
Y_MEAS 2676 [(1,0)] HALF_D_PLUS_2 [2673] [] [] [] [] [2675,2676,2677,2678] CONDITIONAL_S
IDLE 2677 [(0,0)] HALF_D_PLUS_2 [2673] [] [] [] [] [2675,2676,2677,2678] CONDITIONAL_S
DISCARD 2678 [(1,0)] 0 [2673] [] [] [] [] [2675,2676,2677,2678] CONDITIONAL_S
IDLE 2679 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 2680 [(0,1)] D [] [] [] [] [] [] none
MERGE 2681 [(0,1),(0,0)] D [] [2683,2684,2685,2686] [] [] [((0,0),(0,1))] [] none
DISCARD 2682 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2683 [(0,1),(0,0)] D [2681] [] [] [] [((0,0),(0,1))] [2683,2684,2685,2686] CONDITIONAL_S
Y_MEAS 2684 [(0,1)] HALF_D_PLUS_2 [2681] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
IDLE 2685 [(0,0)] HALF_D_PLUS_2 [2681] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
DISCARD 2686 [(0,1)] 0 [2681] [] [] [] [] [2683,2684,2685,2686] CONDITIONAL_S
IDLE 2687 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 2688 [(1,0)] D [] [] [] [] [] [] none
MERGE 2689 [(1,0),(0,0)] D [] [2691,2692,2693,2694] [] [] [((0,0),(1,0))] [] none
DISCARD 2690 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2691 [(1,0),(0,0)] D [2689] [] [] [] [((0,0),(1,0))] [2691,2692,2693,2694] CONDITIONAL_S
Y_MEAS 2692 [(1,0)] HALF_D_PLUS_2 [2689] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
IDLE 2693 [(0,0)] HALF_D_PLUS_2 [2689] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
DISCARD 2694 [(1,0)] 0 [2689] [] [] [] [] [2691,2692,2693,2694] CONDITIONAL_S
IDLE 2695 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 2696 [(0,1)] D [] [] [] [] [] [] none
MERGE 2697 [(0,1),(0,0)] D [] [2699,2700,2701,2702] [] [] [((0,0),(0,1))] [] none
DISCARD 2698 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2699 [(0,1),(0,0)] D [2697] [] [] [] [((0,0),(0,1))] [2699,2700,2701,2702] CONDITIONAL_S
Y_MEAS 2700 [(0,1)] HALF_D_PLUS_2 [2697] [] [] [] [] [2699,2700,2701,2702] CONDITIONAL_S
IDLE 2701 [(0,0)] HALF_D_PLUS_2 [2697] [] [] [] [] [2699,2700,2701,2702] CONDITIONAL_S
DISCARD 2702 [(0,1)] 0 [2697] [] [] [] [] [2699,2700,2701,2702] CONDITIONAL_S
IDLE 2703 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 2704 [(1,0)] D [] [] [] [] [] [] none
MERGE 2705 [(1,0),(0,0)] D [] [2707,2708,2709,2710] [] [] [((0,0),(1,0))] [] none
DISCARD 2706 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2707 [(1,0),(0,0)] D [2705] [] [] [] [((0,0),(1,0))] [2707,2708,2709,2710] CONDITIONAL_S
Y_MEAS 2708 [(1,0)] HALF_D_PLUS_2 [2705] [] [] [] [] [2707,2708,2709,2710] CONDITIONAL_S
IDLE 2709 [(0,0)] HALF_D_PLUS_2 [2705] [] [] [] [] [2707,2708,2709,2710] CONDITIONAL_S
DISCARD 2710 [(1,0)] 0 [2705] [] [] [] [] [2707,2708,2709,2710] CONDITIONAL_S
IDLE 2711 [(0,0)] 151 [] [] [] [] [] [] none
INJECT_T 2712 [(0,1)] D [] [] [] [] [] [] none
MERGE 2713 [(0,1),(0,0)] D [] [2715,2716,2717,2718] [] [] [((0,0),(0,1))] [] none
DISCARD 2714 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2715 [(0,1),(0,0)] D [2713] [] [] [] [((0,0),(0,1))] [2715,2716,2717,2718] CONDITIONAL_S
Y_MEAS 2716 [(0,1)] HALF_D_PLUS_2 [2713] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
IDLE 2717 [(0,0)] HALF_D_PLUS_2 [2713] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
DISCARD 2718 [(0,1)] 0 [2713] [] [] [] [] [2715,2716,2717,2718] CONDITIONAL_S
IDLE 2719 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 2720 [(1,0)] D [] [] [] [] [] [] none
MERGE 2721 [(1,0),(0,0)] D [] [2723,2724,2725,2726] [] [] [((0,0),(1,0))] [] none
DISCARD 2722 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2723 [(1,0),(0,0)] D [2721] [] [] [] [((0,0),(1,0))] [2723,2724,2725,2726] CONDITIONAL_S
Y_MEAS 2724 [(1,0)] HALF_D_PLUS_2 [2721] [] [] [] [] [2723,2724,2725,2726] CONDITIONAL_S
IDLE 2725 [(0,0)] HALF_D_PLUS_2 [2721] [] [] [] [] [2723,2724,2725,2726] CONDITIONAL_S
DISCARD 2726 [(1,0)] 0 [2721] [] [] [] [] [2723,2724,2725,2726] CONDITIONAL_S
IDLE 2727 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 2728 [(0,1)] D [] [] [] [] [] [] none
MERGE 2729 [(0,1),(0,0)] D [] [2731,2732,2733,2734] [] [] [((0,0),(0,1))] [] none
DISCARD 2730 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2731 [(0,1),(0,0)] D [2729] [] [] [] [((0,0),(0,1))] [2731,2732,2733,2734] CONDITIONAL_S
Y_MEAS 2732 [(0,1)] HALF_D_PLUS_2 [2729] [] [] [] [] [2731,2732,2733,2734] CONDITIONAL_S
IDLE 2733 [(0,0)] HALF_D_PLUS_2 [2729] [] [] [] [] [2731,2732,2733,2734] CONDITIONAL_S
DISCARD 2734 [(0,1)] 0 [2729] [] [] [] [] [2731,2732,2733,2734] CONDITIONAL_S
IDLE 2735 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 2736 [(1,0)] D [] [] [] [] [] [] none
MERGE 2737 [(1,0),(0,0)] D [] [2739,2740,2741,2742] [] [] [((0,0),(1,0))] [] none
DISCARD 2738 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2739 [(1,0),(0,0)] D [2737] [] [] [] [((0,0),(1,0))] [2739,2740,2741,2742] CONDITIONAL_S
Y_MEAS 2740 [(1,0)] HALF_D_PLUS_2 [2737] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2741 [(0,0)] HALF_D_PLUS_2 [2737] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
DISCARD 2742 [(1,0)] 0 [2737] [] [] [] [] [2739,2740,2741,2742] CONDITIONAL_S
IDLE 2743 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 2744 [(0,1)] D [] [] [] [] [] [] none
MERGE 2745 [(0,1),(0,0)] D [] [2747,2748,2749,2750] [] [] [((0,0),(0,1))] [] none
DISCARD 2746 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2747 [(0,1),(0,0)] D [2745] [] [] [] [((0,0),(0,1))] [2747,2748,2749,2750] CONDITIONAL_S
Y_MEAS 2748 [(0,1)] HALF_D_PLUS_2 [2745] [] [] [] [] [2747,2748,2749,2750] CONDITIONAL_S
IDLE 2749 [(0,0)] HALF_D_PLUS_2 [2745] [] [] [] [] [2747,2748,2749,2750] CONDITIONAL_S
DISCARD 2750 [(0,1)] 0 [2745] [] [] [] [] [2747,2748,2749,2750] CONDITIONAL_S
IDLE 2751 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2752 [(1,0)] D [] [] [] [] [] [] none
MERGE 2753 [(1,0),(0,0)] D [] [2755,2756,2757,2758] [] [] [((0,0),(1,0))] [] none
DISCARD 2754 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2755 [(1,0),(0,0)] D [2753] [] [] [] [((0,0),(1,0))] [2755,2756,2757,2758] CONDITIONAL_S
Y_MEAS 2756 [(1,0)] HALF_D_PLUS_2 [2753] [] [] [] [] [2755,2756,2757,2758] CONDITIONAL_S
IDLE 2757 [(0,0)] HALF_D_PLUS_2 [2753] [] [] [] [] [2755,2756,2757,2758] CONDITIONAL_S
DISCARD 2758 [(1,0)] 0 [2753] [] [] [] [] [2755,2756,2757,2758] CONDITIONAL_S
IDLE 2759 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 2760 [(0,1)] D [] [] [] [] [] [] none
MERGE 2761 [(0,1),(0,0)] D [] [2763,2764,2765,2766] [] [] [((0,0),(0,1))] [] none
DISCARD 2762 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2763 [(0,1),(0,0)] D [2761] [] [] [] [((0,0),(0,1))] [2763,2764,2765,2766] CONDITIONAL_S
Y_MEAS 2764 [(0,1)] HALF_D_PLUS_2 [2761] [] [] [] [] [2763,2764,2765,2766] CONDITIONAL_S
IDLE 2765 [(0,0)] HALF_D_PLUS_2 [2761] [] [] [] [] [2763,2764,2765,2766] CONDITIONAL_S
DISCARD 2766 [(0,1)] 0 [2761] [] [] [] [] [2763,2764,2765,2766] CONDITIONAL_S
IDLE 2767 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 2768 [(1,0)] D [] [] [] [] [] [] none
MERGE 2769 [(1,0),(0,0)] D [] [2771,2772,2773,2774] [] [] [((0,0),(1,0))] [] none
DISCARD 2770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2771 [(1,0),(0,0)] D [2769] [] [] [] [((0,0),(1,0))] [2771,2772,2773,2774] CONDITIONAL_S
Y_MEAS 2772 [(1,0)] HALF_D_PLUS_2 [2769] [] [] [] [] [2771,2772,2773,2774] CONDITIONAL_S
IDLE 2773 [(0,0)] HALF_D_PLUS_2 [2769] [] [] [] [] [2771,2772,2773,2774] CONDITIONAL_S
DISCARD 2774 [(1,0)] 0 [2769] [] [] [] [] [2771,2772,2773,2774] CONDITIONAL_S
IDLE 2775 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 2776 [(0,1)] D [] [] [] [] [] [] none
MERGE 2777 [(0,1),(0,0)] D [] [2779,2780,2781,2782] [] [] [((0,0),(0,1))] [] none
DISCARD 2778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2779 [(0,1),(0,0)] D [2777] [] [] [] [((0,0),(0,1))] [2779,2780,2781,2782] CONDITIONAL_S
Y_MEAS 2780 [(0,1)] HALF_D_PLUS_2 [2777] [] [] [] [] [2779,2780,2781,2782] CONDITIONAL_S
IDLE 2781 [(0,0)] HALF_D_PLUS_2 [2777] [] [] [] [] [2779,2780,2781,2782] CONDITIONAL_S
DISCARD 2782 [(0,1)] 0 [2777] [] [] [] [] [2779,2780,2781,2782] CONDITIONAL_S
IDLE 2783 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 2784 [(1,0)] D [] [] [] [] [] [] none
MERGE 2785 [(1,0),(0,0)] D [] [2787,2788,2789,2790] [] [] [((0,0),(1,0))] [] none
DISCARD 2786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2787 [(1,0),(0,0)] D [2785] [] [] [] [((0,0),(1,0))] [2787,2788,2789,2790] CONDITIONAL_S
Y_MEAS 2788 [(1,0)] HALF_D_PLUS_2 [2785] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2789 [(0,0)] HALF_D_PLUS_2 [2785] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
DISCARD 2790 [(1,0)] 0 [2785] [] [] [] [] [2787,2788,2789,2790] CONDITIONAL_S
IDLE 2791 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 2792 [(0,1)] D [] [] [] [] [] [] none
MERGE 2793 [(0,1),(0,0)] D [] [2795,2796,2797,2798] [] [] [((0,0),(0,1))] [] none
DISCARD 2794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2795 [(0,1),(0,0)] D [2793] [] [] [] [((0,0),(0,1))] [2795,2796,2797,2798] CONDITIONAL_S
Y_MEAS 2796 [(0,1)] HALF_D_PLUS_2 [2793] [] [] [] [] [2795,2796,2797,2798] CONDITIONAL_S
IDLE 2797 [(0,0)] HALF_D_PLUS_2 [2793] [] [] [] [] [2795,2796,2797,2798] CONDITIONAL_S
DISCARD 2798 [(0,1)] 0 [2793] [] [] [] [] [2795,2796,2797,2798] CONDITIONAL_S
IDLE 2799 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 2800 [(1,0)] D [] [] [] [] [] [] none
MERGE 2801 [(1,0),(0,0)] D [] [2803,2804,2805,2806] [] [] [((0,0),(1,0))] [] none
DISCARD 2802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2803 [(1,0),(0,0)] D [2801] [] [] [] [((0,0),(1,0))] [2803,2804,2805,2806] CONDITIONAL_S
Y_MEAS 2804 [(1,0)] HALF_D_PLUS_2 [2801] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
IDLE 2805 [(0,0)] HALF_D_PLUS_2 [2801] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
DISCARD 2806 [(1,0)] 0 [2801] [] [] [] [] [2803,2804,2805,2806] CONDITIONAL_S
IDLE 2807 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 2808 [(0,1)] D [] [] [] [] [] [] none
MERGE 2809 [(0,1),(0,0)] D [] [2811,2812,2813,2814] [] [] [((0,0),(0,1))] [] none
DISCARD 2810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2811 [(0,1),(0,0)] D [2809] [] [] [] [((0,0),(0,1))] [2811,2812,2813,2814] CONDITIONAL_S
Y_MEAS 2812 [(0,1)] HALF_D_PLUS_2 [2809] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
IDLE 2813 [(0,0)] HALF_D_PLUS_2 [2809] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
DISCARD 2814 [(0,1)] 0 [2809] [] [] [] [] [2811,2812,2813,2814] CONDITIONAL_S
IDLE 2815 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 2816 [(1,0)] D [] [] [] [] [] [] none
MERGE 2817 [(1,0),(0,0)] D [] [2819,2820,2821,2822] [] [] [((0,0),(1,0))] [] none
DISCARD 2818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2819 [(1,0),(0,0)] D [2817] [] [] [] [((0,0),(1,0))] [2819,2820,2821,2822] CONDITIONAL_S
Y_MEAS 2820 [(1,0)] HALF_D_PLUS_2 [2817] [] [] [] [] [2819,2820,2821,2822] CONDITIONAL_S
IDLE 2821 [(0,0)] HALF_D_PLUS_2 [2817] [] [] [] [] [2819,2820,2821,2822] CONDITIONAL_S
DISCARD 2822 [(1,0)] 0 [2817] [] [] [] [] [2819,2820,2821,2822] CONDITIONAL_S
IDLE 2823 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 2824 [(0,1)] D [] [] [] [] [] [] none
MERGE 2825 [(0,1),(0,0)] D [] [2827,2828,2829,2830] [] [] [((0,0),(0,1))] [] none
DISCARD 2826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2827 [(0,1),(0,0)] D [2825] [] [] [] [((0,0),(0,1))] [2827,2828,2829,2830] CONDITIONAL_S
Y_MEAS 2828 [(0,1)] HALF_D_PLUS_2 [2825] [] [] [] [] [2827,2828,2829,2830] CONDITIONAL_S
IDLE 2829 [(0,0)] HALF_D_PLUS_2 [2825] [] [] [] [] [2827,2828,2829,2830] CONDITIONAL_S
DISCARD 2830 [(0,1)] 0 [2825] [] [] [] [] [2827,2828,2829,2830] CONDITIONAL_S
IDLE 2831 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 2832 [(1,0)] D [] [] [] [] [] [] none
MERGE 2833 [(1,0),(0,0)] D [] [2835,2836,2837,2838] [] [] [((0,0),(1,0))] [] none
DISCARD 2834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2835 [(1,0),(0,0)] D [2833] [] [] [] [((0,0),(1,0))] [2835,2836,2837,2838] CONDITIONAL_S
Y_MEAS 2836 [(1,0)] HALF_D_PLUS_2 [2833] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
IDLE 2837 [(0,0)] HALF_D_PLUS_2 [2833] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
DISCARD 2838 [(1,0)] 0 [2833] [] [] [] [] [2835,2836,2837,2838] CONDITIONAL_S
IDLE 2839 [(0,0)] 12 [] [] [] [] [] [] none
INJECT_T 2840 [(0,1)] D [] [] [] [] [] [] none
MERGE 2841 [(0,1),(0,0)] D [] [2843,2844,2845,2846] [] [] [((0,0),(0,1))] [] none
DISCARD 2842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2843 [(0,1),(0,0)] D [2841] [] [] [] [((0,0),(0,1))] [2843,2844,2845,2846] CONDITIONAL_S
Y_MEAS 2844 [(0,1)] HALF_D_PLUS_2 [2841] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
IDLE 2845 [(0,0)] HALF_D_PLUS_2 [2841] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
DISCARD 2846 [(0,1)] 0 [2841] [] [] [] [] [2843,2844,2845,2846] CONDITIONAL_S
IDLE 2847 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 2848 [(1,0)] D [] [] [] [] [] [] none
MERGE 2849 [(1,0),(0,0)] D [] [2851,2852,2853,2854] [] [] [((0,0),(1,0))] [] none
DISCARD 2850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2851 [(1,0),(0,0)] D [2849] [] [] [] [((0,0),(1,0))] [2851,2852,2853,2854] CONDITIONAL_S
Y_MEAS 2852 [(1,0)] HALF_D_PLUS_2 [2849] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
IDLE 2853 [(0,0)] HALF_D_PLUS_2 [2849] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
DISCARD 2854 [(1,0)] 0 [2849] [] [] [] [] [2851,2852,2853,2854] CONDITIONAL_S
IDLE 2855 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 2856 [(0,1)] D [] [] [] [] [] [] none
MERGE 2857 [(0,1),(0,0)] D [] [2859,2860,2861,2862] [] [] [((0,0),(0,1))] [] none
DISCARD 2858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2859 [(0,1),(0,0)] D [2857] [] [] [] [((0,0),(0,1))] [2859,2860,2861,2862] CONDITIONAL_S
Y_MEAS 2860 [(0,1)] HALF_D_PLUS_2 [2857] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
IDLE 2861 [(0,0)] HALF_D_PLUS_2 [2857] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
DISCARD 2862 [(0,1)] 0 [2857] [] [] [] [] [2859,2860,2861,2862] CONDITIONAL_S
IDLE 2863 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 2864 [(1,0)] D [] [] [] [] [] [] none
MERGE 2865 [(1,0),(0,0)] D [] [2867,2868,2869,2870] [] [] [((0,0),(1,0))] [] none
DISCARD 2866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2867 [(1,0),(0,0)] D [2865] [] [] [] [((0,0),(1,0))] [2867,2868,2869,2870] CONDITIONAL_S
Y_MEAS 2868 [(1,0)] HALF_D_PLUS_2 [2865] [] [] [] [] [2867,2868,2869,2870] CONDITIONAL_S
IDLE 2869 [(0,0)] HALF_D_PLUS_2 [2865] [] [] [] [] [2867,2868,2869,2870] CONDITIONAL_S
DISCARD 2870 [(1,0)] 0 [2865] [] [] [] [] [2867,2868,2869,2870] CONDITIONAL_S
IDLE 2871 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 2872 [(0,1)] D [] [] [] [] [] [] none
MERGE 2873 [(0,1),(0,0)] D [] [2875,2876,2877,2878] [] [] [((0,0),(0,1))] [] none
DISCARD 2874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2875 [(0,1),(0,0)] D [2873] [] [] [] [((0,0),(0,1))] [2875,2876,2877,2878] CONDITIONAL_S
Y_MEAS 2876 [(0,1)] HALF_D_PLUS_2 [2873] [] [] [] [] [2875,2876,2877,2878] CONDITIONAL_S
IDLE 2877 [(0,0)] HALF_D_PLUS_2 [2873] [] [] [] [] [2875,2876,2877,2878] CONDITIONAL_S
DISCARD 2878 [(0,1)] 0 [2873] [] [] [] [] [2875,2876,2877,2878] CONDITIONAL_S
IDLE 2879 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 2880 [(1,0)] D [] [] [] [] [] [] none
MERGE 2881 [(1,0),(0,0)] D [] [2883,2884,2885,2886] [] [] [((0,0),(1,0))] [] none
DISCARD 2882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2883 [(1,0),(0,0)] D [2881] [] [] [] [((0,0),(1,0))] [2883,2884,2885,2886] CONDITIONAL_S
Y_MEAS 2884 [(1,0)] HALF_D_PLUS_2 [2881] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
IDLE 2885 [(0,0)] HALF_D_PLUS_2 [2881] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
DISCARD 2886 [(1,0)] 0 [2881] [] [] [] [] [2883,2884,2885,2886] CONDITIONAL_S
IDLE 2887 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 2888 [(0,1)] D [] [] [] [] [] [] none
MERGE 2889 [(0,1),(0,0)] D [] [2891,2892,2893,2894] [] [] [((0,0),(0,1))] [] none
DISCARD 2890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2891 [(0,1),(0,0)] D [2889] [] [] [] [((0,0),(0,1))] [2891,2892,2893,2894] CONDITIONAL_S
Y_MEAS 2892 [(0,1)] HALF_D_PLUS_2 [2889] [] [] [] [] [2891,2892,2893,2894] CONDITIONAL_S
IDLE 2893 [(0,0)] HALF_D_PLUS_2 [2889] [] [] [] [] [2891,2892,2893,2894] CONDITIONAL_S
DISCARD 2894 [(0,1)] 0 [2889] [] [] [] [] [2891,2892,2893,2894] CONDITIONAL_S
IDLE 2895 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 2896 [(1,0)] D [] [] [] [] [] [] none
MERGE 2897 [(1,0),(0,0)] D [] [2899,2900,2901,2902] [] [] [((0,0),(1,0))] [] none
DISCARD 2898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2899 [(1,0),(0,0)] D [2897] [] [] [] [((0,0),(1,0))] [2899,2900,2901,2902] CONDITIONAL_S
Y_MEAS 2900 [(1,0)] HALF_D_PLUS_2 [2897] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
IDLE 2901 [(0,0)] HALF_D_PLUS_2 [2897] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
DISCARD 2902 [(1,0)] 0 [2897] [] [] [] [] [2899,2900,2901,2902] CONDITIONAL_S
IDLE 2903 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 2904 [(0,1)] D [] [] [] [] [] [] none
MERGE 2905 [(0,1),(0,0)] D [] [2907,2908,2909,2910] [] [] [((0,0),(0,1))] [] none
DISCARD 2906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2907 [(0,1),(0,0)] D [2905] [] [] [] [((0,0),(0,1))] [2907,2908,2909,2910] CONDITIONAL_S
Y_MEAS 2908 [(0,1)] HALF_D_PLUS_2 [2905] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
IDLE 2909 [(0,0)] HALF_D_PLUS_2 [2905] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
DISCARD 2910 [(0,1)] 0 [2905] [] [] [] [] [2907,2908,2909,2910] CONDITIONAL_S
IDLE 2911 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 2912 [(1,0)] D [] [] [] [] [] [] none
MERGE 2913 [(1,0),(0,0)] D [] [2915,2916,2917,2918] [] [] [((0,0),(1,0))] [] none
DISCARD 2914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2915 [(1,0),(0,0)] D [2913] [] [] [] [((0,0),(1,0))] [2915,2916,2917,2918] CONDITIONAL_S
Y_MEAS 2916 [(1,0)] HALF_D_PLUS_2 [2913] [] [] [] [] [2915,2916,2917,2918] CONDITIONAL_S
IDLE 2917 [(0,0)] HALF_D_PLUS_2 [2913] [] [] [] [] [2915,2916,2917,2918] CONDITIONAL_S
DISCARD 2918 [(1,0)] 0 [2913] [] [] [] [] [2915,2916,2917,2918] CONDITIONAL_S
IDLE 2919 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 2920 [(0,1)] D [] [] [] [] [] [] none
MERGE 2921 [(0,1),(0,0)] D [] [2923,2924,2925,2926] [] [] [((0,0),(0,1))] [] none
DISCARD 2922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2923 [(0,1),(0,0)] D [2921] [] [] [] [((0,0),(0,1))] [2923,2924,2925,2926] CONDITIONAL_S
Y_MEAS 2924 [(0,1)] HALF_D_PLUS_2 [2921] [] [] [] [] [2923,2924,2925,2926] CONDITIONAL_S
IDLE 2925 [(0,0)] HALF_D_PLUS_2 [2921] [] [] [] [] [2923,2924,2925,2926] CONDITIONAL_S
DISCARD 2926 [(0,1)] 0 [2921] [] [] [] [] [2923,2924,2925,2926] CONDITIONAL_S
IDLE 2927 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 2928 [(1,0)] D [] [] [] [] [] [] none
MERGE 2929 [(1,0),(0,0)] D [] [2931,2932,2933,2934] [] [] [((0,0),(1,0))] [] none
DISCARD 2930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2931 [(1,0),(0,0)] D [2929] [] [] [] [((0,0),(1,0))] [2931,2932,2933,2934] CONDITIONAL_S
Y_MEAS 2932 [(1,0)] HALF_D_PLUS_2 [2929] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
IDLE 2933 [(0,0)] HALF_D_PLUS_2 [2929] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
DISCARD 2934 [(1,0)] 0 [2929] [] [] [] [] [2931,2932,2933,2934] CONDITIONAL_S
IDLE 2935 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 2936 [(0,1)] D [] [] [] [] [] [] none
MERGE 2937 [(0,1),(0,0)] D [] [2939,2940,2941,2942] [] [] [((0,0),(0,1))] [] none
DISCARD 2938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2939 [(0,1),(0,0)] D [2937] [] [] [] [((0,0),(0,1))] [2939,2940,2941,2942] CONDITIONAL_S
Y_MEAS 2940 [(0,1)] HALF_D_PLUS_2 [2937] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
IDLE 2941 [(0,0)] HALF_D_PLUS_2 [2937] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
DISCARD 2942 [(0,1)] 0 [2937] [] [] [] [] [2939,2940,2941,2942] CONDITIONAL_S
IDLE 2943 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 2944 [(1,0)] D [] [] [] [] [] [] none
MERGE 2945 [(1,0),(0,0)] D [] [2947,2948,2949,2950] [] [] [((0,0),(1,0))] [] none
DISCARD 2946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2947 [(1,0),(0,0)] D [2945] [] [] [] [((0,0),(1,0))] [2947,2948,2949,2950] CONDITIONAL_S
Y_MEAS 2948 [(1,0)] HALF_D_PLUS_2 [2945] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
IDLE 2949 [(0,0)] HALF_D_PLUS_2 [2945] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
DISCARD 2950 [(1,0)] 0 [2945] [] [] [] [] [2947,2948,2949,2950] CONDITIONAL_S
IDLE 2951 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 2952 [(0,1)] D [] [] [] [] [] [] none
MERGE 2953 [(0,1),(0,0)] D [] [2955,2956,2957,2958] [] [] [((0,0),(0,1))] [] none
DISCARD 2954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2955 [(0,1),(0,0)] D [2953] [] [] [] [((0,0),(0,1))] [2955,2956,2957,2958] CONDITIONAL_S
Y_MEAS 2956 [(0,1)] HALF_D_PLUS_2 [2953] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
IDLE 2957 [(0,0)] HALF_D_PLUS_2 [2953] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
DISCARD 2958 [(0,1)] 0 [2953] [] [] [] [] [2955,2956,2957,2958] CONDITIONAL_S
IDLE 2959 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 2960 [(1,0)] D [] [] [] [] [] [] none
MERGE 2961 [(1,0),(0,0)] D [] [2963,2964,2965,2966] [] [] [((0,0),(1,0))] [] none
DISCARD 2962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2963 [(1,0),(0,0)] D [2961] [] [] [] [((0,0),(1,0))] [2963,2964,2965,2966] CONDITIONAL_S
Y_MEAS 2964 [(1,0)] HALF_D_PLUS_2 [2961] [] [] [] [] [2963,2964,2965,2966] CONDITIONAL_S
IDLE 2965 [(0,0)] HALF_D_PLUS_2 [2961] [] [] [] [] [2963,2964,2965,2966] CONDITIONAL_S
DISCARD 2966 [(1,0)] 0 [2961] [] [] [] [] [2963,2964,2965,2966] CONDITIONAL_S
IDLE 2967 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 2968 [(0,1)] D [] [] [] [] [] [] none
MERGE 2969 [(0,1),(0,0)] D [] [2971,2972,2973,2974] [] [] [((0,0),(0,1))] [] none
DISCARD 2970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2971 [(0,1),(0,0)] D [2969] [] [] [] [((0,0),(0,1))] [2971,2972,2973,2974] CONDITIONAL_S
Y_MEAS 2972 [(0,1)] HALF_D_PLUS_2 [2969] [] [] [] [] [2971,2972,2973,2974] CONDITIONAL_S
IDLE 2973 [(0,0)] HALF_D_PLUS_2 [2969] [] [] [] [] [2971,2972,2973,2974] CONDITIONAL_S
DISCARD 2974 [(0,1)] 0 [2969] [] [] [] [] [2971,2972,2973,2974] CONDITIONAL_S
IDLE 2975 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 2976 [(1,0)] D [] [] [] [] [] [] none
MERGE 2977 [(1,0),(0,0)] D [] [2979,2980,2981,2982] [] [] [((0,0),(1,0))] [] none
DISCARD 2978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2979 [(1,0),(0,0)] D [2977] [] [] [] [((0,0),(1,0))] [2979,2980,2981,2982] CONDITIONAL_S
Y_MEAS 2980 [(1,0)] HALF_D_PLUS_2 [2977] [] [] [] [] [2979,2980,2981,2982] CONDITIONAL_S
IDLE 2981 [(0,0)] HALF_D_PLUS_2 [2977] [] [] [] [] [2979,2980,2981,2982] CONDITIONAL_S
DISCARD 2982 [(1,0)] 0 [2977] [] [] [] [] [2979,2980,2981,2982] CONDITIONAL_S
IDLE 2983 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 2984 [(0,1)] D [] [] [] [] [] [] none
MERGE 2985 [(0,1),(0,0)] D [] [2987,2988,2989,2990] [] [] [((0,0),(0,1))] [] none
DISCARD 2986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 2987 [(0,1),(0,0)] D [2985] [] [] [] [((0,0),(0,1))] [2987,2988,2989,2990] CONDITIONAL_S
Y_MEAS 2988 [(0,1)] HALF_D_PLUS_2 [2985] [] [] [] [] [2987,2988,2989,2990] CONDITIONAL_S
IDLE 2989 [(0,0)] HALF_D_PLUS_2 [2985] [] [] [] [] [2987,2988,2989,2990] CONDITIONAL_S
DISCARD 2990 [(0,1)] 0 [2985] [] [] [] [] [2987,2988,2989,2990] CONDITIONAL_S
IDLE 2991 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 2992 [(1,0)] D [] [] [] [] [] [] none
MERGE 2993 [(1,0),(0,0)] D [] [2995,2996,2997,2998] [] [] [((0,0),(1,0))] [] none
DISCARD 2994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 2995 [(1,0),(0,0)] D [2993] [] [] [] [((0,0),(1,0))] [2995,2996,2997,2998] CONDITIONAL_S
Y_MEAS 2996 [(1,0)] HALF_D_PLUS_2 [2993] [] [] [] [] [2995,2996,2997,2998] CONDITIONAL_S
IDLE 2997 [(0,0)] HALF_D_PLUS_2 [2993] [] [] [] [] [2995,2996,2997,2998] CONDITIONAL_S
DISCARD 2998 [(1,0)] 0 [2993] [] [] [] [] [2995,2996,2997,2998] CONDITIONAL_S
IDLE 2999 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 3000 [(0,1)] D [] [] [] [] [] [] none
MERGE 3001 [(0,1),(0,0)] D [] [3003,3004,3005,3006] [] [] [((0,0),(0,1))] [] none
DISCARD 3002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3003 [(0,1),(0,0)] D [3001] [] [] [] [((0,0),(0,1))] [3003,3004,3005,3006] CONDITIONAL_S
Y_MEAS 3004 [(0,1)] HALF_D_PLUS_2 [3001] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
IDLE 3005 [(0,0)] HALF_D_PLUS_2 [3001] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
DISCARD 3006 [(0,1)] 0 [3001] [] [] [] [] [3003,3004,3005,3006] CONDITIONAL_S
IDLE 3007 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 3008 [(1,0)] D [] [] [] [] [] [] none
MERGE 3009 [(1,0),(0,0)] D [] [3011,3012,3013,3014] [] [] [((0,0),(1,0))] [] none
DISCARD 3010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3011 [(1,0),(0,0)] D [3009] [] [] [] [((0,0),(1,0))] [3011,3012,3013,3014] CONDITIONAL_S
Y_MEAS 3012 [(1,0)] HALF_D_PLUS_2 [3009] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
IDLE 3013 [(0,0)] HALF_D_PLUS_2 [3009] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
DISCARD 3014 [(1,0)] 0 [3009] [] [] [] [] [3011,3012,3013,3014] CONDITIONAL_S
IDLE 3015 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 3016 [(0,1)] D [] [] [] [] [] [] none
MERGE 3017 [(0,1),(0,0)] D [] [3019,3020,3021,3022] [] [] [((0,0),(0,1))] [] none
DISCARD 3018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3019 [(0,1),(0,0)] D [3017] [] [] [] [((0,0),(0,1))] [3019,3020,3021,3022] CONDITIONAL_S
Y_MEAS 3020 [(0,1)] HALF_D_PLUS_2 [3017] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
IDLE 3021 [(0,0)] HALF_D_PLUS_2 [3017] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
DISCARD 3022 [(0,1)] 0 [3017] [] [] [] [] [3019,3020,3021,3022] CONDITIONAL_S
IDLE 3023 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 3024 [(1,0)] D [] [] [] [] [] [] none
MERGE 3025 [(1,0),(0,0)] D [] [3027,3028,3029,3030] [] [] [((0,0),(1,0))] [] none
DISCARD 3026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3027 [(1,0),(0,0)] D [3025] [] [] [] [((0,0),(1,0))] [3027,3028,3029,3030] CONDITIONAL_S
Y_MEAS 3028 [(1,0)] HALF_D_PLUS_2 [3025] [] [] [] [] [3027,3028,3029,3030] CONDITIONAL_S
IDLE 3029 [(0,0)] HALF_D_PLUS_2 [3025] [] [] [] [] [3027,3028,3029,3030] CONDITIONAL_S
DISCARD 3030 [(1,0)] 0 [3025] [] [] [] [] [3027,3028,3029,3030] CONDITIONAL_S
IDLE 3031 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3032 [(0,1)] D [] [] [] [] [] [] none
MERGE 3033 [(0,1),(0,0)] D [] [3035,3036,3037,3038] [] [] [((0,0),(0,1))] [] none
DISCARD 3034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3035 [(0,1),(0,0)] D [3033] [] [] [] [((0,0),(0,1))] [3035,3036,3037,3038] CONDITIONAL_S
Y_MEAS 3036 [(0,1)] HALF_D_PLUS_2 [3033] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
IDLE 3037 [(0,0)] HALF_D_PLUS_2 [3033] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
DISCARD 3038 [(0,1)] 0 [3033] [] [] [] [] [3035,3036,3037,3038] CONDITIONAL_S
IDLE 3039 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 3040 [(1,0)] D [] [] [] [] [] [] none
MERGE 3041 [(1,0),(0,0)] D [] [3043,3044,3045,3046] [] [] [((0,0),(1,0))] [] none
DISCARD 3042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3043 [(1,0),(0,0)] D [3041] [] [] [] [((0,0),(1,0))] [3043,3044,3045,3046] CONDITIONAL_S
Y_MEAS 3044 [(1,0)] HALF_D_PLUS_2 [3041] [] [] [] [] [3043,3044,3045,3046] CONDITIONAL_S
IDLE 3045 [(0,0)] HALF_D_PLUS_2 [3041] [] [] [] [] [3043,3044,3045,3046] CONDITIONAL_S
DISCARD 3046 [(1,0)] 0 [3041] [] [] [] [] [3043,3044,3045,3046] CONDITIONAL_S
IDLE 3047 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 3048 [(0,1)] D [] [] [] [] [] [] none
MERGE 3049 [(0,1),(0,0)] D [] [3051,3052,3053,3054] [] [] [((0,0),(0,1))] [] none
DISCARD 3050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3051 [(0,1),(0,0)] D [3049] [] [] [] [((0,0),(0,1))] [3051,3052,3053,3054] CONDITIONAL_S
Y_MEAS 3052 [(0,1)] HALF_D_PLUS_2 [3049] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
IDLE 3053 [(0,0)] HALF_D_PLUS_2 [3049] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
DISCARD 3054 [(0,1)] 0 [3049] [] [] [] [] [3051,3052,3053,3054] CONDITIONAL_S
IDLE 3055 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3056 [(1,0)] D [] [] [] [] [] [] none
MERGE 3057 [(1,0),(0,0)] D [] [3059,3060,3061,3062] [] [] [((0,0),(1,0))] [] none
DISCARD 3058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3059 [(1,0),(0,0)] D [3057] [] [] [] [((0,0),(1,0))] [3059,3060,3061,3062] CONDITIONAL_S
Y_MEAS 3060 [(1,0)] HALF_D_PLUS_2 [3057] [] [] [] [] [3059,3060,3061,3062] CONDITIONAL_S
IDLE 3061 [(0,0)] HALF_D_PLUS_2 [3057] [] [] [] [] [3059,3060,3061,3062] CONDITIONAL_S
DISCARD 3062 [(1,0)] 0 [3057] [] [] [] [] [3059,3060,3061,3062] CONDITIONAL_S
IDLE 3063 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3064 [(0,1)] D [] [] [] [] [] [] none
MERGE 3065 [(0,1),(0,0)] D [] [3067,3068,3069,3070] [] [] [((0,0),(0,1))] [] none
DISCARD 3066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3067 [(0,1),(0,0)] D [3065] [] [] [] [((0,0),(0,1))] [3067,3068,3069,3070] CONDITIONAL_S
Y_MEAS 3068 [(0,1)] HALF_D_PLUS_2 [3065] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
IDLE 3069 [(0,0)] HALF_D_PLUS_2 [3065] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
DISCARD 3070 [(0,1)] 0 [3065] [] [] [] [] [3067,3068,3069,3070] CONDITIONAL_S
IDLE 3071 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3072 [(1,0)] D [] [] [] [] [] [] none
MERGE 3073 [(1,0),(0,0)] D [] [3075,3076,3077,3078] [] [] [((0,0),(1,0))] [] none
DISCARD 3074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3075 [(1,0),(0,0)] D [3073] [] [] [] [((0,0),(1,0))] [3075,3076,3077,3078] CONDITIONAL_S
Y_MEAS 3076 [(1,0)] HALF_D_PLUS_2 [3073] [] [] [] [] [3075,3076,3077,3078] CONDITIONAL_S
IDLE 3077 [(0,0)] HALF_D_PLUS_2 [3073] [] [] [] [] [3075,3076,3077,3078] CONDITIONAL_S
DISCARD 3078 [(1,0)] 0 [3073] [] [] [] [] [3075,3076,3077,3078] CONDITIONAL_S
IDLE 3079 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3080 [(0,1)] D [] [] [] [] [] [] none
MERGE 3081 [(0,1),(0,0)] D [] [3083,3084,3085,3086] [] [] [((0,0),(0,1))] [] none
DISCARD 3082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3083 [(0,1),(0,0)] D [3081] [] [] [] [((0,0),(0,1))] [3083,3084,3085,3086] CONDITIONAL_S
Y_MEAS 3084 [(0,1)] HALF_D_PLUS_2 [3081] [] [] [] [] [3083,3084,3085,3086] CONDITIONAL_S
IDLE 3085 [(0,0)] HALF_D_PLUS_2 [3081] [] [] [] [] [3083,3084,3085,3086] CONDITIONAL_S
DISCARD 3086 [(0,1)] 0 [3081] [] [] [] [] [3083,3084,3085,3086] CONDITIONAL_S
IDLE 3087 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 3088 [(1,0)] D [] [] [] [] [] [] none
MERGE 3089 [(1,0),(0,0)] D [] [3091,3092,3093,3094] [] [] [((0,0),(1,0))] [] none
DISCARD 3090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3091 [(1,0),(0,0)] D [3089] [] [] [] [((0,0),(1,0))] [3091,3092,3093,3094] CONDITIONAL_S
Y_MEAS 3092 [(1,0)] HALF_D_PLUS_2 [3089] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
IDLE 3093 [(0,0)] HALF_D_PLUS_2 [3089] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
DISCARD 3094 [(1,0)] 0 [3089] [] [] [] [] [3091,3092,3093,3094] CONDITIONAL_S
IDLE 3095 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 3096 [(0,1)] D [] [] [] [] [] [] none
MERGE 3097 [(0,1),(0,0)] D [] [3099,3100,3101,3102] [] [] [((0,0),(0,1))] [] none
DISCARD 3098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3099 [(0,1),(0,0)] D [3097] [] [] [] [((0,0),(0,1))] [3099,3100,3101,3102] CONDITIONAL_S
Y_MEAS 3100 [(0,1)] HALF_D_PLUS_2 [3097] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
IDLE 3101 [(0,0)] HALF_D_PLUS_2 [3097] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
DISCARD 3102 [(0,1)] 0 [3097] [] [] [] [] [3099,3100,3101,3102] CONDITIONAL_S
IDLE 3103 [(0,0)] 161 [] [] [] [] [] [] none
INJECT_T 3104 [(1,0)] D [] [] [] [] [] [] none
MERGE 3105 [(1,0),(0,0)] D [] [3107,3108,3109,3110] [] [] [((0,0),(1,0))] [] none
DISCARD 3106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3107 [(1,0),(0,0)] D [3105] [] [] [] [((0,0),(1,0))] [3107,3108,3109,3110] CONDITIONAL_S
Y_MEAS 3108 [(1,0)] HALF_D_PLUS_2 [3105] [] [] [] [] [3107,3108,3109,3110] CONDITIONAL_S
IDLE 3109 [(0,0)] HALF_D_PLUS_2 [3105] [] [] [] [] [3107,3108,3109,3110] CONDITIONAL_S
DISCARD 3110 [(1,0)] 0 [3105] [] [] [] [] [3107,3108,3109,3110] CONDITIONAL_S
IDLE 3111 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 3112 [(0,1)] D [] [] [] [] [] [] none
MERGE 3113 [(0,1),(0,0)] D [] [3115,3116,3117,3118] [] [] [((0,0),(0,1))] [] none
DISCARD 3114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3115 [(0,1),(0,0)] D [3113] [] [] [] [((0,0),(0,1))] [3115,3116,3117,3118] CONDITIONAL_S
Y_MEAS 3116 [(0,1)] HALF_D_PLUS_2 [3113] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
IDLE 3117 [(0,0)] HALF_D_PLUS_2 [3113] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
DISCARD 3118 [(0,1)] 0 [3113] [] [] [] [] [3115,3116,3117,3118] CONDITIONAL_S
IDLE 3119 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3120 [(1,0)] D [] [] [] [] [] [] none
MERGE 3121 [(1,0),(0,0)] D [] [3123,3124,3125,3126] [] [] [((0,0),(1,0))] [] none
DISCARD 3122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3123 [(1,0),(0,0)] D [3121] [] [] [] [((0,0),(1,0))] [3123,3124,3125,3126] CONDITIONAL_S
Y_MEAS 3124 [(1,0)] HALF_D_PLUS_2 [3121] [] [] [] [] [3123,3124,3125,3126] CONDITIONAL_S
IDLE 3125 [(0,0)] HALF_D_PLUS_2 [3121] [] [] [] [] [3123,3124,3125,3126] CONDITIONAL_S
DISCARD 3126 [(1,0)] 0 [3121] [] [] [] [] [3123,3124,3125,3126] CONDITIONAL_S
IDLE 3127 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 3128 [(0,1)] D [] [] [] [] [] [] none
MERGE 3129 [(0,1),(0,0)] D [] [3131,3132,3133,3134] [] [] [((0,0),(0,1))] [] none
DISCARD 3130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3131 [(0,1),(0,0)] D [3129] [] [] [] [((0,0),(0,1))] [3131,3132,3133,3134] CONDITIONAL_S
Y_MEAS 3132 [(0,1)] HALF_D_PLUS_2 [3129] [] [] [] [] [3131,3132,3133,3134] CONDITIONAL_S
IDLE 3133 [(0,0)] HALF_D_PLUS_2 [3129] [] [] [] [] [3131,3132,3133,3134] CONDITIONAL_S
DISCARD 3134 [(0,1)] 0 [3129] [] [] [] [] [3131,3132,3133,3134] CONDITIONAL_S
IDLE 3135 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 3136 [(1,0)] D [] [] [] [] [] [] none
MERGE 3137 [(1,0),(0,0)] D [] [3139,3140,3141,3142] [] [] [((0,0),(1,0))] [] none
DISCARD 3138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3139 [(1,0),(0,0)] D [3137] [] [] [] [((0,0),(1,0))] [3139,3140,3141,3142] CONDITIONAL_S
Y_MEAS 3140 [(1,0)] HALF_D_PLUS_2 [3137] [] [] [] [] [3139,3140,3141,3142] CONDITIONAL_S
IDLE 3141 [(0,0)] HALF_D_PLUS_2 [3137] [] [] [] [] [3139,3140,3141,3142] CONDITIONAL_S
DISCARD 3142 [(1,0)] 0 [3137] [] [] [] [] [3139,3140,3141,3142] CONDITIONAL_S
IDLE 3143 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 3144 [(0,1)] D [] [] [] [] [] [] none
MERGE 3145 [(0,1),(0,0)] D [] [3147,3148,3149,3150] [] [] [((0,0),(0,1))] [] none
DISCARD 3146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3147 [(0,1),(0,0)] D [3145] [] [] [] [((0,0),(0,1))] [3147,3148,3149,3150] CONDITIONAL_S
Y_MEAS 3148 [(0,1)] HALF_D_PLUS_2 [3145] [] [] [] [] [3147,3148,3149,3150] CONDITIONAL_S
IDLE 3149 [(0,0)] HALF_D_PLUS_2 [3145] [] [] [] [] [3147,3148,3149,3150] CONDITIONAL_S
DISCARD 3150 [(0,1)] 0 [3145] [] [] [] [] [3147,3148,3149,3150] CONDITIONAL_S
IDLE 3151 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 3152 [(1,0)] D [] [] [] [] [] [] none
MERGE 3153 [(1,0),(0,0)] D [] [3155,3156,3157,3158] [] [] [((0,0),(1,0))] [] none
DISCARD 3154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3155 [(1,0),(0,0)] D [3153] [] [] [] [((0,0),(1,0))] [3155,3156,3157,3158] CONDITIONAL_S
Y_MEAS 3156 [(1,0)] HALF_D_PLUS_2 [3153] [] [] [] [] [3155,3156,3157,3158] CONDITIONAL_S
IDLE 3157 [(0,0)] HALF_D_PLUS_2 [3153] [] [] [] [] [3155,3156,3157,3158] CONDITIONAL_S
DISCARD 3158 [(1,0)] 0 [3153] [] [] [] [] [3155,3156,3157,3158] CONDITIONAL_S
IDLE 3159 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3160 [(0,1)] D [] [] [] [] [] [] none
MERGE 3161 [(0,1),(0,0)] D [] [3163,3164,3165,3166] [] [] [((0,0),(0,1))] [] none
DISCARD 3162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3163 [(0,1),(0,0)] D [3161] [] [] [] [((0,0),(0,1))] [3163,3164,3165,3166] CONDITIONAL_S
Y_MEAS 3164 [(0,1)] HALF_D_PLUS_2 [3161] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
IDLE 3165 [(0,0)] HALF_D_PLUS_2 [3161] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
DISCARD 3166 [(0,1)] 0 [3161] [] [] [] [] [3163,3164,3165,3166] CONDITIONAL_S
IDLE 3167 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 3168 [(1,0)] D [] [] [] [] [] [] none
MERGE 3169 [(1,0),(0,0)] D [] [3171,3172,3173,3174] [] [] [((0,0),(1,0))] [] none
DISCARD 3170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3171 [(1,0),(0,0)] D [3169] [] [] [] [((0,0),(1,0))] [3171,3172,3173,3174] CONDITIONAL_S
Y_MEAS 3172 [(1,0)] HALF_D_PLUS_2 [3169] [] [] [] [] [3171,3172,3173,3174] CONDITIONAL_S
IDLE 3173 [(0,0)] HALF_D_PLUS_2 [3169] [] [] [] [] [3171,3172,3173,3174] CONDITIONAL_S
DISCARD 3174 [(1,0)] 0 [3169] [] [] [] [] [3171,3172,3173,3174] CONDITIONAL_S
IDLE 3175 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3176 [(0,1)] D [] [] [] [] [] [] none
MERGE 3177 [(0,1),(0,0)] D [] [3179,3180,3181,3182] [] [] [((0,0),(0,1))] [] none
DISCARD 3178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3179 [(0,1),(0,0)] D [3177] [] [] [] [((0,0),(0,1))] [3179,3180,3181,3182] CONDITIONAL_S
Y_MEAS 3180 [(0,1)] HALF_D_PLUS_2 [3177] [] [] [] [] [3179,3180,3181,3182] CONDITIONAL_S
IDLE 3181 [(0,0)] HALF_D_PLUS_2 [3177] [] [] [] [] [3179,3180,3181,3182] CONDITIONAL_S
DISCARD 3182 [(0,1)] 0 [3177] [] [] [] [] [3179,3180,3181,3182] CONDITIONAL_S
IDLE 3183 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 3184 [(1,0)] D [] [] [] [] [] [] none
MERGE 3185 [(1,0),(0,0)] D [] [3187,3188,3189,3190] [] [] [((0,0),(1,0))] [] none
DISCARD 3186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3187 [(1,0),(0,0)] D [3185] [] [] [] [((0,0),(1,0))] [3187,3188,3189,3190] CONDITIONAL_S
Y_MEAS 3188 [(1,0)] HALF_D_PLUS_2 [3185] [] [] [] [] [3187,3188,3189,3190] CONDITIONAL_S
IDLE 3189 [(0,0)] HALF_D_PLUS_2 [3185] [] [] [] [] [3187,3188,3189,3190] CONDITIONAL_S
DISCARD 3190 [(1,0)] 0 [3185] [] [] [] [] [3187,3188,3189,3190] CONDITIONAL_S
IDLE 3191 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 3192 [(0,1)] D [] [] [] [] [] [] none
MERGE 3193 [(0,1),(0,0)] D [] [3195,3196,3197,3198] [] [] [((0,0),(0,1))] [] none
DISCARD 3194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3195 [(0,1),(0,0)] D [3193] [] [] [] [((0,0),(0,1))] [3195,3196,3197,3198] CONDITIONAL_S
Y_MEAS 3196 [(0,1)] HALF_D_PLUS_2 [3193] [] [] [] [] [3195,3196,3197,3198] CONDITIONAL_S
IDLE 3197 [(0,0)] HALF_D_PLUS_2 [3193] [] [] [] [] [3195,3196,3197,3198] CONDITIONAL_S
DISCARD 3198 [(0,1)] 0 [3193] [] [] [] [] [3195,3196,3197,3198] CONDITIONAL_S
IDLE 3199 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3200 [(1,0)] D [] [] [] [] [] [] none
MERGE 3201 [(1,0),(0,0)] D [] [3203,3204,3205,3206] [] [] [((0,0),(1,0))] [] none
DISCARD 3202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3203 [(1,0),(0,0)] D [3201] [] [] [] [((0,0),(1,0))] [3203,3204,3205,3206] CONDITIONAL_S
Y_MEAS 3204 [(1,0)] HALF_D_PLUS_2 [3201] [] [] [] [] [3203,3204,3205,3206] CONDITIONAL_S
IDLE 3205 [(0,0)] HALF_D_PLUS_2 [3201] [] [] [] [] [3203,3204,3205,3206] CONDITIONAL_S
DISCARD 3206 [(1,0)] 0 [3201] [] [] [] [] [3203,3204,3205,3206] CONDITIONAL_S
IDLE 3207 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3208 [(0,1)] D [] [] [] [] [] [] none
MERGE 3209 [(0,1),(0,0)] D [] [3211,3212,3213,3214] [] [] [((0,0),(0,1))] [] none
DISCARD 3210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3211 [(0,1),(0,0)] D [3209] [] [] [] [((0,0),(0,1))] [3211,3212,3213,3214] CONDITIONAL_S
Y_MEAS 3212 [(0,1)] HALF_D_PLUS_2 [3209] [] [] [] [] [3211,3212,3213,3214] CONDITIONAL_S
IDLE 3213 [(0,0)] HALF_D_PLUS_2 [3209] [] [] [] [] [3211,3212,3213,3214] CONDITIONAL_S
DISCARD 3214 [(0,1)] 0 [3209] [] [] [] [] [3211,3212,3213,3214] CONDITIONAL_S
IDLE 3215 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 3216 [(1,0)] D [] [] [] [] [] [] none
MERGE 3217 [(1,0),(0,0)] D [] [3219,3220,3221,3222] [] [] [((0,0),(1,0))] [] none
DISCARD 3218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3219 [(1,0),(0,0)] D [3217] [] [] [] [((0,0),(1,0))] [3219,3220,3221,3222] CONDITIONAL_S
Y_MEAS 3220 [(1,0)] HALF_D_PLUS_2 [3217] [] [] [] [] [3219,3220,3221,3222] CONDITIONAL_S
IDLE 3221 [(0,0)] HALF_D_PLUS_2 [3217] [] [] [] [] [3219,3220,3221,3222] CONDITIONAL_S
DISCARD 3222 [(1,0)] 0 [3217] [] [] [] [] [3219,3220,3221,3222] CONDITIONAL_S
IDLE 3223 [(0,0)] 183 [] [] [] [] [] [] none
INJECT_T 3224 [(0,1)] D [] [] [] [] [] [] none
MERGE 3225 [(0,1),(0,0)] D [] [3227,3228,3229,3230] [] [] [((0,0),(0,1))] [] none
DISCARD 3226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3227 [(0,1),(0,0)] D [3225] [] [] [] [((0,0),(0,1))] [3227,3228,3229,3230] CONDITIONAL_S
Y_MEAS 3228 [(0,1)] HALF_D_PLUS_2 [3225] [] [] [] [] [3227,3228,3229,3230] CONDITIONAL_S
IDLE 3229 [(0,0)] HALF_D_PLUS_2 [3225] [] [] [] [] [3227,3228,3229,3230] CONDITIONAL_S
DISCARD 3230 [(0,1)] 0 [3225] [] [] [] [] [3227,3228,3229,3230] CONDITIONAL_S
IDLE 3231 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3232 [(1,0)] D [] [] [] [] [] [] none
MERGE 3233 [(1,0),(0,0)] D [] [3235,3236,3237,3238] [] [] [((0,0),(1,0))] [] none
DISCARD 3234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3235 [(1,0),(0,0)] D [3233] [] [] [] [((0,0),(1,0))] [3235,3236,3237,3238] CONDITIONAL_S
Y_MEAS 3236 [(1,0)] HALF_D_PLUS_2 [3233] [] [] [] [] [3235,3236,3237,3238] CONDITIONAL_S
IDLE 3237 [(0,0)] HALF_D_PLUS_2 [3233] [] [] [] [] [3235,3236,3237,3238] CONDITIONAL_S
DISCARD 3238 [(1,0)] 0 [3233] [] [] [] [] [3235,3236,3237,3238] CONDITIONAL_S
IDLE 3239 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 3240 [(0,1)] D [] [] [] [] [] [] none
MERGE 3241 [(0,1),(0,0)] D [] [3243,3244,3245,3246] [] [] [((0,0),(0,1))] [] none
DISCARD 3242 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3243 [(0,1),(0,0)] D [3241] [] [] [] [((0,0),(0,1))] [3243,3244,3245,3246] CONDITIONAL_S
Y_MEAS 3244 [(0,1)] HALF_D_PLUS_2 [3241] [] [] [] [] [3243,3244,3245,3246] CONDITIONAL_S
IDLE 3245 [(0,0)] HALF_D_PLUS_2 [3241] [] [] [] [] [3243,3244,3245,3246] CONDITIONAL_S
DISCARD 3246 [(0,1)] 0 [3241] [] [] [] [] [3243,3244,3245,3246] CONDITIONAL_S
IDLE 3247 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 3248 [(1,0)] D [] [] [] [] [] [] none
MERGE 3249 [(1,0),(0,0)] D [] [3251,3252,3253,3254] [] [] [((0,0),(1,0))] [] none
DISCARD 3250 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3251 [(1,0),(0,0)] D [3249] [] [] [] [((0,0),(1,0))] [3251,3252,3253,3254] CONDITIONAL_S
Y_MEAS 3252 [(1,0)] HALF_D_PLUS_2 [3249] [] [] [] [] [3251,3252,3253,3254] CONDITIONAL_S
IDLE 3253 [(0,0)] HALF_D_PLUS_2 [3249] [] [] [] [] [3251,3252,3253,3254] CONDITIONAL_S
DISCARD 3254 [(1,0)] 0 [3249] [] [] [] [] [3251,3252,3253,3254] CONDITIONAL_S
IDLE 3255 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 3256 [(0,1)] D [] [] [] [] [] [] none
MERGE 3257 [(0,1),(0,0)] D [] [3259,3260,3261,3262] [] [] [((0,0),(0,1))] [] none
DISCARD 3258 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3259 [(0,1),(0,0)] D [3257] [] [] [] [((0,0),(0,1))] [3259,3260,3261,3262] CONDITIONAL_S
Y_MEAS 3260 [(0,1)] HALF_D_PLUS_2 [3257] [] [] [] [] [3259,3260,3261,3262] CONDITIONAL_S
IDLE 3261 [(0,0)] HALF_D_PLUS_2 [3257] [] [] [] [] [3259,3260,3261,3262] CONDITIONAL_S
DISCARD 3262 [(0,1)] 0 [3257] [] [] [] [] [3259,3260,3261,3262] CONDITIONAL_S
IDLE 3263 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3264 [(1,0)] D [] [] [] [] [] [] none
MERGE 3265 [(1,0),(0,0)] D [] [3267,3268,3269,3270] [] [] [((0,0),(1,0))] [] none
DISCARD 3266 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3267 [(1,0),(0,0)] D [3265] [] [] [] [((0,0),(1,0))] [3267,3268,3269,3270] CONDITIONAL_S
Y_MEAS 3268 [(1,0)] HALF_D_PLUS_2 [3265] [] [] [] [] [3267,3268,3269,3270] CONDITIONAL_S
IDLE 3269 [(0,0)] HALF_D_PLUS_2 [3265] [] [] [] [] [3267,3268,3269,3270] CONDITIONAL_S
DISCARD 3270 [(1,0)] 0 [3265] [] [] [] [] [3267,3268,3269,3270] CONDITIONAL_S
IDLE 3271 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3272 [(0,1)] D [] [] [] [] [] [] none
MERGE 3273 [(0,1),(0,0)] D [] [3275,3276,3277,3278] [] [] [((0,0),(0,1))] [] none
DISCARD 3274 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3275 [(0,1),(0,0)] D [3273] [] [] [] [((0,0),(0,1))] [3275,3276,3277,3278] CONDITIONAL_S
Y_MEAS 3276 [(0,1)] HALF_D_PLUS_2 [3273] [] [] [] [] [3275,3276,3277,3278] CONDITIONAL_S
IDLE 3277 [(0,0)] HALF_D_PLUS_2 [3273] [] [] [] [] [3275,3276,3277,3278] CONDITIONAL_S
DISCARD 3278 [(0,1)] 0 [3273] [] [] [] [] [3275,3276,3277,3278] CONDITIONAL_S
IDLE 3279 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3280 [(1,0)] D [] [] [] [] [] [] none
MERGE 3281 [(1,0),(0,0)] D [] [3283,3284,3285,3286] [] [] [((0,0),(1,0))] [] none
DISCARD 3282 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3283 [(1,0),(0,0)] D [3281] [] [] [] [((0,0),(1,0))] [3283,3284,3285,3286] CONDITIONAL_S
Y_MEAS 3284 [(1,0)] HALF_D_PLUS_2 [3281] [] [] [] [] [3283,3284,3285,3286] CONDITIONAL_S
IDLE 3285 [(0,0)] HALF_D_PLUS_2 [3281] [] [] [] [] [3283,3284,3285,3286] CONDITIONAL_S
DISCARD 3286 [(1,0)] 0 [3281] [] [] [] [] [3283,3284,3285,3286] CONDITIONAL_S
IDLE 3287 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 3288 [(0,1)] D [] [] [] [] [] [] none
MERGE 3289 [(0,1),(0,0)] D [] [3291,3292,3293,3294] [] [] [((0,0),(0,1))] [] none
DISCARD 3290 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3291 [(0,1),(0,0)] D [3289] [] [] [] [((0,0),(0,1))] [3291,3292,3293,3294] CONDITIONAL_S
Y_MEAS 3292 [(0,1)] HALF_D_PLUS_2 [3289] [] [] [] [] [3291,3292,3293,3294] CONDITIONAL_S
IDLE 3293 [(0,0)] HALF_D_PLUS_2 [3289] [] [] [] [] [3291,3292,3293,3294] CONDITIONAL_S
DISCARD 3294 [(0,1)] 0 [3289] [] [] [] [] [3291,3292,3293,3294] CONDITIONAL_S
IDLE 3295 [(0,0)] 71 [] [] [] [] [] [] none
INJECT_T 3296 [(1,0)] D [] [] [] [] [] [] none
MERGE 3297 [(1,0),(0,0)] D [] [3299,3300,3301,3302] [] [] [((0,0),(1,0))] [] none
DISCARD 3298 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3299 [(1,0),(0,0)] D [3297] [] [] [] [((0,0),(1,0))] [3299,3300,3301,3302] CONDITIONAL_S
Y_MEAS 3300 [(1,0)] HALF_D_PLUS_2 [3297] [] [] [] [] [3299,3300,3301,3302] CONDITIONAL_S
IDLE 3301 [(0,0)] HALF_D_PLUS_2 [3297] [] [] [] [] [3299,3300,3301,3302] CONDITIONAL_S
DISCARD 3302 [(1,0)] 0 [3297] [] [] [] [] [3299,3300,3301,3302] CONDITIONAL_S
IDLE 3303 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 3304 [(0,1)] D [] [] [] [] [] [] none
MERGE 3305 [(0,1),(0,0)] D [] [3307,3308,3309,3310] [] [] [((0,0),(0,1))] [] none
DISCARD 3306 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3307 [(0,1),(0,0)] D [3305] [] [] [] [((0,0),(0,1))] [3307,3308,3309,3310] CONDITIONAL_S
Y_MEAS 3308 [(0,1)] HALF_D_PLUS_2 [3305] [] [] [] [] [3307,3308,3309,3310] CONDITIONAL_S
IDLE 3309 [(0,0)] HALF_D_PLUS_2 [3305] [] [] [] [] [3307,3308,3309,3310] CONDITIONAL_S
DISCARD 3310 [(0,1)] 0 [3305] [] [] [] [] [3307,3308,3309,3310] CONDITIONAL_S
IDLE 3311 [(0,0)] 132 [] [] [] [] [] [] none
INJECT_T 3312 [(1,0)] D [] [] [] [] [] [] none
MERGE 3313 [(1,0),(0,0)] D [] [3315,3316,3317,3318] [] [] [((0,0),(1,0))] [] none
DISCARD 3314 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3315 [(1,0),(0,0)] D [3313] [] [] [] [((0,0),(1,0))] [3315,3316,3317,3318] CONDITIONAL_S
Y_MEAS 3316 [(1,0)] HALF_D_PLUS_2 [3313] [] [] [] [] [3315,3316,3317,3318] CONDITIONAL_S
IDLE 3317 [(0,0)] HALF_D_PLUS_2 [3313] [] [] [] [] [3315,3316,3317,3318] CONDITIONAL_S
DISCARD 3318 [(1,0)] 0 [3313] [] [] [] [] [3315,3316,3317,3318] CONDITIONAL_S
IDLE 3319 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3320 [(0,1)] D [] [] [] [] [] [] none
MERGE 3321 [(0,1),(0,0)] D [] [3323,3324,3325,3326] [] [] [((0,0),(0,1))] [] none
DISCARD 3322 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3323 [(0,1),(0,0)] D [3321] [] [] [] [((0,0),(0,1))] [3323,3324,3325,3326] CONDITIONAL_S
Y_MEAS 3324 [(0,1)] HALF_D_PLUS_2 [3321] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
IDLE 3325 [(0,0)] HALF_D_PLUS_2 [3321] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
DISCARD 3326 [(0,1)] 0 [3321] [] [] [] [] [3323,3324,3325,3326] CONDITIONAL_S
IDLE 3327 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 3328 [(1,0)] D [] [] [] [] [] [] none
MERGE 3329 [(1,0),(0,0)] D [] [3331,3332,3333,3334] [] [] [((0,0),(1,0))] [] none
DISCARD 3330 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3331 [(1,0),(0,0)] D [3329] [] [] [] [((0,0),(1,0))] [3331,3332,3333,3334] CONDITIONAL_S
Y_MEAS 3332 [(1,0)] HALF_D_PLUS_2 [3329] [] [] [] [] [3331,3332,3333,3334] CONDITIONAL_S
IDLE 3333 [(0,0)] HALF_D_PLUS_2 [3329] [] [] [] [] [3331,3332,3333,3334] CONDITIONAL_S
DISCARD 3334 [(1,0)] 0 [3329] [] [] [] [] [3331,3332,3333,3334] CONDITIONAL_S
IDLE 3335 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 3336 [(0,1)] D [] [] [] [] [] [] none
MERGE 3337 [(0,1),(0,0)] D [] [3339,3340,3341,3342] [] [] [((0,0),(0,1))] [] none
DISCARD 3338 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3339 [(0,1),(0,0)] D [3337] [] [] [] [((0,0),(0,1))] [3339,3340,3341,3342] CONDITIONAL_S
Y_MEAS 3340 [(0,1)] HALF_D_PLUS_2 [3337] [] [] [] [] [3339,3340,3341,3342] CONDITIONAL_S
IDLE 3341 [(0,0)] HALF_D_PLUS_2 [3337] [] [] [] [] [3339,3340,3341,3342] CONDITIONAL_S
DISCARD 3342 [(0,1)] 0 [3337] [] [] [] [] [3339,3340,3341,3342] CONDITIONAL_S
IDLE 3343 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 3344 [(1,0)] D [] [] [] [] [] [] none
MERGE 3345 [(1,0),(0,0)] D [] [3347,3348,3349,3350] [] [] [((0,0),(1,0))] [] none
DISCARD 3346 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3347 [(1,0),(0,0)] D [3345] [] [] [] [((0,0),(1,0))] [3347,3348,3349,3350] CONDITIONAL_S
Y_MEAS 3348 [(1,0)] HALF_D_PLUS_2 [3345] [] [] [] [] [3347,3348,3349,3350] CONDITIONAL_S
IDLE 3349 [(0,0)] HALF_D_PLUS_2 [3345] [] [] [] [] [3347,3348,3349,3350] CONDITIONAL_S
DISCARD 3350 [(1,0)] 0 [3345] [] [] [] [] [3347,3348,3349,3350] CONDITIONAL_S
IDLE 3351 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 3352 [(0,1)] D [] [] [] [] [] [] none
MERGE 3353 [(0,1),(0,0)] D [] [3355,3356,3357,3358] [] [] [((0,0),(0,1))] [] none
DISCARD 3354 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3355 [(0,1),(0,0)] D [3353] [] [] [] [((0,0),(0,1))] [3355,3356,3357,3358] CONDITIONAL_S
Y_MEAS 3356 [(0,1)] HALF_D_PLUS_2 [3353] [] [] [] [] [3355,3356,3357,3358] CONDITIONAL_S
IDLE 3357 [(0,0)] HALF_D_PLUS_2 [3353] [] [] [] [] [3355,3356,3357,3358] CONDITIONAL_S
DISCARD 3358 [(0,1)] 0 [3353] [] [] [] [] [3355,3356,3357,3358] CONDITIONAL_S
IDLE 3359 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 3360 [(1,0)] D [] [] [] [] [] [] none
MERGE 3361 [(1,0),(0,0)] D [] [3363,3364,3365,3366] [] [] [((0,0),(1,0))] [] none
DISCARD 3362 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3363 [(1,0),(0,0)] D [3361] [] [] [] [((0,0),(1,0))] [3363,3364,3365,3366] CONDITIONAL_S
Y_MEAS 3364 [(1,0)] HALF_D_PLUS_2 [3361] [] [] [] [] [3363,3364,3365,3366] CONDITIONAL_S
IDLE 3365 [(0,0)] HALF_D_PLUS_2 [3361] [] [] [] [] [3363,3364,3365,3366] CONDITIONAL_S
DISCARD 3366 [(1,0)] 0 [3361] [] [] [] [] [3363,3364,3365,3366] CONDITIONAL_S
IDLE 3367 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 3368 [(0,1)] D [] [] [] [] [] [] none
MERGE 3369 [(0,1),(0,0)] D [] [3371,3372,3373,3374] [] [] [((0,0),(0,1))] [] none
DISCARD 3370 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3371 [(0,1),(0,0)] D [3369] [] [] [] [((0,0),(0,1))] [3371,3372,3373,3374] CONDITIONAL_S
Y_MEAS 3372 [(0,1)] HALF_D_PLUS_2 [3369] [] [] [] [] [3371,3372,3373,3374] CONDITIONAL_S
IDLE 3373 [(0,0)] HALF_D_PLUS_2 [3369] [] [] [] [] [3371,3372,3373,3374] CONDITIONAL_S
DISCARD 3374 [(0,1)] 0 [3369] [] [] [] [] [3371,3372,3373,3374] CONDITIONAL_S
IDLE 3375 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 3376 [(1,0)] D [] [] [] [] [] [] none
MERGE 3377 [(1,0),(0,0)] D [] [3379,3380,3381,3382] [] [] [((0,0),(1,0))] [] none
DISCARD 3378 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3379 [(1,0),(0,0)] D [3377] [] [] [] [((0,0),(1,0))] [3379,3380,3381,3382] CONDITIONAL_S
Y_MEAS 3380 [(1,0)] HALF_D_PLUS_2 [3377] [] [] [] [] [3379,3380,3381,3382] CONDITIONAL_S
IDLE 3381 [(0,0)] HALF_D_PLUS_2 [3377] [] [] [] [] [3379,3380,3381,3382] CONDITIONAL_S
DISCARD 3382 [(1,0)] 0 [3377] [] [] [] [] [3379,3380,3381,3382] CONDITIONAL_S
IDLE 3383 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 3384 [(0,1)] D [] [] [] [] [] [] none
MERGE 3385 [(0,1),(0,0)] D [] [3387,3388,3389,3390] [] [] [((0,0),(0,1))] [] none
DISCARD 3386 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3387 [(0,1),(0,0)] D [3385] [] [] [] [((0,0),(0,1))] [3387,3388,3389,3390] CONDITIONAL_S
Y_MEAS 3388 [(0,1)] HALF_D_PLUS_2 [3385] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
IDLE 3389 [(0,0)] HALF_D_PLUS_2 [3385] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
DISCARD 3390 [(0,1)] 0 [3385] [] [] [] [] [3387,3388,3389,3390] CONDITIONAL_S
IDLE 3391 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 3392 [(1,0)] D [] [] [] [] [] [] none
MERGE 3393 [(1,0),(0,0)] D [] [3395,3396,3397,3398] [] [] [((0,0),(1,0))] [] none
DISCARD 3394 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3395 [(1,0),(0,0)] D [3393] [] [] [] [((0,0),(1,0))] [3395,3396,3397,3398] CONDITIONAL_S
Y_MEAS 3396 [(1,0)] HALF_D_PLUS_2 [3393] [] [] [] [] [3395,3396,3397,3398] CONDITIONAL_S
IDLE 3397 [(0,0)] HALF_D_PLUS_2 [3393] [] [] [] [] [3395,3396,3397,3398] CONDITIONAL_S
DISCARD 3398 [(1,0)] 0 [3393] [] [] [] [] [3395,3396,3397,3398] CONDITIONAL_S
IDLE 3399 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 3400 [(0,1)] D [] [] [] [] [] [] none
MERGE 3401 [(0,1),(0,0)] D [] [3403,3404,3405,3406] [] [] [((0,0),(0,1))] [] none
DISCARD 3402 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3403 [(0,1),(0,0)] D [3401] [] [] [] [((0,0),(0,1))] [3403,3404,3405,3406] CONDITIONAL_S
Y_MEAS 3404 [(0,1)] HALF_D_PLUS_2 [3401] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
IDLE 3405 [(0,0)] HALF_D_PLUS_2 [3401] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
DISCARD 3406 [(0,1)] 0 [3401] [] [] [] [] [3403,3404,3405,3406] CONDITIONAL_S
IDLE 3407 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 3408 [(1,0)] D [] [] [] [] [] [] none
MERGE 3409 [(1,0),(0,0)] D [] [3411,3412,3413,3414] [] [] [((0,0),(1,0))] [] none
DISCARD 3410 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3411 [(1,0),(0,0)] D [3409] [] [] [] [((0,0),(1,0))] [3411,3412,3413,3414] CONDITIONAL_S
Y_MEAS 3412 [(1,0)] HALF_D_PLUS_2 [3409] [] [] [] [] [3411,3412,3413,3414] CONDITIONAL_S
IDLE 3413 [(0,0)] HALF_D_PLUS_2 [3409] [] [] [] [] [3411,3412,3413,3414] CONDITIONAL_S
DISCARD 3414 [(1,0)] 0 [3409] [] [] [] [] [3411,3412,3413,3414] CONDITIONAL_S
IDLE 3415 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 3416 [(0,1)] D [] [] [] [] [] [] none
MERGE 3417 [(0,1),(0,0)] D [] [3419,3420,3421,3422] [] [] [((0,0),(0,1))] [] none
DISCARD 3418 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3419 [(0,1),(0,0)] D [3417] [] [] [] [((0,0),(0,1))] [3419,3420,3421,3422] CONDITIONAL_S
Y_MEAS 3420 [(0,1)] HALF_D_PLUS_2 [3417] [] [] [] [] [3419,3420,3421,3422] CONDITIONAL_S
IDLE 3421 [(0,0)] HALF_D_PLUS_2 [3417] [] [] [] [] [3419,3420,3421,3422] CONDITIONAL_S
DISCARD 3422 [(0,1)] 0 [3417] [] [] [] [] [3419,3420,3421,3422] CONDITIONAL_S
IDLE 3423 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 3424 [(1,0)] D [] [] [] [] [] [] none
MERGE 3425 [(1,0),(0,0)] D [] [3427,3428,3429,3430] [] [] [((0,0),(1,0))] [] none
DISCARD 3426 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3427 [(1,0),(0,0)] D [3425] [] [] [] [((0,0),(1,0))] [3427,3428,3429,3430] CONDITIONAL_S
Y_MEAS 3428 [(1,0)] HALF_D_PLUS_2 [3425] [] [] [] [] [3427,3428,3429,3430] CONDITIONAL_S
IDLE 3429 [(0,0)] HALF_D_PLUS_2 [3425] [] [] [] [] [3427,3428,3429,3430] CONDITIONAL_S
DISCARD 3430 [(1,0)] 0 [3425] [] [] [] [] [3427,3428,3429,3430] CONDITIONAL_S
IDLE 3431 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3432 [(0,1)] D [] [] [] [] [] [] none
MERGE 3433 [(0,1),(0,0)] D [] [3435,3436,3437,3438] [] [] [((0,0),(0,1))] [] none
DISCARD 3434 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3435 [(0,1),(0,0)] D [3433] [] [] [] [((0,0),(0,1))] [3435,3436,3437,3438] CONDITIONAL_S
Y_MEAS 3436 [(0,1)] HALF_D_PLUS_2 [3433] [] [] [] [] [3435,3436,3437,3438] CONDITIONAL_S
IDLE 3437 [(0,0)] HALF_D_PLUS_2 [3433] [] [] [] [] [3435,3436,3437,3438] CONDITIONAL_S
DISCARD 3438 [(0,1)] 0 [3433] [] [] [] [] [3435,3436,3437,3438] CONDITIONAL_S
IDLE 3439 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3440 [(1,0)] D [] [] [] [] [] [] none
MERGE 3441 [(1,0),(0,0)] D [] [3443,3444,3445,3446] [] [] [((0,0),(1,0))] [] none
DISCARD 3442 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3443 [(1,0),(0,0)] D [3441] [] [] [] [((0,0),(1,0))] [3443,3444,3445,3446] CONDITIONAL_S
Y_MEAS 3444 [(1,0)] HALF_D_PLUS_2 [3441] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
IDLE 3445 [(0,0)] HALF_D_PLUS_2 [3441] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
DISCARD 3446 [(1,0)] 0 [3441] [] [] [] [] [3443,3444,3445,3446] CONDITIONAL_S
IDLE 3447 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 3448 [(0,1)] D [] [] [] [] [] [] none
MERGE 3449 [(0,1),(0,0)] D [] [3451,3452,3453,3454] [] [] [((0,0),(0,1))] [] none
DISCARD 3450 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3451 [(0,1),(0,0)] D [3449] [] [] [] [((0,0),(0,1))] [3451,3452,3453,3454] CONDITIONAL_S
Y_MEAS 3452 [(0,1)] HALF_D_PLUS_2 [3449] [] [] [] [] [3451,3452,3453,3454] CONDITIONAL_S
IDLE 3453 [(0,0)] HALF_D_PLUS_2 [3449] [] [] [] [] [3451,3452,3453,3454] CONDITIONAL_S
DISCARD 3454 [(0,1)] 0 [3449] [] [] [] [] [3451,3452,3453,3454] CONDITIONAL_S
IDLE 3455 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 3456 [(1,0)] D [] [] [] [] [] [] none
MERGE 3457 [(1,0),(0,0)] D [] [3459,3460,3461,3462] [] [] [((0,0),(1,0))] [] none
DISCARD 3458 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3459 [(1,0),(0,0)] D [3457] [] [] [] [((0,0),(1,0))] [3459,3460,3461,3462] CONDITIONAL_S
Y_MEAS 3460 [(1,0)] HALF_D_PLUS_2 [3457] [] [] [] [] [3459,3460,3461,3462] CONDITIONAL_S
IDLE 3461 [(0,0)] HALF_D_PLUS_2 [3457] [] [] [] [] [3459,3460,3461,3462] CONDITIONAL_S
DISCARD 3462 [(1,0)] 0 [3457] [] [] [] [] [3459,3460,3461,3462] CONDITIONAL_S
IDLE 3463 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 3464 [(0,1)] D [] [] [] [] [] [] none
MERGE 3465 [(0,1),(0,0)] D [] [3467,3468,3469,3470] [] [] [((0,0),(0,1))] [] none
DISCARD 3466 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3467 [(0,1),(0,0)] D [3465] [] [] [] [((0,0),(0,1))] [3467,3468,3469,3470] CONDITIONAL_S
Y_MEAS 3468 [(0,1)] HALF_D_PLUS_2 [3465] [] [] [] [] [3467,3468,3469,3470] CONDITIONAL_S
IDLE 3469 [(0,0)] HALF_D_PLUS_2 [3465] [] [] [] [] [3467,3468,3469,3470] CONDITIONAL_S
DISCARD 3470 [(0,1)] 0 [3465] [] [] [] [] [3467,3468,3469,3470] CONDITIONAL_S
IDLE 3471 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 3472 [(1,0)] D [] [] [] [] [] [] none
MERGE 3473 [(1,0),(0,0)] D [] [3475,3476,3477,3478] [] [] [((0,0),(1,0))] [] none
DISCARD 3474 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3475 [(1,0),(0,0)] D [3473] [] [] [] [((0,0),(1,0))] [3475,3476,3477,3478] CONDITIONAL_S
Y_MEAS 3476 [(1,0)] HALF_D_PLUS_2 [3473] [] [] [] [] [3475,3476,3477,3478] CONDITIONAL_S
IDLE 3477 [(0,0)] HALF_D_PLUS_2 [3473] [] [] [] [] [3475,3476,3477,3478] CONDITIONAL_S
DISCARD 3478 [(1,0)] 0 [3473] [] [] [] [] [3475,3476,3477,3478] CONDITIONAL_S
IDLE 3479 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 3480 [(0,1)] D [] [] [] [] [] [] none
MERGE 3481 [(0,1),(0,0)] D [] [3483,3484,3485,3486] [] [] [((0,0),(0,1))] [] none
DISCARD 3482 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3483 [(0,1),(0,0)] D [3481] [] [] [] [((0,0),(0,1))] [3483,3484,3485,3486] CONDITIONAL_S
Y_MEAS 3484 [(0,1)] HALF_D_PLUS_2 [3481] [] [] [] [] [3483,3484,3485,3486] CONDITIONAL_S
IDLE 3485 [(0,0)] HALF_D_PLUS_2 [3481] [] [] [] [] [3483,3484,3485,3486] CONDITIONAL_S
DISCARD 3486 [(0,1)] 0 [3481] [] [] [] [] [3483,3484,3485,3486] CONDITIONAL_S
IDLE 3487 [(0,0)] 141 [] [] [] [] [] [] none
INJECT_T 3488 [(1,0)] D [] [] [] [] [] [] none
MERGE 3489 [(1,0),(0,0)] D [] [3491,3492,3493,3494] [] [] [((0,0),(1,0))] [] none
DISCARD 3490 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3491 [(1,0),(0,0)] D [3489] [] [] [] [((0,0),(1,0))] [3491,3492,3493,3494] CONDITIONAL_S
Y_MEAS 3492 [(1,0)] HALF_D_PLUS_2 [3489] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
IDLE 3493 [(0,0)] HALF_D_PLUS_2 [3489] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
DISCARD 3494 [(1,0)] 0 [3489] [] [] [] [] [3491,3492,3493,3494] CONDITIONAL_S
IDLE 3495 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3496 [(0,1)] D [] [] [] [] [] [] none
MERGE 3497 [(0,1),(0,0)] D [] [3499,3500,3501,3502] [] [] [((0,0),(0,1))] [] none
DISCARD 3498 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3499 [(0,1),(0,0)] D [3497] [] [] [] [((0,0),(0,1))] [3499,3500,3501,3502] CONDITIONAL_S
Y_MEAS 3500 [(0,1)] HALF_D_PLUS_2 [3497] [] [] [] [] [3499,3500,3501,3502] CONDITIONAL_S
IDLE 3501 [(0,0)] HALF_D_PLUS_2 [3497] [] [] [] [] [3499,3500,3501,3502] CONDITIONAL_S
DISCARD 3502 [(0,1)] 0 [3497] [] [] [] [] [3499,3500,3501,3502] CONDITIONAL_S
IDLE 3503 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3504 [(1,0)] D [] [] [] [] [] [] none
MERGE 3505 [(1,0),(0,0)] D [] [3507,3508,3509,3510] [] [] [((0,0),(1,0))] [] none
DISCARD 3506 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3507 [(1,0),(0,0)] D [3505] [] [] [] [((0,0),(1,0))] [3507,3508,3509,3510] CONDITIONAL_S
Y_MEAS 3508 [(1,0)] HALF_D_PLUS_2 [3505] [] [] [] [] [3507,3508,3509,3510] CONDITIONAL_S
IDLE 3509 [(0,0)] HALF_D_PLUS_2 [3505] [] [] [] [] [3507,3508,3509,3510] CONDITIONAL_S
DISCARD 3510 [(1,0)] 0 [3505] [] [] [] [] [3507,3508,3509,3510] CONDITIONAL_S
IDLE 3511 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 3512 [(0,1)] D [] [] [] [] [] [] none
MERGE 3513 [(0,1),(0,0)] D [] [3515,3516,3517,3518] [] [] [((0,0),(0,1))] [] none
DISCARD 3514 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3515 [(0,1),(0,0)] D [3513] [] [] [] [((0,0),(0,1))] [3515,3516,3517,3518] CONDITIONAL_S
Y_MEAS 3516 [(0,1)] HALF_D_PLUS_2 [3513] [] [] [] [] [3515,3516,3517,3518] CONDITIONAL_S
IDLE 3517 [(0,0)] HALF_D_PLUS_2 [3513] [] [] [] [] [3515,3516,3517,3518] CONDITIONAL_S
DISCARD 3518 [(0,1)] 0 [3513] [] [] [] [] [3515,3516,3517,3518] CONDITIONAL_S
IDLE 3519 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 3520 [(1,0)] D [] [] [] [] [] [] none
MERGE 3521 [(1,0),(0,0)] D [] [3523,3524,3525,3526] [] [] [((0,0),(1,0))] [] none
DISCARD 3522 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3523 [(1,0),(0,0)] D [3521] [] [] [] [((0,0),(1,0))] [3523,3524,3525,3526] CONDITIONAL_S
Y_MEAS 3524 [(1,0)] HALF_D_PLUS_2 [3521] [] [] [] [] [3523,3524,3525,3526] CONDITIONAL_S
IDLE 3525 [(0,0)] HALF_D_PLUS_2 [3521] [] [] [] [] [3523,3524,3525,3526] CONDITIONAL_S
DISCARD 3526 [(1,0)] 0 [3521] [] [] [] [] [3523,3524,3525,3526] CONDITIONAL_S
IDLE 3527 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 3528 [(0,1)] D [] [] [] [] [] [] none
MERGE 3529 [(0,1),(0,0)] D [] [3531,3532,3533,3534] [] [] [((0,0),(0,1))] [] none
DISCARD 3530 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3531 [(0,1),(0,0)] D [3529] [] [] [] [((0,0),(0,1))] [3531,3532,3533,3534] CONDITIONAL_S
Y_MEAS 3532 [(0,1)] HALF_D_PLUS_2 [3529] [] [] [] [] [3531,3532,3533,3534] CONDITIONAL_S
IDLE 3533 [(0,0)] HALF_D_PLUS_2 [3529] [] [] [] [] [3531,3532,3533,3534] CONDITIONAL_S
DISCARD 3534 [(0,1)] 0 [3529] [] [] [] [] [3531,3532,3533,3534] CONDITIONAL_S
IDLE 3535 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 3536 [(1,0)] D [] [] [] [] [] [] none
MERGE 3537 [(1,0),(0,0)] D [] [3539,3540,3541,3542] [] [] [((0,0),(1,0))] [] none
DISCARD 3538 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3539 [(1,0),(0,0)] D [3537] [] [] [] [((0,0),(1,0))] [3539,3540,3541,3542] CONDITIONAL_S
Y_MEAS 3540 [(1,0)] HALF_D_PLUS_2 [3537] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
IDLE 3541 [(0,0)] HALF_D_PLUS_2 [3537] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
DISCARD 3542 [(1,0)] 0 [3537] [] [] [] [] [3539,3540,3541,3542] CONDITIONAL_S
IDLE 3543 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 3544 [(0,1)] D [] [] [] [] [] [] none
MERGE 3545 [(0,1),(0,0)] D [] [3547,3548,3549,3550] [] [] [((0,0),(0,1))] [] none
DISCARD 3546 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3547 [(0,1),(0,0)] D [3545] [] [] [] [((0,0),(0,1))] [3547,3548,3549,3550] CONDITIONAL_S
Y_MEAS 3548 [(0,1)] HALF_D_PLUS_2 [3545] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
IDLE 3549 [(0,0)] HALF_D_PLUS_2 [3545] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
DISCARD 3550 [(0,1)] 0 [3545] [] [] [] [] [3547,3548,3549,3550] CONDITIONAL_S
IDLE 3551 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 3552 [(1,0)] D [] [] [] [] [] [] none
MERGE 3553 [(1,0),(0,0)] D [] [3555,3556,3557,3558] [] [] [((0,0),(1,0))] [] none
DISCARD 3554 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3555 [(1,0),(0,0)] D [3553] [] [] [] [((0,0),(1,0))] [3555,3556,3557,3558] CONDITIONAL_S
Y_MEAS 3556 [(1,0)] HALF_D_PLUS_2 [3553] [] [] [] [] [3555,3556,3557,3558] CONDITIONAL_S
IDLE 3557 [(0,0)] HALF_D_PLUS_2 [3553] [] [] [] [] [3555,3556,3557,3558] CONDITIONAL_S
DISCARD 3558 [(1,0)] 0 [3553] [] [] [] [] [3555,3556,3557,3558] CONDITIONAL_S
IDLE 3559 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 3560 [(0,1)] D [] [] [] [] [] [] none
MERGE 3561 [(0,1),(0,0)] D [] [3563,3564,3565,3566] [] [] [((0,0),(0,1))] [] none
DISCARD 3562 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3563 [(0,1),(0,0)] D [3561] [] [] [] [((0,0),(0,1))] [3563,3564,3565,3566] CONDITIONAL_S
Y_MEAS 3564 [(0,1)] HALF_D_PLUS_2 [3561] [] [] [] [] [3563,3564,3565,3566] CONDITIONAL_S
IDLE 3565 [(0,0)] HALF_D_PLUS_2 [3561] [] [] [] [] [3563,3564,3565,3566] CONDITIONAL_S
DISCARD 3566 [(0,1)] 0 [3561] [] [] [] [] [3563,3564,3565,3566] CONDITIONAL_S
IDLE 3567 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3568 [(1,0)] D [] [] [] [] [] [] none
MERGE 3569 [(1,0),(0,0)] D [] [3571,3572,3573,3574] [] [] [((0,0),(1,0))] [] none
DISCARD 3570 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3571 [(1,0),(0,0)] D [3569] [] [] [] [((0,0),(1,0))] [3571,3572,3573,3574] CONDITIONAL_S
Y_MEAS 3572 [(1,0)] HALF_D_PLUS_2 [3569] [] [] [] [] [3571,3572,3573,3574] CONDITIONAL_S
IDLE 3573 [(0,0)] HALF_D_PLUS_2 [3569] [] [] [] [] [3571,3572,3573,3574] CONDITIONAL_S
DISCARD 3574 [(1,0)] 0 [3569] [] [] [] [] [3571,3572,3573,3574] CONDITIONAL_S
IDLE 3575 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3576 [(0,1)] D [] [] [] [] [] [] none
MERGE 3577 [(0,1),(0,0)] D [] [3579,3580,3581,3582] [] [] [((0,0),(0,1))] [] none
DISCARD 3578 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3579 [(0,1),(0,0)] D [3577] [] [] [] [((0,0),(0,1))] [3579,3580,3581,3582] CONDITIONAL_S
Y_MEAS 3580 [(0,1)] HALF_D_PLUS_2 [3577] [] [] [] [] [3579,3580,3581,3582] CONDITIONAL_S
IDLE 3581 [(0,0)] HALF_D_PLUS_2 [3577] [] [] [] [] [3579,3580,3581,3582] CONDITIONAL_S
DISCARD 3582 [(0,1)] 0 [3577] [] [] [] [] [3579,3580,3581,3582] CONDITIONAL_S
IDLE 3583 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 3584 [(1,0)] D [] [] [] [] [] [] none
MERGE 3585 [(1,0),(0,0)] D [] [3587,3588,3589,3590] [] [] [((0,0),(1,0))] [] none
DISCARD 3586 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3587 [(1,0),(0,0)] D [3585] [] [] [] [((0,0),(1,0))] [3587,3588,3589,3590] CONDITIONAL_S
Y_MEAS 3588 [(1,0)] HALF_D_PLUS_2 [3585] [] [] [] [] [3587,3588,3589,3590] CONDITIONAL_S
IDLE 3589 [(0,0)] HALF_D_PLUS_2 [3585] [] [] [] [] [3587,3588,3589,3590] CONDITIONAL_S
DISCARD 3590 [(1,0)] 0 [3585] [] [] [] [] [3587,3588,3589,3590] CONDITIONAL_S
IDLE 3591 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 3592 [(0,1)] D [] [] [] [] [] [] none
MERGE 3593 [(0,1),(0,0)] D [] [3595,3596,3597,3598] [] [] [((0,0),(0,1))] [] none
DISCARD 3594 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3595 [(0,1),(0,0)] D [3593] [] [] [] [((0,0),(0,1))] [3595,3596,3597,3598] CONDITIONAL_S
Y_MEAS 3596 [(0,1)] HALF_D_PLUS_2 [3593] [] [] [] [] [3595,3596,3597,3598] CONDITIONAL_S
IDLE 3597 [(0,0)] HALF_D_PLUS_2 [3593] [] [] [] [] [3595,3596,3597,3598] CONDITIONAL_S
DISCARD 3598 [(0,1)] 0 [3593] [] [] [] [] [3595,3596,3597,3598] CONDITIONAL_S
IDLE 3599 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 3600 [(1,0)] D [] [] [] [] [] [] none
MERGE 3601 [(1,0),(0,0)] D [] [3603,3604,3605,3606] [] [] [((0,0),(1,0))] [] none
DISCARD 3602 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3603 [(1,0),(0,0)] D [3601] [] [] [] [((0,0),(1,0))] [3603,3604,3605,3606] CONDITIONAL_S
Y_MEAS 3604 [(1,0)] HALF_D_PLUS_2 [3601] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
IDLE 3605 [(0,0)] HALF_D_PLUS_2 [3601] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
DISCARD 3606 [(1,0)] 0 [3601] [] [] [] [] [3603,3604,3605,3606] CONDITIONAL_S
IDLE 3607 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 3608 [(0,1)] D [] [] [] [] [] [] none
MERGE 3609 [(0,1),(0,0)] D [] [3611,3612,3613,3614] [] [] [((0,0),(0,1))] [] none
DISCARD 3610 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3611 [(0,1),(0,0)] D [3609] [] [] [] [((0,0),(0,1))] [3611,3612,3613,3614] CONDITIONAL_S
Y_MEAS 3612 [(0,1)] HALF_D_PLUS_2 [3609] [] [] [] [] [3611,3612,3613,3614] CONDITIONAL_S
IDLE 3613 [(0,0)] HALF_D_PLUS_2 [3609] [] [] [] [] [3611,3612,3613,3614] CONDITIONAL_S
DISCARD 3614 [(0,1)] 0 [3609] [] [] [] [] [3611,3612,3613,3614] CONDITIONAL_S
IDLE 3615 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 3616 [(1,0)] D [] [] [] [] [] [] none
MERGE 3617 [(1,0),(0,0)] D [] [3619,3620,3621,3622] [] [] [((0,0),(1,0))] [] none
DISCARD 3618 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3619 [(1,0),(0,0)] D [3617] [] [] [] [((0,0),(1,0))] [3619,3620,3621,3622] CONDITIONAL_S
Y_MEAS 3620 [(1,0)] HALF_D_PLUS_2 [3617] [] [] [] [] [3619,3620,3621,3622] CONDITIONAL_S
IDLE 3621 [(0,0)] HALF_D_PLUS_2 [3617] [] [] [] [] [3619,3620,3621,3622] CONDITIONAL_S
DISCARD 3622 [(1,0)] 0 [3617] [] [] [] [] [3619,3620,3621,3622] CONDITIONAL_S
IDLE 3623 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 3624 [(0,1)] D [] [] [] [] [] [] none
MERGE 3625 [(0,1),(0,0)] D [] [3627,3628,3629,3630] [] [] [((0,0),(0,1))] [] none
DISCARD 3626 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3627 [(0,1),(0,0)] D [3625] [] [] [] [((0,0),(0,1))] [3627,3628,3629,3630] CONDITIONAL_S
Y_MEAS 3628 [(0,1)] HALF_D_PLUS_2 [3625] [] [] [] [] [3627,3628,3629,3630] CONDITIONAL_S
IDLE 3629 [(0,0)] HALF_D_PLUS_2 [3625] [] [] [] [] [3627,3628,3629,3630] CONDITIONAL_S
DISCARD 3630 [(0,1)] 0 [3625] [] [] [] [] [3627,3628,3629,3630] CONDITIONAL_S
IDLE 3631 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3632 [(1,0)] D [] [] [] [] [] [] none
MERGE 3633 [(1,0),(0,0)] D [] [3635,3636,3637,3638] [] [] [((0,0),(1,0))] [] none
DISCARD 3634 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3635 [(1,0),(0,0)] D [3633] [] [] [] [((0,0),(1,0))] [3635,3636,3637,3638] CONDITIONAL_S
Y_MEAS 3636 [(1,0)] HALF_D_PLUS_2 [3633] [] [] [] [] [3635,3636,3637,3638] CONDITIONAL_S
IDLE 3637 [(0,0)] HALF_D_PLUS_2 [3633] [] [] [] [] [3635,3636,3637,3638] CONDITIONAL_S
DISCARD 3638 [(1,0)] 0 [3633] [] [] [] [] [3635,3636,3637,3638] CONDITIONAL_S
IDLE 3639 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 3640 [(0,1)] D [] [] [] [] [] [] none
MERGE 3641 [(0,1),(0,0)] D [] [3643,3644,3645,3646] [] [] [((0,0),(0,1))] [] none
DISCARD 3642 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3643 [(0,1),(0,0)] D [3641] [] [] [] [((0,0),(0,1))] [3643,3644,3645,3646] CONDITIONAL_S
Y_MEAS 3644 [(0,1)] HALF_D_PLUS_2 [3641] [] [] [] [] [3643,3644,3645,3646] CONDITIONAL_S
IDLE 3645 [(0,0)] HALF_D_PLUS_2 [3641] [] [] [] [] [3643,3644,3645,3646] CONDITIONAL_S
DISCARD 3646 [(0,1)] 0 [3641] [] [] [] [] [3643,3644,3645,3646] CONDITIONAL_S
IDLE 3647 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 3648 [(1,0)] D [] [] [] [] [] [] none
MERGE 3649 [(1,0),(0,0)] D [] [3651,3652,3653,3654] [] [] [((0,0),(1,0))] [] none
DISCARD 3650 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3651 [(1,0),(0,0)] D [3649] [] [] [] [((0,0),(1,0))] [3651,3652,3653,3654] CONDITIONAL_S
Y_MEAS 3652 [(1,0)] HALF_D_PLUS_2 [3649] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
IDLE 3653 [(0,0)] HALF_D_PLUS_2 [3649] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
DISCARD 3654 [(1,0)] 0 [3649] [] [] [] [] [3651,3652,3653,3654] CONDITIONAL_S
IDLE 3655 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3656 [(0,1)] D [] [] [] [] [] [] none
MERGE 3657 [(0,1),(0,0)] D [] [3659,3660,3661,3662] [] [] [((0,0),(0,1))] [] none
DISCARD 3658 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3659 [(0,1),(0,0)] D [3657] [] [] [] [((0,0),(0,1))] [3659,3660,3661,3662] CONDITIONAL_S
Y_MEAS 3660 [(0,1)] HALF_D_PLUS_2 [3657] [] [] [] [] [3659,3660,3661,3662] CONDITIONAL_S
IDLE 3661 [(0,0)] HALF_D_PLUS_2 [3657] [] [] [] [] [3659,3660,3661,3662] CONDITIONAL_S
DISCARD 3662 [(0,1)] 0 [3657] [] [] [] [] [3659,3660,3661,3662] CONDITIONAL_S
IDLE 3663 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 3664 [(1,0)] D [] [] [] [] [] [] none
MERGE 3665 [(1,0),(0,0)] D [] [3667,3668,3669,3670] [] [] [((0,0),(1,0))] [] none
DISCARD 3666 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3667 [(1,0),(0,0)] D [3665] [] [] [] [((0,0),(1,0))] [3667,3668,3669,3670] CONDITIONAL_S
Y_MEAS 3668 [(1,0)] HALF_D_PLUS_2 [3665] [] [] [] [] [3667,3668,3669,3670] CONDITIONAL_S
IDLE 3669 [(0,0)] HALF_D_PLUS_2 [3665] [] [] [] [] [3667,3668,3669,3670] CONDITIONAL_S
DISCARD 3670 [(1,0)] 0 [3665] [] [] [] [] [3667,3668,3669,3670] CONDITIONAL_S
IDLE 3671 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 3672 [(0,1)] D [] [] [] [] [] [] none
MERGE 3673 [(0,1),(0,0)] D [] [3675,3676,3677,3678] [] [] [((0,0),(0,1))] [] none
DISCARD 3674 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3675 [(0,1),(0,0)] D [3673] [] [] [] [((0,0),(0,1))] [3675,3676,3677,3678] CONDITIONAL_S
Y_MEAS 3676 [(0,1)] HALF_D_PLUS_2 [3673] [] [] [] [] [3675,3676,3677,3678] CONDITIONAL_S
IDLE 3677 [(0,0)] HALF_D_PLUS_2 [3673] [] [] [] [] [3675,3676,3677,3678] CONDITIONAL_S
DISCARD 3678 [(0,1)] 0 [3673] [] [] [] [] [3675,3676,3677,3678] CONDITIONAL_S
IDLE 3679 [(0,0)] 193 [] [] [] [] [] [] none
INJECT_T 3680 [(1,0)] D [] [] [] [] [] [] none
MERGE 3681 [(1,0),(0,0)] D [] [3683,3684,3685,3686] [] [] [((0,0),(1,0))] [] none
DISCARD 3682 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3683 [(1,0),(0,0)] D [3681] [] [] [] [((0,0),(1,0))] [3683,3684,3685,3686] CONDITIONAL_S
Y_MEAS 3684 [(1,0)] HALF_D_PLUS_2 [3681] [] [] [] [] [3683,3684,3685,3686] CONDITIONAL_S
IDLE 3685 [(0,0)] HALF_D_PLUS_2 [3681] [] [] [] [] [3683,3684,3685,3686] CONDITIONAL_S
DISCARD 3686 [(1,0)] 0 [3681] [] [] [] [] [3683,3684,3685,3686] CONDITIONAL_S
IDLE 3687 [(0,0)] 76 [] [] [] [] [] [] none
INJECT_T 3688 [(0,1)] D [] [] [] [] [] [] none
MERGE 3689 [(0,1),(0,0)] D [] [3691,3692,3693,3694] [] [] [((0,0),(0,1))] [] none
DISCARD 3690 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3691 [(0,1),(0,0)] D [3689] [] [] [] [((0,0),(0,1))] [3691,3692,3693,3694] CONDITIONAL_S
Y_MEAS 3692 [(0,1)] HALF_D_PLUS_2 [3689] [] [] [] [] [3691,3692,3693,3694] CONDITIONAL_S
IDLE 3693 [(0,0)] HALF_D_PLUS_2 [3689] [] [] [] [] [3691,3692,3693,3694] CONDITIONAL_S
DISCARD 3694 [(0,1)] 0 [3689] [] [] [] [] [3691,3692,3693,3694] CONDITIONAL_S
IDLE 3695 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 3696 [(1,0)] D [] [] [] [] [] [] none
MERGE 3697 [(1,0),(0,0)] D [] [3699,3700,3701,3702] [] [] [((0,0),(1,0))] [] none
DISCARD 3698 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3699 [(1,0),(0,0)] D [3697] [] [] [] [((0,0),(1,0))] [3699,3700,3701,3702] CONDITIONAL_S
Y_MEAS 3700 [(1,0)] HALF_D_PLUS_2 [3697] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
IDLE 3701 [(0,0)] HALF_D_PLUS_2 [3697] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
DISCARD 3702 [(1,0)] 0 [3697] [] [] [] [] [3699,3700,3701,3702] CONDITIONAL_S
IDLE 3703 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 3704 [(0,1)] D [] [] [] [] [] [] none
MERGE 3705 [(0,1),(0,0)] D [] [3707,3708,3709,3710] [] [] [((0,0),(0,1))] [] none
DISCARD 3706 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3707 [(0,1),(0,0)] D [3705] [] [] [] [((0,0),(0,1))] [3707,3708,3709,3710] CONDITIONAL_S
Y_MEAS 3708 [(0,1)] HALF_D_PLUS_2 [3705] [] [] [] [] [3707,3708,3709,3710] CONDITIONAL_S
IDLE 3709 [(0,0)] HALF_D_PLUS_2 [3705] [] [] [] [] [3707,3708,3709,3710] CONDITIONAL_S
DISCARD 3710 [(0,1)] 0 [3705] [] [] [] [] [3707,3708,3709,3710] CONDITIONAL_S
IDLE 3711 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 3712 [(1,0)] D [] [] [] [] [] [] none
MERGE 3713 [(1,0),(0,0)] D [] [3715,3716,3717,3718] [] [] [((0,0),(1,0))] [] none
DISCARD 3714 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3715 [(1,0),(0,0)] D [3713] [] [] [] [((0,0),(1,0))] [3715,3716,3717,3718] CONDITIONAL_S
Y_MEAS 3716 [(1,0)] HALF_D_PLUS_2 [3713] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
IDLE 3717 [(0,0)] HALF_D_PLUS_2 [3713] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
DISCARD 3718 [(1,0)] 0 [3713] [] [] [] [] [3715,3716,3717,3718] CONDITIONAL_S
IDLE 3719 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3720 [(0,1)] D [] [] [] [] [] [] none
MERGE 3721 [(0,1),(0,0)] D [] [3723,3724,3725,3726] [] [] [((0,0),(0,1))] [] none
DISCARD 3722 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3723 [(0,1),(0,0)] D [3721] [] [] [] [((0,0),(0,1))] [3723,3724,3725,3726] CONDITIONAL_S
Y_MEAS 3724 [(0,1)] HALF_D_PLUS_2 [3721] [] [] [] [] [3723,3724,3725,3726] CONDITIONAL_S
IDLE 3725 [(0,0)] HALF_D_PLUS_2 [3721] [] [] [] [] [3723,3724,3725,3726] CONDITIONAL_S
DISCARD 3726 [(0,1)] 0 [3721] [] [] [] [] [3723,3724,3725,3726] CONDITIONAL_S
IDLE 3727 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 3728 [(1,0)] D [] [] [] [] [] [] none
MERGE 3729 [(1,0),(0,0)] D [] [3731,3732,3733,3734] [] [] [((0,0),(1,0))] [] none
DISCARD 3730 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3731 [(1,0),(0,0)] D [3729] [] [] [] [((0,0),(1,0))] [3731,3732,3733,3734] CONDITIONAL_S
Y_MEAS 3732 [(1,0)] HALF_D_PLUS_2 [3729] [] [] [] [] [3731,3732,3733,3734] CONDITIONAL_S
IDLE 3733 [(0,0)] HALF_D_PLUS_2 [3729] [] [] [] [] [3731,3732,3733,3734] CONDITIONAL_S
DISCARD 3734 [(1,0)] 0 [3729] [] [] [] [] [3731,3732,3733,3734] CONDITIONAL_S
IDLE 3735 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 3736 [(0,1)] D [] [] [] [] [] [] none
MERGE 3737 [(0,1),(0,0)] D [] [3739,3740,3741,3742] [] [] [((0,0),(0,1))] [] none
DISCARD 3738 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3739 [(0,1),(0,0)] D [3737] [] [] [] [((0,0),(0,1))] [3739,3740,3741,3742] CONDITIONAL_S
Y_MEAS 3740 [(0,1)] HALF_D_PLUS_2 [3737] [] [] [] [] [3739,3740,3741,3742] CONDITIONAL_S
IDLE 3741 [(0,0)] HALF_D_PLUS_2 [3737] [] [] [] [] [3739,3740,3741,3742] CONDITIONAL_S
DISCARD 3742 [(0,1)] 0 [3737] [] [] [] [] [3739,3740,3741,3742] CONDITIONAL_S
IDLE 3743 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 3744 [(1,0)] D [] [] [] [] [] [] none
MERGE 3745 [(1,0),(0,0)] D [] [3747,3748,3749,3750] [] [] [((0,0),(1,0))] [] none
DISCARD 3746 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3747 [(1,0),(0,0)] D [3745] [] [] [] [((0,0),(1,0))] [3747,3748,3749,3750] CONDITIONAL_S
Y_MEAS 3748 [(1,0)] HALF_D_PLUS_2 [3745] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
IDLE 3749 [(0,0)] HALF_D_PLUS_2 [3745] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
DISCARD 3750 [(1,0)] 0 [3745] [] [] [] [] [3747,3748,3749,3750] CONDITIONAL_S
IDLE 3751 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 3752 [(0,1)] D [] [] [] [] [] [] none
MERGE 3753 [(0,1),(0,0)] D [] [3755,3756,3757,3758] [] [] [((0,0),(0,1))] [] none
DISCARD 3754 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3755 [(0,1),(0,0)] D [3753] [] [] [] [((0,0),(0,1))] [3755,3756,3757,3758] CONDITIONAL_S
Y_MEAS 3756 [(0,1)] HALF_D_PLUS_2 [3753] [] [] [] [] [3755,3756,3757,3758] CONDITIONAL_S
IDLE 3757 [(0,0)] HALF_D_PLUS_2 [3753] [] [] [] [] [3755,3756,3757,3758] CONDITIONAL_S
DISCARD 3758 [(0,1)] 0 [3753] [] [] [] [] [3755,3756,3757,3758] CONDITIONAL_S
IDLE 3759 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 3760 [(1,0)] D [] [] [] [] [] [] none
MERGE 3761 [(1,0),(0,0)] D [] [3763,3764,3765,3766] [] [] [((0,0),(1,0))] [] none
DISCARD 3762 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3763 [(1,0),(0,0)] D [3761] [] [] [] [((0,0),(1,0))] [3763,3764,3765,3766] CONDITIONAL_S
Y_MEAS 3764 [(1,0)] HALF_D_PLUS_2 [3761] [] [] [] [] [3763,3764,3765,3766] CONDITIONAL_S
IDLE 3765 [(0,0)] HALF_D_PLUS_2 [3761] [] [] [] [] [3763,3764,3765,3766] CONDITIONAL_S
DISCARD 3766 [(1,0)] 0 [3761] [] [] [] [] [3763,3764,3765,3766] CONDITIONAL_S
IDLE 3767 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 3768 [(0,1)] D [] [] [] [] [] [] none
MERGE 3769 [(0,1),(0,0)] D [] [3771,3772,3773,3774] [] [] [((0,0),(0,1))] [] none
DISCARD 3770 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3771 [(0,1),(0,0)] D [3769] [] [] [] [((0,0),(0,1))] [3771,3772,3773,3774] CONDITIONAL_S
Y_MEAS 3772 [(0,1)] HALF_D_PLUS_2 [3769] [] [] [] [] [3771,3772,3773,3774] CONDITIONAL_S
IDLE 3773 [(0,0)] HALF_D_PLUS_2 [3769] [] [] [] [] [3771,3772,3773,3774] CONDITIONAL_S
DISCARD 3774 [(0,1)] 0 [3769] [] [] [] [] [3771,3772,3773,3774] CONDITIONAL_S
IDLE 3775 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3776 [(1,0)] D [] [] [] [] [] [] none
MERGE 3777 [(1,0),(0,0)] D [] [3779,3780,3781,3782] [] [] [((0,0),(1,0))] [] none
DISCARD 3778 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3779 [(1,0),(0,0)] D [3777] [] [] [] [((0,0),(1,0))] [3779,3780,3781,3782] CONDITIONAL_S
Y_MEAS 3780 [(1,0)] HALF_D_PLUS_2 [3777] [] [] [] [] [3779,3780,3781,3782] CONDITIONAL_S
IDLE 3781 [(0,0)] HALF_D_PLUS_2 [3777] [] [] [] [] [3779,3780,3781,3782] CONDITIONAL_S
DISCARD 3782 [(1,0)] 0 [3777] [] [] [] [] [3779,3780,3781,3782] CONDITIONAL_S
IDLE 3783 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 3784 [(0,1)] D [] [] [] [] [] [] none
MERGE 3785 [(0,1),(0,0)] D [] [3787,3788,3789,3790] [] [] [((0,0),(0,1))] [] none
DISCARD 3786 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3787 [(0,1),(0,0)] D [3785] [] [] [] [((0,0),(0,1))] [3787,3788,3789,3790] CONDITIONAL_S
Y_MEAS 3788 [(0,1)] HALF_D_PLUS_2 [3785] [] [] [] [] [3787,3788,3789,3790] CONDITIONAL_S
IDLE 3789 [(0,0)] HALF_D_PLUS_2 [3785] [] [] [] [] [3787,3788,3789,3790] CONDITIONAL_S
DISCARD 3790 [(0,1)] 0 [3785] [] [] [] [] [3787,3788,3789,3790] CONDITIONAL_S
IDLE 3791 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 3792 [(1,0)] D [] [] [] [] [] [] none
MERGE 3793 [(1,0),(0,0)] D [] [3795,3796,3797,3798] [] [] [((0,0),(1,0))] [] none
DISCARD 3794 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3795 [(1,0),(0,0)] D [3793] [] [] [] [((0,0),(1,0))] [3795,3796,3797,3798] CONDITIONAL_S
Y_MEAS 3796 [(1,0)] HALF_D_PLUS_2 [3793] [] [] [] [] [3795,3796,3797,3798] CONDITIONAL_S
IDLE 3797 [(0,0)] HALF_D_PLUS_2 [3793] [] [] [] [] [3795,3796,3797,3798] CONDITIONAL_S
DISCARD 3798 [(1,0)] 0 [3793] [] [] [] [] [3795,3796,3797,3798] CONDITIONAL_S
IDLE 3799 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 3800 [(0,1)] D [] [] [] [] [] [] none
MERGE 3801 [(0,1),(0,0)] D [] [3803,3804,3805,3806] [] [] [((0,0),(0,1))] [] none
DISCARD 3802 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3803 [(0,1),(0,0)] D [3801] [] [] [] [((0,0),(0,1))] [3803,3804,3805,3806] CONDITIONAL_S
Y_MEAS 3804 [(0,1)] HALF_D_PLUS_2 [3801] [] [] [] [] [3803,3804,3805,3806] CONDITIONAL_S
IDLE 3805 [(0,0)] HALF_D_PLUS_2 [3801] [] [] [] [] [3803,3804,3805,3806] CONDITIONAL_S
DISCARD 3806 [(0,1)] 0 [3801] [] [] [] [] [3803,3804,3805,3806] CONDITIONAL_S
IDLE 3807 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 3808 [(1,0)] D [] [] [] [] [] [] none
MERGE 3809 [(1,0),(0,0)] D [] [3811,3812,3813,3814] [] [] [((0,0),(1,0))] [] none
DISCARD 3810 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3811 [(1,0),(0,0)] D [3809] [] [] [] [((0,0),(1,0))] [3811,3812,3813,3814] CONDITIONAL_S
Y_MEAS 3812 [(1,0)] HALF_D_PLUS_2 [3809] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
IDLE 3813 [(0,0)] HALF_D_PLUS_2 [3809] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
DISCARD 3814 [(1,0)] 0 [3809] [] [] [] [] [3811,3812,3813,3814] CONDITIONAL_S
IDLE 3815 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 3816 [(0,1)] D [] [] [] [] [] [] none
MERGE 3817 [(0,1),(0,0)] D [] [3819,3820,3821,3822] [] [] [((0,0),(0,1))] [] none
DISCARD 3818 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3819 [(0,1),(0,0)] D [3817] [] [] [] [((0,0),(0,1))] [3819,3820,3821,3822] CONDITIONAL_S
Y_MEAS 3820 [(0,1)] HALF_D_PLUS_2 [3817] [] [] [] [] [3819,3820,3821,3822] CONDITIONAL_S
IDLE 3821 [(0,0)] HALF_D_PLUS_2 [3817] [] [] [] [] [3819,3820,3821,3822] CONDITIONAL_S
DISCARD 3822 [(0,1)] 0 [3817] [] [] [] [] [3819,3820,3821,3822] CONDITIONAL_S
IDLE 3823 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 3824 [(1,0)] D [] [] [] [] [] [] none
MERGE 3825 [(1,0),(0,0)] D [] [3827,3828,3829,3830] [] [] [((0,0),(1,0))] [] none
DISCARD 3826 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3827 [(1,0),(0,0)] D [3825] [] [] [] [((0,0),(1,0))] [3827,3828,3829,3830] CONDITIONAL_S
Y_MEAS 3828 [(1,0)] HALF_D_PLUS_2 [3825] [] [] [] [] [3827,3828,3829,3830] CONDITIONAL_S
IDLE 3829 [(0,0)] HALF_D_PLUS_2 [3825] [] [] [] [] [3827,3828,3829,3830] CONDITIONAL_S
DISCARD 3830 [(1,0)] 0 [3825] [] [] [] [] [3827,3828,3829,3830] CONDITIONAL_S
IDLE 3831 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 3832 [(0,1)] D [] [] [] [] [] [] none
MERGE 3833 [(0,1),(0,0)] D [] [3835,3836,3837,3838] [] [] [((0,0),(0,1))] [] none
DISCARD 3834 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3835 [(0,1),(0,0)] D [3833] [] [] [] [((0,0),(0,1))] [3835,3836,3837,3838] CONDITIONAL_S
Y_MEAS 3836 [(0,1)] HALF_D_PLUS_2 [3833] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
IDLE 3837 [(0,0)] HALF_D_PLUS_2 [3833] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
DISCARD 3838 [(0,1)] 0 [3833] [] [] [] [] [3835,3836,3837,3838] CONDITIONAL_S
IDLE 3839 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 3840 [(1,0)] D [] [] [] [] [] [] none
MERGE 3841 [(1,0),(0,0)] D [] [3843,3844,3845,3846] [] [] [((0,0),(1,0))] [] none
DISCARD 3842 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3843 [(1,0),(0,0)] D [3841] [] [] [] [((0,0),(1,0))] [3843,3844,3845,3846] CONDITIONAL_S
Y_MEAS 3844 [(1,0)] HALF_D_PLUS_2 [3841] [] [] [] [] [3843,3844,3845,3846] CONDITIONAL_S
IDLE 3845 [(0,0)] HALF_D_PLUS_2 [3841] [] [] [] [] [3843,3844,3845,3846] CONDITIONAL_S
DISCARD 3846 [(1,0)] 0 [3841] [] [] [] [] [3843,3844,3845,3846] CONDITIONAL_S
IDLE 3847 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 3848 [(0,1)] D [] [] [] [] [] [] none
MERGE 3849 [(0,1),(0,0)] D [] [3851,3852,3853,3854] [] [] [((0,0),(0,1))] [] none
DISCARD 3850 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3851 [(0,1),(0,0)] D [3849] [] [] [] [((0,0),(0,1))] [3851,3852,3853,3854] CONDITIONAL_S
Y_MEAS 3852 [(0,1)] HALF_D_PLUS_2 [3849] [] [] [] [] [3851,3852,3853,3854] CONDITIONAL_S
IDLE 3853 [(0,0)] HALF_D_PLUS_2 [3849] [] [] [] [] [3851,3852,3853,3854] CONDITIONAL_S
DISCARD 3854 [(0,1)] 0 [3849] [] [] [] [] [3851,3852,3853,3854] CONDITIONAL_S
IDLE 3855 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 3856 [(1,0)] D [] [] [] [] [] [] none
MERGE 3857 [(1,0),(0,0)] D [] [3859,3860,3861,3862] [] [] [((0,0),(1,0))] [] none
DISCARD 3858 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3859 [(1,0),(0,0)] D [3857] [] [] [] [((0,0),(1,0))] [3859,3860,3861,3862] CONDITIONAL_S
Y_MEAS 3860 [(1,0)] HALF_D_PLUS_2 [3857] [] [] [] [] [3859,3860,3861,3862] CONDITIONAL_S
IDLE 3861 [(0,0)] HALF_D_PLUS_2 [3857] [] [] [] [] [3859,3860,3861,3862] CONDITIONAL_S
DISCARD 3862 [(1,0)] 0 [3857] [] [] [] [] [3859,3860,3861,3862] CONDITIONAL_S
IDLE 3863 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 3864 [(0,1)] D [] [] [] [] [] [] none
MERGE 3865 [(0,1),(0,0)] D [] [3867,3868,3869,3870] [] [] [((0,0),(0,1))] [] none
DISCARD 3866 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3867 [(0,1),(0,0)] D [3865] [] [] [] [((0,0),(0,1))] [3867,3868,3869,3870] CONDITIONAL_S
Y_MEAS 3868 [(0,1)] HALF_D_PLUS_2 [3865] [] [] [] [] [3867,3868,3869,3870] CONDITIONAL_S
IDLE 3869 [(0,0)] HALF_D_PLUS_2 [3865] [] [] [] [] [3867,3868,3869,3870] CONDITIONAL_S
DISCARD 3870 [(0,1)] 0 [3865] [] [] [] [] [3867,3868,3869,3870] CONDITIONAL_S
IDLE 3871 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 3872 [(1,0)] D [] [] [] [] [] [] none
MERGE 3873 [(1,0),(0,0)] D [] [3875,3876,3877,3878] [] [] [((0,0),(1,0))] [] none
DISCARD 3874 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3875 [(1,0),(0,0)] D [3873] [] [] [] [((0,0),(1,0))] [3875,3876,3877,3878] CONDITIONAL_S
Y_MEAS 3876 [(1,0)] HALF_D_PLUS_2 [3873] [] [] [] [] [3875,3876,3877,3878] CONDITIONAL_S
IDLE 3877 [(0,0)] HALF_D_PLUS_2 [3873] [] [] [] [] [3875,3876,3877,3878] CONDITIONAL_S
DISCARD 3878 [(1,0)] 0 [3873] [] [] [] [] [3875,3876,3877,3878] CONDITIONAL_S
IDLE 3879 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 3880 [(0,1)] D [] [] [] [] [] [] none
MERGE 3881 [(0,1),(0,0)] D [] [3883,3884,3885,3886] [] [] [((0,0),(0,1))] [] none
DISCARD 3882 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3883 [(0,1),(0,0)] D [3881] [] [] [] [((0,0),(0,1))] [3883,3884,3885,3886] CONDITIONAL_S
Y_MEAS 3884 [(0,1)] HALF_D_PLUS_2 [3881] [] [] [] [] [3883,3884,3885,3886] CONDITIONAL_S
IDLE 3885 [(0,0)] HALF_D_PLUS_2 [3881] [] [] [] [] [3883,3884,3885,3886] CONDITIONAL_S
DISCARD 3886 [(0,1)] 0 [3881] [] [] [] [] [3883,3884,3885,3886] CONDITIONAL_S
IDLE 3887 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 3888 [(1,0)] D [] [] [] [] [] [] none
MERGE 3889 [(1,0),(0,0)] D [] [3891,3892,3893,3894] [] [] [((0,0),(1,0))] [] none
DISCARD 3890 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3891 [(1,0),(0,0)] D [3889] [] [] [] [((0,0),(1,0))] [3891,3892,3893,3894] CONDITIONAL_S
Y_MEAS 3892 [(1,0)] HALF_D_PLUS_2 [3889] [] [] [] [] [3891,3892,3893,3894] CONDITIONAL_S
IDLE 3893 [(0,0)] HALF_D_PLUS_2 [3889] [] [] [] [] [3891,3892,3893,3894] CONDITIONAL_S
DISCARD 3894 [(1,0)] 0 [3889] [] [] [] [] [3891,3892,3893,3894] CONDITIONAL_S
IDLE 3895 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 3896 [(0,1)] D [] [] [] [] [] [] none
MERGE 3897 [(0,1),(0,0)] D [] [3899,3900,3901,3902] [] [] [((0,0),(0,1))] [] none
DISCARD 3898 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3899 [(0,1),(0,0)] D [3897] [] [] [] [((0,0),(0,1))] [3899,3900,3901,3902] CONDITIONAL_S
Y_MEAS 3900 [(0,1)] HALF_D_PLUS_2 [3897] [] [] [] [] [3899,3900,3901,3902] CONDITIONAL_S
IDLE 3901 [(0,0)] HALF_D_PLUS_2 [3897] [] [] [] [] [3899,3900,3901,3902] CONDITIONAL_S
DISCARD 3902 [(0,1)] 0 [3897] [] [] [] [] [3899,3900,3901,3902] CONDITIONAL_S
IDLE 3903 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 3904 [(1,0)] D [] [] [] [] [] [] none
MERGE 3905 [(1,0),(0,0)] D [] [3907,3908,3909,3910] [] [] [((0,0),(1,0))] [] none
DISCARD 3906 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3907 [(1,0),(0,0)] D [3905] [] [] [] [((0,0),(1,0))] [3907,3908,3909,3910] CONDITIONAL_S
Y_MEAS 3908 [(1,0)] HALF_D_PLUS_2 [3905] [] [] [] [] [3907,3908,3909,3910] CONDITIONAL_S
IDLE 3909 [(0,0)] HALF_D_PLUS_2 [3905] [] [] [] [] [3907,3908,3909,3910] CONDITIONAL_S
DISCARD 3910 [(1,0)] 0 [3905] [] [] [] [] [3907,3908,3909,3910] CONDITIONAL_S
IDLE 3911 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 3912 [(0,1)] D [] [] [] [] [] [] none
MERGE 3913 [(0,1),(0,0)] D [] [3915,3916,3917,3918] [] [] [((0,0),(0,1))] [] none
DISCARD 3914 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3915 [(0,1),(0,0)] D [3913] [] [] [] [((0,0),(0,1))] [3915,3916,3917,3918] CONDITIONAL_S
Y_MEAS 3916 [(0,1)] HALF_D_PLUS_2 [3913] [] [] [] [] [3915,3916,3917,3918] CONDITIONAL_S
IDLE 3917 [(0,0)] HALF_D_PLUS_2 [3913] [] [] [] [] [3915,3916,3917,3918] CONDITIONAL_S
DISCARD 3918 [(0,1)] 0 [3913] [] [] [] [] [3915,3916,3917,3918] CONDITIONAL_S
IDLE 3919 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 3920 [(1,0)] D [] [] [] [] [] [] none
MERGE 3921 [(1,0),(0,0)] D [] [3923,3924,3925,3926] [] [] [((0,0),(1,0))] [] none
DISCARD 3922 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3923 [(1,0),(0,0)] D [3921] [] [] [] [((0,0),(1,0))] [3923,3924,3925,3926] CONDITIONAL_S
Y_MEAS 3924 [(1,0)] HALF_D_PLUS_2 [3921] [] [] [] [] [3923,3924,3925,3926] CONDITIONAL_S
IDLE 3925 [(0,0)] HALF_D_PLUS_2 [3921] [] [] [] [] [3923,3924,3925,3926] CONDITIONAL_S
DISCARD 3926 [(1,0)] 0 [3921] [] [] [] [] [3923,3924,3925,3926] CONDITIONAL_S
IDLE 3927 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 3928 [(0,1)] D [] [] [] [] [] [] none
MERGE 3929 [(0,1),(0,0)] D [] [3931,3932,3933,3934] [] [] [((0,0),(0,1))] [] none
DISCARD 3930 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3931 [(0,1),(0,0)] D [3929] [] [] [] [((0,0),(0,1))] [3931,3932,3933,3934] CONDITIONAL_S
Y_MEAS 3932 [(0,1)] HALF_D_PLUS_2 [3929] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
IDLE 3933 [(0,0)] HALF_D_PLUS_2 [3929] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
DISCARD 3934 [(0,1)] 0 [3929] [] [] [] [] [3931,3932,3933,3934] CONDITIONAL_S
IDLE 3935 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 3936 [(1,0)] D [] [] [] [] [] [] none
MERGE 3937 [(1,0),(0,0)] D [] [3939,3940,3941,3942] [] [] [((0,0),(1,0))] [] none
DISCARD 3938 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3939 [(1,0),(0,0)] D [3937] [] [] [] [((0,0),(1,0))] [3939,3940,3941,3942] CONDITIONAL_S
Y_MEAS 3940 [(1,0)] HALF_D_PLUS_2 [3937] [] [] [] [] [3939,3940,3941,3942] CONDITIONAL_S
IDLE 3941 [(0,0)] HALF_D_PLUS_2 [3937] [] [] [] [] [3939,3940,3941,3942] CONDITIONAL_S
DISCARD 3942 [(1,0)] 0 [3937] [] [] [] [] [3939,3940,3941,3942] CONDITIONAL_S
IDLE 3943 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 3944 [(0,1)] D [] [] [] [] [] [] none
MERGE 3945 [(0,1),(0,0)] D [] [3947,3948,3949,3950] [] [] [((0,0),(0,1))] [] none
DISCARD 3946 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3947 [(0,1),(0,0)] D [3945] [] [] [] [((0,0),(0,1))] [3947,3948,3949,3950] CONDITIONAL_S
Y_MEAS 3948 [(0,1)] HALF_D_PLUS_2 [3945] [] [] [] [] [3947,3948,3949,3950] CONDITIONAL_S
IDLE 3949 [(0,0)] HALF_D_PLUS_2 [3945] [] [] [] [] [3947,3948,3949,3950] CONDITIONAL_S
DISCARD 3950 [(0,1)] 0 [3945] [] [] [] [] [3947,3948,3949,3950] CONDITIONAL_S
IDLE 3951 [(0,0)] 34 [] [] [] [] [] [] none
INJECT_T 3952 [(1,0)] D [] [] [] [] [] [] none
MERGE 3953 [(1,0),(0,0)] D [] [3955,3956,3957,3958] [] [] [((0,0),(1,0))] [] none
DISCARD 3954 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3955 [(1,0),(0,0)] D [3953] [] [] [] [((0,0),(1,0))] [3955,3956,3957,3958] CONDITIONAL_S
Y_MEAS 3956 [(1,0)] HALF_D_PLUS_2 [3953] [] [] [] [] [3955,3956,3957,3958] CONDITIONAL_S
IDLE 3957 [(0,0)] HALF_D_PLUS_2 [3953] [] [] [] [] [3955,3956,3957,3958] CONDITIONAL_S
DISCARD 3958 [(1,0)] 0 [3953] [] [] [] [] [3955,3956,3957,3958] CONDITIONAL_S
IDLE 3959 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 3960 [(0,1)] D [] [] [] [] [] [] none
MERGE 3961 [(0,1),(0,0)] D [] [3963,3964,3965,3966] [] [] [((0,0),(0,1))] [] none
DISCARD 3962 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3963 [(0,1),(0,0)] D [3961] [] [] [] [((0,0),(0,1))] [3963,3964,3965,3966] CONDITIONAL_S
Y_MEAS 3964 [(0,1)] HALF_D_PLUS_2 [3961] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
IDLE 3965 [(0,0)] HALF_D_PLUS_2 [3961] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
DISCARD 3966 [(0,1)] 0 [3961] [] [] [] [] [3963,3964,3965,3966] CONDITIONAL_S
IDLE 3967 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 3968 [(1,0)] D [] [] [] [] [] [] none
MERGE 3969 [(1,0),(0,0)] D [] [3971,3972,3973,3974] [] [] [((0,0),(1,0))] [] none
DISCARD 3970 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3971 [(1,0),(0,0)] D [3969] [] [] [] [((0,0),(1,0))] [3971,3972,3973,3974] CONDITIONAL_S
Y_MEAS 3972 [(1,0)] HALF_D_PLUS_2 [3969] [] [] [] [] [3971,3972,3973,3974] CONDITIONAL_S
IDLE 3973 [(0,0)] HALF_D_PLUS_2 [3969] [] [] [] [] [3971,3972,3973,3974] CONDITIONAL_S
DISCARD 3974 [(1,0)] 0 [3969] [] [] [] [] [3971,3972,3973,3974] CONDITIONAL_S
IDLE 3975 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 3976 [(0,1)] D [] [] [] [] [] [] none
MERGE 3977 [(0,1),(0,0)] D [] [3979,3980,3981,3982] [] [] [((0,0),(0,1))] [] none
DISCARD 3978 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3979 [(0,1),(0,0)] D [3977] [] [] [] [((0,0),(0,1))] [3979,3980,3981,3982] CONDITIONAL_S
Y_MEAS 3980 [(0,1)] HALF_D_PLUS_2 [3977] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
IDLE 3981 [(0,0)] HALF_D_PLUS_2 [3977] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
DISCARD 3982 [(0,1)] 0 [3977] [] [] [] [] [3979,3980,3981,3982] CONDITIONAL_S
IDLE 3983 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 3984 [(1,0)] D [] [] [] [] [] [] none
MERGE 3985 [(1,0),(0,0)] D [] [3987,3988,3989,3990] [] [] [((0,0),(1,0))] [] none
DISCARD 3986 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 3987 [(1,0),(0,0)] D [3985] [] [] [] [((0,0),(1,0))] [3987,3988,3989,3990] CONDITIONAL_S
Y_MEAS 3988 [(1,0)] HALF_D_PLUS_2 [3985] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
IDLE 3989 [(0,0)] HALF_D_PLUS_2 [3985] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
DISCARD 3990 [(1,0)] 0 [3985] [] [] [] [] [3987,3988,3989,3990] CONDITIONAL_S
IDLE 3991 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 3992 [(0,1)] D [] [] [] [] [] [] none
MERGE 3993 [(0,1),(0,0)] D [] [3995,3996,3997,3998] [] [] [((0,0),(0,1))] [] none
DISCARD 3994 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 3995 [(0,1),(0,0)] D [3993] [] [] [] [((0,0),(0,1))] [3995,3996,3997,3998] CONDITIONAL_S
Y_MEAS 3996 [(0,1)] HALF_D_PLUS_2 [3993] [] [] [] [] [3995,3996,3997,3998] CONDITIONAL_S
IDLE 3997 [(0,0)] HALF_D_PLUS_2 [3993] [] [] [] [] [3995,3996,3997,3998] CONDITIONAL_S
DISCARD 3998 [(0,1)] 0 [3993] [] [] [] [] [3995,3996,3997,3998] CONDITIONAL_S
IDLE 3999 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4000 [(1,0)] D [] [] [] [] [] [] none
MERGE 4001 [(1,0),(0,0)] D [] [4003,4004,4005,4006] [] [] [((0,0),(1,0))] [] none
DISCARD 4002 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4003 [(1,0),(0,0)] D [4001] [] [] [] [((0,0),(1,0))] [4003,4004,4005,4006] CONDITIONAL_S
Y_MEAS 4004 [(1,0)] HALF_D_PLUS_2 [4001] [] [] [] [] [4003,4004,4005,4006] CONDITIONAL_S
IDLE 4005 [(0,0)] HALF_D_PLUS_2 [4001] [] [] [] [] [4003,4004,4005,4006] CONDITIONAL_S
DISCARD 4006 [(1,0)] 0 [4001] [] [] [] [] [4003,4004,4005,4006] CONDITIONAL_S
IDLE 4007 [(0,0)] 200 [] [] [] [] [] [] none
INJECT_T 4008 [(0,1)] D [] [] [] [] [] [] none
MERGE 4009 [(0,1),(0,0)] D [] [4011,4012,4013,4014] [] [] [((0,0),(0,1))] [] none
DISCARD 4010 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4011 [(0,1),(0,0)] D [4009] [] [] [] [((0,0),(0,1))] [4011,4012,4013,4014] CONDITIONAL_S
Y_MEAS 4012 [(0,1)] HALF_D_PLUS_2 [4009] [] [] [] [] [4011,4012,4013,4014] CONDITIONAL_S
IDLE 4013 [(0,0)] HALF_D_PLUS_2 [4009] [] [] [] [] [4011,4012,4013,4014] CONDITIONAL_S
DISCARD 4014 [(0,1)] 0 [4009] [] [] [] [] [4011,4012,4013,4014] CONDITIONAL_S
IDLE 4015 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 4016 [(1,0)] D [] [] [] [] [] [] none
MERGE 4017 [(1,0),(0,0)] D [] [4019,4020,4021,4022] [] [] [((0,0),(1,0))] [] none
DISCARD 4018 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4019 [(1,0),(0,0)] D [4017] [] [] [] [((0,0),(1,0))] [4019,4020,4021,4022] CONDITIONAL_S
Y_MEAS 4020 [(1,0)] HALF_D_PLUS_2 [4017] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
IDLE 4021 [(0,0)] HALF_D_PLUS_2 [4017] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
DISCARD 4022 [(1,0)] 0 [4017] [] [] [] [] [4019,4020,4021,4022] CONDITIONAL_S
IDLE 4023 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 4024 [(0,1)] D [] [] [] [] [] [] none
MERGE 4025 [(0,1),(0,0)] D [] [4027,4028,4029,4030] [] [] [((0,0),(0,1))] [] none
DISCARD 4026 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4027 [(0,1),(0,0)] D [4025] [] [] [] [((0,0),(0,1))] [4027,4028,4029,4030] CONDITIONAL_S
Y_MEAS 4028 [(0,1)] HALF_D_PLUS_2 [4025] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
IDLE 4029 [(0,0)] HALF_D_PLUS_2 [4025] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
DISCARD 4030 [(0,1)] 0 [4025] [] [] [] [] [4027,4028,4029,4030] CONDITIONAL_S
IDLE 4031 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4032 [(1,0)] D [] [] [] [] [] [] none
MERGE 4033 [(1,0),(0,0)] D [] [4035,4036,4037,4038] [] [] [((0,0),(1,0))] [] none
DISCARD 4034 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4035 [(1,0),(0,0)] D [4033] [] [] [] [((0,0),(1,0))] [4035,4036,4037,4038] CONDITIONAL_S
Y_MEAS 4036 [(1,0)] HALF_D_PLUS_2 [4033] [] [] [] [] [4035,4036,4037,4038] CONDITIONAL_S
IDLE 4037 [(0,0)] HALF_D_PLUS_2 [4033] [] [] [] [] [4035,4036,4037,4038] CONDITIONAL_S
DISCARD 4038 [(1,0)] 0 [4033] [] [] [] [] [4035,4036,4037,4038] CONDITIONAL_S
IDLE 4039 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4040 [(0,1)] D [] [] [] [] [] [] none
MERGE 4041 [(0,1),(0,0)] D [] [4043,4044,4045,4046] [] [] [((0,0),(0,1))] [] none
DISCARD 4042 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4043 [(0,1),(0,0)] D [4041] [] [] [] [((0,0),(0,1))] [4043,4044,4045,4046] CONDITIONAL_S
Y_MEAS 4044 [(0,1)] HALF_D_PLUS_2 [4041] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
IDLE 4045 [(0,0)] HALF_D_PLUS_2 [4041] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
DISCARD 4046 [(0,1)] 0 [4041] [] [] [] [] [4043,4044,4045,4046] CONDITIONAL_S
IDLE 4047 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4048 [(1,0)] D [] [] [] [] [] [] none
MERGE 4049 [(1,0),(0,0)] D [] [4051,4052,4053,4054] [] [] [((0,0),(1,0))] [] none
DISCARD 4050 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4051 [(1,0),(0,0)] D [4049] [] [] [] [((0,0),(1,0))] [4051,4052,4053,4054] CONDITIONAL_S
Y_MEAS 4052 [(1,0)] HALF_D_PLUS_2 [4049] [] [] [] [] [4051,4052,4053,4054] CONDITIONAL_S
IDLE 4053 [(0,0)] HALF_D_PLUS_2 [4049] [] [] [] [] [4051,4052,4053,4054] CONDITIONAL_S
DISCARD 4054 [(1,0)] 0 [4049] [] [] [] [] [4051,4052,4053,4054] CONDITIONAL_S
IDLE 4055 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4056 [(0,1)] D [] [] [] [] [] [] none
MERGE 4057 [(0,1),(0,0)] D [] [4059,4060,4061,4062] [] [] [((0,0),(0,1))] [] none
DISCARD 4058 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4059 [(0,1),(0,0)] D [4057] [] [] [] [((0,0),(0,1))] [4059,4060,4061,4062] CONDITIONAL_S
Y_MEAS 4060 [(0,1)] HALF_D_PLUS_2 [4057] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
IDLE 4061 [(0,0)] HALF_D_PLUS_2 [4057] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
DISCARD 4062 [(0,1)] 0 [4057] [] [] [] [] [4059,4060,4061,4062] CONDITIONAL_S
IDLE 4063 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4064 [(1,0)] D [] [] [] [] [] [] none
MERGE 4065 [(1,0),(0,0)] D [] [4067,4068,4069,4070] [] [] [((0,0),(1,0))] [] none
DISCARD 4066 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4067 [(1,0),(0,0)] D [4065] [] [] [] [((0,0),(1,0))] [4067,4068,4069,4070] CONDITIONAL_S
Y_MEAS 4068 [(1,0)] HALF_D_PLUS_2 [4065] [] [] [] [] [4067,4068,4069,4070] CONDITIONAL_S
IDLE 4069 [(0,0)] HALF_D_PLUS_2 [4065] [] [] [] [] [4067,4068,4069,4070] CONDITIONAL_S
DISCARD 4070 [(1,0)] 0 [4065] [] [] [] [] [4067,4068,4069,4070] CONDITIONAL_S
IDLE 4071 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 4072 [(0,1)] D [] [] [] [] [] [] none
MERGE 4073 [(0,1),(0,0)] D [] [4075,4076,4077,4078] [] [] [((0,0),(0,1))] [] none
DISCARD 4074 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4075 [(0,1),(0,0)] D [4073] [] [] [] [((0,0),(0,1))] [4075,4076,4077,4078] CONDITIONAL_S
Y_MEAS 4076 [(0,1)] HALF_D_PLUS_2 [4073] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
IDLE 4077 [(0,0)] HALF_D_PLUS_2 [4073] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
DISCARD 4078 [(0,1)] 0 [4073] [] [] [] [] [4075,4076,4077,4078] CONDITIONAL_S
IDLE 4079 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 4080 [(1,0)] D [] [] [] [] [] [] none
MERGE 4081 [(1,0),(0,0)] D [] [4083,4084,4085,4086] [] [] [((0,0),(1,0))] [] none
DISCARD 4082 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4083 [(1,0),(0,0)] D [4081] [] [] [] [((0,0),(1,0))] [4083,4084,4085,4086] CONDITIONAL_S
Y_MEAS 4084 [(1,0)] HALF_D_PLUS_2 [4081] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
IDLE 4085 [(0,0)] HALF_D_PLUS_2 [4081] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
DISCARD 4086 [(1,0)] 0 [4081] [] [] [] [] [4083,4084,4085,4086] CONDITIONAL_S
IDLE 4087 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 4088 [(0,1)] D [] [] [] [] [] [] none
MERGE 4089 [(0,1),(0,0)] D [] [4091,4092,4093,4094] [] [] [((0,0),(0,1))] [] none
DISCARD 4090 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4091 [(0,1),(0,0)] D [4089] [] [] [] [((0,0),(0,1))] [4091,4092,4093,4094] CONDITIONAL_S
Y_MEAS 4092 [(0,1)] HALF_D_PLUS_2 [4089] [] [] [] [] [4091,4092,4093,4094] CONDITIONAL_S
IDLE 4093 [(0,0)] HALF_D_PLUS_2 [4089] [] [] [] [] [4091,4092,4093,4094] CONDITIONAL_S
DISCARD 4094 [(0,1)] 0 [4089] [] [] [] [] [4091,4092,4093,4094] CONDITIONAL_S
IDLE 4095 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 4096 [(1,0)] D [] [] [] [] [] [] none
MERGE 4097 [(1,0),(0,0)] D [] [4099,4100,4101,4102] [] [] [((0,0),(1,0))] [] none
DISCARD 4098 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4099 [(1,0),(0,0)] D [4097] [] [] [] [((0,0),(1,0))] [4099,4100,4101,4102] CONDITIONAL_S
Y_MEAS 4100 [(1,0)] HALF_D_PLUS_2 [4097] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
IDLE 4101 [(0,0)] HALF_D_PLUS_2 [4097] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
DISCARD 4102 [(1,0)] 0 [4097] [] [] [] [] [4099,4100,4101,4102] CONDITIONAL_S
IDLE 4103 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 4104 [(0,1)] D [] [] [] [] [] [] none
MERGE 4105 [(0,1),(0,0)] D [] [4107,4108,4109,4110] [] [] [((0,0),(0,1))] [] none
DISCARD 4106 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4107 [(0,1),(0,0)] D [4105] [] [] [] [((0,0),(0,1))] [4107,4108,4109,4110] CONDITIONAL_S
Y_MEAS 4108 [(0,1)] HALF_D_PLUS_2 [4105] [] [] [] [] [4107,4108,4109,4110] CONDITIONAL_S
IDLE 4109 [(0,0)] HALF_D_PLUS_2 [4105] [] [] [] [] [4107,4108,4109,4110] CONDITIONAL_S
DISCARD 4110 [(0,1)] 0 [4105] [] [] [] [] [4107,4108,4109,4110] CONDITIONAL_S
IDLE 4111 [(0,0)] 25 [] [] [] [] [] [] none
INJECT_T 4112 [(1,0)] D [] [] [] [] [] [] none
MERGE 4113 [(1,0),(0,0)] D [] [4115,4116,4117,4118] [] [] [((0,0),(1,0))] [] none
DISCARD 4114 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4115 [(1,0),(0,0)] D [4113] [] [] [] [((0,0),(1,0))] [4115,4116,4117,4118] CONDITIONAL_S
Y_MEAS 4116 [(1,0)] HALF_D_PLUS_2 [4113] [] [] [] [] [4115,4116,4117,4118] CONDITIONAL_S
IDLE 4117 [(0,0)] HALF_D_PLUS_2 [4113] [] [] [] [] [4115,4116,4117,4118] CONDITIONAL_S
DISCARD 4118 [(1,0)] 0 [4113] [] [] [] [] [4115,4116,4117,4118] CONDITIONAL_S
IDLE 4119 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 4120 [(0,1)] D [] [] [] [] [] [] none
MERGE 4121 [(0,1),(0,0)] D [] [4123,4124,4125,4126] [] [] [((0,0),(0,1))] [] none
DISCARD 4122 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4123 [(0,1),(0,0)] D [4121] [] [] [] [((0,0),(0,1))] [4123,4124,4125,4126] CONDITIONAL_S
Y_MEAS 4124 [(0,1)] HALF_D_PLUS_2 [4121] [] [] [] [] [4123,4124,4125,4126] CONDITIONAL_S
IDLE 4125 [(0,0)] HALF_D_PLUS_2 [4121] [] [] [] [] [4123,4124,4125,4126] CONDITIONAL_S
DISCARD 4126 [(0,1)] 0 [4121] [] [] [] [] [4123,4124,4125,4126] CONDITIONAL_S
IDLE 4127 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 4128 [(1,0)] D [] [] [] [] [] [] none
MERGE 4129 [(1,0),(0,0)] D [] [4131,4132,4133,4134] [] [] [((0,0),(1,0))] [] none
DISCARD 4130 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4131 [(1,0),(0,0)] D [4129] [] [] [] [((0,0),(1,0))] [4131,4132,4133,4134] CONDITIONAL_S
Y_MEAS 4132 [(1,0)] HALF_D_PLUS_2 [4129] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
IDLE 4133 [(0,0)] HALF_D_PLUS_2 [4129] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
DISCARD 4134 [(1,0)] 0 [4129] [] [] [] [] [4131,4132,4133,4134] CONDITIONAL_S
IDLE 4135 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4136 [(0,1)] D [] [] [] [] [] [] none
MERGE 4137 [(0,1),(0,0)] D [] [4139,4140,4141,4142] [] [] [((0,0),(0,1))] [] none
DISCARD 4138 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4139 [(0,1),(0,0)] D [4137] [] [] [] [((0,0),(0,1))] [4139,4140,4141,4142] CONDITIONAL_S
Y_MEAS 4140 [(0,1)] HALF_D_PLUS_2 [4137] [] [] [] [] [4139,4140,4141,4142] CONDITIONAL_S
IDLE 4141 [(0,0)] HALF_D_PLUS_2 [4137] [] [] [] [] [4139,4140,4141,4142] CONDITIONAL_S
DISCARD 4142 [(0,1)] 0 [4137] [] [] [] [] [4139,4140,4141,4142] CONDITIONAL_S
IDLE 4143 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 4144 [(1,0)] D [] [] [] [] [] [] none
MERGE 4145 [(1,0),(0,0)] D [] [4147,4148,4149,4150] [] [] [((0,0),(1,0))] [] none
DISCARD 4146 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4147 [(1,0),(0,0)] D [4145] [] [] [] [((0,0),(1,0))] [4147,4148,4149,4150] CONDITIONAL_S
Y_MEAS 4148 [(1,0)] HALF_D_PLUS_2 [4145] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
IDLE 4149 [(0,0)] HALF_D_PLUS_2 [4145] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
DISCARD 4150 [(1,0)] 0 [4145] [] [] [] [] [4147,4148,4149,4150] CONDITIONAL_S
IDLE 4151 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 4152 [(0,1)] D [] [] [] [] [] [] none
MERGE 4153 [(0,1),(0,0)] D [] [4155,4156,4157,4158] [] [] [((0,0),(0,1))] [] none
DISCARD 4154 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4155 [(0,1),(0,0)] D [4153] [] [] [] [((0,0),(0,1))] [4155,4156,4157,4158] CONDITIONAL_S
Y_MEAS 4156 [(0,1)] HALF_D_PLUS_2 [4153] [] [] [] [] [4155,4156,4157,4158] CONDITIONAL_S
IDLE 4157 [(0,0)] HALF_D_PLUS_2 [4153] [] [] [] [] [4155,4156,4157,4158] CONDITIONAL_S
DISCARD 4158 [(0,1)] 0 [4153] [] [] [] [] [4155,4156,4157,4158] CONDITIONAL_S
IDLE 4159 [(0,0)] 61 [] [] [] [] [] [] none
INJECT_T 4160 [(1,0)] D [] [] [] [] [] [] none
MERGE 4161 [(1,0),(0,0)] D [] [4163,4164,4165,4166] [] [] [((0,0),(1,0))] [] none
DISCARD 4162 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4163 [(1,0),(0,0)] D [4161] [] [] [] [((0,0),(1,0))] [4163,4164,4165,4166] CONDITIONAL_S
Y_MEAS 4164 [(1,0)] HALF_D_PLUS_2 [4161] [] [] [] [] [4163,4164,4165,4166] CONDITIONAL_S
IDLE 4165 [(0,0)] HALF_D_PLUS_2 [4161] [] [] [] [] [4163,4164,4165,4166] CONDITIONAL_S
DISCARD 4166 [(1,0)] 0 [4161] [] [] [] [] [4163,4164,4165,4166] CONDITIONAL_S
IDLE 4167 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4168 [(0,1)] D [] [] [] [] [] [] none
MERGE 4169 [(0,1),(0,0)] D [] [4171,4172,4173,4174] [] [] [((0,0),(0,1))] [] none
DISCARD 4170 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4171 [(0,1),(0,0)] D [4169] [] [] [] [((0,0),(0,1))] [4171,4172,4173,4174] CONDITIONAL_S
Y_MEAS 4172 [(0,1)] HALF_D_PLUS_2 [4169] [] [] [] [] [4171,4172,4173,4174] CONDITIONAL_S
IDLE 4173 [(0,0)] HALF_D_PLUS_2 [4169] [] [] [] [] [4171,4172,4173,4174] CONDITIONAL_S
DISCARD 4174 [(0,1)] 0 [4169] [] [] [] [] [4171,4172,4173,4174] CONDITIONAL_S
IDLE 4175 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 4176 [(1,0)] D [] [] [] [] [] [] none
MERGE 4177 [(1,0),(0,0)] D [] [4179,4180,4181,4182] [] [] [((0,0),(1,0))] [] none
DISCARD 4178 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4179 [(1,0),(0,0)] D [4177] [] [] [] [((0,0),(1,0))] [4179,4180,4181,4182] CONDITIONAL_S
Y_MEAS 4180 [(1,0)] HALF_D_PLUS_2 [4177] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
IDLE 4181 [(0,0)] HALF_D_PLUS_2 [4177] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
DISCARD 4182 [(1,0)] 0 [4177] [] [] [] [] [4179,4180,4181,4182] CONDITIONAL_S
IDLE 4183 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4184 [(0,1)] D [] [] [] [] [] [] none
MERGE 4185 [(0,1),(0,0)] D [] [4187,4188,4189,4190] [] [] [((0,0),(0,1))] [] none
DISCARD 4186 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4187 [(0,1),(0,0)] D [4185] [] [] [] [((0,0),(0,1))] [4187,4188,4189,4190] CONDITIONAL_S
Y_MEAS 4188 [(0,1)] HALF_D_PLUS_2 [4185] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
IDLE 4189 [(0,0)] HALF_D_PLUS_2 [4185] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
DISCARD 4190 [(0,1)] 0 [4185] [] [] [] [] [4187,4188,4189,4190] CONDITIONAL_S
IDLE 4191 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 4192 [(1,0)] D [] [] [] [] [] [] none
MERGE 4193 [(1,0),(0,0)] D [] [4195,4196,4197,4198] [] [] [((0,0),(1,0))] [] none
DISCARD 4194 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4195 [(1,0),(0,0)] D [4193] [] [] [] [((0,0),(1,0))] [4195,4196,4197,4198] CONDITIONAL_S
Y_MEAS 4196 [(1,0)] HALF_D_PLUS_2 [4193] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
IDLE 4197 [(0,0)] HALF_D_PLUS_2 [4193] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
DISCARD 4198 [(1,0)] 0 [4193] [] [] [] [] [4195,4196,4197,4198] CONDITIONAL_S
IDLE 4199 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 4200 [(0,1)] D [] [] [] [] [] [] none
MERGE 4201 [(0,1),(0,0)] D [] [4203,4204,4205,4206] [] [] [((0,0),(0,1))] [] none
DISCARD 4202 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4203 [(0,1),(0,0)] D [4201] [] [] [] [((0,0),(0,1))] [4203,4204,4205,4206] CONDITIONAL_S
Y_MEAS 4204 [(0,1)] HALF_D_PLUS_2 [4201] [] [] [] [] [4203,4204,4205,4206] CONDITIONAL_S
IDLE 4205 [(0,0)] HALF_D_PLUS_2 [4201] [] [] [] [] [4203,4204,4205,4206] CONDITIONAL_S
DISCARD 4206 [(0,1)] 0 [4201] [] [] [] [] [4203,4204,4205,4206] CONDITIONAL_S
IDLE 4207 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4208 [(1,0)] D [] [] [] [] [] [] none
MERGE 4209 [(1,0),(0,0)] D [] [4211,4212,4213,4214] [] [] [((0,0),(1,0))] [] none
DISCARD 4210 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4211 [(1,0),(0,0)] D [4209] [] [] [] [((0,0),(1,0))] [4211,4212,4213,4214] CONDITIONAL_S
Y_MEAS 4212 [(1,0)] HALF_D_PLUS_2 [4209] [] [] [] [] [4211,4212,4213,4214] CONDITIONAL_S
IDLE 4213 [(0,0)] HALF_D_PLUS_2 [4209] [] [] [] [] [4211,4212,4213,4214] CONDITIONAL_S
DISCARD 4214 [(1,0)] 0 [4209] [] [] [] [] [4211,4212,4213,4214] CONDITIONAL_S
IDLE 4215 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 4216 [(0,1)] D [] [] [] [] [] [] none
MERGE 4217 [(0,1),(0,0)] D [] [4219,4220,4221,4222] [] [] [((0,0),(0,1))] [] none
DISCARD 4218 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4219 [(0,1),(0,0)] D [4217] [] [] [] [((0,0),(0,1))] [4219,4220,4221,4222] CONDITIONAL_S
Y_MEAS 4220 [(0,1)] HALF_D_PLUS_2 [4217] [] [] [] [] [4219,4220,4221,4222] CONDITIONAL_S
IDLE 4221 [(0,0)] HALF_D_PLUS_2 [4217] [] [] [] [] [4219,4220,4221,4222] CONDITIONAL_S
DISCARD 4222 [(0,1)] 0 [4217] [] [] [] [] [4219,4220,4221,4222] CONDITIONAL_S
IDLE 4223 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 4224 [(1,0)] D [] [] [] [] [] [] none
MERGE 4225 [(1,0),(0,0)] D [] [4227,4228,4229,4230] [] [] [((0,0),(1,0))] [] none
DISCARD 4226 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4227 [(1,0),(0,0)] D [4225] [] [] [] [((0,0),(1,0))] [4227,4228,4229,4230] CONDITIONAL_S
Y_MEAS 4228 [(1,0)] HALF_D_PLUS_2 [4225] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
IDLE 4229 [(0,0)] HALF_D_PLUS_2 [4225] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
DISCARD 4230 [(1,0)] 0 [4225] [] [] [] [] [4227,4228,4229,4230] CONDITIONAL_S
IDLE 4231 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 4232 [(0,1)] D [] [] [] [] [] [] none
MERGE 4233 [(0,1),(0,0)] D [] [4235,4236,4237,4238] [] [] [((0,0),(0,1))] [] none
DISCARD 4234 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4235 [(0,1),(0,0)] D [4233] [] [] [] [((0,0),(0,1))] [4235,4236,4237,4238] CONDITIONAL_S
Y_MEAS 4236 [(0,1)] HALF_D_PLUS_2 [4233] [] [] [] [] [4235,4236,4237,4238] CONDITIONAL_S
IDLE 4237 [(0,0)] HALF_D_PLUS_2 [4233] [] [] [] [] [4235,4236,4237,4238] CONDITIONAL_S
DISCARD 4238 [(0,1)] 0 [4233] [] [] [] [] [4235,4236,4237,4238] CONDITIONAL_S
IDLE 4239 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 4240 [(1,0)] D [] [] [] [] [] [] none
MERGE 4241 [(1,0),(0,0)] D [] [4243,4244,4245,4246] [] [] [((0,0),(1,0))] [] none
DISCARD 4242 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4243 [(1,0),(0,0)] D [4241] [] [] [] [((0,0),(1,0))] [4243,4244,4245,4246] CONDITIONAL_S
Y_MEAS 4244 [(1,0)] HALF_D_PLUS_2 [4241] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
IDLE 4245 [(0,0)] HALF_D_PLUS_2 [4241] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
DISCARD 4246 [(1,0)] 0 [4241] [] [] [] [] [4243,4244,4245,4246] CONDITIONAL_S
IDLE 4247 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 4248 [(0,1)] D [] [] [] [] [] [] none
MERGE 4249 [(0,1),(0,0)] D [] [4251,4252,4253,4254] [] [] [((0,0),(0,1))] [] none
DISCARD 4250 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4251 [(0,1),(0,0)] D [4249] [] [] [] [((0,0),(0,1))] [4251,4252,4253,4254] CONDITIONAL_S
Y_MEAS 4252 [(0,1)] HALF_D_PLUS_2 [4249] [] [] [] [] [4251,4252,4253,4254] CONDITIONAL_S
IDLE 4253 [(0,0)] HALF_D_PLUS_2 [4249] [] [] [] [] [4251,4252,4253,4254] CONDITIONAL_S
DISCARD 4254 [(0,1)] 0 [4249] [] [] [] [] [4251,4252,4253,4254] CONDITIONAL_S
IDLE 4255 [(0,0)] 121 [] [] [] [] [] [] none
INJECT_T 4256 [(1,0)] D [] [] [] [] [] [] none
MERGE 4257 [(1,0),(0,0)] D [] [4259,4260,4261,4262] [] [] [((0,0),(1,0))] [] none
DISCARD 4258 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4259 [(1,0),(0,0)] D [4257] [] [] [] [((0,0),(1,0))] [4259,4260,4261,4262] CONDITIONAL_S
Y_MEAS 4260 [(1,0)] HALF_D_PLUS_2 [4257] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
IDLE 4261 [(0,0)] HALF_D_PLUS_2 [4257] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
DISCARD 4262 [(1,0)] 0 [4257] [] [] [] [] [4259,4260,4261,4262] CONDITIONAL_S
IDLE 4263 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 4264 [(0,1)] D [] [] [] [] [] [] none
MERGE 4265 [(0,1),(0,0)] D [] [4267,4268,4269,4270] [] [] [((0,0),(0,1))] [] none
DISCARD 4266 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4267 [(0,1),(0,0)] D [4265] [] [] [] [((0,0),(0,1))] [4267,4268,4269,4270] CONDITIONAL_S
Y_MEAS 4268 [(0,1)] HALF_D_PLUS_2 [4265] [] [] [] [] [4267,4268,4269,4270] CONDITIONAL_S
IDLE 4269 [(0,0)] HALF_D_PLUS_2 [4265] [] [] [] [] [4267,4268,4269,4270] CONDITIONAL_S
DISCARD 4270 [(0,1)] 0 [4265] [] [] [] [] [4267,4268,4269,4270] CONDITIONAL_S
IDLE 4271 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4272 [(1,0)] D [] [] [] [] [] [] none
MERGE 4273 [(1,0),(0,0)] D [] [4275,4276,4277,4278] [] [] [((0,0),(1,0))] [] none
DISCARD 4274 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4275 [(1,0),(0,0)] D [4273] [] [] [] [((0,0),(1,0))] [4275,4276,4277,4278] CONDITIONAL_S
Y_MEAS 4276 [(1,0)] HALF_D_PLUS_2 [4273] [] [] [] [] [4275,4276,4277,4278] CONDITIONAL_S
IDLE 4277 [(0,0)] HALF_D_PLUS_2 [4273] [] [] [] [] [4275,4276,4277,4278] CONDITIONAL_S
DISCARD 4278 [(1,0)] 0 [4273] [] [] [] [] [4275,4276,4277,4278] CONDITIONAL_S
IDLE 4279 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 4280 [(0,1)] D [] [] [] [] [] [] none
MERGE 4281 [(0,1),(0,0)] D [] [4283,4284,4285,4286] [] [] [((0,0),(0,1))] [] none
DISCARD 4282 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4283 [(0,1),(0,0)] D [4281] [] [] [] [((0,0),(0,1))] [4283,4284,4285,4286] CONDITIONAL_S
Y_MEAS 4284 [(0,1)] HALF_D_PLUS_2 [4281] [] [] [] [] [4283,4284,4285,4286] CONDITIONAL_S
IDLE 4285 [(0,0)] HALF_D_PLUS_2 [4281] [] [] [] [] [4283,4284,4285,4286] CONDITIONAL_S
DISCARD 4286 [(0,1)] 0 [4281] [] [] [] [] [4283,4284,4285,4286] CONDITIONAL_S
IDLE 4287 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 4288 [(1,0)] D [] [] [] [] [] [] none
MERGE 4289 [(1,0),(0,0)] D [] [4291,4292,4293,4294] [] [] [((0,0),(1,0))] [] none
DISCARD 4290 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4291 [(1,0),(0,0)] D [4289] [] [] [] [((0,0),(1,0))] [4291,4292,4293,4294] CONDITIONAL_S
Y_MEAS 4292 [(1,0)] HALF_D_PLUS_2 [4289] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
IDLE 4293 [(0,0)] HALF_D_PLUS_2 [4289] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
DISCARD 4294 [(1,0)] 0 [4289] [] [] [] [] [4291,4292,4293,4294] CONDITIONAL_S
IDLE 4295 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 4296 [(0,1)] D [] [] [] [] [] [] none
MERGE 4297 [(0,1),(0,0)] D [] [4299,4300,4301,4302] [] [] [((0,0),(0,1))] [] none
DISCARD 4298 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4299 [(0,1),(0,0)] D [4297] [] [] [] [((0,0),(0,1))] [4299,4300,4301,4302] CONDITIONAL_S
Y_MEAS 4300 [(0,1)] HALF_D_PLUS_2 [4297] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
IDLE 4301 [(0,0)] HALF_D_PLUS_2 [4297] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
DISCARD 4302 [(0,1)] 0 [4297] [] [] [] [] [4299,4300,4301,4302] CONDITIONAL_S
IDLE 4303 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4304 [(1,0)] D [] [] [] [] [] [] none
MERGE 4305 [(1,0),(0,0)] D [] [4307,4308,4309,4310] [] [] [((0,0),(1,0))] [] none
DISCARD 4306 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4307 [(1,0),(0,0)] D [4305] [] [] [] [((0,0),(1,0))] [4307,4308,4309,4310] CONDITIONAL_S
Y_MEAS 4308 [(1,0)] HALF_D_PLUS_2 [4305] [] [] [] [] [4307,4308,4309,4310] CONDITIONAL_S
IDLE 4309 [(0,0)] HALF_D_PLUS_2 [4305] [] [] [] [] [4307,4308,4309,4310] CONDITIONAL_S
DISCARD 4310 [(1,0)] 0 [4305] [] [] [] [] [4307,4308,4309,4310] CONDITIONAL_S
IDLE 4311 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4312 [(0,1)] D [] [] [] [] [] [] none
MERGE 4313 [(0,1),(0,0)] D [] [4315,4316,4317,4318] [] [] [((0,0),(0,1))] [] none
DISCARD 4314 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4315 [(0,1),(0,0)] D [4313] [] [] [] [((0,0),(0,1))] [4315,4316,4317,4318] CONDITIONAL_S
Y_MEAS 4316 [(0,1)] HALF_D_PLUS_2 [4313] [] [] [] [] [4315,4316,4317,4318] CONDITIONAL_S
IDLE 4317 [(0,0)] HALF_D_PLUS_2 [4313] [] [] [] [] [4315,4316,4317,4318] CONDITIONAL_S
DISCARD 4318 [(0,1)] 0 [4313] [] [] [] [] [4315,4316,4317,4318] CONDITIONAL_S
IDLE 4319 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 4320 [(1,0)] D [] [] [] [] [] [] none
MERGE 4321 [(1,0),(0,0)] D [] [4323,4324,4325,4326] [] [] [((0,0),(1,0))] [] none
DISCARD 4322 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4323 [(1,0),(0,0)] D [4321] [] [] [] [((0,0),(1,0))] [4323,4324,4325,4326] CONDITIONAL_S
Y_MEAS 4324 [(1,0)] HALF_D_PLUS_2 [4321] [] [] [] [] [4323,4324,4325,4326] CONDITIONAL_S
IDLE 4325 [(0,0)] HALF_D_PLUS_2 [4321] [] [] [] [] [4323,4324,4325,4326] CONDITIONAL_S
DISCARD 4326 [(1,0)] 0 [4321] [] [] [] [] [4323,4324,4325,4326] CONDITIONAL_S
IDLE 4327 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4328 [(0,1)] D [] [] [] [] [] [] none
MERGE 4329 [(0,1),(0,0)] D [] [4331,4332,4333,4334] [] [] [((0,0),(0,1))] [] none
DISCARD 4330 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4331 [(0,1),(0,0)] D [4329] [] [] [] [((0,0),(0,1))] [4331,4332,4333,4334] CONDITIONAL_S
Y_MEAS 4332 [(0,1)] HALF_D_PLUS_2 [4329] [] [] [] [] [4331,4332,4333,4334] CONDITIONAL_S
IDLE 4333 [(0,0)] HALF_D_PLUS_2 [4329] [] [] [] [] [4331,4332,4333,4334] CONDITIONAL_S
DISCARD 4334 [(0,1)] 0 [4329] [] [] [] [] [4331,4332,4333,4334] CONDITIONAL_S
IDLE 4335 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 4336 [(1,0)] D [] [] [] [] [] [] none
MERGE 4337 [(1,0),(0,0)] D [] [4339,4340,4341,4342] [] [] [((0,0),(1,0))] [] none
DISCARD 4338 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4339 [(1,0),(0,0)] D [4337] [] [] [] [((0,0),(1,0))] [4339,4340,4341,4342] CONDITIONAL_S
Y_MEAS 4340 [(1,0)] HALF_D_PLUS_2 [4337] [] [] [] [] [4339,4340,4341,4342] CONDITIONAL_S
IDLE 4341 [(0,0)] HALF_D_PLUS_2 [4337] [] [] [] [] [4339,4340,4341,4342] CONDITIONAL_S
DISCARD 4342 [(1,0)] 0 [4337] [] [] [] [] [4339,4340,4341,4342] CONDITIONAL_S
IDLE 4343 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 4344 [(0,1)] D [] [] [] [] [] [] none
MERGE 4345 [(0,1),(0,0)] D [] [4347,4348,4349,4350] [] [] [((0,0),(0,1))] [] none
DISCARD 4346 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4347 [(0,1),(0,0)] D [4345] [] [] [] [((0,0),(0,1))] [4347,4348,4349,4350] CONDITIONAL_S
Y_MEAS 4348 [(0,1)] HALF_D_PLUS_2 [4345] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
IDLE 4349 [(0,0)] HALF_D_PLUS_2 [4345] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
DISCARD 4350 [(0,1)] 0 [4345] [] [] [] [] [4347,4348,4349,4350] CONDITIONAL_S
IDLE 4351 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4352 [(1,0)] D [] [] [] [] [] [] none
MERGE 4353 [(1,0),(0,0)] D [] [4355,4356,4357,4358] [] [] [((0,0),(1,0))] [] none
DISCARD 4354 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4355 [(1,0),(0,0)] D [4353] [] [] [] [((0,0),(1,0))] [4355,4356,4357,4358] CONDITIONAL_S
Y_MEAS 4356 [(1,0)] HALF_D_PLUS_2 [4353] [] [] [] [] [4355,4356,4357,4358] CONDITIONAL_S
IDLE 4357 [(0,0)] HALF_D_PLUS_2 [4353] [] [] [] [] [4355,4356,4357,4358] CONDITIONAL_S
DISCARD 4358 [(1,0)] 0 [4353] [] [] [] [] [4355,4356,4357,4358] CONDITIONAL_S
IDLE 4359 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 4360 [(0,1)] D [] [] [] [] [] [] none
MERGE 4361 [(0,1),(0,0)] D [] [4363,4364,4365,4366] [] [] [((0,0),(0,1))] [] none
DISCARD 4362 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4363 [(0,1),(0,0)] D [4361] [] [] [] [((0,0),(0,1))] [4363,4364,4365,4366] CONDITIONAL_S
Y_MEAS 4364 [(0,1)] HALF_D_PLUS_2 [4361] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
IDLE 4365 [(0,0)] HALF_D_PLUS_2 [4361] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
DISCARD 4366 [(0,1)] 0 [4361] [] [] [] [] [4363,4364,4365,4366] CONDITIONAL_S
IDLE 4367 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4368 [(1,0)] D [] [] [] [] [] [] none
MERGE 4369 [(1,0),(0,0)] D [] [4371,4372,4373,4374] [] [] [((0,0),(1,0))] [] none
DISCARD 4370 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4371 [(1,0),(0,0)] D [4369] [] [] [] [((0,0),(1,0))] [4371,4372,4373,4374] CONDITIONAL_S
Y_MEAS 4372 [(1,0)] HALF_D_PLUS_2 [4369] [] [] [] [] [4371,4372,4373,4374] CONDITIONAL_S
IDLE 4373 [(0,0)] HALF_D_PLUS_2 [4369] [] [] [] [] [4371,4372,4373,4374] CONDITIONAL_S
DISCARD 4374 [(1,0)] 0 [4369] [] [] [] [] [4371,4372,4373,4374] CONDITIONAL_S
IDLE 4375 [(0,0)] 27 [] [] [] [] [] [] none
INJECT_T 4376 [(0,1)] D [] [] [] [] [] [] none
MERGE 4377 [(0,1),(0,0)] D [] [4379,4380,4381,4382] [] [] [((0,0),(0,1))] [] none
DISCARD 4378 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4379 [(0,1),(0,0)] D [4377] [] [] [] [((0,0),(0,1))] [4379,4380,4381,4382] CONDITIONAL_S
Y_MEAS 4380 [(0,1)] HALF_D_PLUS_2 [4377] [] [] [] [] [4379,4380,4381,4382] CONDITIONAL_S
IDLE 4381 [(0,0)] HALF_D_PLUS_2 [4377] [] [] [] [] [4379,4380,4381,4382] CONDITIONAL_S
DISCARD 4382 [(0,1)] 0 [4377] [] [] [] [] [4379,4380,4381,4382] CONDITIONAL_S
IDLE 4383 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 4384 [(1,0)] D [] [] [] [] [] [] none
MERGE 4385 [(1,0),(0,0)] D [] [4387,4388,4389,4390] [] [] [((0,0),(1,0))] [] none
DISCARD 4386 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4387 [(1,0),(0,0)] D [4385] [] [] [] [((0,0),(1,0))] [4387,4388,4389,4390] CONDITIONAL_S
Y_MEAS 4388 [(1,0)] HALF_D_PLUS_2 [4385] [] [] [] [] [4387,4388,4389,4390] CONDITIONAL_S
IDLE 4389 [(0,0)] HALF_D_PLUS_2 [4385] [] [] [] [] [4387,4388,4389,4390] CONDITIONAL_S
DISCARD 4390 [(1,0)] 0 [4385] [] [] [] [] [4387,4388,4389,4390] CONDITIONAL_S
IDLE 4391 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 4392 [(0,1)] D [] [] [] [] [] [] none
MERGE 4393 [(0,1),(0,0)] D [] [4395,4396,4397,4398] [] [] [((0,0),(0,1))] [] none
DISCARD 4394 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4395 [(0,1),(0,0)] D [4393] [] [] [] [((0,0),(0,1))] [4395,4396,4397,4398] CONDITIONAL_S
Y_MEAS 4396 [(0,1)] HALF_D_PLUS_2 [4393] [] [] [] [] [4395,4396,4397,4398] CONDITIONAL_S
IDLE 4397 [(0,0)] HALF_D_PLUS_2 [4393] [] [] [] [] [4395,4396,4397,4398] CONDITIONAL_S
DISCARD 4398 [(0,1)] 0 [4393] [] [] [] [] [4395,4396,4397,4398] CONDITIONAL_S
IDLE 4399 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 4400 [(1,0)] D [] [] [] [] [] [] none
MERGE 4401 [(1,0),(0,0)] D [] [4403,4404,4405,4406] [] [] [((0,0),(1,0))] [] none
DISCARD 4402 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4403 [(1,0),(0,0)] D [4401] [] [] [] [((0,0),(1,0))] [4403,4404,4405,4406] CONDITIONAL_S
Y_MEAS 4404 [(1,0)] HALF_D_PLUS_2 [4401] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
IDLE 4405 [(0,0)] HALF_D_PLUS_2 [4401] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
DISCARD 4406 [(1,0)] 0 [4401] [] [] [] [] [4403,4404,4405,4406] CONDITIONAL_S
IDLE 4407 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4408 [(0,1)] D [] [] [] [] [] [] none
MERGE 4409 [(0,1),(0,0)] D [] [4411,4412,4413,4414] [] [] [((0,0),(0,1))] [] none
DISCARD 4410 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4411 [(0,1),(0,0)] D [4409] [] [] [] [((0,0),(0,1))] [4411,4412,4413,4414] CONDITIONAL_S
Y_MEAS 4412 [(0,1)] HALF_D_PLUS_2 [4409] [] [] [] [] [4411,4412,4413,4414] CONDITIONAL_S
IDLE 4413 [(0,0)] HALF_D_PLUS_2 [4409] [] [] [] [] [4411,4412,4413,4414] CONDITIONAL_S
DISCARD 4414 [(0,1)] 0 [4409] [] [] [] [] [4411,4412,4413,4414] CONDITIONAL_S
IDLE 4415 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4416 [(1,0)] D [] [] [] [] [] [] none
MERGE 4417 [(1,0),(0,0)] D [] [4419,4420,4421,4422] [] [] [((0,0),(1,0))] [] none
DISCARD 4418 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4419 [(1,0),(0,0)] D [4417] [] [] [] [((0,0),(1,0))] [4419,4420,4421,4422] CONDITIONAL_S
Y_MEAS 4420 [(1,0)] HALF_D_PLUS_2 [4417] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
IDLE 4421 [(0,0)] HALF_D_PLUS_2 [4417] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
DISCARD 4422 [(1,0)] 0 [4417] [] [] [] [] [4419,4420,4421,4422] CONDITIONAL_S
IDLE 4423 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 4424 [(0,1)] D [] [] [] [] [] [] none
MERGE 4425 [(0,1),(0,0)] D [] [4427,4428,4429,4430] [] [] [((0,0),(0,1))] [] none
DISCARD 4426 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4427 [(0,1),(0,0)] D [4425] [] [] [] [((0,0),(0,1))] [4427,4428,4429,4430] CONDITIONAL_S
Y_MEAS 4428 [(0,1)] HALF_D_PLUS_2 [4425] [] [] [] [] [4427,4428,4429,4430] CONDITIONAL_S
IDLE 4429 [(0,0)] HALF_D_PLUS_2 [4425] [] [] [] [] [4427,4428,4429,4430] CONDITIONAL_S
DISCARD 4430 [(0,1)] 0 [4425] [] [] [] [] [4427,4428,4429,4430] CONDITIONAL_S
IDLE 4431 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 4432 [(1,0)] D [] [] [] [] [] [] none
MERGE 4433 [(1,0),(0,0)] D [] [4435,4436,4437,4438] [] [] [((0,0),(1,0))] [] none
DISCARD 4434 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4435 [(1,0),(0,0)] D [4433] [] [] [] [((0,0),(1,0))] [4435,4436,4437,4438] CONDITIONAL_S
Y_MEAS 4436 [(1,0)] HALF_D_PLUS_2 [4433] [] [] [] [] [4435,4436,4437,4438] CONDITIONAL_S
IDLE 4437 [(0,0)] HALF_D_PLUS_2 [4433] [] [] [] [] [4435,4436,4437,4438] CONDITIONAL_S
DISCARD 4438 [(1,0)] 0 [4433] [] [] [] [] [4435,4436,4437,4438] CONDITIONAL_S
IDLE 4439 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 4440 [(0,1)] D [] [] [] [] [] [] none
MERGE 4441 [(0,1),(0,0)] D [] [4443,4444,4445,4446] [] [] [((0,0),(0,1))] [] none
DISCARD 4442 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4443 [(0,1),(0,0)] D [4441] [] [] [] [((0,0),(0,1))] [4443,4444,4445,4446] CONDITIONAL_S
Y_MEAS 4444 [(0,1)] HALF_D_PLUS_2 [4441] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
IDLE 4445 [(0,0)] HALF_D_PLUS_2 [4441] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
DISCARD 4446 [(0,1)] 0 [4441] [] [] [] [] [4443,4444,4445,4446] CONDITIONAL_S
IDLE 4447 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 4448 [(1,0)] D [] [] [] [] [] [] none
MERGE 4449 [(1,0),(0,0)] D [] [4451,4452,4453,4454] [] [] [((0,0),(1,0))] [] none
DISCARD 4450 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4451 [(1,0),(0,0)] D [4449] [] [] [] [((0,0),(1,0))] [4451,4452,4453,4454] CONDITIONAL_S
Y_MEAS 4452 [(1,0)] HALF_D_PLUS_2 [4449] [] [] [] [] [4451,4452,4453,4454] CONDITIONAL_S
IDLE 4453 [(0,0)] HALF_D_PLUS_2 [4449] [] [] [] [] [4451,4452,4453,4454] CONDITIONAL_S
DISCARD 4454 [(1,0)] 0 [4449] [] [] [] [] [4451,4452,4453,4454] CONDITIONAL_S
IDLE 4455 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 4456 [(0,1)] D [] [] [] [] [] [] none
MERGE 4457 [(0,1),(0,0)] D [] [4459,4460,4461,4462] [] [] [((0,0),(0,1))] [] none
DISCARD 4458 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4459 [(0,1),(0,0)] D [4457] [] [] [] [((0,0),(0,1))] [4459,4460,4461,4462] CONDITIONAL_S
Y_MEAS 4460 [(0,1)] HALF_D_PLUS_2 [4457] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
IDLE 4461 [(0,0)] HALF_D_PLUS_2 [4457] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
DISCARD 4462 [(0,1)] 0 [4457] [] [] [] [] [4459,4460,4461,4462] CONDITIONAL_S
IDLE 4463 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 4464 [(1,0)] D [] [] [] [] [] [] none
MERGE 4465 [(1,0),(0,0)] D [] [4467,4468,4469,4470] [] [] [((0,0),(1,0))] [] none
DISCARD 4466 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4467 [(1,0),(0,0)] D [4465] [] [] [] [((0,0),(1,0))] [4467,4468,4469,4470] CONDITIONAL_S
Y_MEAS 4468 [(1,0)] HALF_D_PLUS_2 [4465] [] [] [] [] [4467,4468,4469,4470] CONDITIONAL_S
IDLE 4469 [(0,0)] HALF_D_PLUS_2 [4465] [] [] [] [] [4467,4468,4469,4470] CONDITIONAL_S
DISCARD 4470 [(1,0)] 0 [4465] [] [] [] [] [4467,4468,4469,4470] CONDITIONAL_S
IDLE 4471 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 4472 [(0,1)] D [] [] [] [] [] [] none
MERGE 4473 [(0,1),(0,0)] D [] [4475,4476,4477,4478] [] [] [((0,0),(0,1))] [] none
DISCARD 4474 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4475 [(0,1),(0,0)] D [4473] [] [] [] [((0,0),(0,1))] [4475,4476,4477,4478] CONDITIONAL_S
Y_MEAS 4476 [(0,1)] HALF_D_PLUS_2 [4473] [] [] [] [] [4475,4476,4477,4478] CONDITIONAL_S
IDLE 4477 [(0,0)] HALF_D_PLUS_2 [4473] [] [] [] [] [4475,4476,4477,4478] CONDITIONAL_S
DISCARD 4478 [(0,1)] 0 [4473] [] [] [] [] [4475,4476,4477,4478] CONDITIONAL_S
IDLE 4479 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 4480 [(1,0)] D [] [] [] [] [] [] none
MERGE 4481 [(1,0),(0,0)] D [] [4483,4484,4485,4486] [] [] [((0,0),(1,0))] [] none
DISCARD 4482 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4483 [(1,0),(0,0)] D [4481] [] [] [] [((0,0),(1,0))] [4483,4484,4485,4486] CONDITIONAL_S
Y_MEAS 4484 [(1,0)] HALF_D_PLUS_2 [4481] [] [] [] [] [4483,4484,4485,4486] CONDITIONAL_S
IDLE 4485 [(0,0)] HALF_D_PLUS_2 [4481] [] [] [] [] [4483,4484,4485,4486] CONDITIONAL_S
DISCARD 4486 [(1,0)] 0 [4481] [] [] [] [] [4483,4484,4485,4486] CONDITIONAL_S
IDLE 4487 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4488 [(0,1)] D [] [] [] [] [] [] none
MERGE 4489 [(0,1),(0,0)] D [] [4491,4492,4493,4494] [] [] [((0,0),(0,1))] [] none
DISCARD 4490 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4491 [(0,1),(0,0)] D [4489] [] [] [] [((0,0),(0,1))] [4491,4492,4493,4494] CONDITIONAL_S
Y_MEAS 4492 [(0,1)] HALF_D_PLUS_2 [4489] [] [] [] [] [4491,4492,4493,4494] CONDITIONAL_S
IDLE 4493 [(0,0)] HALF_D_PLUS_2 [4489] [] [] [] [] [4491,4492,4493,4494] CONDITIONAL_S
DISCARD 4494 [(0,1)] 0 [4489] [] [] [] [] [4491,4492,4493,4494] CONDITIONAL_S
IDLE 4495 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 4496 [(1,0)] D [] [] [] [] [] [] none
MERGE 4497 [(1,0),(0,0)] D [] [4499,4500,4501,4502] [] [] [((0,0),(1,0))] [] none
DISCARD 4498 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4499 [(1,0),(0,0)] D [4497] [] [] [] [((0,0),(1,0))] [4499,4500,4501,4502] CONDITIONAL_S
Y_MEAS 4500 [(1,0)] HALF_D_PLUS_2 [4497] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
IDLE 4501 [(0,0)] HALF_D_PLUS_2 [4497] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
DISCARD 4502 [(1,0)] 0 [4497] [] [] [] [] [4499,4500,4501,4502] CONDITIONAL_S
IDLE 4503 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4504 [(0,1)] D [] [] [] [] [] [] none
MERGE 4505 [(0,1),(0,0)] D [] [4507,4508,4509,4510] [] [] [((0,0),(0,1))] [] none
DISCARD 4506 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4507 [(0,1),(0,0)] D [4505] [] [] [] [((0,0),(0,1))] [4507,4508,4509,4510] CONDITIONAL_S
Y_MEAS 4508 [(0,1)] HALF_D_PLUS_2 [4505] [] [] [] [] [4507,4508,4509,4510] CONDITIONAL_S
IDLE 4509 [(0,0)] HALF_D_PLUS_2 [4505] [] [] [] [] [4507,4508,4509,4510] CONDITIONAL_S
DISCARD 4510 [(0,1)] 0 [4505] [] [] [] [] [4507,4508,4509,4510] CONDITIONAL_S
IDLE 4511 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 4512 [(1,0)] D [] [] [] [] [] [] none
MERGE 4513 [(1,0),(0,0)] D [] [4515,4516,4517,4518] [] [] [((0,0),(1,0))] [] none
DISCARD 4514 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4515 [(1,0),(0,0)] D [4513] [] [] [] [((0,0),(1,0))] [4515,4516,4517,4518] CONDITIONAL_S
Y_MEAS 4516 [(1,0)] HALF_D_PLUS_2 [4513] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
IDLE 4517 [(0,0)] HALF_D_PLUS_2 [4513] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
DISCARD 4518 [(1,0)] 0 [4513] [] [] [] [] [4515,4516,4517,4518] CONDITIONAL_S
IDLE 4519 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4520 [(0,1)] D [] [] [] [] [] [] none
MERGE 4521 [(0,1),(0,0)] D [] [4523,4524,4525,4526] [] [] [((0,0),(0,1))] [] none
DISCARD 4522 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4523 [(0,1),(0,0)] D [4521] [] [] [] [((0,0),(0,1))] [4523,4524,4525,4526] CONDITIONAL_S
Y_MEAS 4524 [(0,1)] HALF_D_PLUS_2 [4521] [] [] [] [] [4523,4524,4525,4526] CONDITIONAL_S
IDLE 4525 [(0,0)] HALF_D_PLUS_2 [4521] [] [] [] [] [4523,4524,4525,4526] CONDITIONAL_S
DISCARD 4526 [(0,1)] 0 [4521] [] [] [] [] [4523,4524,4525,4526] CONDITIONAL_S
IDLE 4527 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 4528 [(1,0)] D [] [] [] [] [] [] none
MERGE 4529 [(1,0),(0,0)] D [] [4531,4532,4533,4534] [] [] [((0,0),(1,0))] [] none
DISCARD 4530 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4531 [(1,0),(0,0)] D [4529] [] [] [] [((0,0),(1,0))] [4531,4532,4533,4534] CONDITIONAL_S
Y_MEAS 4532 [(1,0)] HALF_D_PLUS_2 [4529] [] [] [] [] [4531,4532,4533,4534] CONDITIONAL_S
IDLE 4533 [(0,0)] HALF_D_PLUS_2 [4529] [] [] [] [] [4531,4532,4533,4534] CONDITIONAL_S
DISCARD 4534 [(1,0)] 0 [4529] [] [] [] [] [4531,4532,4533,4534] CONDITIONAL_S
IDLE 4535 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 4536 [(0,1)] D [] [] [] [] [] [] none
MERGE 4537 [(0,1),(0,0)] D [] [4539,4540,4541,4542] [] [] [((0,0),(0,1))] [] none
DISCARD 4538 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4539 [(0,1),(0,0)] D [4537] [] [] [] [((0,0),(0,1))] [4539,4540,4541,4542] CONDITIONAL_S
Y_MEAS 4540 [(0,1)] HALF_D_PLUS_2 [4537] [] [] [] [] [4539,4540,4541,4542] CONDITIONAL_S
IDLE 4541 [(0,0)] HALF_D_PLUS_2 [4537] [] [] [] [] [4539,4540,4541,4542] CONDITIONAL_S
DISCARD 4542 [(0,1)] 0 [4537] [] [] [] [] [4539,4540,4541,4542] CONDITIONAL_S
IDLE 4543 [(0,0)] 131 [] [] [] [] [] [] none
INJECT_T 4544 [(1,0)] D [] [] [] [] [] [] none
MERGE 4545 [(1,0),(0,0)] D [] [4547,4548,4549,4550] [] [] [((0,0),(1,0))] [] none
DISCARD 4546 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4547 [(1,0),(0,0)] D [4545] [] [] [] [((0,0),(1,0))] [4547,4548,4549,4550] CONDITIONAL_S
Y_MEAS 4548 [(1,0)] HALF_D_PLUS_2 [4545] [] [] [] [] [4547,4548,4549,4550] CONDITIONAL_S
IDLE 4549 [(0,0)] HALF_D_PLUS_2 [4545] [] [] [] [] [4547,4548,4549,4550] CONDITIONAL_S
DISCARD 4550 [(1,0)] 0 [4545] [] [] [] [] [4547,4548,4549,4550] CONDITIONAL_S
IDLE 4551 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 4552 [(0,1)] D [] [] [] [] [] [] none
MERGE 4553 [(0,1),(0,0)] D [] [4555,4556,4557,4558] [] [] [((0,0),(0,1))] [] none
DISCARD 4554 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4555 [(0,1),(0,0)] D [4553] [] [] [] [((0,0),(0,1))] [4555,4556,4557,4558] CONDITIONAL_S
Y_MEAS 4556 [(0,1)] HALF_D_PLUS_2 [4553] [] [] [] [] [4555,4556,4557,4558] CONDITIONAL_S
IDLE 4557 [(0,0)] HALF_D_PLUS_2 [4553] [] [] [] [] [4555,4556,4557,4558] CONDITIONAL_S
DISCARD 4558 [(0,1)] 0 [4553] [] [] [] [] [4555,4556,4557,4558] CONDITIONAL_S
IDLE 4559 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 4560 [(1,0)] D [] [] [] [] [] [] none
MERGE 4561 [(1,0),(0,0)] D [] [4563,4564,4565,4566] [] [] [((0,0),(1,0))] [] none
DISCARD 4562 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4563 [(1,0),(0,0)] D [4561] [] [] [] [((0,0),(1,0))] [4563,4564,4565,4566] CONDITIONAL_S
Y_MEAS 4564 [(1,0)] HALF_D_PLUS_2 [4561] [] [] [] [] [4563,4564,4565,4566] CONDITIONAL_S
IDLE 4565 [(0,0)] HALF_D_PLUS_2 [4561] [] [] [] [] [4563,4564,4565,4566] CONDITIONAL_S
DISCARD 4566 [(1,0)] 0 [4561] [] [] [] [] [4563,4564,4565,4566] CONDITIONAL_S
IDLE 4567 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4568 [(0,1)] D [] [] [] [] [] [] none
MERGE 4569 [(0,1),(0,0)] D [] [4571,4572,4573,4574] [] [] [((0,0),(0,1))] [] none
DISCARD 4570 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4571 [(0,1),(0,0)] D [4569] [] [] [] [((0,0),(0,1))] [4571,4572,4573,4574] CONDITIONAL_S
Y_MEAS 4572 [(0,1)] HALF_D_PLUS_2 [4569] [] [] [] [] [4571,4572,4573,4574] CONDITIONAL_S
IDLE 4573 [(0,0)] HALF_D_PLUS_2 [4569] [] [] [] [] [4571,4572,4573,4574] CONDITIONAL_S
DISCARD 4574 [(0,1)] 0 [4569] [] [] [] [] [4571,4572,4573,4574] CONDITIONAL_S
IDLE 4575 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 4576 [(1,0)] D [] [] [] [] [] [] none
MERGE 4577 [(1,0),(0,0)] D [] [4579,4580,4581,4582] [] [] [((0,0),(1,0))] [] none
DISCARD 4578 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4579 [(1,0),(0,0)] D [4577] [] [] [] [((0,0),(1,0))] [4579,4580,4581,4582] CONDITIONAL_S
Y_MEAS 4580 [(1,0)] HALF_D_PLUS_2 [4577] [] [] [] [] [4579,4580,4581,4582] CONDITIONAL_S
IDLE 4581 [(0,0)] HALF_D_PLUS_2 [4577] [] [] [] [] [4579,4580,4581,4582] CONDITIONAL_S
DISCARD 4582 [(1,0)] 0 [4577] [] [] [] [] [4579,4580,4581,4582] CONDITIONAL_S
IDLE 4583 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 4584 [(0,1)] D [] [] [] [] [] [] none
MERGE 4585 [(0,1),(0,0)] D [] [4587,4588,4589,4590] [] [] [((0,0),(0,1))] [] none
DISCARD 4586 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4587 [(0,1),(0,0)] D [4585] [] [] [] [((0,0),(0,1))] [4587,4588,4589,4590] CONDITIONAL_S
Y_MEAS 4588 [(0,1)] HALF_D_PLUS_2 [4585] [] [] [] [] [4587,4588,4589,4590] CONDITIONAL_S
IDLE 4589 [(0,0)] HALF_D_PLUS_2 [4585] [] [] [] [] [4587,4588,4589,4590] CONDITIONAL_S
DISCARD 4590 [(0,1)] 0 [4585] [] [] [] [] [4587,4588,4589,4590] CONDITIONAL_S
IDLE 4591 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 4592 [(1,0)] D [] [] [] [] [] [] none
MERGE 4593 [(1,0),(0,0)] D [] [4595,4596,4597,4598] [] [] [((0,0),(1,0))] [] none
DISCARD 4594 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4595 [(1,0),(0,0)] D [4593] [] [] [] [((0,0),(1,0))] [4595,4596,4597,4598] CONDITIONAL_S
Y_MEAS 4596 [(1,0)] HALF_D_PLUS_2 [4593] [] [] [] [] [4595,4596,4597,4598] CONDITIONAL_S
IDLE 4597 [(0,0)] HALF_D_PLUS_2 [4593] [] [] [] [] [4595,4596,4597,4598] CONDITIONAL_S
DISCARD 4598 [(1,0)] 0 [4593] [] [] [] [] [4595,4596,4597,4598] CONDITIONAL_S
IDLE 4599 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 4600 [(0,1)] D [] [] [] [] [] [] none
MERGE 4601 [(0,1),(0,0)] D [] [4603,4604,4605,4606] [] [] [((0,0),(0,1))] [] none
DISCARD 4602 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4603 [(0,1),(0,0)] D [4601] [] [] [] [((0,0),(0,1))] [4603,4604,4605,4606] CONDITIONAL_S
Y_MEAS 4604 [(0,1)] HALF_D_PLUS_2 [4601] [] [] [] [] [4603,4604,4605,4606] CONDITIONAL_S
IDLE 4605 [(0,0)] HALF_D_PLUS_2 [4601] [] [] [] [] [4603,4604,4605,4606] CONDITIONAL_S
DISCARD 4606 [(0,1)] 0 [4601] [] [] [] [] [4603,4604,4605,4606] CONDITIONAL_S
IDLE 4607 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4608 [(1,0)] D [] [] [] [] [] [] none
MERGE 4609 [(1,0),(0,0)] D [] [4611,4612,4613,4614] [] [] [((0,0),(1,0))] [] none
DISCARD 4610 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4611 [(1,0),(0,0)] D [4609] [] [] [] [((0,0),(1,0))] [4611,4612,4613,4614] CONDITIONAL_S
Y_MEAS 4612 [(1,0)] HALF_D_PLUS_2 [4609] [] [] [] [] [4611,4612,4613,4614] CONDITIONAL_S
IDLE 4613 [(0,0)] HALF_D_PLUS_2 [4609] [] [] [] [] [4611,4612,4613,4614] CONDITIONAL_S
DISCARD 4614 [(1,0)] 0 [4609] [] [] [] [] [4611,4612,4613,4614] CONDITIONAL_S
IDLE 4615 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4616 [(0,1)] D [] [] [] [] [] [] none
MERGE 4617 [(0,1),(0,0)] D [] [4619,4620,4621,4622] [] [] [((0,0),(0,1))] [] none
DISCARD 4618 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4619 [(0,1),(0,0)] D [4617] [] [] [] [((0,0),(0,1))] [4619,4620,4621,4622] CONDITIONAL_S
Y_MEAS 4620 [(0,1)] HALF_D_PLUS_2 [4617] [] [] [] [] [4619,4620,4621,4622] CONDITIONAL_S
IDLE 4621 [(0,0)] HALF_D_PLUS_2 [4617] [] [] [] [] [4619,4620,4621,4622] CONDITIONAL_S
DISCARD 4622 [(0,1)] 0 [4617] [] [] [] [] [4619,4620,4621,4622] CONDITIONAL_S
IDLE 4623 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 4624 [(1,0)] D [] [] [] [] [] [] none
MERGE 4625 [(1,0),(0,0)] D [] [4627,4628,4629,4630] [] [] [((0,0),(1,0))] [] none
DISCARD 4626 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4627 [(1,0),(0,0)] D [4625] [] [] [] [((0,0),(1,0))] [4627,4628,4629,4630] CONDITIONAL_S
Y_MEAS 4628 [(1,0)] HALF_D_PLUS_2 [4625] [] [] [] [] [4627,4628,4629,4630] CONDITIONAL_S
IDLE 4629 [(0,0)] HALF_D_PLUS_2 [4625] [] [] [] [] [4627,4628,4629,4630] CONDITIONAL_S
DISCARD 4630 [(1,0)] 0 [4625] [] [] [] [] [4627,4628,4629,4630] CONDITIONAL_S
IDLE 4631 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 4632 [(0,1)] D [] [] [] [] [] [] none
MERGE 4633 [(0,1),(0,0)] D [] [4635,4636,4637,4638] [] [] [((0,0),(0,1))] [] none
DISCARD 4634 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4635 [(0,1),(0,0)] D [4633] [] [] [] [((0,0),(0,1))] [4635,4636,4637,4638] CONDITIONAL_S
Y_MEAS 4636 [(0,1)] HALF_D_PLUS_2 [4633] [] [] [] [] [4635,4636,4637,4638] CONDITIONAL_S
IDLE 4637 [(0,0)] HALF_D_PLUS_2 [4633] [] [] [] [] [4635,4636,4637,4638] CONDITIONAL_S
DISCARD 4638 [(0,1)] 0 [4633] [] [] [] [] [4635,4636,4637,4638] CONDITIONAL_S
IDLE 4639 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 4640 [(1,0)] D [] [] [] [] [] [] none
MERGE 4641 [(1,0),(0,0)] D [] [4643,4644,4645,4646] [] [] [((0,0),(1,0))] [] none
DISCARD 4642 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4643 [(1,0),(0,0)] D [4641] [] [] [] [((0,0),(1,0))] [4643,4644,4645,4646] CONDITIONAL_S
Y_MEAS 4644 [(1,0)] HALF_D_PLUS_2 [4641] [] [] [] [] [4643,4644,4645,4646] CONDITIONAL_S
IDLE 4645 [(0,0)] HALF_D_PLUS_2 [4641] [] [] [] [] [4643,4644,4645,4646] CONDITIONAL_S
DISCARD 4646 [(1,0)] 0 [4641] [] [] [] [] [4643,4644,4645,4646] CONDITIONAL_S
IDLE 4647 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 4648 [(0,1)] D [] [] [] [] [] [] none
MERGE 4649 [(0,1),(0,0)] D [] [4651,4652,4653,4654] [] [] [((0,0),(0,1))] [] none
DISCARD 4650 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4651 [(0,1),(0,0)] D [4649] [] [] [] [((0,0),(0,1))] [4651,4652,4653,4654] CONDITIONAL_S
Y_MEAS 4652 [(0,1)] HALF_D_PLUS_2 [4649] [] [] [] [] [4651,4652,4653,4654] CONDITIONAL_S
IDLE 4653 [(0,0)] HALF_D_PLUS_2 [4649] [] [] [] [] [4651,4652,4653,4654] CONDITIONAL_S
DISCARD 4654 [(0,1)] 0 [4649] [] [] [] [] [4651,4652,4653,4654] CONDITIONAL_S
IDLE 4655 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 4656 [(1,0)] D [] [] [] [] [] [] none
MERGE 4657 [(1,0),(0,0)] D [] [4659,4660,4661,4662] [] [] [((0,0),(1,0))] [] none
DISCARD 4658 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4659 [(1,0),(0,0)] D [4657] [] [] [] [((0,0),(1,0))] [4659,4660,4661,4662] CONDITIONAL_S
Y_MEAS 4660 [(1,0)] HALF_D_PLUS_2 [4657] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
IDLE 4661 [(0,0)] HALF_D_PLUS_2 [4657] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
DISCARD 4662 [(1,0)] 0 [4657] [] [] [] [] [4659,4660,4661,4662] CONDITIONAL_S
IDLE 4663 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 4664 [(0,1)] D [] [] [] [] [] [] none
MERGE 4665 [(0,1),(0,0)] D [] [4667,4668,4669,4670] [] [] [((0,0),(0,1))] [] none
DISCARD 4666 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4667 [(0,1),(0,0)] D [4665] [] [] [] [((0,0),(0,1))] [4667,4668,4669,4670] CONDITIONAL_S
Y_MEAS 4668 [(0,1)] HALF_D_PLUS_2 [4665] [] [] [] [] [4667,4668,4669,4670] CONDITIONAL_S
IDLE 4669 [(0,0)] HALF_D_PLUS_2 [4665] [] [] [] [] [4667,4668,4669,4670] CONDITIONAL_S
DISCARD 4670 [(0,1)] 0 [4665] [] [] [] [] [4667,4668,4669,4670] CONDITIONAL_S
IDLE 4671 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 4672 [(1,0)] D [] [] [] [] [] [] none
MERGE 4673 [(1,0),(0,0)] D [] [4675,4676,4677,4678] [] [] [((0,0),(1,0))] [] none
DISCARD 4674 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4675 [(1,0),(0,0)] D [4673] [] [] [] [((0,0),(1,0))] [4675,4676,4677,4678] CONDITIONAL_S
Y_MEAS 4676 [(1,0)] HALF_D_PLUS_2 [4673] [] [] [] [] [4675,4676,4677,4678] CONDITIONAL_S
IDLE 4677 [(0,0)] HALF_D_PLUS_2 [4673] [] [] [] [] [4675,4676,4677,4678] CONDITIONAL_S
DISCARD 4678 [(1,0)] 0 [4673] [] [] [] [] [4675,4676,4677,4678] CONDITIONAL_S
IDLE 4679 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 4680 [(0,1)] D [] [] [] [] [] [] none
MERGE 4681 [(0,1),(0,0)] D [] [4683,4684,4685,4686] [] [] [((0,0),(0,1))] [] none
DISCARD 4682 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4683 [(0,1),(0,0)] D [4681] [] [] [] [((0,0),(0,1))] [4683,4684,4685,4686] CONDITIONAL_S
Y_MEAS 4684 [(0,1)] HALF_D_PLUS_2 [4681] [] [] [] [] [4683,4684,4685,4686] CONDITIONAL_S
IDLE 4685 [(0,0)] HALF_D_PLUS_2 [4681] [] [] [] [] [4683,4684,4685,4686] CONDITIONAL_S
DISCARD 4686 [(0,1)] 0 [4681] [] [] [] [] [4683,4684,4685,4686] CONDITIONAL_S
IDLE 4687 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4688 [(1,0)] D [] [] [] [] [] [] none
MERGE 4689 [(1,0),(0,0)] D [] [4691,4692,4693,4694] [] [] [((0,0),(1,0))] [] none
DISCARD 4690 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4691 [(1,0),(0,0)] D [4689] [] [] [] [((0,0),(1,0))] [4691,4692,4693,4694] CONDITIONAL_S
Y_MEAS 4692 [(1,0)] HALF_D_PLUS_2 [4689] [] [] [] [] [4691,4692,4693,4694] CONDITIONAL_S
IDLE 4693 [(0,0)] HALF_D_PLUS_2 [4689] [] [] [] [] [4691,4692,4693,4694] CONDITIONAL_S
DISCARD 4694 [(1,0)] 0 [4689] [] [] [] [] [4691,4692,4693,4694] CONDITIONAL_S
IDLE 4695 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 4696 [(0,1)] D [] [] [] [] [] [] none
MERGE 4697 [(0,1),(0,0)] D [] [4699,4700,4701,4702] [] [] [((0,0),(0,1))] [] none
DISCARD 4698 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4699 [(0,1),(0,0)] D [4697] [] [] [] [((0,0),(0,1))] [4699,4700,4701,4702] CONDITIONAL_S
Y_MEAS 4700 [(0,1)] HALF_D_PLUS_2 [4697] [] [] [] [] [4699,4700,4701,4702] CONDITIONAL_S
IDLE 4701 [(0,0)] HALF_D_PLUS_2 [4697] [] [] [] [] [4699,4700,4701,4702] CONDITIONAL_S
DISCARD 4702 [(0,1)] 0 [4697] [] [] [] [] [4699,4700,4701,4702] CONDITIONAL_S
IDLE 4703 [(0,0)] 106 [] [] [] [] [] [] none
INJECT_T 4704 [(1,0)] D [] [] [] [] [] [] none
MERGE 4705 [(1,0),(0,0)] D [] [4707,4708,4709,4710] [] [] [((0,0),(1,0))] [] none
DISCARD 4706 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4707 [(1,0),(0,0)] D [4705] [] [] [] [((0,0),(1,0))] [4707,4708,4709,4710] CONDITIONAL_S
Y_MEAS 4708 [(1,0)] HALF_D_PLUS_2 [4705] [] [] [] [] [4707,4708,4709,4710] CONDITIONAL_S
IDLE 4709 [(0,0)] HALF_D_PLUS_2 [4705] [] [] [] [] [4707,4708,4709,4710] CONDITIONAL_S
DISCARD 4710 [(1,0)] 0 [4705] [] [] [] [] [4707,4708,4709,4710] CONDITIONAL_S
IDLE 4711 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 4712 [(0,1)] D [] [] [] [] [] [] none
MERGE 4713 [(0,1),(0,0)] D [] [4715,4716,4717,4718] [] [] [((0,0),(0,1))] [] none
DISCARD 4714 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4715 [(0,1),(0,0)] D [4713] [] [] [] [((0,0),(0,1))] [4715,4716,4717,4718] CONDITIONAL_S
Y_MEAS 4716 [(0,1)] HALF_D_PLUS_2 [4713] [] [] [] [] [4715,4716,4717,4718] CONDITIONAL_S
IDLE 4717 [(0,0)] HALF_D_PLUS_2 [4713] [] [] [] [] [4715,4716,4717,4718] CONDITIONAL_S
DISCARD 4718 [(0,1)] 0 [4713] [] [] [] [] [4715,4716,4717,4718] CONDITIONAL_S
IDLE 4719 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4720 [(1,0)] D [] [] [] [] [] [] none
MERGE 4721 [(1,0),(0,0)] D [] [4723,4724,4725,4726] [] [] [((0,0),(1,0))] [] none
DISCARD 4722 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4723 [(1,0),(0,0)] D [4721] [] [] [] [((0,0),(1,0))] [4723,4724,4725,4726] CONDITIONAL_S
Y_MEAS 4724 [(1,0)] HALF_D_PLUS_2 [4721] [] [] [] [] [4723,4724,4725,4726] CONDITIONAL_S
IDLE 4725 [(0,0)] HALF_D_PLUS_2 [4721] [] [] [] [] [4723,4724,4725,4726] CONDITIONAL_S
DISCARD 4726 [(1,0)] 0 [4721] [] [] [] [] [4723,4724,4725,4726] CONDITIONAL_S
IDLE 4727 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4728 [(0,1)] D [] [] [] [] [] [] none
MERGE 4729 [(0,1),(0,0)] D [] [4731,4732,4733,4734] [] [] [((0,0),(0,1))] [] none
DISCARD 4730 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4731 [(0,1),(0,0)] D [4729] [] [] [] [((0,0),(0,1))] [4731,4732,4733,4734] CONDITIONAL_S
Y_MEAS 4732 [(0,1)] HALF_D_PLUS_2 [4729] [] [] [] [] [4731,4732,4733,4734] CONDITIONAL_S
IDLE 4733 [(0,0)] HALF_D_PLUS_2 [4729] [] [] [] [] [4731,4732,4733,4734] CONDITIONAL_S
DISCARD 4734 [(0,1)] 0 [4729] [] [] [] [] [4731,4732,4733,4734] CONDITIONAL_S
IDLE 4735 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 4736 [(1,0)] D [] [] [] [] [] [] none
MERGE 4737 [(1,0),(0,0)] D [] [4739,4740,4741,4742] [] [] [((0,0),(1,0))] [] none
DISCARD 4738 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4739 [(1,0),(0,0)] D [4737] [] [] [] [((0,0),(1,0))] [4739,4740,4741,4742] CONDITIONAL_S
Y_MEAS 4740 [(1,0)] HALF_D_PLUS_2 [4737] [] [] [] [] [4739,4740,4741,4742] CONDITIONAL_S
IDLE 4741 [(0,0)] HALF_D_PLUS_2 [4737] [] [] [] [] [4739,4740,4741,4742] CONDITIONAL_S
DISCARD 4742 [(1,0)] 0 [4737] [] [] [] [] [4739,4740,4741,4742] CONDITIONAL_S
IDLE 4743 [(0,0)] 144 [] [] [] [] [] [] none
INJECT_T 4744 [(0,1)] D [] [] [] [] [] [] none
MERGE 4745 [(0,1),(0,0)] D [] [4747,4748,4749,4750] [] [] [((0,0),(0,1))] [] none
DISCARD 4746 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4747 [(0,1),(0,0)] D [4745] [] [] [] [((0,0),(0,1))] [4747,4748,4749,4750] CONDITIONAL_S
Y_MEAS 4748 [(0,1)] HALF_D_PLUS_2 [4745] [] [] [] [] [4747,4748,4749,4750] CONDITIONAL_S
IDLE 4749 [(0,0)] HALF_D_PLUS_2 [4745] [] [] [] [] [4747,4748,4749,4750] CONDITIONAL_S
DISCARD 4750 [(0,1)] 0 [4745] [] [] [] [] [4747,4748,4749,4750] CONDITIONAL_S
IDLE 4751 [(0,0)] 54 [] [] [] [] [] [] none
INJECT_T 4752 [(1,0)] D [] [] [] [] [] [] none
MERGE 4753 [(1,0),(0,0)] D [] [4755,4756,4757,4758] [] [] [((0,0),(1,0))] [] none
DISCARD 4754 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4755 [(1,0),(0,0)] D [4753] [] [] [] [((0,0),(1,0))] [4755,4756,4757,4758] CONDITIONAL_S
Y_MEAS 4756 [(1,0)] HALF_D_PLUS_2 [4753] [] [] [] [] [4755,4756,4757,4758] CONDITIONAL_S
IDLE 4757 [(0,0)] HALF_D_PLUS_2 [4753] [] [] [] [] [4755,4756,4757,4758] CONDITIONAL_S
DISCARD 4758 [(1,0)] 0 [4753] [] [] [] [] [4755,4756,4757,4758] CONDITIONAL_S
IDLE 4759 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 4760 [(0,1)] D [] [] [] [] [] [] none
MERGE 4761 [(0,1),(0,0)] D [] [4763,4764,4765,4766] [] [] [((0,0),(0,1))] [] none
DISCARD 4762 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4763 [(0,1),(0,0)] D [4761] [] [] [] [((0,0),(0,1))] [4763,4764,4765,4766] CONDITIONAL_S
Y_MEAS 4764 [(0,1)] HALF_D_PLUS_2 [4761] [] [] [] [] [4763,4764,4765,4766] CONDITIONAL_S
IDLE 4765 [(0,0)] HALF_D_PLUS_2 [4761] [] [] [] [] [4763,4764,4765,4766] CONDITIONAL_S
DISCARD 4766 [(0,1)] 0 [4761] [] [] [] [] [4763,4764,4765,4766] CONDITIONAL_S
IDLE 4767 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4768 [(1,0)] D [] [] [] [] [] [] none
MERGE 4769 [(1,0),(0,0)] D [] [4771,4772,4773,4774] [] [] [((0,0),(1,0))] [] none
DISCARD 4770 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4771 [(1,0),(0,0)] D [4769] [] [] [] [((0,0),(1,0))] [4771,4772,4773,4774] CONDITIONAL_S
Y_MEAS 4772 [(1,0)] HALF_D_PLUS_2 [4769] [] [] [] [] [4771,4772,4773,4774] CONDITIONAL_S
IDLE 4773 [(0,0)] HALF_D_PLUS_2 [4769] [] [] [] [] [4771,4772,4773,4774] CONDITIONAL_S
DISCARD 4774 [(1,0)] 0 [4769] [] [] [] [] [4771,4772,4773,4774] CONDITIONAL_S
IDLE 4775 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 4776 [(0,1)] D [] [] [] [] [] [] none
MERGE 4777 [(0,1),(0,0)] D [] [4779,4780,4781,4782] [] [] [((0,0),(0,1))] [] none
DISCARD 4778 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4779 [(0,1),(0,0)] D [4777] [] [] [] [((0,0),(0,1))] [4779,4780,4781,4782] CONDITIONAL_S
Y_MEAS 4780 [(0,1)] HALF_D_PLUS_2 [4777] [] [] [] [] [4779,4780,4781,4782] CONDITIONAL_S
IDLE 4781 [(0,0)] HALF_D_PLUS_2 [4777] [] [] [] [] [4779,4780,4781,4782] CONDITIONAL_S
DISCARD 4782 [(0,1)] 0 [4777] [] [] [] [] [4779,4780,4781,4782] CONDITIONAL_S
IDLE 4783 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4784 [(1,0)] D [] [] [] [] [] [] none
MERGE 4785 [(1,0),(0,0)] D [] [4787,4788,4789,4790] [] [] [((0,0),(1,0))] [] none
DISCARD 4786 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4787 [(1,0),(0,0)] D [4785] [] [] [] [((0,0),(1,0))] [4787,4788,4789,4790] CONDITIONAL_S
Y_MEAS 4788 [(1,0)] HALF_D_PLUS_2 [4785] [] [] [] [] [4787,4788,4789,4790] CONDITIONAL_S
IDLE 4789 [(0,0)] HALF_D_PLUS_2 [4785] [] [] [] [] [4787,4788,4789,4790] CONDITIONAL_S
DISCARD 4790 [(1,0)] 0 [4785] [] [] [] [] [4787,4788,4789,4790] CONDITIONAL_S
IDLE 4791 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 4792 [(0,1)] D [] [] [] [] [] [] none
MERGE 4793 [(0,1),(0,0)] D [] [4795,4796,4797,4798] [] [] [((0,0),(0,1))] [] none
DISCARD 4794 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4795 [(0,1),(0,0)] D [4793] [] [] [] [((0,0),(0,1))] [4795,4796,4797,4798] CONDITIONAL_S
Y_MEAS 4796 [(0,1)] HALF_D_PLUS_2 [4793] [] [] [] [] [4795,4796,4797,4798] CONDITIONAL_S
IDLE 4797 [(0,0)] HALF_D_PLUS_2 [4793] [] [] [] [] [4795,4796,4797,4798] CONDITIONAL_S
DISCARD 4798 [(0,1)] 0 [4793] [] [] [] [] [4795,4796,4797,4798] CONDITIONAL_S
IDLE 4799 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 4800 [(1,0)] D [] [] [] [] [] [] none
MERGE 4801 [(1,0),(0,0)] D [] [4803,4804,4805,4806] [] [] [((0,0),(1,0))] [] none
DISCARD 4802 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4803 [(1,0),(0,0)] D [4801] [] [] [] [((0,0),(1,0))] [4803,4804,4805,4806] CONDITIONAL_S
Y_MEAS 4804 [(1,0)] HALF_D_PLUS_2 [4801] [] [] [] [] [4803,4804,4805,4806] CONDITIONAL_S
IDLE 4805 [(0,0)] HALF_D_PLUS_2 [4801] [] [] [] [] [4803,4804,4805,4806] CONDITIONAL_S
DISCARD 4806 [(1,0)] 0 [4801] [] [] [] [] [4803,4804,4805,4806] CONDITIONAL_S
IDLE 4807 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 4808 [(0,1)] D [] [] [] [] [] [] none
MERGE 4809 [(0,1),(0,0)] D [] [4811,4812,4813,4814] [] [] [((0,0),(0,1))] [] none
DISCARD 4810 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4811 [(0,1),(0,0)] D [4809] [] [] [] [((0,0),(0,1))] [4811,4812,4813,4814] CONDITIONAL_S
Y_MEAS 4812 [(0,1)] HALF_D_PLUS_2 [4809] [] [] [] [] [4811,4812,4813,4814] CONDITIONAL_S
IDLE 4813 [(0,0)] HALF_D_PLUS_2 [4809] [] [] [] [] [4811,4812,4813,4814] CONDITIONAL_S
DISCARD 4814 [(0,1)] 0 [4809] [] [] [] [] [4811,4812,4813,4814] CONDITIONAL_S
IDLE 4815 [(0,0)] 172 [] [] [] [] [] [] none
INJECT_T 4816 [(1,0)] D [] [] [] [] [] [] none
MERGE 4817 [(1,0),(0,0)] D [] [4819,4820,4821,4822] [] [] [((0,0),(1,0))] [] none
DISCARD 4818 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4819 [(1,0),(0,0)] D [4817] [] [] [] [((0,0),(1,0))] [4819,4820,4821,4822] CONDITIONAL_S
Y_MEAS 4820 [(1,0)] HALF_D_PLUS_2 [4817] [] [] [] [] [4819,4820,4821,4822] CONDITIONAL_S
IDLE 4821 [(0,0)] HALF_D_PLUS_2 [4817] [] [] [] [] [4819,4820,4821,4822] CONDITIONAL_S
DISCARD 4822 [(1,0)] 0 [4817] [] [] [] [] [4819,4820,4821,4822] CONDITIONAL_S
IDLE 4823 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 4824 [(0,1)] D [] [] [] [] [] [] none
MERGE 4825 [(0,1),(0,0)] D [] [4827,4828,4829,4830] [] [] [((0,0),(0,1))] [] none
DISCARD 4826 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4827 [(0,1),(0,0)] D [4825] [] [] [] [((0,0),(0,1))] [4827,4828,4829,4830] CONDITIONAL_S
Y_MEAS 4828 [(0,1)] HALF_D_PLUS_2 [4825] [] [] [] [] [4827,4828,4829,4830] CONDITIONAL_S
IDLE 4829 [(0,0)] HALF_D_PLUS_2 [4825] [] [] [] [] [4827,4828,4829,4830] CONDITIONAL_S
DISCARD 4830 [(0,1)] 0 [4825] [] [] [] [] [4827,4828,4829,4830] CONDITIONAL_S
IDLE 4831 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 4832 [(1,0)] D [] [] [] [] [] [] none
MERGE 4833 [(1,0),(0,0)] D [] [4835,4836,4837,4838] [] [] [((0,0),(1,0))] [] none
DISCARD 4834 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4835 [(1,0),(0,0)] D [4833] [] [] [] [((0,0),(1,0))] [4835,4836,4837,4838] CONDITIONAL_S
Y_MEAS 4836 [(1,0)] HALF_D_PLUS_2 [4833] [] [] [] [] [4835,4836,4837,4838] CONDITIONAL_S
IDLE 4837 [(0,0)] HALF_D_PLUS_2 [4833] [] [] [] [] [4835,4836,4837,4838] CONDITIONAL_S
DISCARD 4838 [(1,0)] 0 [4833] [] [] [] [] [4835,4836,4837,4838] CONDITIONAL_S
IDLE 4839 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 4840 [(0,1)] D [] [] [] [] [] [] none
MERGE 4841 [(0,1),(0,0)] D [] [4843,4844,4845,4846] [] [] [((0,0),(0,1))] [] none
DISCARD 4842 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4843 [(0,1),(0,0)] D [4841] [] [] [] [((0,0),(0,1))] [4843,4844,4845,4846] CONDITIONAL_S
Y_MEAS 4844 [(0,1)] HALF_D_PLUS_2 [4841] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
IDLE 4845 [(0,0)] HALF_D_PLUS_2 [4841] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
DISCARD 4846 [(0,1)] 0 [4841] [] [] [] [] [4843,4844,4845,4846] CONDITIONAL_S
IDLE 4847 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 4848 [(1,0)] D [] [] [] [] [] [] none
MERGE 4849 [(1,0),(0,0)] D [] [4851,4852,4853,4854] [] [] [((0,0),(1,0))] [] none
DISCARD 4850 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4851 [(1,0),(0,0)] D [4849] [] [] [] [((0,0),(1,0))] [4851,4852,4853,4854] CONDITIONAL_S
Y_MEAS 4852 [(1,0)] HALF_D_PLUS_2 [4849] [] [] [] [] [4851,4852,4853,4854] CONDITIONAL_S
IDLE 4853 [(0,0)] HALF_D_PLUS_2 [4849] [] [] [] [] [4851,4852,4853,4854] CONDITIONAL_S
DISCARD 4854 [(1,0)] 0 [4849] [] [] [] [] [4851,4852,4853,4854] CONDITIONAL_S
IDLE 4855 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 4856 [(0,1)] D [] [] [] [] [] [] none
MERGE 4857 [(0,1),(0,0)] D [] [4859,4860,4861,4862] [] [] [((0,0),(0,1))] [] none
DISCARD 4858 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4859 [(0,1),(0,0)] D [4857] [] [] [] [((0,0),(0,1))] [4859,4860,4861,4862] CONDITIONAL_S
Y_MEAS 4860 [(0,1)] HALF_D_PLUS_2 [4857] [] [] [] [] [4859,4860,4861,4862] CONDITIONAL_S
IDLE 4861 [(0,0)] HALF_D_PLUS_2 [4857] [] [] [] [] [4859,4860,4861,4862] CONDITIONAL_S
DISCARD 4862 [(0,1)] 0 [4857] [] [] [] [] [4859,4860,4861,4862] CONDITIONAL_S
IDLE 4863 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4864 [(1,0)] D [] [] [] [] [] [] none
MERGE 4865 [(1,0),(0,0)] D [] [4867,4868,4869,4870] [] [] [((0,0),(1,0))] [] none
DISCARD 4866 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4867 [(1,0),(0,0)] D [4865] [] [] [] [((0,0),(1,0))] [4867,4868,4869,4870] CONDITIONAL_S
Y_MEAS 4868 [(1,0)] HALF_D_PLUS_2 [4865] [] [] [] [] [4867,4868,4869,4870] CONDITIONAL_S
IDLE 4869 [(0,0)] HALF_D_PLUS_2 [4865] [] [] [] [] [4867,4868,4869,4870] CONDITIONAL_S
DISCARD 4870 [(1,0)] 0 [4865] [] [] [] [] [4867,4868,4869,4870] CONDITIONAL_S
IDLE 4871 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 4872 [(0,1)] D [] [] [] [] [] [] none
MERGE 4873 [(0,1),(0,0)] D [] [4875,4876,4877,4878] [] [] [((0,0),(0,1))] [] none
DISCARD 4874 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4875 [(0,1),(0,0)] D [4873] [] [] [] [((0,0),(0,1))] [4875,4876,4877,4878] CONDITIONAL_S
Y_MEAS 4876 [(0,1)] HALF_D_PLUS_2 [4873] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
IDLE 4877 [(0,0)] HALF_D_PLUS_2 [4873] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
DISCARD 4878 [(0,1)] 0 [4873] [] [] [] [] [4875,4876,4877,4878] CONDITIONAL_S
IDLE 4879 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 4880 [(1,0)] D [] [] [] [] [] [] none
MERGE 4881 [(1,0),(0,0)] D [] [4883,4884,4885,4886] [] [] [((0,0),(1,0))] [] none
DISCARD 4882 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4883 [(1,0),(0,0)] D [4881] [] [] [] [((0,0),(1,0))] [4883,4884,4885,4886] CONDITIONAL_S
Y_MEAS 4884 [(1,0)] HALF_D_PLUS_2 [4881] [] [] [] [] [4883,4884,4885,4886] CONDITIONAL_S
IDLE 4885 [(0,0)] HALF_D_PLUS_2 [4881] [] [] [] [] [4883,4884,4885,4886] CONDITIONAL_S
DISCARD 4886 [(1,0)] 0 [4881] [] [] [] [] [4883,4884,4885,4886] CONDITIONAL_S
IDLE 4887 [(0,0)] 105 [] [] [] [] [] [] none
INJECT_T 4888 [(0,1)] D [] [] [] [] [] [] none
MERGE 4889 [(0,1),(0,0)] D [] [4891,4892,4893,4894] [] [] [((0,0),(0,1))] [] none
DISCARD 4890 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4891 [(0,1),(0,0)] D [4889] [] [] [] [((0,0),(0,1))] [4891,4892,4893,4894] CONDITIONAL_S
Y_MEAS 4892 [(0,1)] HALF_D_PLUS_2 [4889] [] [] [] [] [4891,4892,4893,4894] CONDITIONAL_S
IDLE 4893 [(0,0)] HALF_D_PLUS_2 [4889] [] [] [] [] [4891,4892,4893,4894] CONDITIONAL_S
DISCARD 4894 [(0,1)] 0 [4889] [] [] [] [] [4891,4892,4893,4894] CONDITIONAL_S
IDLE 4895 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 4896 [(1,0)] D [] [] [] [] [] [] none
MERGE 4897 [(1,0),(0,0)] D [] [4899,4900,4901,4902] [] [] [((0,0),(1,0))] [] none
DISCARD 4898 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4899 [(1,0),(0,0)] D [4897] [] [] [] [((0,0),(1,0))] [4899,4900,4901,4902] CONDITIONAL_S
Y_MEAS 4900 [(1,0)] HALF_D_PLUS_2 [4897] [] [] [] [] [4899,4900,4901,4902] CONDITIONAL_S
IDLE 4901 [(0,0)] HALF_D_PLUS_2 [4897] [] [] [] [] [4899,4900,4901,4902] CONDITIONAL_S
DISCARD 4902 [(1,0)] 0 [4897] [] [] [] [] [4899,4900,4901,4902] CONDITIONAL_S
IDLE 4903 [(0,0)] 74 [] [] [] [] [] [] none
INJECT_T 4904 [(0,1)] D [] [] [] [] [] [] none
MERGE 4905 [(0,1),(0,0)] D [] [4907,4908,4909,4910] [] [] [((0,0),(0,1))] [] none
DISCARD 4906 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4907 [(0,1),(0,0)] D [4905] [] [] [] [((0,0),(0,1))] [4907,4908,4909,4910] CONDITIONAL_S
Y_MEAS 4908 [(0,1)] HALF_D_PLUS_2 [4905] [] [] [] [] [4907,4908,4909,4910] CONDITIONAL_S
IDLE 4909 [(0,0)] HALF_D_PLUS_2 [4905] [] [] [] [] [4907,4908,4909,4910] CONDITIONAL_S
DISCARD 4910 [(0,1)] 0 [4905] [] [] [] [] [4907,4908,4909,4910] CONDITIONAL_S
IDLE 4911 [(0,0)] 80 [] [] [] [] [] [] none
INJECT_T 4912 [(1,0)] D [] [] [] [] [] [] none
MERGE 4913 [(1,0),(0,0)] D [] [4915,4916,4917,4918] [] [] [((0,0),(1,0))] [] none
DISCARD 4914 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4915 [(1,0),(0,0)] D [4913] [] [] [] [((0,0),(1,0))] [4915,4916,4917,4918] CONDITIONAL_S
Y_MEAS 4916 [(1,0)] HALF_D_PLUS_2 [4913] [] [] [] [] [4915,4916,4917,4918] CONDITIONAL_S
IDLE 4917 [(0,0)] HALF_D_PLUS_2 [4913] [] [] [] [] [4915,4916,4917,4918] CONDITIONAL_S
DISCARD 4918 [(1,0)] 0 [4913] [] [] [] [] [4915,4916,4917,4918] CONDITIONAL_S
IDLE 4919 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 4920 [(0,1)] D [] [] [] [] [] [] none
MERGE 4921 [(0,1),(0,0)] D [] [4923,4924,4925,4926] [] [] [((0,0),(0,1))] [] none
DISCARD 4922 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4923 [(0,1),(0,0)] D [4921] [] [] [] [((0,0),(0,1))] [4923,4924,4925,4926] CONDITIONAL_S
Y_MEAS 4924 [(0,1)] HALF_D_PLUS_2 [4921] [] [] [] [] [4923,4924,4925,4926] CONDITIONAL_S
IDLE 4925 [(0,0)] HALF_D_PLUS_2 [4921] [] [] [] [] [4923,4924,4925,4926] CONDITIONAL_S
DISCARD 4926 [(0,1)] 0 [4921] [] [] [] [] [4923,4924,4925,4926] CONDITIONAL_S
IDLE 4927 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 4928 [(1,0)] D [] [] [] [] [] [] none
MERGE 4929 [(1,0),(0,0)] D [] [4931,4932,4933,4934] [] [] [((0,0),(1,0))] [] none
DISCARD 4930 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4931 [(1,0),(0,0)] D [4929] [] [] [] [((0,0),(1,0))] [4931,4932,4933,4934] CONDITIONAL_S
Y_MEAS 4932 [(1,0)] HALF_D_PLUS_2 [4929] [] [] [] [] [4931,4932,4933,4934] CONDITIONAL_S
IDLE 4933 [(0,0)] HALF_D_PLUS_2 [4929] [] [] [] [] [4931,4932,4933,4934] CONDITIONAL_S
DISCARD 4934 [(1,0)] 0 [4929] [] [] [] [] [4931,4932,4933,4934] CONDITIONAL_S
IDLE 4935 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 4936 [(0,1)] D [] [] [] [] [] [] none
MERGE 4937 [(0,1),(0,0)] D [] [4939,4940,4941,4942] [] [] [((0,0),(0,1))] [] none
DISCARD 4938 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4939 [(0,1),(0,0)] D [4937] [] [] [] [((0,0),(0,1))] [4939,4940,4941,4942] CONDITIONAL_S
Y_MEAS 4940 [(0,1)] HALF_D_PLUS_2 [4937] [] [] [] [] [4939,4940,4941,4942] CONDITIONAL_S
IDLE 4941 [(0,0)] HALF_D_PLUS_2 [4937] [] [] [] [] [4939,4940,4941,4942] CONDITIONAL_S
DISCARD 4942 [(0,1)] 0 [4937] [] [] [] [] [4939,4940,4941,4942] CONDITIONAL_S
IDLE 4943 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 4944 [(1,0)] D [] [] [] [] [] [] none
MERGE 4945 [(1,0),(0,0)] D [] [4947,4948,4949,4950] [] [] [((0,0),(1,0))] [] none
DISCARD 4946 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4947 [(1,0),(0,0)] D [4945] [] [] [] [((0,0),(1,0))] [4947,4948,4949,4950] CONDITIONAL_S
Y_MEAS 4948 [(1,0)] HALF_D_PLUS_2 [4945] [] [] [] [] [4947,4948,4949,4950] CONDITIONAL_S
IDLE 4949 [(0,0)] HALF_D_PLUS_2 [4945] [] [] [] [] [4947,4948,4949,4950] CONDITIONAL_S
DISCARD 4950 [(1,0)] 0 [4945] [] [] [] [] [4947,4948,4949,4950] CONDITIONAL_S
IDLE 4951 [(0,0)] 111 [] [] [] [] [] [] none
INJECT_T 4952 [(0,1)] D [] [] [] [] [] [] none
MERGE 4953 [(0,1),(0,0)] D [] [4955,4956,4957,4958] [] [] [((0,0),(0,1))] [] none
DISCARD 4954 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4955 [(0,1),(0,0)] D [4953] [] [] [] [((0,0),(0,1))] [4955,4956,4957,4958] CONDITIONAL_S
Y_MEAS 4956 [(0,1)] HALF_D_PLUS_2 [4953] [] [] [] [] [4955,4956,4957,4958] CONDITIONAL_S
IDLE 4957 [(0,0)] HALF_D_PLUS_2 [4953] [] [] [] [] [4955,4956,4957,4958] CONDITIONAL_S
DISCARD 4958 [(0,1)] 0 [4953] [] [] [] [] [4955,4956,4957,4958] CONDITIONAL_S
IDLE 4959 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 4960 [(1,0)] D [] [] [] [] [] [] none
MERGE 4961 [(1,0),(0,0)] D [] [4963,4964,4965,4966] [] [] [((0,0),(1,0))] [] none
DISCARD 4962 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4963 [(1,0),(0,0)] D [4961] [] [] [] [((0,0),(1,0))] [4963,4964,4965,4966] CONDITIONAL_S
Y_MEAS 4964 [(1,0)] HALF_D_PLUS_2 [4961] [] [] [] [] [4963,4964,4965,4966] CONDITIONAL_S
IDLE 4965 [(0,0)] HALF_D_PLUS_2 [4961] [] [] [] [] [4963,4964,4965,4966] CONDITIONAL_S
DISCARD 4966 [(1,0)] 0 [4961] [] [] [] [] [4963,4964,4965,4966] CONDITIONAL_S
IDLE 4967 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 4968 [(0,1)] D [] [] [] [] [] [] none
MERGE 4969 [(0,1),(0,0)] D [] [4971,4972,4973,4974] [] [] [((0,0),(0,1))] [] none
DISCARD 4970 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4971 [(0,1),(0,0)] D [4969] [] [] [] [((0,0),(0,1))] [4971,4972,4973,4974] CONDITIONAL_S
Y_MEAS 4972 [(0,1)] HALF_D_PLUS_2 [4969] [] [] [] [] [4971,4972,4973,4974] CONDITIONAL_S
IDLE 4973 [(0,0)] HALF_D_PLUS_2 [4969] [] [] [] [] [4971,4972,4973,4974] CONDITIONAL_S
DISCARD 4974 [(0,1)] 0 [4969] [] [] [] [] [4971,4972,4973,4974] CONDITIONAL_S
IDLE 4975 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 4976 [(1,0)] D [] [] [] [] [] [] none
MERGE 4977 [(1,0),(0,0)] D [] [4979,4980,4981,4982] [] [] [((0,0),(1,0))] [] none
DISCARD 4978 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4979 [(1,0),(0,0)] D [4977] [] [] [] [((0,0),(1,0))] [4979,4980,4981,4982] CONDITIONAL_S
Y_MEAS 4980 [(1,0)] HALF_D_PLUS_2 [4977] [] [] [] [] [4979,4980,4981,4982] CONDITIONAL_S
IDLE 4981 [(0,0)] HALF_D_PLUS_2 [4977] [] [] [] [] [4979,4980,4981,4982] CONDITIONAL_S
DISCARD 4982 [(1,0)] 0 [4977] [] [] [] [] [4979,4980,4981,4982] CONDITIONAL_S
IDLE 4983 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 4984 [(0,1)] D [] [] [] [] [] [] none
MERGE 4985 [(0,1),(0,0)] D [] [4987,4988,4989,4990] [] [] [((0,0),(0,1))] [] none
DISCARD 4986 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 4987 [(0,1),(0,0)] D [4985] [] [] [] [((0,0),(0,1))] [4987,4988,4989,4990] CONDITIONAL_S
Y_MEAS 4988 [(0,1)] HALF_D_PLUS_2 [4985] [] [] [] [] [4987,4988,4989,4990] CONDITIONAL_S
IDLE 4989 [(0,0)] HALF_D_PLUS_2 [4985] [] [] [] [] [4987,4988,4989,4990] CONDITIONAL_S
DISCARD 4990 [(0,1)] 0 [4985] [] [] [] [] [4987,4988,4989,4990] CONDITIONAL_S
IDLE 4991 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 4992 [(1,0)] D [] [] [] [] [] [] none
MERGE 4993 [(1,0),(0,0)] D [] [4995,4996,4997,4998] [] [] [((0,0),(1,0))] [] none
DISCARD 4994 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 4995 [(1,0),(0,0)] D [4993] [] [] [] [((0,0),(1,0))] [4995,4996,4997,4998] CONDITIONAL_S
Y_MEAS 4996 [(1,0)] HALF_D_PLUS_2 [4993] [] [] [] [] [4995,4996,4997,4998] CONDITIONAL_S
IDLE 4997 [(0,0)] HALF_D_PLUS_2 [4993] [] [] [] [] [4995,4996,4997,4998] CONDITIONAL_S
DISCARD 4998 [(1,0)] 0 [4993] [] [] [] [] [4995,4996,4997,4998] CONDITIONAL_S
IDLE 4999 [(0,0)] 195 [] [] [] [] [] [] none
INJECT_T 5000 [(0,1)] D [] [] [] [] [] [] none
MERGE 5001 [(0,1),(0,0)] D [] [5003,5004,5005,5006] [] [] [((0,0),(0,1))] [] none
DISCARD 5002 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5003 [(0,1),(0,0)] D [5001] [] [] [] [((0,0),(0,1))] [5003,5004,5005,5006] CONDITIONAL_S
Y_MEAS 5004 [(0,1)] HALF_D_PLUS_2 [5001] [] [] [] [] [5003,5004,5005,5006] CONDITIONAL_S
IDLE 5005 [(0,0)] HALF_D_PLUS_2 [5001] [] [] [] [] [5003,5004,5005,5006] CONDITIONAL_S
DISCARD 5006 [(0,1)] 0 [5001] [] [] [] [] [5003,5004,5005,5006] CONDITIONAL_S
IDLE 5007 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5008 [(1,0)] D [] [] [] [] [] [] none
MERGE 5009 [(1,0),(0,0)] D [] [5011,5012,5013,5014] [] [] [((0,0),(1,0))] [] none
DISCARD 5010 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5011 [(1,0),(0,0)] D [5009] [] [] [] [((0,0),(1,0))] [5011,5012,5013,5014] CONDITIONAL_S
Y_MEAS 5012 [(1,0)] HALF_D_PLUS_2 [5009] [] [] [] [] [5011,5012,5013,5014] CONDITIONAL_S
IDLE 5013 [(0,0)] HALF_D_PLUS_2 [5009] [] [] [] [] [5011,5012,5013,5014] CONDITIONAL_S
DISCARD 5014 [(1,0)] 0 [5009] [] [] [] [] [5011,5012,5013,5014] CONDITIONAL_S
IDLE 5015 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5016 [(0,1)] D [] [] [] [] [] [] none
MERGE 5017 [(0,1),(0,0)] D [] [5019,5020,5021,5022] [] [] [((0,0),(0,1))] [] none
DISCARD 5018 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5019 [(0,1),(0,0)] D [5017] [] [] [] [((0,0),(0,1))] [5019,5020,5021,5022] CONDITIONAL_S
Y_MEAS 5020 [(0,1)] HALF_D_PLUS_2 [5017] [] [] [] [] [5019,5020,5021,5022] CONDITIONAL_S
IDLE 5021 [(0,0)] HALF_D_PLUS_2 [5017] [] [] [] [] [5019,5020,5021,5022] CONDITIONAL_S
DISCARD 5022 [(0,1)] 0 [5017] [] [] [] [] [5019,5020,5021,5022] CONDITIONAL_S
IDLE 5023 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5024 [(1,0)] D [] [] [] [] [] [] none
MERGE 5025 [(1,0),(0,0)] D [] [5027,5028,5029,5030] [] [] [((0,0),(1,0))] [] none
DISCARD 5026 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5027 [(1,0),(0,0)] D [5025] [] [] [] [((0,0),(1,0))] [5027,5028,5029,5030] CONDITIONAL_S
Y_MEAS 5028 [(1,0)] HALF_D_PLUS_2 [5025] [] [] [] [] [5027,5028,5029,5030] CONDITIONAL_S
IDLE 5029 [(0,0)] HALF_D_PLUS_2 [5025] [] [] [] [] [5027,5028,5029,5030] CONDITIONAL_S
DISCARD 5030 [(1,0)] 0 [5025] [] [] [] [] [5027,5028,5029,5030] CONDITIONAL_S
IDLE 5031 [(0,0)] 28 [] [] [] [] [] [] none
INJECT_T 5032 [(0,1)] D [] [] [] [] [] [] none
MERGE 5033 [(0,1),(0,0)] D [] [5035,5036,5037,5038] [] [] [((0,0),(0,1))] [] none
DISCARD 5034 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5035 [(0,1),(0,0)] D [5033] [] [] [] [((0,0),(0,1))] [5035,5036,5037,5038] CONDITIONAL_S
Y_MEAS 5036 [(0,1)] HALF_D_PLUS_2 [5033] [] [] [] [] [5035,5036,5037,5038] CONDITIONAL_S
IDLE 5037 [(0,0)] HALF_D_PLUS_2 [5033] [] [] [] [] [5035,5036,5037,5038] CONDITIONAL_S
DISCARD 5038 [(0,1)] 0 [5033] [] [] [] [] [5035,5036,5037,5038] CONDITIONAL_S
IDLE 5039 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5040 [(1,0)] D [] [] [] [] [] [] none
MERGE 5041 [(1,0),(0,0)] D [] [5043,5044,5045,5046] [] [] [((0,0),(1,0))] [] none
DISCARD 5042 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5043 [(1,0),(0,0)] D [5041] [] [] [] [((0,0),(1,0))] [5043,5044,5045,5046] CONDITIONAL_S
Y_MEAS 5044 [(1,0)] HALF_D_PLUS_2 [5041] [] [] [] [] [5043,5044,5045,5046] CONDITIONAL_S
IDLE 5045 [(0,0)] HALF_D_PLUS_2 [5041] [] [] [] [] [5043,5044,5045,5046] CONDITIONAL_S
DISCARD 5046 [(1,0)] 0 [5041] [] [] [] [] [5043,5044,5045,5046] CONDITIONAL_S
IDLE 5047 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 5048 [(0,1)] D [] [] [] [] [] [] none
MERGE 5049 [(0,1),(0,0)] D [] [5051,5052,5053,5054] [] [] [((0,0),(0,1))] [] none
DISCARD 5050 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5051 [(0,1),(0,0)] D [5049] [] [] [] [((0,0),(0,1))] [5051,5052,5053,5054] CONDITIONAL_S
Y_MEAS 5052 [(0,1)] HALF_D_PLUS_2 [5049] [] [] [] [] [5051,5052,5053,5054] CONDITIONAL_S
IDLE 5053 [(0,0)] HALF_D_PLUS_2 [5049] [] [] [] [] [5051,5052,5053,5054] CONDITIONAL_S
DISCARD 5054 [(0,1)] 0 [5049] [] [] [] [] [5051,5052,5053,5054] CONDITIONAL_S
IDLE 5055 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 5056 [(1,0)] D [] [] [] [] [] [] none
MERGE 5057 [(1,0),(0,0)] D [] [5059,5060,5061,5062] [] [] [((0,0),(1,0))] [] none
DISCARD 5058 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5059 [(1,0),(0,0)] D [5057] [] [] [] [((0,0),(1,0))] [5059,5060,5061,5062] CONDITIONAL_S
Y_MEAS 5060 [(1,0)] HALF_D_PLUS_2 [5057] [] [] [] [] [5059,5060,5061,5062] CONDITIONAL_S
IDLE 5061 [(0,0)] HALF_D_PLUS_2 [5057] [] [] [] [] [5059,5060,5061,5062] CONDITIONAL_S
DISCARD 5062 [(1,0)] 0 [5057] [] [] [] [] [5059,5060,5061,5062] CONDITIONAL_S
IDLE 5063 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5064 [(0,1)] D [] [] [] [] [] [] none
MERGE 5065 [(0,1),(0,0)] D [] [5067,5068,5069,5070] [] [] [((0,0),(0,1))] [] none
DISCARD 5066 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5067 [(0,1),(0,0)] D [5065] [] [] [] [((0,0),(0,1))] [5067,5068,5069,5070] CONDITIONAL_S
Y_MEAS 5068 [(0,1)] HALF_D_PLUS_2 [5065] [] [] [] [] [5067,5068,5069,5070] CONDITIONAL_S
IDLE 5069 [(0,0)] HALF_D_PLUS_2 [5065] [] [] [] [] [5067,5068,5069,5070] CONDITIONAL_S
DISCARD 5070 [(0,1)] 0 [5065] [] [] [] [] [5067,5068,5069,5070] CONDITIONAL_S
IDLE 5071 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 5072 [(1,0)] D [] [] [] [] [] [] none
MERGE 5073 [(1,0),(0,0)] D [] [5075,5076,5077,5078] [] [] [((0,0),(1,0))] [] none
DISCARD 5074 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5075 [(1,0),(0,0)] D [5073] [] [] [] [((0,0),(1,0))] [5075,5076,5077,5078] CONDITIONAL_S
Y_MEAS 5076 [(1,0)] HALF_D_PLUS_2 [5073] [] [] [] [] [5075,5076,5077,5078] CONDITIONAL_S
IDLE 5077 [(0,0)] HALF_D_PLUS_2 [5073] [] [] [] [] [5075,5076,5077,5078] CONDITIONAL_S
DISCARD 5078 [(1,0)] 0 [5073] [] [] [] [] [5075,5076,5077,5078] CONDITIONAL_S
IDLE 5079 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5080 [(0,1)] D [] [] [] [] [] [] none
MERGE 5081 [(0,1),(0,0)] D [] [5083,5084,5085,5086] [] [] [((0,0),(0,1))] [] none
DISCARD 5082 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5083 [(0,1),(0,0)] D [5081] [] [] [] [((0,0),(0,1))] [5083,5084,5085,5086] CONDITIONAL_S
Y_MEAS 5084 [(0,1)] HALF_D_PLUS_2 [5081] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
IDLE 5085 [(0,0)] HALF_D_PLUS_2 [5081] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
DISCARD 5086 [(0,1)] 0 [5081] [] [] [] [] [5083,5084,5085,5086] CONDITIONAL_S
IDLE 5087 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 5088 [(1,0)] D [] [] [] [] [] [] none
MERGE 5089 [(1,0),(0,0)] D [] [5091,5092,5093,5094] [] [] [((0,0),(1,0))] [] none
DISCARD 5090 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5091 [(1,0),(0,0)] D [5089] [] [] [] [((0,0),(1,0))] [5091,5092,5093,5094] CONDITIONAL_S
Y_MEAS 5092 [(1,0)] HALF_D_PLUS_2 [5089] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
IDLE 5093 [(0,0)] HALF_D_PLUS_2 [5089] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
DISCARD 5094 [(1,0)] 0 [5089] [] [] [] [] [5091,5092,5093,5094] CONDITIONAL_S
IDLE 5095 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 5096 [(0,1)] D [] [] [] [] [] [] none
MERGE 5097 [(0,1),(0,0)] D [] [5099,5100,5101,5102] [] [] [((0,0),(0,1))] [] none
DISCARD 5098 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5099 [(0,1),(0,0)] D [5097] [] [] [] [((0,0),(0,1))] [5099,5100,5101,5102] CONDITIONAL_S
Y_MEAS 5100 [(0,1)] HALF_D_PLUS_2 [5097] [] [] [] [] [5099,5100,5101,5102] CONDITIONAL_S
IDLE 5101 [(0,0)] HALF_D_PLUS_2 [5097] [] [] [] [] [5099,5100,5101,5102] CONDITIONAL_S
DISCARD 5102 [(0,1)] 0 [5097] [] [] [] [] [5099,5100,5101,5102] CONDITIONAL_S
IDLE 5103 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5104 [(1,0)] D [] [] [] [] [] [] none
MERGE 5105 [(1,0),(0,0)] D [] [5107,5108,5109,5110] [] [] [((0,0),(1,0))] [] none
DISCARD 5106 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5107 [(1,0),(0,0)] D [5105] [] [] [] [((0,0),(1,0))] [5107,5108,5109,5110] CONDITIONAL_S
Y_MEAS 5108 [(1,0)] HALF_D_PLUS_2 [5105] [] [] [] [] [5107,5108,5109,5110] CONDITIONAL_S
IDLE 5109 [(0,0)] HALF_D_PLUS_2 [5105] [] [] [] [] [5107,5108,5109,5110] CONDITIONAL_S
DISCARD 5110 [(1,0)] 0 [5105] [] [] [] [] [5107,5108,5109,5110] CONDITIONAL_S
IDLE 5111 [(0,0)] 150 [] [] [] [] [] [] none
INJECT_T 5112 [(0,1)] D [] [] [] [] [] [] none
MERGE 5113 [(0,1),(0,0)] D [] [5115,5116,5117,5118] [] [] [((0,0),(0,1))] [] none
DISCARD 5114 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5115 [(0,1),(0,0)] D [5113] [] [] [] [((0,0),(0,1))] [5115,5116,5117,5118] CONDITIONAL_S
Y_MEAS 5116 [(0,1)] HALF_D_PLUS_2 [5113] [] [] [] [] [5115,5116,5117,5118] CONDITIONAL_S
IDLE 5117 [(0,0)] HALF_D_PLUS_2 [5113] [] [] [] [] [5115,5116,5117,5118] CONDITIONAL_S
DISCARD 5118 [(0,1)] 0 [5113] [] [] [] [] [5115,5116,5117,5118] CONDITIONAL_S
IDLE 5119 [(0,0)] 2 [] [] [] [] [] [] none
INJECT_T 5120 [(1,0)] D [] [] [] [] [] [] none
MERGE 5121 [(1,0),(0,0)] D [] [5123,5124,5125,5126] [] [] [((0,0),(1,0))] [] none
DISCARD 5122 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5123 [(1,0),(0,0)] D [5121] [] [] [] [((0,0),(1,0))] [5123,5124,5125,5126] CONDITIONAL_S
Y_MEAS 5124 [(1,0)] HALF_D_PLUS_2 [5121] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
IDLE 5125 [(0,0)] HALF_D_PLUS_2 [5121] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
DISCARD 5126 [(1,0)] 0 [5121] [] [] [] [] [5123,5124,5125,5126] CONDITIONAL_S
IDLE 5127 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5128 [(0,1)] D [] [] [] [] [] [] none
MERGE 5129 [(0,1),(0,0)] D [] [5131,5132,5133,5134] [] [] [((0,0),(0,1))] [] none
DISCARD 5130 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5131 [(0,1),(0,0)] D [5129] [] [] [] [((0,0),(0,1))] [5131,5132,5133,5134] CONDITIONAL_S
Y_MEAS 5132 [(0,1)] HALF_D_PLUS_2 [5129] [] [] [] [] [5131,5132,5133,5134] CONDITIONAL_S
IDLE 5133 [(0,0)] HALF_D_PLUS_2 [5129] [] [] [] [] [5131,5132,5133,5134] CONDITIONAL_S
DISCARD 5134 [(0,1)] 0 [5129] [] [] [] [] [5131,5132,5133,5134] CONDITIONAL_S
IDLE 5135 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 5136 [(1,0)] D [] [] [] [] [] [] none
MERGE 5137 [(1,0),(0,0)] D [] [5139,5140,5141,5142] [] [] [((0,0),(1,0))] [] none
DISCARD 5138 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5139 [(1,0),(0,0)] D [5137] [] [] [] [((0,0),(1,0))] [5139,5140,5141,5142] CONDITIONAL_S
Y_MEAS 5140 [(1,0)] HALF_D_PLUS_2 [5137] [] [] [] [] [5139,5140,5141,5142] CONDITIONAL_S
IDLE 5141 [(0,0)] HALF_D_PLUS_2 [5137] [] [] [] [] [5139,5140,5141,5142] CONDITIONAL_S
DISCARD 5142 [(1,0)] 0 [5137] [] [] [] [] [5139,5140,5141,5142] CONDITIONAL_S
IDLE 5143 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 5144 [(0,1)] D [] [] [] [] [] [] none
MERGE 5145 [(0,1),(0,0)] D [] [5147,5148,5149,5150] [] [] [((0,0),(0,1))] [] none
DISCARD 5146 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5147 [(0,1),(0,0)] D [5145] [] [] [] [((0,0),(0,1))] [5147,5148,5149,5150] CONDITIONAL_S
Y_MEAS 5148 [(0,1)] HALF_D_PLUS_2 [5145] [] [] [] [] [5147,5148,5149,5150] CONDITIONAL_S
IDLE 5149 [(0,0)] HALF_D_PLUS_2 [5145] [] [] [] [] [5147,5148,5149,5150] CONDITIONAL_S
DISCARD 5150 [(0,1)] 0 [5145] [] [] [] [] [5147,5148,5149,5150] CONDITIONAL_S
IDLE 5151 [(0,0)] 90 [] [] [] [] [] [] none
INJECT_T 5152 [(1,0)] D [] [] [] [] [] [] none
MERGE 5153 [(1,0),(0,0)] D [] [5155,5156,5157,5158] [] [] [((0,0),(1,0))] [] none
DISCARD 5154 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5155 [(1,0),(0,0)] D [5153] [] [] [] [((0,0),(1,0))] [5155,5156,5157,5158] CONDITIONAL_S
Y_MEAS 5156 [(1,0)] HALF_D_PLUS_2 [5153] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
IDLE 5157 [(0,0)] HALF_D_PLUS_2 [5153] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
DISCARD 5158 [(1,0)] 0 [5153] [] [] [] [] [5155,5156,5157,5158] CONDITIONAL_S
IDLE 5159 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 5160 [(0,1)] D [] [] [] [] [] [] none
MERGE 5161 [(0,1),(0,0)] D [] [5163,5164,5165,5166] [] [] [((0,0),(0,1))] [] none
DISCARD 5162 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5163 [(0,1),(0,0)] D [5161] [] [] [] [((0,0),(0,1))] [5163,5164,5165,5166] CONDITIONAL_S
Y_MEAS 5164 [(0,1)] HALF_D_PLUS_2 [5161] [] [] [] [] [5163,5164,5165,5166] CONDITIONAL_S
IDLE 5165 [(0,0)] HALF_D_PLUS_2 [5161] [] [] [] [] [5163,5164,5165,5166] CONDITIONAL_S
DISCARD 5166 [(0,1)] 0 [5161] [] [] [] [] [5163,5164,5165,5166] CONDITIONAL_S
IDLE 5167 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 5168 [(1,0)] D [] [] [] [] [] [] none
MERGE 5169 [(1,0),(0,0)] D [] [5171,5172,5173,5174] [] [] [((0,0),(1,0))] [] none
DISCARD 5170 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5171 [(1,0),(0,0)] D [5169] [] [] [] [((0,0),(1,0))] [5171,5172,5173,5174] CONDITIONAL_S
Y_MEAS 5172 [(1,0)] HALF_D_PLUS_2 [5169] [] [] [] [] [5171,5172,5173,5174] CONDITIONAL_S
IDLE 5173 [(0,0)] HALF_D_PLUS_2 [5169] [] [] [] [] [5171,5172,5173,5174] CONDITIONAL_S
DISCARD 5174 [(1,0)] 0 [5169] [] [] [] [] [5171,5172,5173,5174] CONDITIONAL_S
IDLE 5175 [(0,0)] 146 [] [] [] [] [] [] none
INJECT_T 5176 [(0,1)] D [] [] [] [] [] [] none
MERGE 5177 [(0,1),(0,0)] D [] [5179,5180,5181,5182] [] [] [((0,0),(0,1))] [] none
DISCARD 5178 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5179 [(0,1),(0,0)] D [5177] [] [] [] [((0,0),(0,1))] [5179,5180,5181,5182] CONDITIONAL_S
Y_MEAS 5180 [(0,1)] HALF_D_PLUS_2 [5177] [] [] [] [] [5179,5180,5181,5182] CONDITIONAL_S
IDLE 5181 [(0,0)] HALF_D_PLUS_2 [5177] [] [] [] [] [5179,5180,5181,5182] CONDITIONAL_S
DISCARD 5182 [(0,1)] 0 [5177] [] [] [] [] [5179,5180,5181,5182] CONDITIONAL_S
IDLE 5183 [(0,0)] 38 [] [] [] [] [] [] none
INJECT_T 5184 [(1,0)] D [] [] [] [] [] [] none
MERGE 5185 [(1,0),(0,0)] D [] [5187,5188,5189,5190] [] [] [((0,0),(1,0))] [] none
DISCARD 5186 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5187 [(1,0),(0,0)] D [5185] [] [] [] [((0,0),(1,0))] [5187,5188,5189,5190] CONDITIONAL_S
Y_MEAS 5188 [(1,0)] HALF_D_PLUS_2 [5185] [] [] [] [] [5187,5188,5189,5190] CONDITIONAL_S
IDLE 5189 [(0,0)] HALF_D_PLUS_2 [5185] [] [] [] [] [5187,5188,5189,5190] CONDITIONAL_S
DISCARD 5190 [(1,0)] 0 [5185] [] [] [] [] [5187,5188,5189,5190] CONDITIONAL_S
IDLE 5191 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 5192 [(0,1)] D [] [] [] [] [] [] none
MERGE 5193 [(0,1),(0,0)] D [] [5195,5196,5197,5198] [] [] [((0,0),(0,1))] [] none
DISCARD 5194 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5195 [(0,1),(0,0)] D [5193] [] [] [] [((0,0),(0,1))] [5195,5196,5197,5198] CONDITIONAL_S
Y_MEAS 5196 [(0,1)] HALF_D_PLUS_2 [5193] [] [] [] [] [5195,5196,5197,5198] CONDITIONAL_S
IDLE 5197 [(0,0)] HALF_D_PLUS_2 [5193] [] [] [] [] [5195,5196,5197,5198] CONDITIONAL_S
DISCARD 5198 [(0,1)] 0 [5193] [] [] [] [] [5195,5196,5197,5198] CONDITIONAL_S
IDLE 5199 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 5200 [(1,0)] D [] [] [] [] [] [] none
MERGE 5201 [(1,0),(0,0)] D [] [5203,5204,5205,5206] [] [] [((0,0),(1,0))] [] none
DISCARD 5202 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5203 [(1,0),(0,0)] D [5201] [] [] [] [((0,0),(1,0))] [5203,5204,5205,5206] CONDITIONAL_S
Y_MEAS 5204 [(1,0)] HALF_D_PLUS_2 [5201] [] [] [] [] [5203,5204,5205,5206] CONDITIONAL_S
IDLE 5205 [(0,0)] HALF_D_PLUS_2 [5201] [] [] [] [] [5203,5204,5205,5206] CONDITIONAL_S
DISCARD 5206 [(1,0)] 0 [5201] [] [] [] [] [5203,5204,5205,5206] CONDITIONAL_S
IDLE 5207 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 5208 [(0,1)] D [] [] [] [] [] [] none
MERGE 5209 [(0,1),(0,0)] D [] [5211,5212,5213,5214] [] [] [((0,0),(0,1))] [] none
DISCARD 5210 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5211 [(0,1),(0,0)] D [5209] [] [] [] [((0,0),(0,1))] [5211,5212,5213,5214] CONDITIONAL_S
Y_MEAS 5212 [(0,1)] HALF_D_PLUS_2 [5209] [] [] [] [] [5211,5212,5213,5214] CONDITIONAL_S
IDLE 5213 [(0,0)] HALF_D_PLUS_2 [5209] [] [] [] [] [5211,5212,5213,5214] CONDITIONAL_S
DISCARD 5214 [(0,1)] 0 [5209] [] [] [] [] [5211,5212,5213,5214] CONDITIONAL_S
IDLE 5215 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5216 [(1,0)] D [] [] [] [] [] [] none
MERGE 5217 [(1,0),(0,0)] D [] [5219,5220,5221,5222] [] [] [((0,0),(1,0))] [] none
DISCARD 5218 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5219 [(1,0),(0,0)] D [5217] [] [] [] [((0,0),(1,0))] [5219,5220,5221,5222] CONDITIONAL_S
Y_MEAS 5220 [(1,0)] HALF_D_PLUS_2 [5217] [] [] [] [] [5219,5220,5221,5222] CONDITIONAL_S
IDLE 5221 [(0,0)] HALF_D_PLUS_2 [5217] [] [] [] [] [5219,5220,5221,5222] CONDITIONAL_S
DISCARD 5222 [(1,0)] 0 [5217] [] [] [] [] [5219,5220,5221,5222] CONDITIONAL_S
IDLE 5223 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 5224 [(0,1)] D [] [] [] [] [] [] none
MERGE 5225 [(0,1),(0,0)] D [] [5227,5228,5229,5230] [] [] [((0,0),(0,1))] [] none
DISCARD 5226 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5227 [(0,1),(0,0)] D [5225] [] [] [] [((0,0),(0,1))] [5227,5228,5229,5230] CONDITIONAL_S
Y_MEAS 5228 [(0,1)] HALF_D_PLUS_2 [5225] [] [] [] [] [5227,5228,5229,5230] CONDITIONAL_S
IDLE 5229 [(0,0)] HALF_D_PLUS_2 [5225] [] [] [] [] [5227,5228,5229,5230] CONDITIONAL_S
DISCARD 5230 [(0,1)] 0 [5225] [] [] [] [] [5227,5228,5229,5230] CONDITIONAL_S
IDLE 5231 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5232 [(1,0)] D [] [] [] [] [] [] none
MERGE 5233 [(1,0),(0,0)] D [] [5235,5236,5237,5238] [] [] [((0,0),(1,0))] [] none
DISCARD 5234 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5235 [(1,0),(0,0)] D [5233] [] [] [] [((0,0),(1,0))] [5235,5236,5237,5238] CONDITIONAL_S
Y_MEAS 5236 [(1,0)] HALF_D_PLUS_2 [5233] [] [] [] [] [5235,5236,5237,5238] CONDITIONAL_S
IDLE 5237 [(0,0)] HALF_D_PLUS_2 [5233] [] [] [] [] [5235,5236,5237,5238] CONDITIONAL_S
DISCARD 5238 [(1,0)] 0 [5233] [] [] [] [] [5235,5236,5237,5238] CONDITIONAL_S
INJECT_T 5239 [(0,1)] D [] [] [] [] [] [] none
MERGE 5240 [(0,1),(0,0)] D [] [5242,5243,5244,5245] [] [] [((0,0),(0,1))] [] none
DISCARD 5241 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5242 [(0,1),(0,0)] D [5240] [] [] [] [((0,0),(0,1))] [5242,5243,5244,5245] CONDITIONAL_S
Y_MEAS 5243 [(0,1)] HALF_D_PLUS_2 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5244 [(0,0)] HALF_D_PLUS_2 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
DISCARD 5245 [(0,1)] 0 [5240] [] [] [] [] [5242,5243,5244,5245] CONDITIONAL_S
IDLE 5246 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5247 [(1,0)] D [] [] [] [] [] [] none
MERGE 5248 [(1,0),(0,0)] D [] [5250,5251,5252,5253] [] [] [((0,0),(1,0))] [] none
DISCARD 5249 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5250 [(1,0),(0,0)] D [5248] [] [] [] [((0,0),(1,0))] [5250,5251,5252,5253] CONDITIONAL_S
Y_MEAS 5251 [(1,0)] HALF_D_PLUS_2 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
IDLE 5252 [(0,0)] HALF_D_PLUS_2 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
DISCARD 5253 [(1,0)] 0 [5248] [] [] [] [] [5250,5251,5252,5253] CONDITIONAL_S
IDLE 5254 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 5255 [(0,1)] D [] [] [] [] [] [] none
MERGE 5256 [(0,1),(0,0)] D [] [5258,5259,5260,5261] [] [] [((0,0),(0,1))] [] none
DISCARD 5257 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5258 [(0,1),(0,0)] D [5256] [] [] [] [((0,0),(0,1))] [5258,5259,5260,5261] CONDITIONAL_S
Y_MEAS 5259 [(0,1)] HALF_D_PLUS_2 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
IDLE 5260 [(0,0)] HALF_D_PLUS_2 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
DISCARD 5261 [(0,1)] 0 [5256] [] [] [] [] [5258,5259,5260,5261] CONDITIONAL_S
IDLE 5262 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 5263 [(1,0)] D [] [] [] [] [] [] none
MERGE 5264 [(1,0),(0,0)] D [] [5266,5267,5268,5269] [] [] [((0,0),(1,0))] [] none
DISCARD 5265 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5266 [(1,0),(0,0)] D [5264] [] [] [] [((0,0),(1,0))] [5266,5267,5268,5269] CONDITIONAL_S
Y_MEAS 5267 [(1,0)] HALF_D_PLUS_2 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5268 [(0,0)] HALF_D_PLUS_2 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
DISCARD 5269 [(1,0)] 0 [5264] [] [] [] [] [5266,5267,5268,5269] CONDITIONAL_S
IDLE 5270 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 5271 [(0,1)] D [] [] [] [] [] [] none
MERGE 5272 [(0,1),(0,0)] D [] [5274,5275,5276,5277] [] [] [((0,0),(0,1))] [] none
DISCARD 5273 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5274 [(0,1),(0,0)] D [5272] [] [] [] [((0,0),(0,1))] [5274,5275,5276,5277] CONDITIONAL_S
Y_MEAS 5275 [(0,1)] HALF_D_PLUS_2 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
IDLE 5276 [(0,0)] HALF_D_PLUS_2 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
DISCARD 5277 [(0,1)] 0 [5272] [] [] [] [] [5274,5275,5276,5277] CONDITIONAL_S
IDLE 5278 [(0,0)] 185 [] [] [] [] [] [] none
INJECT_T 5279 [(1,0)] D [] [] [] [] [] [] none
MERGE 5280 [(1,0),(0,0)] D [] [5282,5283,5284,5285] [] [] [((0,0),(1,0))] [] none
DISCARD 5281 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5282 [(1,0),(0,0)] D [5280] [] [] [] [((0,0),(1,0))] [5282,5283,5284,5285] CONDITIONAL_S
Y_MEAS 5283 [(1,0)] HALF_D_PLUS_2 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5284 [(0,0)] HALF_D_PLUS_2 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
DISCARD 5285 [(1,0)] 0 [5280] [] [] [] [] [5282,5283,5284,5285] CONDITIONAL_S
IDLE 5286 [(0,0)] 123 [] [] [] [] [] [] none
INJECT_T 5287 [(0,1)] D [] [] [] [] [] [] none
MERGE 5288 [(0,1),(0,0)] D [] [5290,5291,5292,5293] [] [] [((0,0),(0,1))] [] none
DISCARD 5289 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5290 [(0,1),(0,0)] D [5288] [] [] [] [((0,0),(0,1))] [5290,5291,5292,5293] CONDITIONAL_S
Y_MEAS 5291 [(0,1)] HALF_D_PLUS_2 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
IDLE 5292 [(0,0)] HALF_D_PLUS_2 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
DISCARD 5293 [(0,1)] 0 [5288] [] [] [] [] [5290,5291,5292,5293] CONDITIONAL_S
IDLE 5294 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 5295 [(1,0)] D [] [] [] [] [] [] none
MERGE 5296 [(1,0),(0,0)] D [] [5298,5299,5300,5301] [] [] [((0,0),(1,0))] [] none
DISCARD 5297 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5298 [(1,0),(0,0)] D [5296] [] [] [] [((0,0),(1,0))] [5298,5299,5300,5301] CONDITIONAL_S
Y_MEAS 5299 [(1,0)] HALF_D_PLUS_2 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5300 [(0,0)] HALF_D_PLUS_2 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
DISCARD 5301 [(1,0)] 0 [5296] [] [] [] [] [5298,5299,5300,5301] CONDITIONAL_S
IDLE 5302 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 5303 [(0,1)] D [] [] [] [] [] [] none
MERGE 5304 [(0,1),(0,0)] D [] [5306,5307,5308,5309] [] [] [((0,0),(0,1))] [] none
DISCARD 5305 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5306 [(0,1),(0,0)] D [5304] [] [] [] [((0,0),(0,1))] [5306,5307,5308,5309] CONDITIONAL_S
Y_MEAS 5307 [(0,1)] HALF_D_PLUS_2 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
IDLE 5308 [(0,0)] HALF_D_PLUS_2 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
DISCARD 5309 [(0,1)] 0 [5304] [] [] [] [] [5306,5307,5308,5309] CONDITIONAL_S
IDLE 5310 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 5311 [(1,0)] D [] [] [] [] [] [] none
MERGE 5312 [(1,0),(0,0)] D [] [5314,5315,5316,5317] [] [] [((0,0),(1,0))] [] none
DISCARD 5313 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5314 [(1,0),(0,0)] D [5312] [] [] [] [((0,0),(1,0))] [5314,5315,5316,5317] CONDITIONAL_S
Y_MEAS 5315 [(1,0)] HALF_D_PLUS_2 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
IDLE 5316 [(0,0)] HALF_D_PLUS_2 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
DISCARD 5317 [(1,0)] 0 [5312] [] [] [] [] [5314,5315,5316,5317] CONDITIONAL_S
INJECT_T 5318 [(0,1)] D [] [] [] [] [] [] none
MERGE 5319 [(0,1),(0,0)] D [] [5321,5322,5323,5324] [] [] [((0,0),(0,1))] [] none
DISCARD 5320 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5321 [(0,1),(0,0)] D [5319] [] [] [] [((0,0),(0,1))] [5321,5322,5323,5324] CONDITIONAL_S
Y_MEAS 5322 [(0,1)] HALF_D_PLUS_2 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5323 [(0,0)] HALF_D_PLUS_2 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
DISCARD 5324 [(0,1)] 0 [5319] [] [] [] [] [5321,5322,5323,5324] CONDITIONAL_S
IDLE 5325 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5326 [(1,0)] D [] [] [] [] [] [] none
MERGE 5327 [(1,0),(0,0)] D [] [5329,5330,5331,5332] [] [] [((0,0),(1,0))] [] none
DISCARD 5328 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5329 [(1,0),(0,0)] D [5327] [] [] [] [((0,0),(1,0))] [5329,5330,5331,5332] CONDITIONAL_S
Y_MEAS 5330 [(1,0)] HALF_D_PLUS_2 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
IDLE 5331 [(0,0)] HALF_D_PLUS_2 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
DISCARD 5332 [(1,0)] 0 [5327] [] [] [] [] [5329,5330,5331,5332] CONDITIONAL_S
IDLE 5333 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 5334 [(0,1)] D [] [] [] [] [] [] none
MERGE 5335 [(0,1),(0,0)] D [] [5337,5338,5339,5340] [] [] [((0,0),(0,1))] [] none
DISCARD 5336 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5337 [(0,1),(0,0)] D [5335] [] [] [] [((0,0),(0,1))] [5337,5338,5339,5340] CONDITIONAL_S
Y_MEAS 5338 [(0,1)] HALF_D_PLUS_2 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5339 [(0,0)] HALF_D_PLUS_2 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
DISCARD 5340 [(0,1)] 0 [5335] [] [] [] [] [5337,5338,5339,5340] CONDITIONAL_S
IDLE 5341 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5342 [(1,0)] D [] [] [] [] [] [] none
MERGE 5343 [(1,0),(0,0)] D [] [5345,5346,5347,5348] [] [] [((0,0),(1,0))] [] none
DISCARD 5344 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5345 [(1,0),(0,0)] D [5343] [] [] [] [((0,0),(1,0))] [5345,5346,5347,5348] CONDITIONAL_S
Y_MEAS 5346 [(1,0)] HALF_D_PLUS_2 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
IDLE 5347 [(0,0)] HALF_D_PLUS_2 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
DISCARD 5348 [(1,0)] 0 [5343] [] [] [] [] [5345,5346,5347,5348] CONDITIONAL_S
IDLE 5349 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5350 [(0,1)] D [] [] [] [] [] [] none
MERGE 5351 [(0,1),(0,0)] D [] [5353,5354,5355,5356] [] [] [((0,0),(0,1))] [] none
DISCARD 5352 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5353 [(0,1),(0,0)] D [5351] [] [] [] [((0,0),(0,1))] [5353,5354,5355,5356] CONDITIONAL_S
Y_MEAS 5354 [(0,1)] HALF_D_PLUS_2 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
IDLE 5355 [(0,0)] HALF_D_PLUS_2 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
DISCARD 5356 [(0,1)] 0 [5351] [] [] [] [] [5353,5354,5355,5356] CONDITIONAL_S
IDLE 5357 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 5358 [(1,0)] D [] [] [] [] [] [] none
MERGE 5359 [(1,0),(0,0)] D [] [5361,5362,5363,5364] [] [] [((0,0),(1,0))] [] none
DISCARD 5360 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5361 [(1,0),(0,0)] D [5359] [] [] [] [((0,0),(1,0))] [5361,5362,5363,5364] CONDITIONAL_S
Y_MEAS 5362 [(1,0)] HALF_D_PLUS_2 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
IDLE 5363 [(0,0)] HALF_D_PLUS_2 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
DISCARD 5364 [(1,0)] 0 [5359] [] [] [] [] [5361,5362,5363,5364] CONDITIONAL_S
IDLE 5365 [(0,0)] 142 [] [] [] [] [] [] none
INJECT_T 5366 [(0,1)] D [] [] [] [] [] [] none
MERGE 5367 [(0,1),(0,0)] D [] [5369,5370,5371,5372] [] [] [((0,0),(0,1))] [] none
DISCARD 5368 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5369 [(0,1),(0,0)] D [5367] [] [] [] [((0,0),(0,1))] [5369,5370,5371,5372] CONDITIONAL_S
Y_MEAS 5370 [(0,1)] HALF_D_PLUS_2 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5371 [(0,0)] HALF_D_PLUS_2 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
DISCARD 5372 [(0,1)] 0 [5367] [] [] [] [] [5369,5370,5371,5372] CONDITIONAL_S
IDLE 5373 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 5374 [(1,0)] D [] [] [] [] [] [] none
MERGE 5375 [(1,0),(0,0)] D [] [5377,5378,5379,5380] [] [] [((0,0),(1,0))] [] none
DISCARD 5376 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5377 [(1,0),(0,0)] D [5375] [] [] [] [((0,0),(1,0))] [5377,5378,5379,5380] CONDITIONAL_S
Y_MEAS 5378 [(1,0)] HALF_D_PLUS_2 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
IDLE 5379 [(0,0)] HALF_D_PLUS_2 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
DISCARD 5380 [(1,0)] 0 [5375] [] [] [] [] [5377,5378,5379,5380] CONDITIONAL_S
IDLE 5381 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 5382 [(0,1)] D [] [] [] [] [] [] none
MERGE 5383 [(0,1),(0,0)] D [] [5385,5386,5387,5388] [] [] [((0,0),(0,1))] [] none
DISCARD 5384 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5385 [(0,1),(0,0)] D [5383] [] [] [] [((0,0),(0,1))] [5385,5386,5387,5388] CONDITIONAL_S
Y_MEAS 5386 [(0,1)] HALF_D_PLUS_2 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
IDLE 5387 [(0,0)] HALF_D_PLUS_2 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
DISCARD 5388 [(0,1)] 0 [5383] [] [] [] [] [5385,5386,5387,5388] CONDITIONAL_S
IDLE 5389 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5390 [(1,0)] D [] [] [] [] [] [] none
MERGE 5391 [(1,0),(0,0)] D [] [5393,5394,5395,5396] [] [] [((0,0),(1,0))] [] none
DISCARD 5392 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5393 [(1,0),(0,0)] D [5391] [] [] [] [((0,0),(1,0))] [5393,5394,5395,5396] CONDITIONAL_S
Y_MEAS 5394 [(1,0)] HALF_D_PLUS_2 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
IDLE 5395 [(0,0)] HALF_D_PLUS_2 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
DISCARD 5396 [(1,0)] 0 [5391] [] [] [] [] [5393,5394,5395,5396] CONDITIONAL_S
IDLE 5397 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 5398 [(0,1)] D [] [] [] [] [] [] none
MERGE 5399 [(0,1),(0,0)] D [] [5401,5402,5403,5404] [] [] [((0,0),(0,1))] [] none
DISCARD 5400 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5401 [(0,1),(0,0)] D [5399] [] [] [] [((0,0),(0,1))] [5401,5402,5403,5404] CONDITIONAL_S
Y_MEAS 5402 [(0,1)] HALF_D_PLUS_2 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
IDLE 5403 [(0,0)] HALF_D_PLUS_2 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
DISCARD 5404 [(0,1)] 0 [5399] [] [] [] [] [5401,5402,5403,5404] CONDITIONAL_S
IDLE 5405 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 5406 [(1,0)] D [] [] [] [] [] [] none
MERGE 5407 [(1,0),(0,0)] D [] [5409,5410,5411,5412] [] [] [((0,0),(1,0))] [] none
DISCARD 5408 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5409 [(1,0),(0,0)] D [5407] [] [] [] [((0,0),(1,0))] [5409,5410,5411,5412] CONDITIONAL_S
Y_MEAS 5410 [(1,0)] HALF_D_PLUS_2 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
IDLE 5411 [(0,0)] HALF_D_PLUS_2 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
DISCARD 5412 [(1,0)] 0 [5407] [] [] [] [] [5409,5410,5411,5412] CONDITIONAL_S
IDLE 5413 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 5414 [(0,1)] D [] [] [] [] [] [] none
MERGE 5415 [(0,1),(0,0)] D [] [5417,5418,5419,5420] [] [] [((0,0),(0,1))] [] none
DISCARD 5416 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5417 [(0,1),(0,0)] D [5415] [] [] [] [((0,0),(0,1))] [5417,5418,5419,5420] CONDITIONAL_S
Y_MEAS 5418 [(0,1)] HALF_D_PLUS_2 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5419 [(0,0)] HALF_D_PLUS_2 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
DISCARD 5420 [(0,1)] 0 [5415] [] [] [] [] [5417,5418,5419,5420] CONDITIONAL_S
IDLE 5421 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5422 [(1,0)] D [] [] [] [] [] [] none
MERGE 5423 [(1,0),(0,0)] D [] [5425,5426,5427,5428] [] [] [((0,0),(1,0))] [] none
DISCARD 5424 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5425 [(1,0),(0,0)] D [5423] [] [] [] [((0,0),(1,0))] [5425,5426,5427,5428] CONDITIONAL_S
Y_MEAS 5426 [(1,0)] HALF_D_PLUS_2 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5427 [(0,0)] HALF_D_PLUS_2 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
DISCARD 5428 [(1,0)] 0 [5423] [] [] [] [] [5425,5426,5427,5428] CONDITIONAL_S
IDLE 5429 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 5430 [(0,1)] D [] [] [] [] [] [] none
MERGE 5431 [(0,1),(0,0)] D [] [5433,5434,5435,5436] [] [] [((0,0),(0,1))] [] none
DISCARD 5432 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5433 [(0,1),(0,0)] D [5431] [] [] [] [((0,0),(0,1))] [5433,5434,5435,5436] CONDITIONAL_S
Y_MEAS 5434 [(0,1)] HALF_D_PLUS_2 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
IDLE 5435 [(0,0)] HALF_D_PLUS_2 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
DISCARD 5436 [(0,1)] 0 [5431] [] [] [] [] [5433,5434,5435,5436] CONDITIONAL_S
IDLE 5437 [(0,0)] 191 [] [] [] [] [] [] none
INJECT_T 5438 [(1,0)] D [] [] [] [] [] [] none
MERGE 5439 [(1,0),(0,0)] D [] [5441,5442,5443,5444] [] [] [((0,0),(1,0))] [] none
DISCARD 5440 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5441 [(1,0),(0,0)] D [5439] [] [] [] [((0,0),(1,0))] [5441,5442,5443,5444] CONDITIONAL_S
Y_MEAS 5442 [(1,0)] HALF_D_PLUS_2 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
IDLE 5443 [(0,0)] HALF_D_PLUS_2 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
DISCARD 5444 [(1,0)] 0 [5439] [] [] [] [] [5441,5442,5443,5444] CONDITIONAL_S
IDLE 5445 [(0,0)] 190 [] [] [] [] [] [] none
INJECT_T 5446 [(0,1)] D [] [] [] [] [] [] none
MERGE 5447 [(0,1),(0,0)] D [] [5449,5450,5451,5452] [] [] [((0,0),(0,1))] [] none
DISCARD 5448 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5449 [(0,1),(0,0)] D [5447] [] [] [] [((0,0),(0,1))] [5449,5450,5451,5452] CONDITIONAL_S
Y_MEAS 5450 [(0,1)] HALF_D_PLUS_2 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
IDLE 5451 [(0,0)] HALF_D_PLUS_2 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
DISCARD 5452 [(0,1)] 0 [5447] [] [] [] [] [5449,5450,5451,5452] CONDITIONAL_S
IDLE 5453 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 5454 [(1,0)] D [] [] [] [] [] [] none
MERGE 5455 [(1,0),(0,0)] D [] [5457,5458,5459,5460] [] [] [((0,0),(1,0))] [] none
DISCARD 5456 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5457 [(1,0),(0,0)] D [5455] [] [] [] [((0,0),(1,0))] [5457,5458,5459,5460] CONDITIONAL_S
Y_MEAS 5458 [(1,0)] HALF_D_PLUS_2 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
IDLE 5459 [(0,0)] HALF_D_PLUS_2 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
DISCARD 5460 [(1,0)] 0 [5455] [] [] [] [] [5457,5458,5459,5460] CONDITIONAL_S
IDLE 5461 [(0,0)] 169 [] [] [] [] [] [] none
INJECT_T 5462 [(0,1)] D [] [] [] [] [] [] none
MERGE 5463 [(0,1),(0,0)] D [] [5465,5466,5467,5468] [] [] [((0,0),(0,1))] [] none
DISCARD 5464 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5465 [(0,1),(0,0)] D [5463] [] [] [] [((0,0),(0,1))] [5465,5466,5467,5468] CONDITIONAL_S
Y_MEAS 5466 [(0,1)] HALF_D_PLUS_2 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5467 [(0,0)] HALF_D_PLUS_2 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
DISCARD 5468 [(0,1)] 0 [5463] [] [] [] [] [5465,5466,5467,5468] CONDITIONAL_S
IDLE 5469 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 5470 [(1,0)] D [] [] [] [] [] [] none
MERGE 5471 [(1,0),(0,0)] D [] [5473,5474,5475,5476] [] [] [((0,0),(1,0))] [] none
DISCARD 5472 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5473 [(1,0),(0,0)] D [5471] [] [] [] [((0,0),(1,0))] [5473,5474,5475,5476] CONDITIONAL_S
Y_MEAS 5474 [(1,0)] HALF_D_PLUS_2 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
IDLE 5475 [(0,0)] HALF_D_PLUS_2 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
DISCARD 5476 [(1,0)] 0 [5471] [] [] [] [] [5473,5474,5475,5476] CONDITIONAL_S
IDLE 5477 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5478 [(0,1)] D [] [] [] [] [] [] none
MERGE 5479 [(0,1),(0,0)] D [] [5481,5482,5483,5484] [] [] [((0,0),(0,1))] [] none
DISCARD 5480 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5481 [(0,1),(0,0)] D [5479] [] [] [] [((0,0),(0,1))] [5481,5482,5483,5484] CONDITIONAL_S
Y_MEAS 5482 [(0,1)] HALF_D_PLUS_2 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5483 [(0,0)] HALF_D_PLUS_2 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
DISCARD 5484 [(0,1)] 0 [5479] [] [] [] [] [5481,5482,5483,5484] CONDITIONAL_S
IDLE 5485 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 5486 [(1,0)] D [] [] [] [] [] [] none
MERGE 5487 [(1,0),(0,0)] D [] [5489,5490,5491,5492] [] [] [((0,0),(1,0))] [] none
DISCARD 5488 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5489 [(1,0),(0,0)] D [5487] [] [] [] [((0,0),(1,0))] [5489,5490,5491,5492] CONDITIONAL_S
Y_MEAS 5490 [(1,0)] HALF_D_PLUS_2 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
IDLE 5491 [(0,0)] HALF_D_PLUS_2 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
DISCARD 5492 [(1,0)] 0 [5487] [] [] [] [] [5489,5490,5491,5492] CONDITIONAL_S
IDLE 5493 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 5494 [(0,1)] D [] [] [] [] [] [] none
MERGE 5495 [(0,1),(0,0)] D [] [5497,5498,5499,5500] [] [] [((0,0),(0,1))] [] none
DISCARD 5496 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5497 [(0,1),(0,0)] D [5495] [] [] [] [((0,0),(0,1))] [5497,5498,5499,5500] CONDITIONAL_S
Y_MEAS 5498 [(0,1)] HALF_D_PLUS_2 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
IDLE 5499 [(0,0)] HALF_D_PLUS_2 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
DISCARD 5500 [(0,1)] 0 [5495] [] [] [] [] [5497,5498,5499,5500] CONDITIONAL_S
IDLE 5501 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 5502 [(1,0)] D [] [] [] [] [] [] none
MERGE 5503 [(1,0),(0,0)] D [] [5505,5506,5507,5508] [] [] [((0,0),(1,0))] [] none
DISCARD 5504 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5505 [(1,0),(0,0)] D [5503] [] [] [] [((0,0),(1,0))] [5505,5506,5507,5508] CONDITIONAL_S
Y_MEAS 5506 [(1,0)] HALF_D_PLUS_2 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
IDLE 5507 [(0,0)] HALF_D_PLUS_2 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
DISCARD 5508 [(1,0)] 0 [5503] [] [] [] [] [5505,5506,5507,5508] CONDITIONAL_S
IDLE 5509 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 5510 [(0,1)] D [] [] [] [] [] [] none
MERGE 5511 [(0,1),(0,0)] D [] [5513,5514,5515,5516] [] [] [((0,0),(0,1))] [] none
DISCARD 5512 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5513 [(0,1),(0,0)] D [5511] [] [] [] [((0,0),(0,1))] [5513,5514,5515,5516] CONDITIONAL_S
Y_MEAS 5514 [(0,1)] HALF_D_PLUS_2 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5515 [(0,0)] HALF_D_PLUS_2 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
DISCARD 5516 [(0,1)] 0 [5511] [] [] [] [] [5513,5514,5515,5516] CONDITIONAL_S
IDLE 5517 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 5518 [(1,0)] D [] [] [] [] [] [] none
MERGE 5519 [(1,0),(0,0)] D [] [5521,5522,5523,5524] [] [] [((0,0),(1,0))] [] none
DISCARD 5520 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5521 [(1,0),(0,0)] D [5519] [] [] [] [((0,0),(1,0))] [5521,5522,5523,5524] CONDITIONAL_S
Y_MEAS 5522 [(1,0)] HALF_D_PLUS_2 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5523 [(0,0)] HALF_D_PLUS_2 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
DISCARD 5524 [(1,0)] 0 [5519] [] [] [] [] [5521,5522,5523,5524] CONDITIONAL_S
IDLE 5525 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 5526 [(0,1)] D [] [] [] [] [] [] none
MERGE 5527 [(0,1),(0,0)] D [] [5529,5530,5531,5532] [] [] [((0,0),(0,1))] [] none
DISCARD 5528 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5529 [(0,1),(0,0)] D [5527] [] [] [] [((0,0),(0,1))] [5529,5530,5531,5532] CONDITIONAL_S
Y_MEAS 5530 [(0,1)] HALF_D_PLUS_2 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
IDLE 5531 [(0,0)] HALF_D_PLUS_2 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
DISCARD 5532 [(0,1)] 0 [5527] [] [] [] [] [5529,5530,5531,5532] CONDITIONAL_S
IDLE 5533 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5534 [(1,0)] D [] [] [] [] [] [] none
MERGE 5535 [(1,0),(0,0)] D [] [5537,5538,5539,5540] [] [] [((0,0),(1,0))] [] none
DISCARD 5536 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5537 [(1,0),(0,0)] D [5535] [] [] [] [((0,0),(1,0))] [5537,5538,5539,5540] CONDITIONAL_S
Y_MEAS 5538 [(1,0)] HALF_D_PLUS_2 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
IDLE 5539 [(0,0)] HALF_D_PLUS_2 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
DISCARD 5540 [(1,0)] 0 [5535] [] [] [] [] [5537,5538,5539,5540] CONDITIONAL_S
IDLE 5541 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 5542 [(0,1)] D [] [] [] [] [] [] none
MERGE 5543 [(0,1),(0,0)] D [] [5545,5546,5547,5548] [] [] [((0,0),(0,1))] [] none
DISCARD 5544 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5545 [(0,1),(0,0)] D [5543] [] [] [] [((0,0),(0,1))] [5545,5546,5547,5548] CONDITIONAL_S
Y_MEAS 5546 [(0,1)] HALF_D_PLUS_2 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
IDLE 5547 [(0,0)] HALF_D_PLUS_2 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
DISCARD 5548 [(0,1)] 0 [5543] [] [] [] [] [5545,5546,5547,5548] CONDITIONAL_S
IDLE 5549 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 5550 [(1,0)] D [] [] [] [] [] [] none
MERGE 5551 [(1,0),(0,0)] D [] [5553,5554,5555,5556] [] [] [((0,0),(1,0))] [] none
DISCARD 5552 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5553 [(1,0),(0,0)] D [5551] [] [] [] [((0,0),(1,0))] [5553,5554,5555,5556] CONDITIONAL_S
Y_MEAS 5554 [(1,0)] HALF_D_PLUS_2 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
IDLE 5555 [(0,0)] HALF_D_PLUS_2 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
DISCARD 5556 [(1,0)] 0 [5551] [] [] [] [] [5553,5554,5555,5556] CONDITIONAL_S
IDLE 5557 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5558 [(0,1)] D [] [] [] [] [] [] none
MERGE 5559 [(0,1),(0,0)] D [] [5561,5562,5563,5564] [] [] [((0,0),(0,1))] [] none
DISCARD 5560 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5561 [(0,1),(0,0)] D [5559] [] [] [] [((0,0),(0,1))] [5561,5562,5563,5564] CONDITIONAL_S
Y_MEAS 5562 [(0,1)] HALF_D_PLUS_2 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5563 [(0,0)] HALF_D_PLUS_2 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
DISCARD 5564 [(0,1)] 0 [5559] [] [] [] [] [5561,5562,5563,5564] CONDITIONAL_S
IDLE 5565 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 5566 [(1,0)] D [] [] [] [] [] [] none
MERGE 5567 [(1,0),(0,0)] D [] [5569,5570,5571,5572] [] [] [((0,0),(1,0))] [] none
DISCARD 5568 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5569 [(1,0),(0,0)] D [5567] [] [] [] [((0,0),(1,0))] [5569,5570,5571,5572] CONDITIONAL_S
Y_MEAS 5570 [(1,0)] HALF_D_PLUS_2 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5571 [(0,0)] HALF_D_PLUS_2 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
DISCARD 5572 [(1,0)] 0 [5567] [] [] [] [] [5569,5570,5571,5572] CONDITIONAL_S
IDLE 5573 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 5574 [(0,1)] D [] [] [] [] [] [] none
MERGE 5575 [(0,1),(0,0)] D [] [5577,5578,5579,5580] [] [] [((0,0),(0,1))] [] none
DISCARD 5576 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5577 [(0,1),(0,0)] D [5575] [] [] [] [((0,0),(0,1))] [5577,5578,5579,5580] CONDITIONAL_S
Y_MEAS 5578 [(0,1)] HALF_D_PLUS_2 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
IDLE 5579 [(0,0)] HALF_D_PLUS_2 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
DISCARD 5580 [(0,1)] 0 [5575] [] [] [] [] [5577,5578,5579,5580] CONDITIONAL_S
IDLE 5581 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 5582 [(1,0)] D [] [] [] [] [] [] none
MERGE 5583 [(1,0),(0,0)] D [] [5585,5586,5587,5588] [] [] [((0,0),(1,0))] [] none
DISCARD 5584 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5585 [(1,0),(0,0)] D [5583] [] [] [] [((0,0),(1,0))] [5585,5586,5587,5588] CONDITIONAL_S
Y_MEAS 5586 [(1,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5587 [(0,0)] HALF_D_PLUS_2 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
DISCARD 5588 [(1,0)] 0 [5583] [] [] [] [] [5585,5586,5587,5588] CONDITIONAL_S
IDLE 5589 [(0,0)] 103 [] [] [] [] [] [] none
INJECT_T 5590 [(0,1)] D [] [] [] [] [] [] none
MERGE 5591 [(0,1),(0,0)] D [] [5593,5594,5595,5596] [] [] [((0,0),(0,1))] [] none
DISCARD 5592 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5593 [(0,1),(0,0)] D [5591] [] [] [] [((0,0),(0,1))] [5593,5594,5595,5596] CONDITIONAL_S
Y_MEAS 5594 [(0,1)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5595 [(0,0)] HALF_D_PLUS_2 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
DISCARD 5596 [(0,1)] 0 [5591] [] [] [] [] [5593,5594,5595,5596] CONDITIONAL_S
IDLE 5597 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 5598 [(1,0)] D [] [] [] [] [] [] none
MERGE 5599 [(1,0),(0,0)] D [] [5601,5602,5603,5604] [] [] [((0,0),(1,0))] [] none
DISCARD 5600 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5601 [(1,0),(0,0)] D [5599] [] [] [] [((0,0),(1,0))] [5601,5602,5603,5604] CONDITIONAL_S
Y_MEAS 5602 [(1,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5603 [(0,0)] HALF_D_PLUS_2 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
DISCARD 5604 [(1,0)] 0 [5599] [] [] [] [] [5601,5602,5603,5604] CONDITIONAL_S
IDLE 5605 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 5606 [(0,1)] D [] [] [] [] [] [] none
MERGE 5607 [(0,1),(0,0)] D [] [5609,5610,5611,5612] [] [] [((0,0),(0,1))] [] none
DISCARD 5608 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5609 [(0,1),(0,0)] D [5607] [] [] [] [((0,0),(0,1))] [5609,5610,5611,5612] CONDITIONAL_S
Y_MEAS 5610 [(0,1)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5611 [(0,0)] HALF_D_PLUS_2 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
DISCARD 5612 [(0,1)] 0 [5607] [] [] [] [] [5609,5610,5611,5612] CONDITIONAL_S
IDLE 5613 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 5614 [(1,0)] D [] [] [] [] [] [] none
MERGE 5615 [(1,0),(0,0)] D [] [5617,5618,5619,5620] [] [] [((0,0),(1,0))] [] none
DISCARD 5616 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5617 [(1,0),(0,0)] D [5615] [] [] [] [((0,0),(1,0))] [5617,5618,5619,5620] CONDITIONAL_S
Y_MEAS 5618 [(1,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5619 [(0,0)] HALF_D_PLUS_2 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
DISCARD 5620 [(1,0)] 0 [5615] [] [] [] [] [5617,5618,5619,5620] CONDITIONAL_S
IDLE 5621 [(0,0)] 184 [] [] [] [] [] [] none
INJECT_T 5622 [(0,1)] D [] [] [] [] [] [] none
MERGE 5623 [(0,1),(0,0)] D [] [5625,5626,5627,5628] [] [] [((0,0),(0,1))] [] none
DISCARD 5624 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5625 [(0,1),(0,0)] D [5623] [] [] [] [((0,0),(0,1))] [5625,5626,5627,5628] CONDITIONAL_S
Y_MEAS 5626 [(0,1)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5627 [(0,0)] HALF_D_PLUS_2 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
DISCARD 5628 [(0,1)] 0 [5623] [] [] [] [] [5625,5626,5627,5628] CONDITIONAL_S
IDLE 5629 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 5630 [(1,0)] D [] [] [] [] [] [] none
MERGE 5631 [(1,0),(0,0)] D [] [5633,5634,5635,5636] [] [] [((0,0),(1,0))] [] none
DISCARD 5632 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5633 [(1,0),(0,0)] D [5631] [] [] [] [((0,0),(1,0))] [5633,5634,5635,5636] CONDITIONAL_S
Y_MEAS 5634 [(1,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5635 [(0,0)] HALF_D_PLUS_2 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
DISCARD 5636 [(1,0)] 0 [5631] [] [] [] [] [5633,5634,5635,5636] CONDITIONAL_S
IDLE 5637 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 5638 [(0,1)] D [] [] [] [] [] [] none
MERGE 5639 [(0,1),(0,0)] D [] [5641,5642,5643,5644] [] [] [((0,0),(0,1))] [] none
DISCARD 5640 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5641 [(0,1),(0,0)] D [5639] [] [] [] [((0,0),(0,1))] [5641,5642,5643,5644] CONDITIONAL_S
Y_MEAS 5642 [(0,1)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5643 [(0,0)] HALF_D_PLUS_2 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
DISCARD 5644 [(0,1)] 0 [5639] [] [] [] [] [5641,5642,5643,5644] CONDITIONAL_S
IDLE 5645 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 5646 [(1,0)] D [] [] [] [] [] [] none
MERGE 5647 [(1,0),(0,0)] D [] [5649,5650,5651,5652] [] [] [((0,0),(1,0))] [] none
DISCARD 5648 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5649 [(1,0),(0,0)] D [5647] [] [] [] [((0,0),(1,0))] [5649,5650,5651,5652] CONDITIONAL_S
Y_MEAS 5650 [(1,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5651 [(0,0)] HALF_D_PLUS_2 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
DISCARD 5652 [(1,0)] 0 [5647] [] [] [] [] [5649,5650,5651,5652] CONDITIONAL_S
IDLE 5653 [(0,0)] 75 [] [] [] [] [] [] none
INJECT_T 5654 [(0,1)] D [] [] [] [] [] [] none
MERGE 5655 [(0,1),(0,0)] D [] [5657,5658,5659,5660] [] [] [((0,0),(0,1))] [] none
DISCARD 5656 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5657 [(0,1),(0,0)] D [5655] [] [] [] [((0,0),(0,1))] [5657,5658,5659,5660] CONDITIONAL_S
Y_MEAS 5658 [(0,1)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5659 [(0,0)] HALF_D_PLUS_2 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
DISCARD 5660 [(0,1)] 0 [5655] [] [] [] [] [5657,5658,5659,5660] CONDITIONAL_S
IDLE 5661 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 5662 [(1,0)] D [] [] [] [] [] [] none
MERGE 5663 [(1,0),(0,0)] D [] [5665,5666,5667,5668] [] [] [((0,0),(1,0))] [] none
DISCARD 5664 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5665 [(1,0),(0,0)] D [5663] [] [] [] [((0,0),(1,0))] [5665,5666,5667,5668] CONDITIONAL_S
Y_MEAS 5666 [(1,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5667 [(0,0)] HALF_D_PLUS_2 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
DISCARD 5668 [(1,0)] 0 [5663] [] [] [] [] [5665,5666,5667,5668] CONDITIONAL_S
IDLE 5669 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 5670 [(0,1)] D [] [] [] [] [] [] none
MERGE 5671 [(0,1),(0,0)] D [] [5673,5674,5675,5676] [] [] [((0,0),(0,1))] [] none
DISCARD 5672 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5673 [(0,1),(0,0)] D [5671] [] [] [] [((0,0),(0,1))] [5673,5674,5675,5676] CONDITIONAL_S
Y_MEAS 5674 [(0,1)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5675 [(0,0)] HALF_D_PLUS_2 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
DISCARD 5676 [(0,1)] 0 [5671] [] [] [] [] [5673,5674,5675,5676] CONDITIONAL_S
IDLE 5677 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 5678 [(1,0)] D [] [] [] [] [] [] none
MERGE 5679 [(1,0),(0,0)] D [] [5681,5682,5683,5684] [] [] [((0,0),(1,0))] [] none
DISCARD 5680 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5681 [(1,0),(0,0)] D [5679] [] [] [] [((0,0),(1,0))] [5681,5682,5683,5684] CONDITIONAL_S
Y_MEAS 5682 [(1,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5683 [(0,0)] HALF_D_PLUS_2 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
DISCARD 5684 [(1,0)] 0 [5679] [] [] [] [] [5681,5682,5683,5684] CONDITIONAL_S
IDLE 5685 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5686 [(0,1)] D [] [] [] [] [] [] none
MERGE 5687 [(0,1),(0,0)] D [] [5689,5690,5691,5692] [] [] [((0,0),(0,1))] [] none
DISCARD 5688 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5689 [(0,1),(0,0)] D [5687] [] [] [] [((0,0),(0,1))] [5689,5690,5691,5692] CONDITIONAL_S
Y_MEAS 5690 [(0,1)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5691 [(0,0)] HALF_D_PLUS_2 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
DISCARD 5692 [(0,1)] 0 [5687] [] [] [] [] [5689,5690,5691,5692] CONDITIONAL_S
IDLE 5693 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 5694 [(1,0)] D [] [] [] [] [] [] none
MERGE 5695 [(1,0),(0,0)] D [] [5697,5698,5699,5700] [] [] [((0,0),(1,0))] [] none
DISCARD 5696 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5697 [(1,0),(0,0)] D [5695] [] [] [] [((0,0),(1,0))] [5697,5698,5699,5700] CONDITIONAL_S
Y_MEAS 5698 [(1,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5699 [(0,0)] HALF_D_PLUS_2 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
DISCARD 5700 [(1,0)] 0 [5695] [] [] [] [] [5697,5698,5699,5700] CONDITIONAL_S
IDLE 5701 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 5702 [(0,1)] D [] [] [] [] [] [] none
MERGE 5703 [(0,1),(0,0)] D [] [5705,5706,5707,5708] [] [] [((0,0),(0,1))] [] none
DISCARD 5704 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5705 [(0,1),(0,0)] D [5703] [] [] [] [((0,0),(0,1))] [5705,5706,5707,5708] CONDITIONAL_S
Y_MEAS 5706 [(0,1)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5707 [(0,0)] HALF_D_PLUS_2 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
DISCARD 5708 [(0,1)] 0 [5703] [] [] [] [] [5705,5706,5707,5708] CONDITIONAL_S
IDLE 5709 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5710 [(1,0)] D [] [] [] [] [] [] none
MERGE 5711 [(1,0),(0,0)] D [] [5713,5714,5715,5716] [] [] [((0,0),(1,0))] [] none
DISCARD 5712 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5713 [(1,0),(0,0)] D [5711] [] [] [] [((0,0),(1,0))] [5713,5714,5715,5716] CONDITIONAL_S
Y_MEAS 5714 [(1,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5715 [(0,0)] HALF_D_PLUS_2 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
DISCARD 5716 [(1,0)] 0 [5711] [] [] [] [] [5713,5714,5715,5716] CONDITIONAL_S
IDLE 5717 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 5718 [(0,1)] D [] [] [] [] [] [] none
MERGE 5719 [(0,1),(0,0)] D [] [5721,5722,5723,5724] [] [] [((0,0),(0,1))] [] none
DISCARD 5720 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5721 [(0,1),(0,0)] D [5719] [] [] [] [((0,0),(0,1))] [5721,5722,5723,5724] CONDITIONAL_S
Y_MEAS 5722 [(0,1)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5723 [(0,0)] HALF_D_PLUS_2 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
DISCARD 5724 [(0,1)] 0 [5719] [] [] [] [] [5721,5722,5723,5724] CONDITIONAL_S
IDLE 5725 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 5726 [(1,0)] D [] [] [] [] [] [] none
MERGE 5727 [(1,0),(0,0)] D [] [5729,5730,5731,5732] [] [] [((0,0),(1,0))] [] none
DISCARD 5728 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5729 [(1,0),(0,0)] D [5727] [] [] [] [((0,0),(1,0))] [5729,5730,5731,5732] CONDITIONAL_S
Y_MEAS 5730 [(1,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5731 [(0,0)] HALF_D_PLUS_2 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
DISCARD 5732 [(1,0)] 0 [5727] [] [] [] [] [5729,5730,5731,5732] CONDITIONAL_S
IDLE 5733 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 5734 [(0,1)] D [] [] [] [] [] [] none
MERGE 5735 [(0,1),(0,0)] D [] [5737,5738,5739,5740] [] [] [((0,0),(0,1))] [] none
DISCARD 5736 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5737 [(0,1),(0,0)] D [5735] [] [] [] [((0,0),(0,1))] [5737,5738,5739,5740] CONDITIONAL_S
Y_MEAS 5738 [(0,1)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5739 [(0,0)] HALF_D_PLUS_2 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
DISCARD 5740 [(0,1)] 0 [5735] [] [] [] [] [5737,5738,5739,5740] CONDITIONAL_S
IDLE 5741 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 5742 [(1,0)] D [] [] [] [] [] [] none
MERGE 5743 [(1,0),(0,0)] D [] [5745,5746,5747,5748] [] [] [((0,0),(1,0))] [] none
DISCARD 5744 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5745 [(1,0),(0,0)] D [5743] [] [] [] [((0,0),(1,0))] [5745,5746,5747,5748] CONDITIONAL_S
Y_MEAS 5746 [(1,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5747 [(0,0)] HALF_D_PLUS_2 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
DISCARD 5748 [(1,0)] 0 [5743] [] [] [] [] [5745,5746,5747,5748] CONDITIONAL_S
IDLE 5749 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 5750 [(0,1)] D [] [] [] [] [] [] none
MERGE 5751 [(0,1),(0,0)] D [] [5753,5754,5755,5756] [] [] [((0,0),(0,1))] [] none
DISCARD 5752 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5753 [(0,1),(0,0)] D [5751] [] [] [] [((0,0),(0,1))] [5753,5754,5755,5756] CONDITIONAL_S
Y_MEAS 5754 [(0,1)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5755 [(0,0)] HALF_D_PLUS_2 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
DISCARD 5756 [(0,1)] 0 [5751] [] [] [] [] [5753,5754,5755,5756] CONDITIONAL_S
IDLE 5757 [(0,0)] 135 [] [] [] [] [] [] none
INJECT_T 5758 [(1,0)] D [] [] [] [] [] [] none
MERGE 5759 [(1,0),(0,0)] D [] [5761,5762,5763,5764] [] [] [((0,0),(1,0))] [] none
DISCARD 5760 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5761 [(1,0),(0,0)] D [5759] [] [] [] [((0,0),(1,0))] [5761,5762,5763,5764] CONDITIONAL_S
Y_MEAS 5762 [(1,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5763 [(0,0)] HALF_D_PLUS_2 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
DISCARD 5764 [(1,0)] 0 [5759] [] [] [] [] [5761,5762,5763,5764] CONDITIONAL_S
IDLE 5765 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 5766 [(0,1)] D [] [] [] [] [] [] none
MERGE 5767 [(0,1),(0,0)] D [] [5769,5770,5771,5772] [] [] [((0,0),(0,1))] [] none
DISCARD 5768 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5769 [(0,1),(0,0)] D [5767] [] [] [] [((0,0),(0,1))] [5769,5770,5771,5772] CONDITIONAL_S
Y_MEAS 5770 [(0,1)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5771 [(0,0)] HALF_D_PLUS_2 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
DISCARD 5772 [(0,1)] 0 [5767] [] [] [] [] [5769,5770,5771,5772] CONDITIONAL_S
IDLE 5773 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 5774 [(1,0)] D [] [] [] [] [] [] none
MERGE 5775 [(1,0),(0,0)] D [] [5777,5778,5779,5780] [] [] [((0,0),(1,0))] [] none
DISCARD 5776 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5777 [(1,0),(0,0)] D [5775] [] [] [] [((0,0),(1,0))] [5777,5778,5779,5780] CONDITIONAL_S
Y_MEAS 5778 [(1,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5779 [(0,0)] HALF_D_PLUS_2 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
DISCARD 5780 [(1,0)] 0 [5775] [] [] [] [] [5777,5778,5779,5780] CONDITIONAL_S
IDLE 5781 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5782 [(0,1)] D [] [] [] [] [] [] none
MERGE 5783 [(0,1),(0,0)] D [] [5785,5786,5787,5788] [] [] [((0,0),(0,1))] [] none
DISCARD 5784 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5785 [(0,1),(0,0)] D [5783] [] [] [] [((0,0),(0,1))] [5785,5786,5787,5788] CONDITIONAL_S
Y_MEAS 5786 [(0,1)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5787 [(0,0)] HALF_D_PLUS_2 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
DISCARD 5788 [(0,1)] 0 [5783] [] [] [] [] [5785,5786,5787,5788] CONDITIONAL_S
IDLE 5789 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 5790 [(1,0)] D [] [] [] [] [] [] none
MERGE 5791 [(1,0),(0,0)] D [] [5793,5794,5795,5796] [] [] [((0,0),(1,0))] [] none
DISCARD 5792 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5793 [(1,0),(0,0)] D [5791] [] [] [] [((0,0),(1,0))] [5793,5794,5795,5796] CONDITIONAL_S
Y_MEAS 5794 [(1,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5795 [(0,0)] HALF_D_PLUS_2 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
DISCARD 5796 [(1,0)] 0 [5791] [] [] [] [] [5793,5794,5795,5796] CONDITIONAL_S
IDLE 5797 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 5798 [(0,1)] D [] [] [] [] [] [] none
MERGE 5799 [(0,1),(0,0)] D [] [5801,5802,5803,5804] [] [] [((0,0),(0,1))] [] none
DISCARD 5800 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5801 [(0,1),(0,0)] D [5799] [] [] [] [((0,0),(0,1))] [5801,5802,5803,5804] CONDITIONAL_S
Y_MEAS 5802 [(0,1)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5803 [(0,0)] HALF_D_PLUS_2 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
DISCARD 5804 [(0,1)] 0 [5799] [] [] [] [] [5801,5802,5803,5804] CONDITIONAL_S
IDLE 5805 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 5806 [(1,0)] D [] [] [] [] [] [] none
MERGE 5807 [(1,0),(0,0)] D [] [5809,5810,5811,5812] [] [] [((0,0),(1,0))] [] none
DISCARD 5808 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5809 [(1,0),(0,0)] D [5807] [] [] [] [((0,0),(1,0))] [5809,5810,5811,5812] CONDITIONAL_S
Y_MEAS 5810 [(1,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5811 [(0,0)] HALF_D_PLUS_2 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
DISCARD 5812 [(1,0)] 0 [5807] [] [] [] [] [5809,5810,5811,5812] CONDITIONAL_S
IDLE 5813 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 5814 [(0,1)] D [] [] [] [] [] [] none
MERGE 5815 [(0,1),(0,0)] D [] [5817,5818,5819,5820] [] [] [((0,0),(0,1))] [] none
DISCARD 5816 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5817 [(0,1),(0,0)] D [5815] [] [] [] [((0,0),(0,1))] [5817,5818,5819,5820] CONDITIONAL_S
Y_MEAS 5818 [(0,1)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5819 [(0,0)] HALF_D_PLUS_2 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
DISCARD 5820 [(0,1)] 0 [5815] [] [] [] [] [5817,5818,5819,5820] CONDITIONAL_S
IDLE 5821 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 5822 [(1,0)] D [] [] [] [] [] [] none
MERGE 5823 [(1,0),(0,0)] D [] [5825,5826,5827,5828] [] [] [((0,0),(1,0))] [] none
DISCARD 5824 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5825 [(1,0),(0,0)] D [5823] [] [] [] [((0,0),(1,0))] [5825,5826,5827,5828] CONDITIONAL_S
Y_MEAS 5826 [(1,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5827 [(0,0)] HALF_D_PLUS_2 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
DISCARD 5828 [(1,0)] 0 [5823] [] [] [] [] [5825,5826,5827,5828] CONDITIONAL_S
IDLE 5829 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 5830 [(0,1)] D [] [] [] [] [] [] none
MERGE 5831 [(0,1),(0,0)] D [] [5833,5834,5835,5836] [] [] [((0,0),(0,1))] [] none
DISCARD 5832 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5833 [(0,1),(0,0)] D [5831] [] [] [] [((0,0),(0,1))] [5833,5834,5835,5836] CONDITIONAL_S
Y_MEAS 5834 [(0,1)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5835 [(0,0)] HALF_D_PLUS_2 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
DISCARD 5836 [(0,1)] 0 [5831] [] [] [] [] [5833,5834,5835,5836] CONDITIONAL_S
IDLE 5837 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 5838 [(1,0)] D [] [] [] [] [] [] none
MERGE 5839 [(1,0),(0,0)] D [] [5841,5842,5843,5844] [] [] [((0,0),(1,0))] [] none
DISCARD 5840 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5841 [(1,0),(0,0)] D [5839] [] [] [] [((0,0),(1,0))] [5841,5842,5843,5844] CONDITIONAL_S
Y_MEAS 5842 [(1,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5843 [(0,0)] HALF_D_PLUS_2 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
DISCARD 5844 [(1,0)] 0 [5839] [] [] [] [] [5841,5842,5843,5844] CONDITIONAL_S
IDLE 5845 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 5846 [(0,1)] D [] [] [] [] [] [] none
MERGE 5847 [(0,1),(0,0)] D [] [5849,5850,5851,5852] [] [] [((0,0),(0,1))] [] none
DISCARD 5848 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5849 [(0,1),(0,0)] D [5847] [] [] [] [((0,0),(0,1))] [5849,5850,5851,5852] CONDITIONAL_S
Y_MEAS 5850 [(0,1)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5851 [(0,0)] HALF_D_PLUS_2 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
DISCARD 5852 [(0,1)] 0 [5847] [] [] [] [] [5849,5850,5851,5852] CONDITIONAL_S
IDLE 5853 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 5854 [(1,0)] D [] [] [] [] [] [] none
MERGE 5855 [(1,0),(0,0)] D [] [5857,5858,5859,5860] [] [] [((0,0),(1,0))] [] none
DISCARD 5856 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5857 [(1,0),(0,0)] D [5855] [] [] [] [((0,0),(1,0))] [5857,5858,5859,5860] CONDITIONAL_S
Y_MEAS 5858 [(1,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5859 [(0,0)] HALF_D_PLUS_2 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
DISCARD 5860 [(1,0)] 0 [5855] [] [] [] [] [5857,5858,5859,5860] CONDITIONAL_S
IDLE 5861 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 5862 [(0,1)] D [] [] [] [] [] [] none
MERGE 5863 [(0,1),(0,0)] D [] [5865,5866,5867,5868] [] [] [((0,0),(0,1))] [] none
DISCARD 5864 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5865 [(0,1),(0,0)] D [5863] [] [] [] [((0,0),(0,1))] [5865,5866,5867,5868] CONDITIONAL_S
Y_MEAS 5866 [(0,1)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5867 [(0,0)] HALF_D_PLUS_2 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
DISCARD 5868 [(0,1)] 0 [5863] [] [] [] [] [5865,5866,5867,5868] CONDITIONAL_S
IDLE 5869 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 5870 [(1,0)] D [] [] [] [] [] [] none
MERGE 5871 [(1,0),(0,0)] D [] [5873,5874,5875,5876] [] [] [((0,0),(1,0))] [] none
DISCARD 5872 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5873 [(1,0),(0,0)] D [5871] [] [] [] [((0,0),(1,0))] [5873,5874,5875,5876] CONDITIONAL_S
Y_MEAS 5874 [(1,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5875 [(0,0)] HALF_D_PLUS_2 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
DISCARD 5876 [(1,0)] 0 [5871] [] [] [] [] [5873,5874,5875,5876] CONDITIONAL_S
IDLE 5877 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 5878 [(0,1)] D [] [] [] [] [] [] none
MERGE 5879 [(0,1),(0,0)] D [] [5881,5882,5883,5884] [] [] [((0,0),(0,1))] [] none
DISCARD 5880 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5881 [(0,1),(0,0)] D [5879] [] [] [] [((0,0),(0,1))] [5881,5882,5883,5884] CONDITIONAL_S
Y_MEAS 5882 [(0,1)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5883 [(0,0)] HALF_D_PLUS_2 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
DISCARD 5884 [(0,1)] 0 [5879] [] [] [] [] [5881,5882,5883,5884] CONDITIONAL_S
IDLE 5885 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 5886 [(1,0)] D [] [] [] [] [] [] none
MERGE 5887 [(1,0),(0,0)] D [] [5889,5890,5891,5892] [] [] [((0,0),(1,0))] [] none
DISCARD 5888 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5889 [(1,0),(0,0)] D [5887] [] [] [] [((0,0),(1,0))] [5889,5890,5891,5892] CONDITIONAL_S
Y_MEAS 5890 [(1,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5891 [(0,0)] HALF_D_PLUS_2 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
DISCARD 5892 [(1,0)] 0 [5887] [] [] [] [] [5889,5890,5891,5892] CONDITIONAL_S
IDLE 5893 [(0,0)] 31 [] [] [] [] [] [] none
INJECT_T 5894 [(0,1)] D [] [] [] [] [] [] none
MERGE 5895 [(0,1),(0,0)] D [] [5897,5898,5899,5900] [] [] [((0,0),(0,1))] [] none
DISCARD 5896 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5897 [(0,1),(0,0)] D [5895] [] [] [] [((0,0),(0,1))] [5897,5898,5899,5900] CONDITIONAL_S
Y_MEAS 5898 [(0,1)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5899 [(0,0)] HALF_D_PLUS_2 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
DISCARD 5900 [(0,1)] 0 [5895] [] [] [] [] [5897,5898,5899,5900] CONDITIONAL_S
IDLE 5901 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 5902 [(1,0)] D [] [] [] [] [] [] none
MERGE 5903 [(1,0),(0,0)] D [] [5905,5906,5907,5908] [] [] [((0,0),(1,0))] [] none
DISCARD 5904 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5905 [(1,0),(0,0)] D [5903] [] [] [] [((0,0),(1,0))] [5905,5906,5907,5908] CONDITIONAL_S
Y_MEAS 5906 [(1,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5907 [(0,0)] HALF_D_PLUS_2 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
DISCARD 5908 [(1,0)] 0 [5903] [] [] [] [] [5905,5906,5907,5908] CONDITIONAL_S
IDLE 5909 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 5910 [(0,1)] D [] [] [] [] [] [] none
MERGE 5911 [(0,1),(0,0)] D [] [5913,5914,5915,5916] [] [] [((0,0),(0,1))] [] none
DISCARD 5912 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5913 [(0,1),(0,0)] D [5911] [] [] [] [((0,0),(0,1))] [5913,5914,5915,5916] CONDITIONAL_S
Y_MEAS 5914 [(0,1)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5915 [(0,0)] HALF_D_PLUS_2 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
DISCARD 5916 [(0,1)] 0 [5911] [] [] [] [] [5913,5914,5915,5916] CONDITIONAL_S
IDLE 5917 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 5918 [(1,0)] D [] [] [] [] [] [] none
MERGE 5919 [(1,0),(0,0)] D [] [5921,5922,5923,5924] [] [] [((0,0),(1,0))] [] none
DISCARD 5920 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5921 [(1,0),(0,0)] D [5919] [] [] [] [((0,0),(1,0))] [5921,5922,5923,5924] CONDITIONAL_S
Y_MEAS 5922 [(1,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5923 [(0,0)] HALF_D_PLUS_2 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
DISCARD 5924 [(1,0)] 0 [5919] [] [] [] [] [5921,5922,5923,5924] CONDITIONAL_S
IDLE 5925 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 5926 [(0,1)] D [] [] [] [] [] [] none
MERGE 5927 [(0,1),(0,0)] D [] [5929,5930,5931,5932] [] [] [((0,0),(0,1))] [] none
DISCARD 5928 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5929 [(0,1),(0,0)] D [5927] [] [] [] [((0,0),(0,1))] [5929,5930,5931,5932] CONDITIONAL_S
Y_MEAS 5930 [(0,1)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5931 [(0,0)] HALF_D_PLUS_2 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
DISCARD 5932 [(0,1)] 0 [5927] [] [] [] [] [5929,5930,5931,5932] CONDITIONAL_S
IDLE 5933 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 5934 [(1,0)] D [] [] [] [] [] [] none
MERGE 5935 [(1,0),(0,0)] D [] [5937,5938,5939,5940] [] [] [((0,0),(1,0))] [] none
DISCARD 5936 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5937 [(1,0),(0,0)] D [5935] [] [] [] [((0,0),(1,0))] [5937,5938,5939,5940] CONDITIONAL_S
Y_MEAS 5938 [(1,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5939 [(0,0)] HALF_D_PLUS_2 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
DISCARD 5940 [(1,0)] 0 [5935] [] [] [] [] [5937,5938,5939,5940] CONDITIONAL_S
IDLE 5941 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 5942 [(0,1)] D [] [] [] [] [] [] none
MERGE 5943 [(0,1),(0,0)] D [] [5945,5946,5947,5948] [] [] [((0,0),(0,1))] [] none
DISCARD 5944 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5945 [(0,1),(0,0)] D [5943] [] [] [] [((0,0),(0,1))] [5945,5946,5947,5948] CONDITIONAL_S
Y_MEAS 5946 [(0,1)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5947 [(0,0)] HALF_D_PLUS_2 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
DISCARD 5948 [(0,1)] 0 [5943] [] [] [] [] [5945,5946,5947,5948] CONDITIONAL_S
IDLE 5949 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 5950 [(1,0)] D [] [] [] [] [] [] none
MERGE 5951 [(1,0),(0,0)] D [] [5953,5954,5955,5956] [] [] [((0,0),(1,0))] [] none
DISCARD 5952 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5953 [(1,0),(0,0)] D [5951] [] [] [] [((0,0),(1,0))] [5953,5954,5955,5956] CONDITIONAL_S
Y_MEAS 5954 [(1,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5955 [(0,0)] HALF_D_PLUS_2 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
DISCARD 5956 [(1,0)] 0 [5951] [] [] [] [] [5953,5954,5955,5956] CONDITIONAL_S
IDLE 5957 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 5958 [(0,1)] D [] [] [] [] [] [] none
MERGE 5959 [(0,1),(0,0)] D [] [5961,5962,5963,5964] [] [] [((0,0),(0,1))] [] none
DISCARD 5960 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5961 [(0,1),(0,0)] D [5959] [] [] [] [((0,0),(0,1))] [5961,5962,5963,5964] CONDITIONAL_S
Y_MEAS 5962 [(0,1)] HALF_D_PLUS_2 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
IDLE 5963 [(0,0)] HALF_D_PLUS_2 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
DISCARD 5964 [(0,1)] 0 [5959] [] [] [] [] [5961,5962,5963,5964] CONDITIONAL_S
IDLE 5965 [(0,0)] 37 [] [] [] [] [] [] none
INJECT_T 5966 [(1,0)] D [] [] [] [] [] [] none
MERGE 5967 [(1,0),(0,0)] D [] [5969,5970,5971,5972] [] [] [((0,0),(1,0))] [] none
DISCARD 5968 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5969 [(1,0),(0,0)] D [5967] [] [] [] [((0,0),(1,0))] [5969,5970,5971,5972] CONDITIONAL_S
Y_MEAS 5970 [(1,0)] HALF_D_PLUS_2 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
IDLE 5971 [(0,0)] HALF_D_PLUS_2 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
DISCARD 5972 [(1,0)] 0 [5967] [] [] [] [] [5969,5970,5971,5972] CONDITIONAL_S
IDLE 5973 [(0,0)] 41 [] [] [] [] [] [] none
INJECT_T 5974 [(0,1)] D [] [] [] [] [] [] none
MERGE 5975 [(0,1),(0,0)] D [] [5977,5978,5979,5980] [] [] [((0,0),(0,1))] [] none
DISCARD 5976 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5977 [(0,1),(0,0)] D [5975] [] [] [] [((0,0),(0,1))] [5977,5978,5979,5980] CONDITIONAL_S
Y_MEAS 5978 [(0,1)] HALF_D_PLUS_2 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5979 [(0,0)] HALF_D_PLUS_2 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
DISCARD 5980 [(0,1)] 0 [5975] [] [] [] [] [5977,5978,5979,5980] CONDITIONAL_S
IDLE 5981 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 5982 [(1,0)] D [] [] [] [] [] [] none
MERGE 5983 [(1,0),(0,0)] D [] [5985,5986,5987,5988] [] [] [((0,0),(1,0))] [] none
DISCARD 5984 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 5985 [(1,0),(0,0)] D [5983] [] [] [] [((0,0),(1,0))] [5985,5986,5987,5988] CONDITIONAL_S
Y_MEAS 5986 [(1,0)] HALF_D_PLUS_2 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5987 [(0,0)] HALF_D_PLUS_2 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
DISCARD 5988 [(1,0)] 0 [5983] [] [] [] [] [5985,5986,5987,5988] CONDITIONAL_S
IDLE 5989 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 5990 [(0,1)] D [] [] [] [] [] [] none
MERGE 5991 [(0,1),(0,0)] D [] [5993,5994,5995,5996] [] [] [((0,0),(0,1))] [] none
DISCARD 5992 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 5993 [(0,1),(0,0)] D [5991] [] [] [] [((0,0),(0,1))] [5993,5994,5995,5996] CONDITIONAL_S
Y_MEAS 5994 [(0,1)] HALF_D_PLUS_2 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
IDLE 5995 [(0,0)] HALF_D_PLUS_2 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
DISCARD 5996 [(0,1)] 0 [5991] [] [] [] [] [5993,5994,5995,5996] CONDITIONAL_S
IDLE 5997 [(0,0)] 94 [] [] [] [] [] [] none
INJECT_T 5998 [(1,0)] D [] [] [] [] [] [] none
MERGE 5999 [(1,0),(0,0)] D [] [6001,6002,6003,6004] [] [] [((0,0),(1,0))] [] none
DISCARD 6000 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6001 [(1,0),(0,0)] D [5999] [] [] [] [((0,0),(1,0))] [6001,6002,6003,6004] CONDITIONAL_S
Y_MEAS 6002 [(1,0)] HALF_D_PLUS_2 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
IDLE 6003 [(0,0)] HALF_D_PLUS_2 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
DISCARD 6004 [(1,0)] 0 [5999] [] [] [] [] [6001,6002,6003,6004] CONDITIONAL_S
IDLE 6005 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 6006 [(0,1)] D [] [] [] [] [] [] none
MERGE 6007 [(0,1),(0,0)] D [] [6009,6010,6011,6012] [] [] [((0,0),(0,1))] [] none
DISCARD 6008 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6009 [(0,1),(0,0)] D [6007] [] [] [] [((0,0),(0,1))] [6009,6010,6011,6012] CONDITIONAL_S
Y_MEAS 6010 [(0,1)] HALF_D_PLUS_2 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
IDLE 6011 [(0,0)] HALF_D_PLUS_2 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
DISCARD 6012 [(0,1)] 0 [6007] [] [] [] [] [6009,6010,6011,6012] CONDITIONAL_S
IDLE 6013 [(0,0)] 52 [] [] [] [] [] [] none
INJECT_T 6014 [(1,0)] D [] [] [] [] [] [] none
MERGE 6015 [(1,0),(0,0)] D [] [6017,6018,6019,6020] [] [] [((0,0),(1,0))] [] none
DISCARD 6016 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6017 [(1,0),(0,0)] D [6015] [] [] [] [((0,0),(1,0))] [6017,6018,6019,6020] CONDITIONAL_S
Y_MEAS 6018 [(1,0)] HALF_D_PLUS_2 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
IDLE 6019 [(0,0)] HALF_D_PLUS_2 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
DISCARD 6020 [(1,0)] 0 [6015] [] [] [] [] [6017,6018,6019,6020] CONDITIONAL_S
IDLE 6021 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6022 [(0,1)] D [] [] [] [] [] [] none
MERGE 6023 [(0,1),(0,0)] D [] [6025,6026,6027,6028] [] [] [((0,0),(0,1))] [] none
DISCARD 6024 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6025 [(0,1),(0,0)] D [6023] [] [] [] [((0,0),(0,1))] [6025,6026,6027,6028] CONDITIONAL_S
Y_MEAS 6026 [(0,1)] HALF_D_PLUS_2 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
IDLE 6027 [(0,0)] HALF_D_PLUS_2 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
DISCARD 6028 [(0,1)] 0 [6023] [] [] [] [] [6025,6026,6027,6028] CONDITIONAL_S
IDLE 6029 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6030 [(1,0)] D [] [] [] [] [] [] none
MERGE 6031 [(1,0),(0,0)] D [] [6033,6034,6035,6036] [] [] [((0,0),(1,0))] [] none
DISCARD 6032 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6033 [(1,0),(0,0)] D [6031] [] [] [] [((0,0),(1,0))] [6033,6034,6035,6036] CONDITIONAL_S
Y_MEAS 6034 [(1,0)] HALF_D_PLUS_2 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
IDLE 6035 [(0,0)] HALF_D_PLUS_2 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
DISCARD 6036 [(1,0)] 0 [6031] [] [] [] [] [6033,6034,6035,6036] CONDITIONAL_S
IDLE 6037 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 6038 [(0,1)] D [] [] [] [] [] [] none
MERGE 6039 [(0,1),(0,0)] D [] [6041,6042,6043,6044] [] [] [((0,0),(0,1))] [] none
DISCARD 6040 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6041 [(0,1),(0,0)] D [6039] [] [] [] [((0,0),(0,1))] [6041,6042,6043,6044] CONDITIONAL_S
Y_MEAS 6042 [(0,1)] HALF_D_PLUS_2 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
IDLE 6043 [(0,0)] HALF_D_PLUS_2 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
DISCARD 6044 [(0,1)] 0 [6039] [] [] [] [] [6041,6042,6043,6044] CONDITIONAL_S
IDLE 6045 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 6046 [(1,0)] D [] [] [] [] [] [] none
MERGE 6047 [(1,0),(0,0)] D [] [6049,6050,6051,6052] [] [] [((0,0),(1,0))] [] none
DISCARD 6048 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6049 [(1,0),(0,0)] D [6047] [] [] [] [((0,0),(1,0))] [6049,6050,6051,6052] CONDITIONAL_S
Y_MEAS 6050 [(1,0)] HALF_D_PLUS_2 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
IDLE 6051 [(0,0)] HALF_D_PLUS_2 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
DISCARD 6052 [(1,0)] 0 [6047] [] [] [] [] [6049,6050,6051,6052] CONDITIONAL_S
IDLE 6053 [(0,0)] 59 [] [] [] [] [] [] none
INJECT_T 6054 [(0,1)] D [] [] [] [] [] [] none
MERGE 6055 [(0,1),(0,0)] D [] [6057,6058,6059,6060] [] [] [((0,0),(0,1))] [] none
DISCARD 6056 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6057 [(0,1),(0,0)] D [6055] [] [] [] [((0,0),(0,1))] [6057,6058,6059,6060] CONDITIONAL_S
Y_MEAS 6058 [(0,1)] HALF_D_PLUS_2 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
IDLE 6059 [(0,0)] HALF_D_PLUS_2 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
DISCARD 6060 [(0,1)] 0 [6055] [] [] [] [] [6057,6058,6059,6060] CONDITIONAL_S
IDLE 6061 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 6062 [(1,0)] D [] [] [] [] [] [] none
MERGE 6063 [(1,0),(0,0)] D [] [6065,6066,6067,6068] [] [] [((0,0),(1,0))] [] none
DISCARD 6064 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6065 [(1,0),(0,0)] D [6063] [] [] [] [((0,0),(1,0))] [6065,6066,6067,6068] CONDITIONAL_S
Y_MEAS 6066 [(1,0)] HALF_D_PLUS_2 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6067 [(0,0)] HALF_D_PLUS_2 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
DISCARD 6068 [(1,0)] 0 [6063] [] [] [] [] [6065,6066,6067,6068] CONDITIONAL_S
IDLE 6069 [(0,0)] 88 [] [] [] [] [] [] none
INJECT_T 6070 [(0,1)] D [] [] [] [] [] [] none
MERGE 6071 [(0,1),(0,0)] D [] [6073,6074,6075,6076] [] [] [((0,0),(0,1))] [] none
DISCARD 6072 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6073 [(0,1),(0,0)] D [6071] [] [] [] [((0,0),(0,1))] [6073,6074,6075,6076] CONDITIONAL_S
Y_MEAS 6074 [(0,1)] HALF_D_PLUS_2 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
IDLE 6075 [(0,0)] HALF_D_PLUS_2 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
DISCARD 6076 [(0,1)] 0 [6071] [] [] [] [] [6073,6074,6075,6076] CONDITIONAL_S
IDLE 6077 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 6078 [(1,0)] D [] [] [] [] [] [] none
MERGE 6079 [(1,0),(0,0)] D [] [6081,6082,6083,6084] [] [] [((0,0),(1,0))] [] none
DISCARD 6080 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6081 [(1,0),(0,0)] D [6079] [] [] [] [((0,0),(1,0))] [6081,6082,6083,6084] CONDITIONAL_S
Y_MEAS 6082 [(1,0)] HALF_D_PLUS_2 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
IDLE 6083 [(0,0)] HALF_D_PLUS_2 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
DISCARD 6084 [(1,0)] 0 [6079] [] [] [] [] [6081,6082,6083,6084] CONDITIONAL_S
IDLE 6085 [(0,0)] 95 [] [] [] [] [] [] none
INJECT_T 6086 [(0,1)] D [] [] [] [] [] [] none
MERGE 6087 [(0,1),(0,0)] D [] [6089,6090,6091,6092] [] [] [((0,0),(0,1))] [] none
DISCARD 6088 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6089 [(0,1),(0,0)] D [6087] [] [] [] [((0,0),(0,1))] [6089,6090,6091,6092] CONDITIONAL_S
Y_MEAS 6090 [(0,1)] HALF_D_PLUS_2 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
IDLE 6091 [(0,0)] HALF_D_PLUS_2 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
DISCARD 6092 [(0,1)] 0 [6087] [] [] [] [] [6089,6090,6091,6092] CONDITIONAL_S
IDLE 6093 [(0,0)] 13 [] [] [] [] [] [] none
INJECT_T 6094 [(1,0)] D [] [] [] [] [] [] none
MERGE 6095 [(1,0),(0,0)] D [] [6097,6098,6099,6100] [] [] [((0,0),(1,0))] [] none
DISCARD 6096 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6097 [(1,0),(0,0)] D [6095] [] [] [] [((0,0),(1,0))] [6097,6098,6099,6100] CONDITIONAL_S
Y_MEAS 6098 [(1,0)] HALF_D_PLUS_2 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
IDLE 6099 [(0,0)] HALF_D_PLUS_2 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
DISCARD 6100 [(1,0)] 0 [6095] [] [] [] [] [6097,6098,6099,6100] CONDITIONAL_S
IDLE 6101 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 6102 [(0,1)] D [] [] [] [] [] [] none
MERGE 6103 [(0,1),(0,0)] D [] [6105,6106,6107,6108] [] [] [((0,0),(0,1))] [] none
DISCARD 6104 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6105 [(0,1),(0,0)] D [6103] [] [] [] [((0,0),(0,1))] [6105,6106,6107,6108] CONDITIONAL_S
Y_MEAS 6106 [(0,1)] HALF_D_PLUS_2 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
IDLE 6107 [(0,0)] HALF_D_PLUS_2 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
DISCARD 6108 [(0,1)] 0 [6103] [] [] [] [] [6105,6106,6107,6108] CONDITIONAL_S
IDLE 6109 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 6110 [(1,0)] D [] [] [] [] [] [] none
MERGE 6111 [(1,0),(0,0)] D [] [6113,6114,6115,6116] [] [] [((0,0),(1,0))] [] none
DISCARD 6112 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6113 [(1,0),(0,0)] D [6111] [] [] [] [((0,0),(1,0))] [6113,6114,6115,6116] CONDITIONAL_S
Y_MEAS 6114 [(1,0)] HALF_D_PLUS_2 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
IDLE 6115 [(0,0)] HALF_D_PLUS_2 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
DISCARD 6116 [(1,0)] 0 [6111] [] [] [] [] [6113,6114,6115,6116] CONDITIONAL_S
IDLE 6117 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 6118 [(0,1)] D [] [] [] [] [] [] none
MERGE 6119 [(0,1),(0,0)] D [] [6121,6122,6123,6124] [] [] [((0,0),(0,1))] [] none
DISCARD 6120 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6121 [(0,1),(0,0)] D [6119] [] [] [] [((0,0),(0,1))] [6121,6122,6123,6124] CONDITIONAL_S
Y_MEAS 6122 [(0,1)] HALF_D_PLUS_2 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
IDLE 6123 [(0,0)] HALF_D_PLUS_2 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
DISCARD 6124 [(0,1)] 0 [6119] [] [] [] [] [6121,6122,6123,6124] CONDITIONAL_S
IDLE 6125 [(0,0)] 64 [] [] [] [] [] [] none
INJECT_T 6126 [(1,0)] D [] [] [] [] [] [] none
MERGE 6127 [(1,0),(0,0)] D [] [6129,6130,6131,6132] [] [] [((0,0),(1,0))] [] none
DISCARD 6128 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6129 [(1,0),(0,0)] D [6127] [] [] [] [((0,0),(1,0))] [6129,6130,6131,6132] CONDITIONAL_S
Y_MEAS 6130 [(1,0)] HALF_D_PLUS_2 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
IDLE 6131 [(0,0)] HALF_D_PLUS_2 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
DISCARD 6132 [(1,0)] 0 [6127] [] [] [] [] [6129,6130,6131,6132] CONDITIONAL_S
IDLE 6133 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6134 [(0,1)] D [] [] [] [] [] [] none
MERGE 6135 [(0,1),(0,0)] D [] [6137,6138,6139,6140] [] [] [((0,0),(0,1))] [] none
DISCARD 6136 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6137 [(0,1),(0,0)] D [6135] [] [] [] [((0,0),(0,1))] [6137,6138,6139,6140] CONDITIONAL_S
Y_MEAS 6138 [(0,1)] HALF_D_PLUS_2 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
IDLE 6139 [(0,0)] HALF_D_PLUS_2 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
DISCARD 6140 [(0,1)] 0 [6135] [] [] [] [] [6137,6138,6139,6140] CONDITIONAL_S
IDLE 6141 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6142 [(1,0)] D [] [] [] [] [] [] none
MERGE 6143 [(1,0),(0,0)] D [] [6145,6146,6147,6148] [] [] [((0,0),(1,0))] [] none
DISCARD 6144 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6145 [(1,0),(0,0)] D [6143] [] [] [] [((0,0),(1,0))] [6145,6146,6147,6148] CONDITIONAL_S
Y_MEAS 6146 [(1,0)] HALF_D_PLUS_2 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6147 [(0,0)] HALF_D_PLUS_2 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
DISCARD 6148 [(1,0)] 0 [6143] [] [] [] [] [6145,6146,6147,6148] CONDITIONAL_S
IDLE 6149 [(0,0)] 15 [] [] [] [] [] [] none
INJECT_T 6150 [(0,1)] D [] [] [] [] [] [] none
MERGE 6151 [(0,1),(0,0)] D [] [6153,6154,6155,6156] [] [] [((0,0),(0,1))] [] none
DISCARD 6152 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6153 [(0,1),(0,0)] D [6151] [] [] [] [((0,0),(0,1))] [6153,6154,6155,6156] CONDITIONAL_S
Y_MEAS 6154 [(0,1)] HALF_D_PLUS_2 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
IDLE 6155 [(0,0)] HALF_D_PLUS_2 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
DISCARD 6156 [(0,1)] 0 [6151] [] [] [] [] [6153,6154,6155,6156] CONDITIONAL_S
IDLE 6157 [(0,0)] 117 [] [] [] [] [] [] none
INJECT_T 6158 [(1,0)] D [] [] [] [] [] [] none
MERGE 6159 [(1,0),(0,0)] D [] [6161,6162,6163,6164] [] [] [((0,0),(1,0))] [] none
DISCARD 6160 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6161 [(1,0),(0,0)] D [6159] [] [] [] [((0,0),(1,0))] [6161,6162,6163,6164] CONDITIONAL_S
Y_MEAS 6162 [(1,0)] HALF_D_PLUS_2 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6163 [(0,0)] HALF_D_PLUS_2 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
DISCARD 6164 [(1,0)] 0 [6159] [] [] [] [] [6161,6162,6163,6164] CONDITIONAL_S
IDLE 6165 [(0,0)] 176 [] [] [] [] [] [] none
INJECT_T 6166 [(0,1)] D [] [] [] [] [] [] none
MERGE 6167 [(0,1),(0,0)] D [] [6169,6170,6171,6172] [] [] [((0,0),(0,1))] [] none
DISCARD 6168 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6169 [(0,1),(0,0)] D [6167] [] [] [] [((0,0),(0,1))] [6169,6170,6171,6172] CONDITIONAL_S
Y_MEAS 6170 [(0,1)] HALF_D_PLUS_2 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
IDLE 6171 [(0,0)] HALF_D_PLUS_2 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
DISCARD 6172 [(0,1)] 0 [6167] [] [] [] [] [6169,6170,6171,6172] CONDITIONAL_S
IDLE 6173 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6174 [(1,0)] D [] [] [] [] [] [] none
MERGE 6175 [(1,0),(0,0)] D [] [6177,6178,6179,6180] [] [] [((0,0),(1,0))] [] none
DISCARD 6176 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6177 [(1,0),(0,0)] D [6175] [] [] [] [((0,0),(1,0))] [6177,6178,6179,6180] CONDITIONAL_S
Y_MEAS 6178 [(1,0)] HALF_D_PLUS_2 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
IDLE 6179 [(0,0)] HALF_D_PLUS_2 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
DISCARD 6180 [(1,0)] 0 [6175] [] [] [] [] [6177,6178,6179,6180] CONDITIONAL_S
IDLE 6181 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6182 [(0,1)] D [] [] [] [] [] [] none
MERGE 6183 [(0,1),(0,0)] D [] [6185,6186,6187,6188] [] [] [((0,0),(0,1))] [] none
DISCARD 6184 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6185 [(0,1),(0,0)] D [6183] [] [] [] [((0,0),(0,1))] [6185,6186,6187,6188] CONDITIONAL_S
Y_MEAS 6186 [(0,1)] HALF_D_PLUS_2 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
IDLE 6187 [(0,0)] HALF_D_PLUS_2 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
DISCARD 6188 [(0,1)] 0 [6183] [] [] [] [] [6185,6186,6187,6188] CONDITIONAL_S
IDLE 6189 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 6190 [(1,0)] D [] [] [] [] [] [] none
MERGE 6191 [(1,0),(0,0)] D [] [6193,6194,6195,6196] [] [] [((0,0),(1,0))] [] none
DISCARD 6192 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6193 [(1,0),(0,0)] D [6191] [] [] [] [((0,0),(1,0))] [6193,6194,6195,6196] CONDITIONAL_S
Y_MEAS 6194 [(1,0)] HALF_D_PLUS_2 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
IDLE 6195 [(0,0)] HALF_D_PLUS_2 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
DISCARD 6196 [(1,0)] 0 [6191] [] [] [] [] [6193,6194,6195,6196] CONDITIONAL_S
IDLE 6197 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 6198 [(0,1)] D [] [] [] [] [] [] none
MERGE 6199 [(0,1),(0,0)] D [] [6201,6202,6203,6204] [] [] [((0,0),(0,1))] [] none
DISCARD 6200 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6201 [(0,1),(0,0)] D [6199] [] [] [] [((0,0),(0,1))] [6201,6202,6203,6204] CONDITIONAL_S
Y_MEAS 6202 [(0,1)] HALF_D_PLUS_2 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6203 [(0,0)] HALF_D_PLUS_2 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
DISCARD 6204 [(0,1)] 0 [6199] [] [] [] [] [6201,6202,6203,6204] CONDITIONAL_S
IDLE 6205 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6206 [(1,0)] D [] [] [] [] [] [] none
MERGE 6207 [(1,0),(0,0)] D [] [6209,6210,6211,6212] [] [] [((0,0),(1,0))] [] none
DISCARD 6208 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6209 [(1,0),(0,0)] D [6207] [] [] [] [((0,0),(1,0))] [6209,6210,6211,6212] CONDITIONAL_S
Y_MEAS 6210 [(1,0)] HALF_D_PLUS_2 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
IDLE 6211 [(0,0)] HALF_D_PLUS_2 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
DISCARD 6212 [(1,0)] 0 [6207] [] [] [] [] [6209,6210,6211,6212] CONDITIONAL_S
IDLE 6213 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 6214 [(0,1)] D [] [] [] [] [] [] none
MERGE 6215 [(0,1),(0,0)] D [] [6217,6218,6219,6220] [] [] [((0,0),(0,1))] [] none
DISCARD 6216 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6217 [(0,1),(0,0)] D [6215] [] [] [] [((0,0),(0,1))] [6217,6218,6219,6220] CONDITIONAL_S
Y_MEAS 6218 [(0,1)] HALF_D_PLUS_2 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
IDLE 6219 [(0,0)] HALF_D_PLUS_2 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
DISCARD 6220 [(0,1)] 0 [6215] [] [] [] [] [6217,6218,6219,6220] CONDITIONAL_S
IDLE 6221 [(0,0)] 174 [] [] [] [] [] [] none
INJECT_T 6222 [(1,0)] D [] [] [] [] [] [] none
MERGE 6223 [(1,0),(0,0)] D [] [6225,6226,6227,6228] [] [] [((0,0),(1,0))] [] none
DISCARD 6224 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6225 [(1,0),(0,0)] D [6223] [] [] [] [((0,0),(1,0))] [6225,6226,6227,6228] CONDITIONAL_S
Y_MEAS 6226 [(1,0)] HALF_D_PLUS_2 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
IDLE 6227 [(0,0)] HALF_D_PLUS_2 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
DISCARD 6228 [(1,0)] 0 [6223] [] [] [] [] [6225,6226,6227,6228] CONDITIONAL_S
IDLE 6229 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 6230 [(0,1)] D [] [] [] [] [] [] none
MERGE 6231 [(0,1),(0,0)] D [] [6233,6234,6235,6236] [] [] [((0,0),(0,1))] [] none
DISCARD 6232 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6233 [(0,1),(0,0)] D [6231] [] [] [] [((0,0),(0,1))] [6233,6234,6235,6236] CONDITIONAL_S
Y_MEAS 6234 [(0,1)] HALF_D_PLUS_2 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
IDLE 6235 [(0,0)] HALF_D_PLUS_2 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
DISCARD 6236 [(0,1)] 0 [6231] [] [] [] [] [6233,6234,6235,6236] CONDITIONAL_S
IDLE 6237 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 6238 [(1,0)] D [] [] [] [] [] [] none
MERGE 6239 [(1,0),(0,0)] D [] [6241,6242,6243,6244] [] [] [((0,0),(1,0))] [] none
DISCARD 6240 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6241 [(1,0),(0,0)] D [6239] [] [] [] [((0,0),(1,0))] [6241,6242,6243,6244] CONDITIONAL_S
Y_MEAS 6242 [(1,0)] HALF_D_PLUS_2 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6243 [(0,0)] HALF_D_PLUS_2 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
DISCARD 6244 [(1,0)] 0 [6239] [] [] [] [] [6241,6242,6243,6244] CONDITIONAL_S
IDLE 6245 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 6246 [(0,1)] D [] [] [] [] [] [] none
MERGE 6247 [(0,1),(0,0)] D [] [6249,6250,6251,6252] [] [] [((0,0),(0,1))] [] none
DISCARD 6248 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6249 [(0,1),(0,0)] D [6247] [] [] [] [((0,0),(0,1))] [6249,6250,6251,6252] CONDITIONAL_S
Y_MEAS 6250 [(0,1)] HALF_D_PLUS_2 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
IDLE 6251 [(0,0)] HALF_D_PLUS_2 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
DISCARD 6252 [(0,1)] 0 [6247] [] [] [] [] [6249,6250,6251,6252] CONDITIONAL_S
IDLE 6253 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6254 [(1,0)] D [] [] [] [] [] [] none
MERGE 6255 [(1,0),(0,0)] D [] [6257,6258,6259,6260] [] [] [((0,0),(1,0))] [] none
DISCARD 6256 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6257 [(1,0),(0,0)] D [6255] [] [] [] [((0,0),(1,0))] [6257,6258,6259,6260] CONDITIONAL_S
Y_MEAS 6258 [(1,0)] HALF_D_PLUS_2 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
IDLE 6259 [(0,0)] HALF_D_PLUS_2 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
DISCARD 6260 [(1,0)] 0 [6255] [] [] [] [] [6257,6258,6259,6260] CONDITIONAL_S
IDLE 6261 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 6262 [(0,1)] D [] [] [] [] [] [] none
MERGE 6263 [(0,1),(0,0)] D [] [6265,6266,6267,6268] [] [] [((0,0),(0,1))] [] none
DISCARD 6264 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6265 [(0,1),(0,0)] D [6263] [] [] [] [((0,0),(0,1))] [6265,6266,6267,6268] CONDITIONAL_S
Y_MEAS 6266 [(0,1)] HALF_D_PLUS_2 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
IDLE 6267 [(0,0)] HALF_D_PLUS_2 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
DISCARD 6268 [(0,1)] 0 [6263] [] [] [] [] [6265,6266,6267,6268] CONDITIONAL_S
IDLE 6269 [(0,0)] 1 [] [] [] [] [] [] none
INJECT_T 6270 [(1,0)] D [] [] [] [] [] [] none
MERGE 6271 [(1,0),(0,0)] D [] [6273,6274,6275,6276] [] [] [((0,0),(1,0))] [] none
DISCARD 6272 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6273 [(1,0),(0,0)] D [6271] [] [] [] [((0,0),(1,0))] [6273,6274,6275,6276] CONDITIONAL_S
Y_MEAS 6274 [(1,0)] HALF_D_PLUS_2 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
IDLE 6275 [(0,0)] HALF_D_PLUS_2 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
DISCARD 6276 [(1,0)] 0 [6271] [] [] [] [] [6273,6274,6275,6276] CONDITIONAL_S
IDLE 6277 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6278 [(0,1)] D [] [] [] [] [] [] none
MERGE 6279 [(0,1),(0,0)] D [] [6281,6282,6283,6284] [] [] [((0,0),(0,1))] [] none
DISCARD 6280 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6281 [(0,1),(0,0)] D [6279] [] [] [] [((0,0),(0,1))] [6281,6282,6283,6284] CONDITIONAL_S
Y_MEAS 6282 [(0,1)] HALF_D_PLUS_2 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6283 [(0,0)] HALF_D_PLUS_2 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
DISCARD 6284 [(0,1)] 0 [6279] [] [] [] [] [6281,6282,6283,6284] CONDITIONAL_S
IDLE 6285 [(0,0)] 79 [] [] [] [] [] [] none
INJECT_T 6286 [(1,0)] D [] [] [] [] [] [] none
MERGE 6287 [(1,0),(0,0)] D [] [6289,6290,6291,6292] [] [] [((0,0),(1,0))] [] none
DISCARD 6288 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6289 [(1,0),(0,0)] D [6287] [] [] [] [((0,0),(1,0))] [6289,6290,6291,6292] CONDITIONAL_S
Y_MEAS 6290 [(1,0)] HALF_D_PLUS_2 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6291 [(0,0)] HALF_D_PLUS_2 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
DISCARD 6292 [(1,0)] 0 [6287] [] [] [] [] [6289,6290,6291,6292] CONDITIONAL_S
IDLE 6293 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6294 [(0,1)] D [] [] [] [] [] [] none
MERGE 6295 [(0,1),(0,0)] D [] [6297,6298,6299,6300] [] [] [((0,0),(0,1))] [] none
DISCARD 6296 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6297 [(0,1),(0,0)] D [6295] [] [] [] [((0,0),(0,1))] [6297,6298,6299,6300] CONDITIONAL_S
Y_MEAS 6298 [(0,1)] HALF_D_PLUS_2 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
IDLE 6299 [(0,0)] HALF_D_PLUS_2 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
DISCARD 6300 [(0,1)] 0 [6295] [] [] [] [] [6297,6298,6299,6300] CONDITIONAL_S
IDLE 6301 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 6302 [(1,0)] D [] [] [] [] [] [] none
MERGE 6303 [(1,0),(0,0)] D [] [6305,6306,6307,6308] [] [] [((0,0),(1,0))] [] none
DISCARD 6304 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6305 [(1,0),(0,0)] D [6303] [] [] [] [((0,0),(1,0))] [6305,6306,6307,6308] CONDITIONAL_S
Y_MEAS 6306 [(1,0)] HALF_D_PLUS_2 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
IDLE 6307 [(0,0)] HALF_D_PLUS_2 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
DISCARD 6308 [(1,0)] 0 [6303] [] [] [] [] [6305,6306,6307,6308] CONDITIONAL_S
IDLE 6309 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6310 [(0,1)] D [] [] [] [] [] [] none
MERGE 6311 [(0,1),(0,0)] D [] [6313,6314,6315,6316] [] [] [((0,0),(0,1))] [] none
DISCARD 6312 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6313 [(0,1),(0,0)] D [6311] [] [] [] [((0,0),(0,1))] [6313,6314,6315,6316] CONDITIONAL_S
Y_MEAS 6314 [(0,1)] HALF_D_PLUS_2 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
IDLE 6315 [(0,0)] HALF_D_PLUS_2 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
DISCARD 6316 [(0,1)] 0 [6311] [] [] [] [] [6313,6314,6315,6316] CONDITIONAL_S
IDLE 6317 [(0,0)] 92 [] [] [] [] [] [] none
INJECT_T 6318 [(1,0)] D [] [] [] [] [] [] none
MERGE 6319 [(1,0),(0,0)] D [] [6321,6322,6323,6324] [] [] [((0,0),(1,0))] [] none
DISCARD 6320 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6321 [(1,0),(0,0)] D [6319] [] [] [] [((0,0),(1,0))] [6321,6322,6323,6324] CONDITIONAL_S
Y_MEAS 6322 [(1,0)] HALF_D_PLUS_2 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6323 [(0,0)] HALF_D_PLUS_2 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
DISCARD 6324 [(1,0)] 0 [6319] [] [] [] [] [6321,6322,6323,6324] CONDITIONAL_S
IDLE 6325 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6326 [(0,1)] D [] [] [] [] [] [] none
MERGE 6327 [(0,1),(0,0)] D [] [6329,6330,6331,6332] [] [] [((0,0),(0,1))] [] none
DISCARD 6328 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6329 [(0,1),(0,0)] D [6327] [] [] [] [((0,0),(0,1))] [6329,6330,6331,6332] CONDITIONAL_S
Y_MEAS 6330 [(0,1)] HALF_D_PLUS_2 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
IDLE 6331 [(0,0)] HALF_D_PLUS_2 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
DISCARD 6332 [(0,1)] 0 [6327] [] [] [] [] [6329,6330,6331,6332] CONDITIONAL_S
IDLE 6333 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6334 [(1,0)] D [] [] [] [] [] [] none
MERGE 6335 [(1,0),(0,0)] D [] [6337,6338,6339,6340] [] [] [((0,0),(1,0))] [] none
DISCARD 6336 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6337 [(1,0),(0,0)] D [6335] [] [] [] [((0,0),(1,0))] [6337,6338,6339,6340] CONDITIONAL_S
Y_MEAS 6338 [(1,0)] HALF_D_PLUS_2 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
IDLE 6339 [(0,0)] HALF_D_PLUS_2 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
DISCARD 6340 [(1,0)] 0 [6335] [] [] [] [] [6337,6338,6339,6340] CONDITIONAL_S
IDLE 6341 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 6342 [(0,1)] D [] [] [] [] [] [] none
MERGE 6343 [(0,1),(0,0)] D [] [6345,6346,6347,6348] [] [] [((0,0),(0,1))] [] none
DISCARD 6344 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6345 [(0,1),(0,0)] D [6343] [] [] [] [((0,0),(0,1))] [6345,6346,6347,6348] CONDITIONAL_S
Y_MEAS 6346 [(0,1)] HALF_D_PLUS_2 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
IDLE 6347 [(0,0)] HALF_D_PLUS_2 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
DISCARD 6348 [(0,1)] 0 [6343] [] [] [] [] [6345,6346,6347,6348] CONDITIONAL_S
IDLE 6349 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 6350 [(1,0)] D [] [] [] [] [] [] none
MERGE 6351 [(1,0),(0,0)] D [] [6353,6354,6355,6356] [] [] [((0,0),(1,0))] [] none
DISCARD 6352 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6353 [(1,0),(0,0)] D [6351] [] [] [] [((0,0),(1,0))] [6353,6354,6355,6356] CONDITIONAL_S
Y_MEAS 6354 [(1,0)] HALF_D_PLUS_2 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
IDLE 6355 [(0,0)] HALF_D_PLUS_2 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
DISCARD 6356 [(1,0)] 0 [6351] [] [] [] [] [6353,6354,6355,6356] CONDITIONAL_S
IDLE 6357 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6358 [(0,1)] D [] [] [] [] [] [] none
MERGE 6359 [(0,1),(0,0)] D [] [6361,6362,6363,6364] [] [] [((0,0),(0,1))] [] none
DISCARD 6360 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6361 [(0,1),(0,0)] D [6359] [] [] [] [((0,0),(0,1))] [6361,6362,6363,6364] CONDITIONAL_S
Y_MEAS 6362 [(0,1)] HALF_D_PLUS_2 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6363 [(0,0)] HALF_D_PLUS_2 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
DISCARD 6364 [(0,1)] 0 [6359] [] [] [] [] [6361,6362,6363,6364] CONDITIONAL_S
IDLE 6365 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6366 [(1,0)] D [] [] [] [] [] [] none
MERGE 6367 [(1,0),(0,0)] D [] [6369,6370,6371,6372] [] [] [((0,0),(1,0))] [] none
DISCARD 6368 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6369 [(1,0),(0,0)] D [6367] [] [] [] [((0,0),(1,0))] [6369,6370,6371,6372] CONDITIONAL_S
Y_MEAS 6370 [(1,0)] HALF_D_PLUS_2 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
IDLE 6371 [(0,0)] HALF_D_PLUS_2 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
DISCARD 6372 [(1,0)] 0 [6367] [] [] [] [] [6369,6370,6371,6372] CONDITIONAL_S
IDLE 6373 [(0,0)] 119 [] [] [] [] [] [] none
INJECT_T 6374 [(0,1)] D [] [] [] [] [] [] none
MERGE 6375 [(0,1),(0,0)] D [] [6377,6378,6379,6380] [] [] [((0,0),(0,1))] [] none
DISCARD 6376 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6377 [(0,1),(0,0)] D [6375] [] [] [] [((0,0),(0,1))] [6377,6378,6379,6380] CONDITIONAL_S
Y_MEAS 6378 [(0,1)] HALF_D_PLUS_2 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6379 [(0,0)] HALF_D_PLUS_2 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
DISCARD 6380 [(0,1)] 0 [6375] [] [] [] [] [6377,6378,6379,6380] CONDITIONAL_S
IDLE 6381 [(0,0)] 186 [] [] [] [] [] [] none
INJECT_T 6382 [(1,0)] D [] [] [] [] [] [] none
MERGE 6383 [(1,0),(0,0)] D [] [6385,6386,6387,6388] [] [] [((0,0),(1,0))] [] none
DISCARD 6384 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6385 [(1,0),(0,0)] D [6383] [] [] [] [((0,0),(1,0))] [6385,6386,6387,6388] CONDITIONAL_S
Y_MEAS 6386 [(1,0)] HALF_D_PLUS_2 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
IDLE 6387 [(0,0)] HALF_D_PLUS_2 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
DISCARD 6388 [(1,0)] 0 [6383] [] [] [] [] [6385,6386,6387,6388] CONDITIONAL_S
IDLE 6389 [(0,0)] 138 [] [] [] [] [] [] none
INJECT_T 6390 [(0,1)] D [] [] [] [] [] [] none
MERGE 6391 [(0,1),(0,0)] D [] [6393,6394,6395,6396] [] [] [((0,0),(0,1))] [] none
DISCARD 6392 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6393 [(0,1),(0,0)] D [6391] [] [] [] [((0,0),(0,1))] [6393,6394,6395,6396] CONDITIONAL_S
Y_MEAS 6394 [(0,1)] HALF_D_PLUS_2 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
IDLE 6395 [(0,0)] HALF_D_PLUS_2 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
DISCARD 6396 [(0,1)] 0 [6391] [] [] [] [] [6393,6394,6395,6396] CONDITIONAL_S
IDLE 6397 [(0,0)] 65 [] [] [] [] [] [] none
INJECT_T 6398 [(1,0)] D [] [] [] [] [] [] none
MERGE 6399 [(1,0),(0,0)] D [] [6401,6402,6403,6404] [] [] [((0,0),(1,0))] [] none
DISCARD 6400 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6401 [(1,0),(0,0)] D [6399] [] [] [] [((0,0),(1,0))] [6401,6402,6403,6404] CONDITIONAL_S
Y_MEAS 6402 [(1,0)] HALF_D_PLUS_2 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
IDLE 6403 [(0,0)] HALF_D_PLUS_2 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
DISCARD 6404 [(1,0)] 0 [6399] [] [] [] [] [6401,6402,6403,6404] CONDITIONAL_S
IDLE 6405 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6406 [(0,1)] D [] [] [] [] [] [] none
MERGE 6407 [(0,1),(0,0)] D [] [6409,6410,6411,6412] [] [] [((0,0),(0,1))] [] none
DISCARD 6408 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6409 [(0,1),(0,0)] D [6407] [] [] [] [((0,0),(0,1))] [6409,6410,6411,6412] CONDITIONAL_S
Y_MEAS 6410 [(0,1)] HALF_D_PLUS_2 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6411 [(0,0)] HALF_D_PLUS_2 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
DISCARD 6412 [(0,1)] 0 [6407] [] [] [] [] [6409,6410,6411,6412] CONDITIONAL_S
IDLE 6413 [(0,0)] 60 [] [] [] [] [] [] none
INJECT_T 6414 [(1,0)] D [] [] [] [] [] [] none
MERGE 6415 [(1,0),(0,0)] D [] [6417,6418,6419,6420] [] [] [((0,0),(1,0))] [] none
DISCARD 6416 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6417 [(1,0),(0,0)] D [6415] [] [] [] [((0,0),(1,0))] [6417,6418,6419,6420] CONDITIONAL_S
Y_MEAS 6418 [(1,0)] HALF_D_PLUS_2 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6419 [(0,0)] HALF_D_PLUS_2 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
DISCARD 6420 [(1,0)] 0 [6415] [] [] [] [] [6417,6418,6419,6420] CONDITIONAL_S
IDLE 6421 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 6422 [(0,1)] D [] [] [] [] [] [] none
MERGE 6423 [(0,1),(0,0)] D [] [6425,6426,6427,6428] [] [] [((0,0),(0,1))] [] none
DISCARD 6424 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6425 [(0,1),(0,0)] D [6423] [] [] [] [((0,0),(0,1))] [6425,6426,6427,6428] CONDITIONAL_S
Y_MEAS 6426 [(0,1)] HALF_D_PLUS_2 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
IDLE 6427 [(0,0)] HALF_D_PLUS_2 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
DISCARD 6428 [(0,1)] 0 [6423] [] [] [] [] [6425,6426,6427,6428] CONDITIONAL_S
IDLE 6429 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6430 [(1,0)] D [] [] [] [] [] [] none
MERGE 6431 [(1,0),(0,0)] D [] [6433,6434,6435,6436] [] [] [((0,0),(1,0))] [] none
DISCARD 6432 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6433 [(1,0),(0,0)] D [6431] [] [] [] [((0,0),(1,0))] [6433,6434,6435,6436] CONDITIONAL_S
Y_MEAS 6434 [(1,0)] HALF_D_PLUS_2 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
IDLE 6435 [(0,0)] HALF_D_PLUS_2 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
DISCARD 6436 [(1,0)] 0 [6431] [] [] [] [] [6433,6434,6435,6436] CONDITIONAL_S
IDLE 6437 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 6438 [(0,1)] D [] [] [] [] [] [] none
MERGE 6439 [(0,1),(0,0)] D [] [6441,6442,6443,6444] [] [] [((0,0),(0,1))] [] none
DISCARD 6440 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6441 [(0,1),(0,0)] D [6439] [] [] [] [((0,0),(0,1))] [6441,6442,6443,6444] CONDITIONAL_S
Y_MEAS 6442 [(0,1)] HALF_D_PLUS_2 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
IDLE 6443 [(0,0)] HALF_D_PLUS_2 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
DISCARD 6444 [(0,1)] 0 [6439] [] [] [] [] [6441,6442,6443,6444] CONDITIONAL_S
IDLE 6445 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 6446 [(1,0)] D [] [] [] [] [] [] none
MERGE 6447 [(1,0),(0,0)] D [] [6449,6450,6451,6452] [] [] [((0,0),(1,0))] [] none
DISCARD 6448 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6449 [(1,0),(0,0)] D [6447] [] [] [] [((0,0),(1,0))] [6449,6450,6451,6452] CONDITIONAL_S
Y_MEAS 6450 [(1,0)] HALF_D_PLUS_2 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6451 [(0,0)] HALF_D_PLUS_2 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
DISCARD 6452 [(1,0)] 0 [6447] [] [] [] [] [6449,6450,6451,6452] CONDITIONAL_S
IDLE 6453 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6454 [(0,1)] D [] [] [] [] [] [] none
MERGE 6455 [(0,1),(0,0)] D [] [6457,6458,6459,6460] [] [] [((0,0),(0,1))] [] none
DISCARD 6456 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6457 [(0,1),(0,0)] D [6455] [] [] [] [((0,0),(0,1))] [6457,6458,6459,6460] CONDITIONAL_S
Y_MEAS 6458 [(0,1)] HALF_D_PLUS_2 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
IDLE 6459 [(0,0)] HALF_D_PLUS_2 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
DISCARD 6460 [(0,1)] 0 [6455] [] [] [] [] [6457,6458,6459,6460] CONDITIONAL_S
IDLE 6461 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 6462 [(1,0)] D [] [] [] [] [] [] none
MERGE 6463 [(1,0),(0,0)] D [] [6465,6466,6467,6468] [] [] [((0,0),(1,0))] [] none
DISCARD 6464 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6465 [(1,0),(0,0)] D [6463] [] [] [] [((0,0),(1,0))] [6465,6466,6467,6468] CONDITIONAL_S
Y_MEAS 6466 [(1,0)] HALF_D_PLUS_2 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
IDLE 6467 [(0,0)] HALF_D_PLUS_2 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
DISCARD 6468 [(1,0)] 0 [6463] [] [] [] [] [6465,6466,6467,6468] CONDITIONAL_S
IDLE 6469 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 6470 [(0,1)] D [] [] [] [] [] [] none
MERGE 6471 [(0,1),(0,0)] D [] [6473,6474,6475,6476] [] [] [((0,0),(0,1))] [] none
DISCARD 6472 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6473 [(0,1),(0,0)] D [6471] [] [] [] [((0,0),(0,1))] [6473,6474,6475,6476] CONDITIONAL_S
Y_MEAS 6474 [(0,1)] HALF_D_PLUS_2 [6471] [] [] [] [] [6473,6474,6475,6476] CONDITIONAL_S
IDLE 6475 [(0,0)] HALF_D_PLUS_2 [6471] [] [] [] [] [6473,6474,6475,6476] CONDITIONAL_S
DISCARD 6476 [(0,1)] 0 [6471] [] [] [] [] [6473,6474,6475,6476] CONDITIONAL_S
IDLE 6477 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 6478 [(1,0)] D [] [] [] [] [] [] none
MERGE 6479 [(1,0),(0,0)] D [] [6481,6482,6483,6484] [] [] [((0,0),(1,0))] [] none
DISCARD 6480 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6481 [(1,0),(0,0)] D [6479] [] [] [] [((0,0),(1,0))] [6481,6482,6483,6484] CONDITIONAL_S
Y_MEAS 6482 [(1,0)] HALF_D_PLUS_2 [6479] [] [] [] [] [6481,6482,6483,6484] CONDITIONAL_S
IDLE 6483 [(0,0)] HALF_D_PLUS_2 [6479] [] [] [] [] [6481,6482,6483,6484] CONDITIONAL_S
DISCARD 6484 [(1,0)] 0 [6479] [] [] [] [] [6481,6482,6483,6484] CONDITIONAL_S
INJECT_T 6485 [(0,1)] D [] [] [] [] [] [] none
MERGE 6486 [(0,1),(0,0)] D [] [6488,6489,6490,6491] [] [] [((0,0),(0,1))] [] none
DISCARD 6487 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6488 [(0,1),(0,0)] D [6486] [] [] [] [((0,0),(0,1))] [6488,6489,6490,6491] CONDITIONAL_S
Y_MEAS 6489 [(0,1)] HALF_D_PLUS_2 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6490 [(0,0)] HALF_D_PLUS_2 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
DISCARD 6491 [(0,1)] 0 [6486] [] [] [] [] [6488,6489,6490,6491] CONDITIONAL_S
IDLE 6492 [(0,0)] 10 [] [] [] [] [] [] none
INJECT_T 6493 [(1,0)] D [] [] [] [] [] [] none
MERGE 6494 [(1,0),(0,0)] D [] [6496,6497,6498,6499] [] [] [((0,0),(1,0))] [] none
DISCARD 6495 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6496 [(1,0),(0,0)] D [6494] [] [] [] [((0,0),(1,0))] [6496,6497,6498,6499] CONDITIONAL_S
Y_MEAS 6497 [(1,0)] HALF_D_PLUS_2 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
IDLE 6498 [(0,0)] HALF_D_PLUS_2 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
DISCARD 6499 [(1,0)] 0 [6494] [] [] [] [] [6496,6497,6498,6499] CONDITIONAL_S
IDLE 6500 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 6501 [(0,1)] D [] [] [] [] [] [] none
MERGE 6502 [(0,1),(0,0)] D [] [6504,6505,6506,6507] [] [] [((0,0),(0,1))] [] none
DISCARD 6503 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6504 [(0,1),(0,0)] D [6502] [] [] [] [((0,0),(0,1))] [6504,6505,6506,6507] CONDITIONAL_S
Y_MEAS 6505 [(0,1)] HALF_D_PLUS_2 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6506 [(0,0)] HALF_D_PLUS_2 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
DISCARD 6507 [(0,1)] 0 [6502] [] [] [] [] [6504,6505,6506,6507] CONDITIONAL_S
IDLE 6508 [(0,0)] 67 [] [] [] [] [] [] none
INJECT_T 6509 [(1,0)] D [] [] [] [] [] [] none
MERGE 6510 [(1,0),(0,0)] D [] [6512,6513,6514,6515] [] [] [((0,0),(1,0))] [] none
DISCARD 6511 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6512 [(1,0),(0,0)] D [6510] [] [] [] [((0,0),(1,0))] [6512,6513,6514,6515] CONDITIONAL_S
Y_MEAS 6513 [(1,0)] HALF_D_PLUS_2 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6514 [(0,0)] HALF_D_PLUS_2 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
DISCARD 6515 [(1,0)] 0 [6510] [] [] [] [] [6512,6513,6514,6515] CONDITIONAL_S
IDLE 6516 [(0,0)] 109 [] [] [] [] [] [] none
INJECT_T 6517 [(0,1)] D [] [] [] [] [] [] none
MERGE 6518 [(0,1),(0,0)] D [] [6520,6521,6522,6523] [] [] [((0,0),(0,1))] [] none
DISCARD 6519 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6520 [(0,1),(0,0)] D [6518] [] [] [] [((0,0),(0,1))] [6520,6521,6522,6523] CONDITIONAL_S
Y_MEAS 6521 [(0,1)] HALF_D_PLUS_2 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6522 [(0,0)] HALF_D_PLUS_2 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
DISCARD 6523 [(0,1)] 0 [6518] [] [] [] [] [6520,6521,6522,6523] CONDITIONAL_S
IDLE 6524 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 6525 [(1,0)] D [] [] [] [] [] [] none
MERGE 6526 [(1,0),(0,0)] D [] [6528,6529,6530,6531] [] [] [((0,0),(1,0))] [] none
DISCARD 6527 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6528 [(1,0),(0,0)] D [6526] [] [] [] [((0,0),(1,0))] [6528,6529,6530,6531] CONDITIONAL_S
Y_MEAS 6529 [(1,0)] HALF_D_PLUS_2 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6530 [(0,0)] HALF_D_PLUS_2 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
DISCARD 6531 [(1,0)] 0 [6526] [] [] [] [] [6528,6529,6530,6531] CONDITIONAL_S
IDLE 6532 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 6533 [(0,1)] D [] [] [] [] [] [] none
MERGE 6534 [(0,1),(0,0)] D [] [6536,6537,6538,6539] [] [] [((0,0),(0,1))] [] none
DISCARD 6535 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6536 [(0,1),(0,0)] D [6534] [] [] [] [((0,0),(0,1))] [6536,6537,6538,6539] CONDITIONAL_S
Y_MEAS 6537 [(0,1)] HALF_D_PLUS_2 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6538 [(0,0)] HALF_D_PLUS_2 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
DISCARD 6539 [(0,1)] 0 [6534] [] [] [] [] [6536,6537,6538,6539] CONDITIONAL_S
IDLE 6540 [(0,0)] 66 [] [] [] [] [] [] none
INJECT_T 6541 [(1,0)] D [] [] [] [] [] [] none
MERGE 6542 [(1,0),(0,0)] D [] [6544,6545,6546,6547] [] [] [((0,0),(1,0))] [] none
DISCARD 6543 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6544 [(1,0),(0,0)] D [6542] [] [] [] [((0,0),(1,0))] [6544,6545,6546,6547] CONDITIONAL_S
Y_MEAS 6545 [(1,0)] HALF_D_PLUS_2 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6546 [(0,0)] HALF_D_PLUS_2 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
DISCARD 6547 [(1,0)] 0 [6542] [] [] [] [] [6544,6545,6546,6547] CONDITIONAL_S
IDLE 6548 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 6549 [(0,1)] D [] [] [] [] [] [] none
MERGE 6550 [(0,1),(0,0)] D [] [6552,6553,6554,6555] [] [] [((0,0),(0,1))] [] none
DISCARD 6551 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6552 [(0,1),(0,0)] D [6550] [] [] [] [((0,0),(0,1))] [6552,6553,6554,6555] CONDITIONAL_S
Y_MEAS 6553 [(0,1)] HALF_D_PLUS_2 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
IDLE 6554 [(0,0)] HALF_D_PLUS_2 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
DISCARD 6555 [(0,1)] 0 [6550] [] [] [] [] [6552,6553,6554,6555] CONDITIONAL_S
IDLE 6556 [(0,0)] 97 [] [] [] [] [] [] none
INJECT_T 6557 [(1,0)] D [] [] [] [] [] [] none
MERGE 6558 [(1,0),(0,0)] D [] [6560,6561,6562,6563] [] [] [((0,0),(1,0))] [] none
DISCARD 6559 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6560 [(1,0),(0,0)] D [6558] [] [] [] [((0,0),(1,0))] [6560,6561,6562,6563] CONDITIONAL_S
Y_MEAS 6561 [(1,0)] HALF_D_PLUS_2 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6562 [(0,0)] HALF_D_PLUS_2 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
DISCARD 6563 [(1,0)] 0 [6558] [] [] [] [] [6560,6561,6562,6563] CONDITIONAL_S
IDLE 6564 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 6565 [(0,1)] D [] [] [] [] [] [] none
MERGE 6566 [(0,1),(0,0)] D [] [6568,6569,6570,6571] [] [] [((0,0),(0,1))] [] none
DISCARD 6567 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6568 [(0,1),(0,0)] D [6566] [] [] [] [((0,0),(0,1))] [6568,6569,6570,6571] CONDITIONAL_S
Y_MEAS 6569 [(0,1)] HALF_D_PLUS_2 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6570 [(0,0)] HALF_D_PLUS_2 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
DISCARD 6571 [(0,1)] 0 [6566] [] [] [] [] [6568,6569,6570,6571] CONDITIONAL_S
IDLE 6572 [(0,0)] 62 [] [] [] [] [] [] none
INJECT_T 6573 [(1,0)] D [] [] [] [] [] [] none
MERGE 6574 [(1,0),(0,0)] D [] [6576,6577,6578,6579] [] [] [((0,0),(1,0))] [] none
DISCARD 6575 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6576 [(1,0),(0,0)] D [6574] [] [] [] [((0,0),(1,0))] [6576,6577,6578,6579] CONDITIONAL_S
Y_MEAS 6577 [(1,0)] HALF_D_PLUS_2 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6578 [(0,0)] HALF_D_PLUS_2 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
DISCARD 6579 [(1,0)] 0 [6574] [] [] [] [] [6576,6577,6578,6579] CONDITIONAL_S
IDLE 6580 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6581 [(0,1)] D [] [] [] [] [] [] none
MERGE 6582 [(0,1),(0,0)] D [] [6584,6585,6586,6587] [] [] [((0,0),(0,1))] [] none
DISCARD 6583 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6584 [(0,1),(0,0)] D [6582] [] [] [] [((0,0),(0,1))] [6584,6585,6586,6587] CONDITIONAL_S
Y_MEAS 6585 [(0,1)] HALF_D_PLUS_2 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6586 [(0,0)] HALF_D_PLUS_2 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
DISCARD 6587 [(0,1)] 0 [6582] [] [] [] [] [6584,6585,6586,6587] CONDITIONAL_S
IDLE 6588 [(0,0)] 9 [] [] [] [] [] [] none
INJECT_T 6589 [(1,0)] D [] [] [] [] [] [] none
MERGE 6590 [(1,0),(0,0)] D [] [6592,6593,6594,6595] [] [] [((0,0),(1,0))] [] none
DISCARD 6591 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6592 [(1,0),(0,0)] D [6590] [] [] [] [((0,0),(1,0))] [6592,6593,6594,6595] CONDITIONAL_S
Y_MEAS 6593 [(1,0)] HALF_D_PLUS_2 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6594 [(0,0)] HALF_D_PLUS_2 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
DISCARD 6595 [(1,0)] 0 [6590] [] [] [] [] [6592,6593,6594,6595] CONDITIONAL_S
IDLE 6596 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 6597 [(0,1)] D [] [] [] [] [] [] none
MERGE 6598 [(0,1),(0,0)] D [] [6600,6601,6602,6603] [] [] [((0,0),(0,1))] [] none
DISCARD 6599 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6600 [(0,1),(0,0)] D [6598] [] [] [] [((0,0),(0,1))] [6600,6601,6602,6603] CONDITIONAL_S
Y_MEAS 6601 [(0,1)] HALF_D_PLUS_2 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6602 [(0,0)] HALF_D_PLUS_2 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
DISCARD 6603 [(0,1)] 0 [6598] [] [] [] [] [6600,6601,6602,6603] CONDITIONAL_S
IDLE 6604 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 6605 [(1,0)] D [] [] [] [] [] [] none
MERGE 6606 [(1,0),(0,0)] D [] [6608,6609,6610,6611] [] [] [((0,0),(1,0))] [] none
DISCARD 6607 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6608 [(1,0),(0,0)] D [6606] [] [] [] [((0,0),(1,0))] [6608,6609,6610,6611] CONDITIONAL_S
Y_MEAS 6609 [(1,0)] HALF_D_PLUS_2 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
IDLE 6610 [(0,0)] HALF_D_PLUS_2 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
DISCARD 6611 [(1,0)] 0 [6606] [] [] [] [] [6608,6609,6610,6611] CONDITIONAL_S
IDLE 6612 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6613 [(0,1)] D [] [] [] [] [] [] none
MERGE 6614 [(0,1),(0,0)] D [] [6616,6617,6618,6619] [] [] [((0,0),(0,1))] [] none
DISCARD 6615 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6616 [(0,1),(0,0)] D [6614] [] [] [] [((0,0),(0,1))] [6616,6617,6618,6619] CONDITIONAL_S
Y_MEAS 6617 [(0,1)] HALF_D_PLUS_2 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6618 [(0,0)] HALF_D_PLUS_2 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
DISCARD 6619 [(0,1)] 0 [6614] [] [] [] [] [6616,6617,6618,6619] CONDITIONAL_S
IDLE 6620 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 6621 [(1,0)] D [] [] [] [] [] [] none
MERGE 6622 [(1,0),(0,0)] D [] [6624,6625,6626,6627] [] [] [((0,0),(1,0))] [] none
DISCARD 6623 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6624 [(1,0),(0,0)] D [6622] [] [] [] [((0,0),(1,0))] [6624,6625,6626,6627] CONDITIONAL_S
Y_MEAS 6625 [(1,0)] HALF_D_PLUS_2 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6626 [(0,0)] HALF_D_PLUS_2 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
DISCARD 6627 [(1,0)] 0 [6622] [] [] [] [] [6624,6625,6626,6627] CONDITIONAL_S
IDLE 6628 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 6629 [(0,1)] D [] [] [] [] [] [] none
MERGE 6630 [(0,1),(0,0)] D [] [6632,6633,6634,6635] [] [] [((0,0),(0,1))] [] none
DISCARD 6631 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6632 [(0,1),(0,0)] D [6630] [] [] [] [((0,0),(0,1))] [6632,6633,6634,6635] CONDITIONAL_S
Y_MEAS 6633 [(0,1)] HALF_D_PLUS_2 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6634 [(0,0)] HALF_D_PLUS_2 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
DISCARD 6635 [(0,1)] 0 [6630] [] [] [] [] [6632,6633,6634,6635] CONDITIONAL_S
IDLE 6636 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6637 [(1,0)] D [] [] [] [] [] [] none
MERGE 6638 [(1,0),(0,0)] D [] [6640,6641,6642,6643] [] [] [((0,0),(1,0))] [] none
DISCARD 6639 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6640 [(1,0),(0,0)] D [6638] [] [] [] [((0,0),(1,0))] [6640,6641,6642,6643] CONDITIONAL_S
Y_MEAS 6641 [(1,0)] HALF_D_PLUS_2 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6642 [(0,0)] HALF_D_PLUS_2 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
DISCARD 6643 [(1,0)] 0 [6638] [] [] [] [] [6640,6641,6642,6643] CONDITIONAL_S
IDLE 6644 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 6645 [(0,1)] D [] [] [] [] [] [] none
MERGE 6646 [(0,1),(0,0)] D [] [6648,6649,6650,6651] [] [] [((0,0),(0,1))] [] none
DISCARD 6647 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6648 [(0,1),(0,0)] D [6646] [] [] [] [((0,0),(0,1))] [6648,6649,6650,6651] CONDITIONAL_S
Y_MEAS 6649 [(0,1)] HALF_D_PLUS_2 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6650 [(0,0)] HALF_D_PLUS_2 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
DISCARD 6651 [(0,1)] 0 [6646] [] [] [] [] [6648,6649,6650,6651] CONDITIONAL_S
IDLE 6652 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 6653 [(1,0)] D [] [] [] [] [] [] none
MERGE 6654 [(1,0),(0,0)] D [] [6656,6657,6658,6659] [] [] [((0,0),(1,0))] [] none
DISCARD 6655 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6656 [(1,0),(0,0)] D [6654] [] [] [] [((0,0),(1,0))] [6656,6657,6658,6659] CONDITIONAL_S
Y_MEAS 6657 [(1,0)] HALF_D_PLUS_2 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6658 [(0,0)] HALF_D_PLUS_2 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
DISCARD 6659 [(1,0)] 0 [6654] [] [] [] [] [6656,6657,6658,6659] CONDITIONAL_S
IDLE 6660 [(0,0)] 194 [] [] [] [] [] [] none
INJECT_T 6661 [(0,1)] D [] [] [] [] [] [] none
MERGE 6662 [(0,1),(0,0)] D [] [6664,6665,6666,6667] [] [] [((0,0),(0,1))] [] none
DISCARD 6663 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6664 [(0,1),(0,0)] D [6662] [] [] [] [((0,0),(0,1))] [6664,6665,6666,6667] CONDITIONAL_S
Y_MEAS 6665 [(0,1)] HALF_D_PLUS_2 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
IDLE 6666 [(0,0)] HALF_D_PLUS_2 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
DISCARD 6667 [(0,1)] 0 [6662] [] [] [] [] [6664,6665,6666,6667] CONDITIONAL_S
IDLE 6668 [(0,0)] 102 [] [] [] [] [] [] none
INJECT_T 6669 [(1,0)] D [] [] [] [] [] [] none
MERGE 6670 [(1,0),(0,0)] D [] [6672,6673,6674,6675] [] [] [((0,0),(1,0))] [] none
DISCARD 6671 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6672 [(1,0),(0,0)] D [6670] [] [] [] [((0,0),(1,0))] [6672,6673,6674,6675] CONDITIONAL_S
Y_MEAS 6673 [(1,0)] HALF_D_PLUS_2 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6674 [(0,0)] HALF_D_PLUS_2 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
DISCARD 6675 [(1,0)] 0 [6670] [] [] [] [] [6672,6673,6674,6675] CONDITIONAL_S
IDLE 6676 [(0,0)] 73 [] [] [] [] [] [] none
INJECT_T 6677 [(0,1)] D [] [] [] [] [] [] none
MERGE 6678 [(0,1),(0,0)] D [] [6680,6681,6682,6683] [] [] [((0,0),(0,1))] [] none
DISCARD 6679 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6680 [(0,1),(0,0)] D [6678] [] [] [] [((0,0),(0,1))] [6680,6681,6682,6683] CONDITIONAL_S
Y_MEAS 6681 [(0,1)] HALF_D_PLUS_2 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6682 [(0,0)] HALF_D_PLUS_2 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
DISCARD 6683 [(0,1)] 0 [6678] [] [] [] [] [6680,6681,6682,6683] CONDITIONAL_S
IDLE 6684 [(0,0)] 170 [] [] [] [] [] [] none
INJECT_T 6685 [(1,0)] D [] [] [] [] [] [] none
MERGE 6686 [(1,0),(0,0)] D [] [6688,6689,6690,6691] [] [] [((0,0),(1,0))] [] none
DISCARD 6687 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6688 [(1,0),(0,0)] D [6686] [] [] [] [((0,0),(1,0))] [6688,6689,6690,6691] CONDITIONAL_S
Y_MEAS 6689 [(1,0)] HALF_D_PLUS_2 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6690 [(0,0)] HALF_D_PLUS_2 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
DISCARD 6691 [(1,0)] 0 [6686] [] [] [] [] [6688,6689,6690,6691] CONDITIONAL_S
IDLE 6692 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6693 [(0,1)] D [] [] [] [] [] [] none
MERGE 6694 [(0,1),(0,0)] D [] [6696,6697,6698,6699] [] [] [((0,0),(0,1))] [] none
DISCARD 6695 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6696 [(0,1),(0,0)] D [6694] [] [] [] [((0,0),(0,1))] [6696,6697,6698,6699] CONDITIONAL_S
Y_MEAS 6697 [(0,1)] HALF_D_PLUS_2 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6698 [(0,0)] HALF_D_PLUS_2 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
DISCARD 6699 [(0,1)] 0 [6694] [] [] [] [] [6696,6697,6698,6699] CONDITIONAL_S
IDLE 6700 [(0,0)] 93 [] [] [] [] [] [] none
INJECT_T 6701 [(1,0)] D [] [] [] [] [] [] none
MERGE 6702 [(1,0),(0,0)] D [] [6704,6705,6706,6707] [] [] [((0,0),(1,0))] [] none
DISCARD 6703 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6704 [(1,0),(0,0)] D [6702] [] [] [] [((0,0),(1,0))] [6704,6705,6706,6707] CONDITIONAL_S
Y_MEAS 6705 [(1,0)] HALF_D_PLUS_2 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6706 [(0,0)] HALF_D_PLUS_2 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
DISCARD 6707 [(1,0)] 0 [6702] [] [] [] [] [6704,6705,6706,6707] CONDITIONAL_S
IDLE 6708 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6709 [(0,1)] D [] [] [] [] [] [] none
MERGE 6710 [(0,1),(0,0)] D [] [6712,6713,6714,6715] [] [] [((0,0),(0,1))] [] none
DISCARD 6711 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6712 [(0,1),(0,0)] D [6710] [] [] [] [((0,0),(0,1))] [6712,6713,6714,6715] CONDITIONAL_S
Y_MEAS 6713 [(0,1)] HALF_D_PLUS_2 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6714 [(0,0)] HALF_D_PLUS_2 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
DISCARD 6715 [(0,1)] 0 [6710] [] [] [] [] [6712,6713,6714,6715] CONDITIONAL_S
IDLE 6716 [(0,0)] 133 [] [] [] [] [] [] none
INJECT_T 6717 [(1,0)] D [] [] [] [] [] [] none
MERGE 6718 [(1,0),(0,0)] D [] [6720,6721,6722,6723] [] [] [((0,0),(1,0))] [] none
DISCARD 6719 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6720 [(1,0),(0,0)] D [6718] [] [] [] [((0,0),(1,0))] [6720,6721,6722,6723] CONDITIONAL_S
Y_MEAS 6721 [(1,0)] HALF_D_PLUS_2 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
IDLE 6722 [(0,0)] HALF_D_PLUS_2 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
DISCARD 6723 [(1,0)] 0 [6718] [] [] [] [] [6720,6721,6722,6723] CONDITIONAL_S
IDLE 6724 [(0,0)] 110 [] [] [] [] [] [] none
INJECT_T 6725 [(0,1)] D [] [] [] [] [] [] none
MERGE 6726 [(0,1),(0,0)] D [] [6728,6729,6730,6731] [] [] [((0,0),(0,1))] [] none
DISCARD 6727 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6728 [(0,1),(0,0)] D [6726] [] [] [] [((0,0),(0,1))] [6728,6729,6730,6731] CONDITIONAL_S
Y_MEAS 6729 [(0,1)] HALF_D_PLUS_2 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6730 [(0,0)] HALF_D_PLUS_2 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
DISCARD 6731 [(0,1)] 0 [6726] [] [] [] [] [6728,6729,6730,6731] CONDITIONAL_S
IDLE 6732 [(0,0)] 178 [] [] [] [] [] [] none
INJECT_T 6733 [(1,0)] D [] [] [] [] [] [] none
MERGE 6734 [(1,0),(0,0)] D [] [6736,6737,6738,6739] [] [] [((0,0),(1,0))] [] none
DISCARD 6735 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6736 [(1,0),(0,0)] D [6734] [] [] [] [((0,0),(1,0))] [6736,6737,6738,6739] CONDITIONAL_S
Y_MEAS 6737 [(1,0)] HALF_D_PLUS_2 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6738 [(0,0)] HALF_D_PLUS_2 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
DISCARD 6739 [(1,0)] 0 [6734] [] [] [] [] [6736,6737,6738,6739] CONDITIONAL_S
IDLE 6740 [(0,0)] 152 [] [] [] [] [] [] none
INJECT_T 6741 [(0,1)] D [] [] [] [] [] [] none
MERGE 6742 [(0,1),(0,0)] D [] [6744,6745,6746,6747] [] [] [((0,0),(0,1))] [] none
DISCARD 6743 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6744 [(0,1),(0,0)] D [6742] [] [] [] [((0,0),(0,1))] [6744,6745,6746,6747] CONDITIONAL_S
Y_MEAS 6745 [(0,1)] HALF_D_PLUS_2 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6746 [(0,0)] HALF_D_PLUS_2 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
DISCARD 6747 [(0,1)] 0 [6742] [] [] [] [] [6744,6745,6746,6747] CONDITIONAL_S
IDLE 6748 [(0,0)] 127 [] [] [] [] [] [] none
INJECT_T 6749 [(1,0)] D [] [] [] [] [] [] none
MERGE 6750 [(1,0),(0,0)] D [] [6752,6753,6754,6755] [] [] [((0,0),(1,0))] [] none
DISCARD 6751 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6752 [(1,0),(0,0)] D [6750] [] [] [] [((0,0),(1,0))] [6752,6753,6754,6755] CONDITIONAL_S
Y_MEAS 6753 [(1,0)] HALF_D_PLUS_2 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6754 [(0,0)] HALF_D_PLUS_2 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
DISCARD 6755 [(1,0)] 0 [6750] [] [] [] [] [6752,6753,6754,6755] CONDITIONAL_S
IDLE 6756 [(0,0)] 197 [] [] [] [] [] [] none
INJECT_T 6757 [(0,1)] D [] [] [] [] [] [] none
MERGE 6758 [(0,1),(0,0)] D [] [6760,6761,6762,6763] [] [] [((0,0),(0,1))] [] none
DISCARD 6759 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6760 [(0,1),(0,0)] D [6758] [] [] [] [((0,0),(0,1))] [6760,6761,6762,6763] CONDITIONAL_S
Y_MEAS 6761 [(0,1)] HALF_D_PLUS_2 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6762 [(0,0)] HALF_D_PLUS_2 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
DISCARD 6763 [(0,1)] 0 [6758] [] [] [] [] [6760,6761,6762,6763] CONDITIONAL_S
IDLE 6764 [(0,0)] 84 [] [] [] [] [] [] none
INJECT_T 6765 [(1,0)] D [] [] [] [] [] [] none
MERGE 6766 [(1,0),(0,0)] D [] [6768,6769,6770,6771] [] [] [((0,0),(1,0))] [] none
DISCARD 6767 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6768 [(1,0),(0,0)] D [6766] [] [] [] [((0,0),(1,0))] [6768,6769,6770,6771] CONDITIONAL_S
Y_MEAS 6769 [(1,0)] HALF_D_PLUS_2 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
IDLE 6770 [(0,0)] HALF_D_PLUS_2 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
DISCARD 6771 [(1,0)] 0 [6766] [] [] [] [] [6768,6769,6770,6771] CONDITIONAL_S
IDLE 6772 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 6773 [(0,1)] D [] [] [] [] [] [] none
MERGE 6774 [(0,1),(0,0)] D [] [6776,6777,6778,6779] [] [] [((0,0),(0,1))] [] none
DISCARD 6775 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6776 [(0,1),(0,0)] D [6774] [] [] [] [((0,0),(0,1))] [6776,6777,6778,6779] CONDITIONAL_S
Y_MEAS 6777 [(0,1)] HALF_D_PLUS_2 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6778 [(0,0)] HALF_D_PLUS_2 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
DISCARD 6779 [(0,1)] 0 [6774] [] [] [] [] [6776,6777,6778,6779] CONDITIONAL_S
IDLE 6780 [(0,0)] 42 [] [] [] [] [] [] none
INJECT_T 6781 [(1,0)] D [] [] [] [] [] [] none
MERGE 6782 [(1,0),(0,0)] D [] [6784,6785,6786,6787] [] [] [((0,0),(1,0))] [] none
DISCARD 6783 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6784 [(1,0),(0,0)] D [6782] [] [] [] [((0,0),(1,0))] [6784,6785,6786,6787] CONDITIONAL_S
Y_MEAS 6785 [(1,0)] HALF_D_PLUS_2 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6786 [(0,0)] HALF_D_PLUS_2 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
DISCARD 6787 [(1,0)] 0 [6782] [] [] [] [] [6784,6785,6786,6787] CONDITIONAL_S
IDLE 6788 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 6789 [(0,1)] D [] [] [] [] [] [] none
MERGE 6790 [(0,1),(0,0)] D [] [6792,6793,6794,6795] [] [] [((0,0),(0,1))] [] none
DISCARD 6791 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6792 [(0,1),(0,0)] D [6790] [] [] [] [((0,0),(0,1))] [6792,6793,6794,6795] CONDITIONAL_S
Y_MEAS 6793 [(0,1)] HALF_D_PLUS_2 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6794 [(0,0)] HALF_D_PLUS_2 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
DISCARD 6795 [(0,1)] 0 [6790] [] [] [] [] [6792,6793,6794,6795] CONDITIONAL_S
IDLE 6796 [(0,0)] 89 [] [] [] [] [] [] none
INJECT_T 6797 [(1,0)] D [] [] [] [] [] [] none
MERGE 6798 [(1,0),(0,0)] D [] [6800,6801,6802,6803] [] [] [((0,0),(1,0))] [] none
DISCARD 6799 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6800 [(1,0),(0,0)] D [6798] [] [] [] [((0,0),(1,0))] [6800,6801,6802,6803] CONDITIONAL_S
Y_MEAS 6801 [(1,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6802 [(0,0)] HALF_D_PLUS_2 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
DISCARD 6803 [(1,0)] 0 [6798] [] [] [] [] [6800,6801,6802,6803] CONDITIONAL_S
IDLE 6804 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 6805 [(0,1)] D [] [] [] [] [] [] none
MERGE 6806 [(0,1),(0,0)] D [] [6808,6809,6810,6811] [] [] [((0,0),(0,1))] [] none
DISCARD 6807 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6808 [(0,1),(0,0)] D [6806] [] [] [] [((0,0),(0,1))] [6808,6809,6810,6811] CONDITIONAL_S
Y_MEAS 6809 [(0,1)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6810 [(0,0)] HALF_D_PLUS_2 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
DISCARD 6811 [(0,1)] 0 [6806] [] [] [] [] [6808,6809,6810,6811] CONDITIONAL_S
IDLE 6812 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 6813 [(1,0)] D [] [] [] [] [] [] none
MERGE 6814 [(1,0),(0,0)] D [] [6816,6817,6818,6819] [] [] [((0,0),(1,0))] [] none
DISCARD 6815 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6816 [(1,0),(0,0)] D [6814] [] [] [] [((0,0),(1,0))] [6816,6817,6818,6819] CONDITIONAL_S
Y_MEAS 6817 [(1,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6818 [(0,0)] HALF_D_PLUS_2 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
DISCARD 6819 [(1,0)] 0 [6814] [] [] [] [] [6816,6817,6818,6819] CONDITIONAL_S
IDLE 6820 [(0,0)] 136 [] [] [] [] [] [] none
INJECT_T 6821 [(0,1)] D [] [] [] [] [] [] none
MERGE 6822 [(0,1),(0,0)] D [] [6824,6825,6826,6827] [] [] [((0,0),(0,1))] [] none
DISCARD 6823 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6824 [(0,1),(0,0)] D [6822] [] [] [] [((0,0),(0,1))] [6824,6825,6826,6827] CONDITIONAL_S
Y_MEAS 6825 [(0,1)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6826 [(0,0)] HALF_D_PLUS_2 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
DISCARD 6827 [(0,1)] 0 [6822] [] [] [] [] [6824,6825,6826,6827] CONDITIONAL_S
IDLE 6828 [(0,0)] 148 [] [] [] [] [] [] none
INJECT_T 6829 [(1,0)] D [] [] [] [] [] [] none
MERGE 6830 [(1,0),(0,0)] D [] [6832,6833,6834,6835] [] [] [((0,0),(1,0))] [] none
DISCARD 6831 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6832 [(1,0),(0,0)] D [6830] [] [] [] [((0,0),(1,0))] [6832,6833,6834,6835] CONDITIONAL_S
Y_MEAS 6833 [(1,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6834 [(0,0)] HALF_D_PLUS_2 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
DISCARD 6835 [(1,0)] 0 [6830] [] [] [] [] [6832,6833,6834,6835] CONDITIONAL_S
IDLE 6836 [(0,0)] 100 [] [] [] [] [] [] none
INJECT_T 6837 [(0,1)] D [] [] [] [] [] [] none
MERGE 6838 [(0,1),(0,0)] D [] [6840,6841,6842,6843] [] [] [((0,0),(0,1))] [] none
DISCARD 6839 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6840 [(0,1),(0,0)] D [6838] [] [] [] [((0,0),(0,1))] [6840,6841,6842,6843] CONDITIONAL_S
Y_MEAS 6841 [(0,1)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6842 [(0,0)] HALF_D_PLUS_2 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
DISCARD 6843 [(0,1)] 0 [6838] [] [] [] [] [6840,6841,6842,6843] CONDITIONAL_S
IDLE 6844 [(0,0)] 196 [] [] [] [] [] [] none
INJECT_T 6845 [(1,0)] D [] [] [] [] [] [] none
MERGE 6846 [(1,0),(0,0)] D [] [6848,6849,6850,6851] [] [] [((0,0),(1,0))] [] none
DISCARD 6847 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6848 [(1,0),(0,0)] D [6846] [] [] [] [((0,0),(1,0))] [6848,6849,6850,6851] CONDITIONAL_S
Y_MEAS 6849 [(1,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6850 [(0,0)] HALF_D_PLUS_2 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
DISCARD 6851 [(1,0)] 0 [6846] [] [] [] [] [6848,6849,6850,6851] CONDITIONAL_S
IDLE 6852 [(0,0)] 166 [] [] [] [] [] [] none
INJECT_T 6853 [(0,1)] D [] [] [] [] [] [] none
MERGE 6854 [(0,1),(0,0)] D [] [6856,6857,6858,6859] [] [] [((0,0),(0,1))] [] none
DISCARD 6855 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6856 [(0,1),(0,0)] D [6854] [] [] [] [((0,0),(0,1))] [6856,6857,6858,6859] CONDITIONAL_S
Y_MEAS 6857 [(0,1)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6858 [(0,0)] HALF_D_PLUS_2 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
DISCARD 6859 [(0,1)] 0 [6854] [] [] [] [] [6856,6857,6858,6859] CONDITIONAL_S
IDLE 6860 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 6861 [(1,0)] D [] [] [] [] [] [] none
MERGE 6862 [(1,0),(0,0)] D [] [6864,6865,6866,6867] [] [] [((0,0),(1,0))] [] none
DISCARD 6863 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6864 [(1,0),(0,0)] D [6862] [] [] [] [((0,0),(1,0))] [6864,6865,6866,6867] CONDITIONAL_S
Y_MEAS 6865 [(1,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6866 [(0,0)] HALF_D_PLUS_2 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
DISCARD 6867 [(1,0)] 0 [6862] [] [] [] [] [6864,6865,6866,6867] CONDITIONAL_S
IDLE 6868 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 6869 [(0,1)] D [] [] [] [] [] [] none
MERGE 6870 [(0,1),(0,0)] D [] [6872,6873,6874,6875] [] [] [((0,0),(0,1))] [] none
DISCARD 6871 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6872 [(0,1),(0,0)] D [6870] [] [] [] [((0,0),(0,1))] [6872,6873,6874,6875] CONDITIONAL_S
Y_MEAS 6873 [(0,1)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6874 [(0,0)] HALF_D_PLUS_2 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
DISCARD 6875 [(0,1)] 0 [6870] [] [] [] [] [6872,6873,6874,6875] CONDITIONAL_S
IDLE 6876 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 6877 [(1,0)] D [] [] [] [] [] [] none
MERGE 6878 [(1,0),(0,0)] D [] [6880,6881,6882,6883] [] [] [((0,0),(1,0))] [] none
DISCARD 6879 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6880 [(1,0),(0,0)] D [6878] [] [] [] [((0,0),(1,0))] [6880,6881,6882,6883] CONDITIONAL_S
Y_MEAS 6881 [(1,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6882 [(0,0)] HALF_D_PLUS_2 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
DISCARD 6883 [(1,0)] 0 [6878] [] [] [] [] [6880,6881,6882,6883] CONDITIONAL_S
IDLE 6884 [(0,0)] 143 [] [] [] [] [] [] none
INJECT_T 6885 [(0,1)] D [] [] [] [] [] [] none
MERGE 6886 [(0,1),(0,0)] D [] [6888,6889,6890,6891] [] [] [((0,0),(0,1))] [] none
DISCARD 6887 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6888 [(0,1),(0,0)] D [6886] [] [] [] [((0,0),(0,1))] [6888,6889,6890,6891] CONDITIONAL_S
Y_MEAS 6889 [(0,1)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6890 [(0,0)] HALF_D_PLUS_2 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
DISCARD 6891 [(0,1)] 0 [6886] [] [] [] [] [6888,6889,6890,6891] CONDITIONAL_S
IDLE 6892 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 6893 [(1,0)] D [] [] [] [] [] [] none
MERGE 6894 [(1,0),(0,0)] D [] [6896,6897,6898,6899] [] [] [((0,0),(1,0))] [] none
DISCARD 6895 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6896 [(1,0),(0,0)] D [6894] [] [] [] [((0,0),(1,0))] [6896,6897,6898,6899] CONDITIONAL_S
Y_MEAS 6897 [(1,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6898 [(0,0)] HALF_D_PLUS_2 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
DISCARD 6899 [(1,0)] 0 [6894] [] [] [] [] [6896,6897,6898,6899] CONDITIONAL_S
IDLE 6900 [(0,0)] 14 [] [] [] [] [] [] none
INJECT_T 6901 [(0,1)] D [] [] [] [] [] [] none
MERGE 6902 [(0,1),(0,0)] D [] [6904,6905,6906,6907] [] [] [((0,0),(0,1))] [] none
DISCARD 6903 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6904 [(0,1),(0,0)] D [6902] [] [] [] [((0,0),(0,1))] [6904,6905,6906,6907] CONDITIONAL_S
Y_MEAS 6905 [(0,1)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6906 [(0,0)] HALF_D_PLUS_2 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
DISCARD 6907 [(0,1)] 0 [6902] [] [] [] [] [6904,6905,6906,6907] CONDITIONAL_S
IDLE 6908 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 6909 [(1,0)] D [] [] [] [] [] [] none
MERGE 6910 [(1,0),(0,0)] D [] [6912,6913,6914,6915] [] [] [((0,0),(1,0))] [] none
DISCARD 6911 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6912 [(1,0),(0,0)] D [6910] [] [] [] [((0,0),(1,0))] [6912,6913,6914,6915] CONDITIONAL_S
Y_MEAS 6913 [(1,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6914 [(0,0)] HALF_D_PLUS_2 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
DISCARD 6915 [(1,0)] 0 [6910] [] [] [] [] [6912,6913,6914,6915] CONDITIONAL_S
IDLE 6916 [(0,0)] 140 [] [] [] [] [] [] none
INJECT_T 6917 [(0,1)] D [] [] [] [] [] [] none
MERGE 6918 [(0,1),(0,0)] D [] [6920,6921,6922,6923] [] [] [((0,0),(0,1))] [] none
DISCARD 6919 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6920 [(0,1),(0,0)] D [6918] [] [] [] [((0,0),(0,1))] [6920,6921,6922,6923] CONDITIONAL_S
Y_MEAS 6921 [(0,1)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6922 [(0,0)] HALF_D_PLUS_2 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
DISCARD 6923 [(0,1)] 0 [6918] [] [] [] [] [6920,6921,6922,6923] CONDITIONAL_S
IDLE 6924 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 6925 [(1,0)] D [] [] [] [] [] [] none
MERGE 6926 [(1,0),(0,0)] D [] [6928,6929,6930,6931] [] [] [((0,0),(1,0))] [] none
DISCARD 6927 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6928 [(1,0),(0,0)] D [6926] [] [] [] [((0,0),(1,0))] [6928,6929,6930,6931] CONDITIONAL_S
Y_MEAS 6929 [(1,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6930 [(0,0)] HALF_D_PLUS_2 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
DISCARD 6931 [(1,0)] 0 [6926] [] [] [] [] [6928,6929,6930,6931] CONDITIONAL_S
IDLE 6932 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 6933 [(0,1)] D [] [] [] [] [] [] none
MERGE 6934 [(0,1),(0,0)] D [] [6936,6937,6938,6939] [] [] [((0,0),(0,1))] [] none
DISCARD 6935 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6936 [(0,1),(0,0)] D [6934] [] [] [] [((0,0),(0,1))] [6936,6937,6938,6939] CONDITIONAL_S
Y_MEAS 6937 [(0,1)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6938 [(0,0)] HALF_D_PLUS_2 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
DISCARD 6939 [(0,1)] 0 [6934] [] [] [] [] [6936,6937,6938,6939] CONDITIONAL_S
IDLE 6940 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 6941 [(1,0)] D [] [] [] [] [] [] none
MERGE 6942 [(1,0),(0,0)] D [] [6944,6945,6946,6947] [] [] [((0,0),(1,0))] [] none
DISCARD 6943 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6944 [(1,0),(0,0)] D [6942] [] [] [] [((0,0),(1,0))] [6944,6945,6946,6947] CONDITIONAL_S
Y_MEAS 6945 [(1,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6946 [(0,0)] HALF_D_PLUS_2 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
DISCARD 6947 [(1,0)] 0 [6942] [] [] [] [] [6944,6945,6946,6947] CONDITIONAL_S
IDLE 6948 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 6949 [(0,1)] D [] [] [] [] [] [] none
MERGE 6950 [(0,1),(0,0)] D [] [6952,6953,6954,6955] [] [] [((0,0),(0,1))] [] none
DISCARD 6951 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6952 [(0,1),(0,0)] D [6950] [] [] [] [((0,0),(0,1))] [6952,6953,6954,6955] CONDITIONAL_S
Y_MEAS 6953 [(0,1)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6954 [(0,0)] HALF_D_PLUS_2 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
DISCARD 6955 [(0,1)] 0 [6950] [] [] [] [] [6952,6953,6954,6955] CONDITIONAL_S
IDLE 6956 [(0,0)] 6 [] [] [] [] [] [] none
INJECT_T 6957 [(1,0)] D [] [] [] [] [] [] none
MERGE 6958 [(1,0),(0,0)] D [] [6960,6961,6962,6963] [] [] [((0,0),(1,0))] [] none
DISCARD 6959 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6960 [(1,0),(0,0)] D [6958] [] [] [] [((0,0),(1,0))] [6960,6961,6962,6963] CONDITIONAL_S
Y_MEAS 6961 [(1,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6962 [(0,0)] HALF_D_PLUS_2 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
DISCARD 6963 [(1,0)] 0 [6958] [] [] [] [] [6960,6961,6962,6963] CONDITIONAL_S
IDLE 6964 [(0,0)] 153 [] [] [] [] [] [] none
INJECT_T 6965 [(0,1)] D [] [] [] [] [] [] none
MERGE 6966 [(0,1),(0,0)] D [] [6968,6969,6970,6971] [] [] [((0,0),(0,1))] [] none
DISCARD 6967 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6968 [(0,1),(0,0)] D [6966] [] [] [] [((0,0),(0,1))] [6968,6969,6970,6971] CONDITIONAL_S
Y_MEAS 6969 [(0,1)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6970 [(0,0)] HALF_D_PLUS_2 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
DISCARD 6971 [(0,1)] 0 [6966] [] [] [] [] [6968,6969,6970,6971] CONDITIONAL_S
IDLE 6972 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 6973 [(1,0)] D [] [] [] [] [] [] none
MERGE 6974 [(1,0),(0,0)] D [] [6976,6977,6978,6979] [] [] [((0,0),(1,0))] [] none
DISCARD 6975 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6976 [(1,0),(0,0)] D [6974] [] [] [] [((0,0),(1,0))] [6976,6977,6978,6979] CONDITIONAL_S
Y_MEAS 6977 [(1,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6978 [(0,0)] HALF_D_PLUS_2 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
DISCARD 6979 [(1,0)] 0 [6974] [] [] [] [] [6976,6977,6978,6979] CONDITIONAL_S
IDLE 6980 [(0,0)] 86 [] [] [] [] [] [] none
INJECT_T 6981 [(0,1)] D [] [] [] [] [] [] none
MERGE 6982 [(0,1),(0,0)] D [] [6984,6985,6986,6987] [] [] [((0,0),(0,1))] [] none
DISCARD 6983 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 6984 [(0,1),(0,0)] D [6982] [] [] [] [((0,0),(0,1))] [6984,6985,6986,6987] CONDITIONAL_S
Y_MEAS 6985 [(0,1)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6986 [(0,0)] HALF_D_PLUS_2 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
DISCARD 6987 [(0,1)] 0 [6982] [] [] [] [] [6984,6985,6986,6987] CONDITIONAL_S
IDLE 6988 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 6989 [(1,0)] D [] [] [] [] [] [] none
MERGE 6990 [(1,0),(0,0)] D [] [6992,6993,6994,6995] [] [] [((0,0),(1,0))] [] none
DISCARD 6991 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 6992 [(1,0),(0,0)] D [6990] [] [] [] [((0,0),(1,0))] [6992,6993,6994,6995] CONDITIONAL_S
Y_MEAS 6993 [(1,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6994 [(0,0)] HALF_D_PLUS_2 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
DISCARD 6995 [(1,0)] 0 [6990] [] [] [] [] [6992,6993,6994,6995] CONDITIONAL_S
IDLE 6996 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 6997 [(0,1)] D [] [] [] [] [] [] none
MERGE 6998 [(0,1),(0,0)] D [] [7000,7001,7002,7003] [] [] [((0,0),(0,1))] [] none
DISCARD 6999 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7000 [(0,1),(0,0)] D [6998] [] [] [] [((0,0),(0,1))] [7000,7001,7002,7003] CONDITIONAL_S
Y_MEAS 7001 [(0,1)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7002 [(0,0)] HALF_D_PLUS_2 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
DISCARD 7003 [(0,1)] 0 [6998] [] [] [] [] [7000,7001,7002,7003] CONDITIONAL_S
IDLE 7004 [(0,0)] 24 [] [] [] [] [] [] none
INJECT_T 7005 [(1,0)] D [] [] [] [] [] [] none
MERGE 7006 [(1,0),(0,0)] D [] [7008,7009,7010,7011] [] [] [((0,0),(1,0))] [] none
DISCARD 7007 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7008 [(1,0),(0,0)] D [7006] [] [] [] [((0,0),(1,0))] [7008,7009,7010,7011] CONDITIONAL_S
Y_MEAS 7009 [(1,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7010 [(0,0)] HALF_D_PLUS_2 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
DISCARD 7011 [(1,0)] 0 [7006] [] [] [] [] [7008,7009,7010,7011] CONDITIONAL_S
IDLE 7012 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7013 [(0,1)] D [] [] [] [] [] [] none
MERGE 7014 [(0,1),(0,0)] D [] [7016,7017,7018,7019] [] [] [((0,0),(0,1))] [] none
DISCARD 7015 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7016 [(0,1),(0,0)] D [7014] [] [] [] [((0,0),(0,1))] [7016,7017,7018,7019] CONDITIONAL_S
Y_MEAS 7017 [(0,1)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7018 [(0,0)] HALF_D_PLUS_2 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
DISCARD 7019 [(0,1)] 0 [7014] [] [] [] [] [7016,7017,7018,7019] CONDITIONAL_S
IDLE 7020 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7021 [(1,0)] D [] [] [] [] [] [] none
MERGE 7022 [(1,0),(0,0)] D [] [7024,7025,7026,7027] [] [] [((0,0),(1,0))] [] none
DISCARD 7023 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7024 [(1,0),(0,0)] D [7022] [] [] [] [((0,0),(1,0))] [7024,7025,7026,7027] CONDITIONAL_S
Y_MEAS 7025 [(1,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7026 [(0,0)] HALF_D_PLUS_2 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
DISCARD 7027 [(1,0)] 0 [7022] [] [] [] [] [7024,7025,7026,7027] CONDITIONAL_S
IDLE 7028 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 7029 [(0,1)] D [] [] [] [] [] [] none
MERGE 7030 [(0,1),(0,0)] D [] [7032,7033,7034,7035] [] [] [((0,0),(0,1))] [] none
DISCARD 7031 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7032 [(0,1),(0,0)] D [7030] [] [] [] [((0,0),(0,1))] [7032,7033,7034,7035] CONDITIONAL_S
Y_MEAS 7033 [(0,1)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7034 [(0,0)] HALF_D_PLUS_2 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
DISCARD 7035 [(0,1)] 0 [7030] [] [] [] [] [7032,7033,7034,7035] CONDITIONAL_S
IDLE 7036 [(0,0)] 198 [] [] [] [] [] [] none
INJECT_T 7037 [(1,0)] D [] [] [] [] [] [] none
MERGE 7038 [(1,0),(0,0)] D [] [7040,7041,7042,7043] [] [] [((0,0),(1,0))] [] none
DISCARD 7039 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7040 [(1,0),(0,0)] D [7038] [] [] [] [((0,0),(1,0))] [7040,7041,7042,7043] CONDITIONAL_S
Y_MEAS 7041 [(1,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7042 [(0,0)] HALF_D_PLUS_2 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
DISCARD 7043 [(1,0)] 0 [7038] [] [] [] [] [7040,7041,7042,7043] CONDITIONAL_S
IDLE 7044 [(0,0)] 82 [] [] [] [] [] [] none
INJECT_T 7045 [(0,1)] D [] [] [] [] [] [] none
MERGE 7046 [(0,1),(0,0)] D [] [7048,7049,7050,7051] [] [] [((0,0),(0,1))] [] none
DISCARD 7047 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7048 [(0,1),(0,0)] D [7046] [] [] [] [((0,0),(0,1))] [7048,7049,7050,7051] CONDITIONAL_S
Y_MEAS 7049 [(0,1)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7050 [(0,0)] HALF_D_PLUS_2 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
DISCARD 7051 [(0,1)] 0 [7046] [] [] [] [] [7048,7049,7050,7051] CONDITIONAL_S
IDLE 7052 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7053 [(1,0)] D [] [] [] [] [] [] none
MERGE 7054 [(1,0),(0,0)] D [] [7056,7057,7058,7059] [] [] [((0,0),(1,0))] [] none
DISCARD 7055 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7056 [(1,0),(0,0)] D [7054] [] [] [] [((0,0),(1,0))] [7056,7057,7058,7059] CONDITIONAL_S
Y_MEAS 7057 [(1,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7058 [(0,0)] HALF_D_PLUS_2 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
DISCARD 7059 [(1,0)] 0 [7054] [] [] [] [] [7056,7057,7058,7059] CONDITIONAL_S
IDLE 7060 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7061 [(0,1)] D [] [] [] [] [] [] none
MERGE 7062 [(0,1),(0,0)] D [] [7064,7065,7066,7067] [] [] [((0,0),(0,1))] [] none
DISCARD 7063 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7064 [(0,1),(0,0)] D [7062] [] [] [] [((0,0),(0,1))] [7064,7065,7066,7067] CONDITIONAL_S
Y_MEAS 7065 [(0,1)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7066 [(0,0)] HALF_D_PLUS_2 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
DISCARD 7067 [(0,1)] 0 [7062] [] [] [] [] [7064,7065,7066,7067] CONDITIONAL_S
IDLE 7068 [(0,0)] 63 [] [] [] [] [] [] none
INJECT_T 7069 [(1,0)] D [] [] [] [] [] [] none
MERGE 7070 [(1,0),(0,0)] D [] [7072,7073,7074,7075] [] [] [((0,0),(1,0))] [] none
DISCARD 7071 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7072 [(1,0),(0,0)] D [7070] [] [] [] [((0,0),(1,0))] [7072,7073,7074,7075] CONDITIONAL_S
Y_MEAS 7073 [(1,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7074 [(0,0)] HALF_D_PLUS_2 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
DISCARD 7075 [(1,0)] 0 [7070] [] [] [] [] [7072,7073,7074,7075] CONDITIONAL_S
IDLE 7076 [(0,0)] 101 [] [] [] [] [] [] none
INJECT_T 7077 [(0,1)] D [] [] [] [] [] [] none
MERGE 7078 [(0,1),(0,0)] D [] [7080,7081,7082,7083] [] [] [((0,0),(0,1))] [] none
DISCARD 7079 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7080 [(0,1),(0,0)] D [7078] [] [] [] [((0,0),(0,1))] [7080,7081,7082,7083] CONDITIONAL_S
Y_MEAS 7081 [(0,1)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7082 [(0,0)] HALF_D_PLUS_2 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
DISCARD 7083 [(0,1)] 0 [7078] [] [] [] [] [7080,7081,7082,7083] CONDITIONAL_S
IDLE 7084 [(0,0)] 120 [] [] [] [] [] [] none
INJECT_T 7085 [(1,0)] D [] [] [] [] [] [] none
MERGE 7086 [(1,0),(0,0)] D [] [7088,7089,7090,7091] [] [] [((0,0),(1,0))] [] none
DISCARD 7087 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7088 [(1,0),(0,0)] D [7086] [] [] [] [((0,0),(1,0))] [7088,7089,7090,7091] CONDITIONAL_S
Y_MEAS 7089 [(1,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7090 [(0,0)] HALF_D_PLUS_2 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
DISCARD 7091 [(1,0)] 0 [7086] [] [] [] [] [7088,7089,7090,7091] CONDITIONAL_S
IDLE 7092 [(0,0)] 48 [] [] [] [] [] [] none
INJECT_T 7093 [(0,1)] D [] [] [] [] [] [] none
MERGE 7094 [(0,1),(0,0)] D [] [7096,7097,7098,7099] [] [] [((0,0),(0,1))] [] none
DISCARD 7095 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7096 [(0,1),(0,0)] D [7094] [] [] [] [((0,0),(0,1))] [7096,7097,7098,7099] CONDITIONAL_S
Y_MEAS 7097 [(0,1)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7098 [(0,0)] HALF_D_PLUS_2 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
DISCARD 7099 [(0,1)] 0 [7094] [] [] [] [] [7096,7097,7098,7099] CONDITIONAL_S
IDLE 7100 [(0,0)] 130 [] [] [] [] [] [] none
INJECT_T 7101 [(1,0)] D [] [] [] [] [] [] none
MERGE 7102 [(1,0),(0,0)] D [] [7104,7105,7106,7107] [] [] [((0,0),(1,0))] [] none
DISCARD 7103 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7104 [(1,0),(0,0)] D [7102] [] [] [] [((0,0),(1,0))] [7104,7105,7106,7107] CONDITIONAL_S
Y_MEAS 7105 [(1,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7106 [(0,0)] HALF_D_PLUS_2 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
DISCARD 7107 [(1,0)] 0 [7102] [] [] [] [] [7104,7105,7106,7107] CONDITIONAL_S
IDLE 7108 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7109 [(0,1)] D [] [] [] [] [] [] none
MERGE 7110 [(0,1),(0,0)] D [] [7112,7113,7114,7115] [] [] [((0,0),(0,1))] [] none
DISCARD 7111 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7112 [(0,1),(0,0)] D [7110] [] [] [] [((0,0),(0,1))] [7112,7113,7114,7115] CONDITIONAL_S
Y_MEAS 7113 [(0,1)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7114 [(0,0)] HALF_D_PLUS_2 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
DISCARD 7115 [(0,1)] 0 [7110] [] [] [] [] [7112,7113,7114,7115] CONDITIONAL_S
IDLE 7116 [(0,0)] 70 [] [] [] [] [] [] none
INJECT_T 7117 [(1,0)] D [] [] [] [] [] [] none
MERGE 7118 [(1,0),(0,0)] D [] [7120,7121,7122,7123] [] [] [((0,0),(1,0))] [] none
DISCARD 7119 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7120 [(1,0),(0,0)] D [7118] [] [] [] [((0,0),(1,0))] [7120,7121,7122,7123] CONDITIONAL_S
Y_MEAS 7121 [(1,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7122 [(0,0)] HALF_D_PLUS_2 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
DISCARD 7123 [(1,0)] 0 [7118] [] [] [] [] [7120,7121,7122,7123] CONDITIONAL_S
IDLE 7124 [(0,0)] 145 [] [] [] [] [] [] none
INJECT_T 7125 [(0,1)] D [] [] [] [] [] [] none
MERGE 7126 [(0,1),(0,0)] D [] [7128,7129,7130,7131] [] [] [((0,0),(0,1))] [] none
DISCARD 7127 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7128 [(0,1),(0,0)] D [7126] [] [] [] [((0,0),(0,1))] [7128,7129,7130,7131] CONDITIONAL_S
Y_MEAS 7129 [(0,1)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7130 [(0,0)] HALF_D_PLUS_2 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
DISCARD 7131 [(0,1)] 0 [7126] [] [] [] [] [7128,7129,7130,7131] CONDITIONAL_S
IDLE 7132 [(0,0)] 3 [] [] [] [] [] [] none
INJECT_T 7133 [(1,0)] D [] [] [] [] [] [] none
MERGE 7134 [(1,0),(0,0)] D [] [7136,7137,7138,7139] [] [] [((0,0),(1,0))] [] none
DISCARD 7135 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7136 [(1,0),(0,0)] D [7134] [] [] [] [((0,0),(1,0))] [7136,7137,7138,7139] CONDITIONAL_S
Y_MEAS 7137 [(1,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7138 [(0,0)] HALF_D_PLUS_2 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
DISCARD 7139 [(1,0)] 0 [7134] [] [] [] [] [7136,7137,7138,7139] CONDITIONAL_S
IDLE 7140 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 7141 [(0,1)] D [] [] [] [] [] [] none
MERGE 7142 [(0,1),(0,0)] D [] [7144,7145,7146,7147] [] [] [((0,0),(0,1))] [] none
DISCARD 7143 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7144 [(0,1),(0,0)] D [7142] [] [] [] [((0,0),(0,1))] [7144,7145,7146,7147] CONDITIONAL_S
Y_MEAS 7145 [(0,1)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7146 [(0,0)] HALF_D_PLUS_2 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
DISCARD 7147 [(0,1)] 0 [7142] [] [] [] [] [7144,7145,7146,7147] CONDITIONAL_S
IDLE 7148 [(0,0)] 171 [] [] [] [] [] [] none
INJECT_T 7149 [(1,0)] D [] [] [] [] [] [] none
MERGE 7150 [(1,0),(0,0)] D [] [7152,7153,7154,7155] [] [] [((0,0),(1,0))] [] none
DISCARD 7151 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7152 [(1,0),(0,0)] D [7150] [] [] [] [((0,0),(1,0))] [7152,7153,7154,7155] CONDITIONAL_S
Y_MEAS 7153 [(1,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7154 [(0,0)] HALF_D_PLUS_2 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
DISCARD 7155 [(1,0)] 0 [7150] [] [] [] [] [7152,7153,7154,7155] CONDITIONAL_S
IDLE 7156 [(0,0)] 26 [] [] [] [] [] [] none
INJECT_T 7157 [(0,1)] D [] [] [] [] [] [] none
MERGE 7158 [(0,1),(0,0)] D [] [7160,7161,7162,7163] [] [] [((0,0),(0,1))] [] none
DISCARD 7159 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7160 [(0,1),(0,0)] D [7158] [] [] [] [((0,0),(0,1))] [7160,7161,7162,7163] CONDITIONAL_S
Y_MEAS 7161 [(0,1)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7162 [(0,0)] HALF_D_PLUS_2 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
DISCARD 7163 [(0,1)] 0 [7158] [] [] [] [] [7160,7161,7162,7163] CONDITIONAL_S
IDLE 7164 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7165 [(1,0)] D [] [] [] [] [] [] none
MERGE 7166 [(1,0),(0,0)] D [] [7168,7169,7170,7171] [] [] [((0,0),(1,0))] [] none
DISCARD 7167 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7168 [(1,0),(0,0)] D [7166] [] [] [] [((0,0),(1,0))] [7168,7169,7170,7171] CONDITIONAL_S
Y_MEAS 7169 [(1,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7170 [(0,0)] HALF_D_PLUS_2 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
DISCARD 7171 [(1,0)] 0 [7166] [] [] [] [] [7168,7169,7170,7171] CONDITIONAL_S
IDLE 7172 [(0,0)] 69 [] [] [] [] [] [] none
INJECT_T 7173 [(0,1)] D [] [] [] [] [] [] none
MERGE 7174 [(0,1),(0,0)] D [] [7176,7177,7178,7179] [] [] [((0,0),(0,1))] [] none
DISCARD 7175 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7176 [(0,1),(0,0)] D [7174] [] [] [] [((0,0),(0,1))] [7176,7177,7178,7179] CONDITIONAL_S
Y_MEAS 7177 [(0,1)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7178 [(0,0)] HALF_D_PLUS_2 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
DISCARD 7179 [(0,1)] 0 [7174] [] [] [] [] [7176,7177,7178,7179] CONDITIONAL_S
IDLE 7180 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7181 [(1,0)] D [] [] [] [] [] [] none
MERGE 7182 [(1,0),(0,0)] D [] [7184,7185,7186,7187] [] [] [((0,0),(1,0))] [] none
DISCARD 7183 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7184 [(1,0),(0,0)] D [7182] [] [] [] [((0,0),(1,0))] [7184,7185,7186,7187] CONDITIONAL_S
Y_MEAS 7185 [(1,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7186 [(0,0)] HALF_D_PLUS_2 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
DISCARD 7187 [(1,0)] 0 [7182] [] [] [] [] [7184,7185,7186,7187] CONDITIONAL_S
IDLE 7188 [(0,0)] 156 [] [] [] [] [] [] none
INJECT_T 7189 [(0,1)] D [] [] [] [] [] [] none
MERGE 7190 [(0,1),(0,0)] D [] [7192,7193,7194,7195] [] [] [((0,0),(0,1))] [] none
DISCARD 7191 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7192 [(0,1),(0,0)] D [7190] [] [] [] [((0,0),(0,1))] [7192,7193,7194,7195] CONDITIONAL_S
Y_MEAS 7193 [(0,1)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7194 [(0,0)] HALF_D_PLUS_2 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
DISCARD 7195 [(0,1)] 0 [7190] [] [] [] [] [7192,7193,7194,7195] CONDITIONAL_S
IDLE 7196 [(0,0)] 72 [] [] [] [] [] [] none
INJECT_T 7197 [(1,0)] D [] [] [] [] [] [] none
MERGE 7198 [(1,0),(0,0)] D [] [7200,7201,7202,7203] [] [] [((0,0),(1,0))] [] none
DISCARD 7199 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7200 [(1,0),(0,0)] D [7198] [] [] [] [((0,0),(1,0))] [7200,7201,7202,7203] CONDITIONAL_S
Y_MEAS 7201 [(1,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7202 [(0,0)] HALF_D_PLUS_2 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
DISCARD 7203 [(1,0)] 0 [7198] [] [] [] [] [7200,7201,7202,7203] CONDITIONAL_S
IDLE 7204 [(0,0)] 116 [] [] [] [] [] [] none
INJECT_T 7205 [(0,1)] D [] [] [] [] [] [] none
MERGE 7206 [(0,1),(0,0)] D [] [7208,7209,7210,7211] [] [] [((0,0),(0,1))] [] none
DISCARD 7207 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7208 [(0,1),(0,0)] D [7206] [] [] [] [((0,0),(0,1))] [7208,7209,7210,7211] CONDITIONAL_S
Y_MEAS 7209 [(0,1)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7210 [(0,0)] HALF_D_PLUS_2 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
DISCARD 7211 [(0,1)] 0 [7206] [] [] [] [] [7208,7209,7210,7211] CONDITIONAL_S
IDLE 7212 [(0,0)] 149 [] [] [] [] [] [] none
INJECT_T 7213 [(1,0)] D [] [] [] [] [] [] none
MERGE 7214 [(1,0),(0,0)] D [] [7216,7217,7218,7219] [] [] [((0,0),(1,0))] [] none
DISCARD 7215 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7216 [(1,0),(0,0)] D [7214] [] [] [] [((0,0),(1,0))] [7216,7217,7218,7219] CONDITIONAL_S
Y_MEAS 7217 [(1,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7218 [(0,0)] HALF_D_PLUS_2 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
DISCARD 7219 [(1,0)] 0 [7214] [] [] [] [] [7216,7217,7218,7219] CONDITIONAL_S
IDLE 7220 [(0,0)] 33 [] [] [] [] [] [] none
INJECT_T 7221 [(0,1)] D [] [] [] [] [] [] none
MERGE 7222 [(0,1),(0,0)] D [] [7224,7225,7226,7227] [] [] [((0,0),(0,1))] [] none
DISCARD 7223 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7224 [(0,1),(0,0)] D [7222] [] [] [] [((0,0),(0,1))] [7224,7225,7226,7227] CONDITIONAL_S
Y_MEAS 7225 [(0,1)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
IDLE 7226 [(0,0)] HALF_D_PLUS_2 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
DISCARD 7227 [(0,1)] 0 [7222] [] [] [] [] [7224,7225,7226,7227] CONDITIONAL_S
INJECT_T 7228 [(1,0)] D [] [] [] [] [] [] none
MERGE 7229 [(1,0),(0,0)] D [] [7232,7233,7234,7231] [] [] [((0,0),(1,0))] [] none
DISCARD 7230 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7231 [(1,0),(0,0)] D [7229] [] [] [] [((0,0),(1,0))] [7232,7233,7234,7231] CONDITIONAL_S
Y_MEAS 7232 [(1,0)] HALF_D_PLUS_2 [7229] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
IDLE 7233 [(0,0)] HALF_D_PLUS_2 [7229] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
DISCARD 7234 [(1,0)] 0 [7229] [] [] [] [] [7232,7233,7234,7231] CONDITIONAL_S
IDLE 7235 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7236 [(0,1)] D [] [] [] [] [] [] none
MERGE 7237 [(0,1),(0,0)] D [] [7240,7241,7242,7239] [] [] [((0,0),(0,1))] [] none
DISCARD 7238 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7239 [(0,1),(0,0)] D [7237] [] [] [] [((0,0),(0,1))] [7240,7241,7242,7239] CONDITIONAL_S
Y_MEAS 7240 [(0,1)] HALF_D_PLUS_2 [7237] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
IDLE 7241 [(0,0)] HALF_D_PLUS_2 [7237] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
DISCARD 7242 [(0,1)] 0 [7237] [] [] [] [] [7240,7241,7242,7239] CONDITIONAL_S
IDLE 7243 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7244 [(1,0)] D [] [] [] [] [] [] none
MERGE 7245 [(1,0),(0,0)] D [] [7248,7249,7250,7247] [] [] [((0,0),(1,0))] [] none
DISCARD 7246 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7247 [(1,0),(0,0)] D [7245] [] [] [] [((0,0),(1,0))] [7248,7249,7250,7247] CONDITIONAL_S
Y_MEAS 7248 [(1,0)] HALF_D_PLUS_2 [7245] [] [] [] [] [7248,7249,7250,7247] CONDITIONAL_S
IDLE 7249 [(0,0)] HALF_D_PLUS_2 [7245] [] [] [] [] [7248,7249,7250,7247] CONDITIONAL_S
DISCARD 7250 [(1,0)] 0 [7245] [] [] [] [] [7248,7249,7250,7247] CONDITIONAL_S
IDLE 7251 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 7252 [(0,1)] D [] [] [] [] [] [] none
MERGE 7253 [(0,1),(0,0)] D [] [7256,7257,7258,7255] [] [] [((0,0),(0,1))] [] none
DISCARD 7254 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7255 [(0,1),(0,0)] D [7253] [] [] [] [((0,0),(0,1))] [7256,7257,7258,7255] CONDITIONAL_S
Y_MEAS 7256 [(0,1)] HALF_D_PLUS_2 [7253] [] [] [] [] [7256,7257,7258,7255] CONDITIONAL_S
IDLE 7257 [(0,0)] HALF_D_PLUS_2 [7253] [] [] [] [] [7256,7257,7258,7255] CONDITIONAL_S
DISCARD 7258 [(0,1)] 0 [7253] [] [] [] [] [7256,7257,7258,7255] CONDITIONAL_S
IDLE 7259 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7260 [(1,0)] D [] [] [] [] [] [] none
MERGE 7261 [(1,0),(0,0)] D [] [7264,7265,7266,7263] [] [] [((0,0),(1,0))] [] none
DISCARD 7262 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7263 [(1,0),(0,0)] D [7261] [] [] [] [((0,0),(1,0))] [7264,7265,7266,7263] CONDITIONAL_S
Y_MEAS 7264 [(1,0)] HALF_D_PLUS_2 [7261] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
IDLE 7265 [(0,0)] HALF_D_PLUS_2 [7261] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
DISCARD 7266 [(1,0)] 0 [7261] [] [] [] [] [7264,7265,7266,7263] CONDITIONAL_S
INJECT_T 7267 [(0,1)] D [] [] [] [] [] [] none
MERGE 7268 [(0,1),(0,0)] D [] [7272,7273,7270,7271] [] [] [((0,0),(0,1))] [] none
DISCARD 7269 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7270 [(0,1),(0,0)] D [7268] [] [] [] [((0,0),(0,1))] [7272,7273,7270,7271] CONDITIONAL_S
Y_MEAS 7271 [(0,1)] HALF_D_PLUS_2 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7272 [(0,0)] HALF_D_PLUS_2 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
DISCARD 7273 [(0,1)] 0 [7268] [] [] [] [] [7272,7273,7270,7271] CONDITIONAL_S
IDLE 7274 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 7275 [(1,0)] D [] [] [] [] [] [] none
MERGE 7276 [(1,0),(0,0)] D [] [7280,7281,7278,7279] [] [] [((0,0),(1,0))] [] none
DISCARD 7277 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7278 [(1,0),(0,0)] D [7276] [] [] [] [((0,0),(1,0))] [7280,7281,7278,7279] CONDITIONAL_S
Y_MEAS 7279 [(1,0)] HALF_D_PLUS_2 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
IDLE 7280 [(0,0)] HALF_D_PLUS_2 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
DISCARD 7281 [(1,0)] 0 [7276] [] [] [] [] [7280,7281,7278,7279] CONDITIONAL_S
IDLE 7282 [(0,0)] 44 [] [] [] [] [] [] none
INJECT_T 7283 [(0,1)] D [] [] [] [] [] [] none
MERGE 7284 [(0,1),(0,0)] D [] [7288,7289,7286,7287] [] [] [((0,0),(0,1))] [] none
DISCARD 7285 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7286 [(0,1),(0,0)] D [7284] [] [] [] [((0,0),(0,1))] [7288,7289,7286,7287] CONDITIONAL_S
Y_MEAS 7287 [(0,1)] HALF_D_PLUS_2 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7288 [(0,0)] HALF_D_PLUS_2 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
DISCARD 7289 [(0,1)] 0 [7284] [] [] [] [] [7288,7289,7286,7287] CONDITIONAL_S
IDLE 7290 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7291 [(1,0)] D [] [] [] [] [] [] none
MERGE 7292 [(1,0),(0,0)] D [] [7296,7297,7294,7295] [] [] [((0,0),(1,0))] [] none
DISCARD 7293 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7294 [(1,0),(0,0)] D [7292] [] [] [] [((0,0),(1,0))] [7296,7297,7294,7295] CONDITIONAL_S
Y_MEAS 7295 [(1,0)] HALF_D_PLUS_2 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
IDLE 7296 [(0,0)] HALF_D_PLUS_2 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
DISCARD 7297 [(1,0)] 0 [7292] [] [] [] [] [7296,7297,7294,7295] CONDITIONAL_S
IDLE 7298 [(0,0)] 177 [] [] [] [] [] [] none
INJECT_T 7299 [(0,1)] D [] [] [] [] [] [] none
MERGE 7300 [(0,1),(0,0)] D [] [7304,7305,7302,7303] [] [] [((0,0),(0,1))] [] none
DISCARD 7301 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7302 [(0,1),(0,0)] D [7300] [] [] [] [((0,0),(0,1))] [7304,7305,7302,7303] CONDITIONAL_S
Y_MEAS 7303 [(0,1)] HALF_D_PLUS_2 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7304 [(0,0)] HALF_D_PLUS_2 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
DISCARD 7305 [(0,1)] 0 [7300] [] [] [] [] [7304,7305,7302,7303] CONDITIONAL_S
IDLE 7306 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7307 [(1,0)] D [] [] [] [] [] [] none
MERGE 7308 [(1,0),(0,0)] D [] [7312,7313,7310,7311] [] [] [((0,0),(1,0))] [] none
DISCARD 7309 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7310 [(1,0),(0,0)] D [7308] [] [] [] [((0,0),(1,0))] [7312,7313,7310,7311] CONDITIONAL_S
Y_MEAS 7311 [(1,0)] HALF_D_PLUS_2 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
IDLE 7312 [(0,0)] HALF_D_PLUS_2 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
DISCARD 7313 [(1,0)] 0 [7308] [] [] [] [] [7312,7313,7310,7311] CONDITIONAL_S
IDLE 7314 [(0,0)] 17 [] [] [] [] [] [] none
INJECT_T 7315 [(0,1)] D [] [] [] [] [] [] none
MERGE 7316 [(0,1),(0,0)] D [] [7320,7321,7318,7319] [] [] [((0,0),(0,1))] [] none
DISCARD 7317 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7318 [(0,1),(0,0)] D [7316] [] [] [] [((0,0),(0,1))] [7320,7321,7318,7319] CONDITIONAL_S
Y_MEAS 7319 [(0,1)] HALF_D_PLUS_2 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
IDLE 7320 [(0,0)] HALF_D_PLUS_2 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
DISCARD 7321 [(0,1)] 0 [7316] [] [] [] [] [7320,7321,7318,7319] CONDITIONAL_S
IDLE 7322 [(0,0)] 46 [] [] [] [] [] [] none
INJECT_T 7323 [(1,0)] D [] [] [] [] [] [] none
MERGE 7324 [(1,0),(0,0)] D [] [7328,7329,7326,7327] [] [] [((0,0),(1,0))] [] none
DISCARD 7325 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7326 [(1,0),(0,0)] D [7324] [] [] [] [((0,0),(1,0))] [7328,7329,7326,7327] CONDITIONAL_S
Y_MEAS 7327 [(1,0)] HALF_D_PLUS_2 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7328 [(0,0)] HALF_D_PLUS_2 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
DISCARD 7329 [(1,0)] 0 [7324] [] [] [] [] [7328,7329,7326,7327] CONDITIONAL_S
IDLE 7330 [(0,0)] 147 [] [] [] [] [] [] none
INJECT_T 7331 [(0,1)] D [] [] [] [] [] [] none
MERGE 7332 [(0,1),(0,0)] D [] [7336,7337,7334,7335] [] [] [((0,0),(0,1))] [] none
DISCARD 7333 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7334 [(0,1),(0,0)] D [7332] [] [] [] [((0,0),(0,1))] [7336,7337,7334,7335] CONDITIONAL_S
Y_MEAS 7335 [(0,1)] HALF_D_PLUS_2 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
IDLE 7336 [(0,0)] HALF_D_PLUS_2 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
DISCARD 7337 [(0,1)] 0 [7332] [] [] [] [] [7336,7337,7334,7335] CONDITIONAL_S
IDLE 7338 [(0,0)] 158 [] [] [] [] [] [] none
INJECT_T 7339 [(1,0)] D [] [] [] [] [] [] none
MERGE 7340 [(1,0),(0,0)] D [] [7344,7345,7342,7343] [] [] [((0,0),(1,0))] [] none
DISCARD 7341 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7342 [(1,0),(0,0)] D [7340] [] [] [] [((0,0),(1,0))] [7344,7345,7342,7343] CONDITIONAL_S
Y_MEAS 7343 [(1,0)] HALF_D_PLUS_2 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7344 [(0,0)] HALF_D_PLUS_2 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
DISCARD 7345 [(1,0)] 0 [7340] [] [] [] [] [7344,7345,7342,7343] CONDITIONAL_S
IDLE 7346 [(0,0)] 113 [] [] [] [] [] [] none
INJECT_T 7347 [(0,1)] D [] [] [] [] [] [] none
MERGE 7348 [(0,1),(0,0)] D [] [7352,7353,7350,7351] [] [] [((0,0),(0,1))] [] none
DISCARD 7349 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7350 [(0,1),(0,0)] D [7348] [] [] [] [((0,0),(0,1))] [7352,7353,7350,7351] CONDITIONAL_S
Y_MEAS 7351 [(0,1)] HALF_D_PLUS_2 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
IDLE 7352 [(0,0)] HALF_D_PLUS_2 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
DISCARD 7353 [(0,1)] 0 [7348] [] [] [] [] [7352,7353,7350,7351] CONDITIONAL_S
IDLE 7354 [(0,0)] 21 [] [] [] [] [] [] none
INJECT_T 7355 [(1,0)] D [] [] [] [] [] [] none
MERGE 7356 [(1,0),(0,0)] D [] [7360,7361,7358,7359] [] [] [((0,0),(1,0))] [] none
DISCARD 7357 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7358 [(1,0),(0,0)] D [7356] [] [] [] [((0,0),(1,0))] [7360,7361,7358,7359] CONDITIONAL_S
Y_MEAS 7359 [(1,0)] HALF_D_PLUS_2 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7360 [(0,0)] HALF_D_PLUS_2 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
DISCARD 7361 [(1,0)] 0 [7356] [] [] [] [] [7360,7361,7358,7359] CONDITIONAL_S
IDLE 7362 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7363 [(0,1)] D [] [] [] [] [] [] none
MERGE 7364 [(0,1),(0,0)] D [] [7368,7369,7366,7367] [] [] [((0,0),(0,1))] [] none
DISCARD 7365 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7366 [(0,1),(0,0)] D [7364] [] [] [] [((0,0),(0,1))] [7368,7369,7366,7367] CONDITIONAL_S
Y_MEAS 7367 [(0,1)] HALF_D_PLUS_2 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
IDLE 7368 [(0,0)] HALF_D_PLUS_2 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
DISCARD 7369 [(0,1)] 0 [7364] [] [] [] [] [7368,7369,7366,7367] CONDITIONAL_S
IDLE 7370 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 7371 [(1,0)] D [] [] [] [] [] [] none
MERGE 7372 [(1,0),(0,0)] D [] [7376,7377,7374,7375] [] [] [((0,0),(1,0))] [] none
DISCARD 7373 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7374 [(1,0),(0,0)] D [7372] [] [] [] [((0,0),(1,0))] [7376,7377,7374,7375] CONDITIONAL_S
Y_MEAS 7375 [(1,0)] HALF_D_PLUS_2 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
IDLE 7376 [(0,0)] HALF_D_PLUS_2 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
DISCARD 7377 [(1,0)] 0 [7372] [] [] [] [] [7376,7377,7374,7375] CONDITIONAL_S
IDLE 7378 [(0,0)] 29 [] [] [] [] [] [] none
INJECT_T 7379 [(0,1)] D [] [] [] [] [] [] none
MERGE 7380 [(0,1),(0,0)] D [] [7384,7385,7382,7383] [] [] [((0,0),(0,1))] [] none
DISCARD 7381 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7382 [(0,1),(0,0)] D [7380] [] [] [] [((0,0),(0,1))] [7384,7385,7382,7383] CONDITIONAL_S
Y_MEAS 7383 [(0,1)] HALF_D_PLUS_2 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7384 [(0,0)] HALF_D_PLUS_2 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
DISCARD 7385 [(0,1)] 0 [7380] [] [] [] [] [7384,7385,7382,7383] CONDITIONAL_S
IDLE 7386 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7387 [(1,0)] D [] [] [] [] [] [] none
MERGE 7388 [(1,0),(0,0)] D [] [7392,7393,7390,7391] [] [] [((0,0),(1,0))] [] none
DISCARD 7389 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7390 [(1,0),(0,0)] D [7388] [] [] [] [((0,0),(1,0))] [7392,7393,7390,7391] CONDITIONAL_S
Y_MEAS 7391 [(1,0)] HALF_D_PLUS_2 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
IDLE 7392 [(0,0)] HALF_D_PLUS_2 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
DISCARD 7393 [(1,0)] 0 [7388] [] [] [] [] [7392,7393,7390,7391] CONDITIONAL_S
IDLE 7394 [(0,0)] 157 [] [] [] [] [] [] none
INJECT_T 7395 [(0,1)] D [] [] [] [] [] [] none
MERGE 7396 [(0,1),(0,0)] D [] [7400,7401,7398,7399] [] [] [((0,0),(0,1))] [] none
DISCARD 7397 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7398 [(0,1),(0,0)] D [7396] [] [] [] [((0,0),(0,1))] [7400,7401,7398,7399] CONDITIONAL_S
Y_MEAS 7399 [(0,1)] HALF_D_PLUS_2 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7400 [(0,0)] HALF_D_PLUS_2 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
DISCARD 7401 [(0,1)] 0 [7396] [] [] [] [] [7400,7401,7398,7399] CONDITIONAL_S
IDLE 7402 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7403 [(1,0)] D [] [] [] [] [] [] none
MERGE 7404 [(1,0),(0,0)] D [] [7408,7409,7406,7407] [] [] [((0,0),(1,0))] [] none
DISCARD 7405 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7406 [(1,0),(0,0)] D [7404] [] [] [] [((0,0),(1,0))] [7408,7409,7406,7407] CONDITIONAL_S
Y_MEAS 7407 [(1,0)] HALF_D_PLUS_2 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
IDLE 7408 [(0,0)] HALF_D_PLUS_2 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
DISCARD 7409 [(1,0)] 0 [7404] [] [] [] [] [7408,7409,7406,7407] CONDITIONAL_S
IDLE 7410 [(0,0)] 155 [] [] [] [] [] [] none
INJECT_T 7411 [(0,1)] D [] [] [] [] [] [] none
MERGE 7412 [(0,1),(0,0)] D [] [7416,7417,7414,7415] [] [] [((0,0),(0,1))] [] none
DISCARD 7413 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7414 [(0,1),(0,0)] D [7412] [] [] [] [((0,0),(0,1))] [7416,7417,7414,7415] CONDITIONAL_S
Y_MEAS 7415 [(0,1)] HALF_D_PLUS_2 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7416 [(0,0)] HALF_D_PLUS_2 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
DISCARD 7417 [(0,1)] 0 [7412] [] [] [] [] [7416,7417,7414,7415] CONDITIONAL_S
IDLE 7418 [(0,0)] 98 [] [] [] [] [] [] none
INJECT_T 7419 [(1,0)] D [] [] [] [] [] [] none
MERGE 7420 [(1,0),(0,0)] D [] [7424,7425,7422,7423] [] [] [((0,0),(1,0))] [] none
DISCARD 7421 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7422 [(1,0),(0,0)] D [7420] [] [] [] [((0,0),(1,0))] [7424,7425,7422,7423] CONDITIONAL_S
Y_MEAS 7423 [(1,0)] HALF_D_PLUS_2 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
IDLE 7424 [(0,0)] HALF_D_PLUS_2 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
DISCARD 7425 [(1,0)] 0 [7420] [] [] [] [] [7424,7425,7422,7423] CONDITIONAL_S
IDLE 7426 [(0,0)] 114 [] [] [] [] [] [] none
INJECT_T 7427 [(0,1)] D [] [] [] [] [] [] none
MERGE 7428 [(0,1),(0,0)] D [] [7432,7433,7430,7431] [] [] [((0,0),(0,1))] [] none
DISCARD 7429 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7430 [(0,1),(0,0)] D [7428] [] [] [] [((0,0),(0,1))] [7432,7433,7430,7431] CONDITIONAL_S
Y_MEAS 7431 [(0,1)] HALF_D_PLUS_2 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
IDLE 7432 [(0,0)] HALF_D_PLUS_2 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
DISCARD 7433 [(0,1)] 0 [7428] [] [] [] [] [7432,7433,7430,7431] CONDITIONAL_S
IDLE 7434 [(0,0)] 187 [] [] [] [] [] [] none
INJECT_T 7435 [(1,0)] D [] [] [] [] [] [] none
MERGE 7436 [(1,0),(0,0)] D [] [7440,7441,7438,7439] [] [] [((0,0),(1,0))] [] none
DISCARD 7437 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7438 [(1,0),(0,0)] D [7436] [] [] [] [((0,0),(1,0))] [7440,7441,7438,7439] CONDITIONAL_S
Y_MEAS 7439 [(1,0)] HALF_D_PLUS_2 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7440 [(0,0)] HALF_D_PLUS_2 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
DISCARD 7441 [(1,0)] 0 [7436] [] [] [] [] [7440,7441,7438,7439] CONDITIONAL_S
IDLE 7442 [(0,0)] 43 [] [] [] [] [] [] none
INJECT_T 7443 [(0,1)] D [] [] [] [] [] [] none
MERGE 7444 [(0,1),(0,0)] D [] [7448,7449,7446,7447] [] [] [((0,0),(0,1))] [] none
DISCARD 7445 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7446 [(0,1),(0,0)] D [7444] [] [] [] [((0,0),(0,1))] [7448,7449,7446,7447] CONDITIONAL_S
Y_MEAS 7447 [(0,1)] HALF_D_PLUS_2 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
IDLE 7448 [(0,0)] HALF_D_PLUS_2 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
DISCARD 7449 [(0,1)] 0 [7444] [] [] [] [] [7448,7449,7446,7447] CONDITIONAL_S
IDLE 7450 [(0,0)] 168 [] [] [] [] [] [] none
INJECT_T 7451 [(1,0)] D [] [] [] [] [] [] none
MERGE 7452 [(1,0),(0,0)] D [] [7456,7457,7454,7455] [] [] [((0,0),(1,0))] [] none
DISCARD 7453 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7454 [(1,0),(0,0)] D [7452] [] [] [] [((0,0),(1,0))] [7456,7457,7454,7455] CONDITIONAL_S
Y_MEAS 7455 [(1,0)] HALF_D_PLUS_2 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7456 [(0,0)] HALF_D_PLUS_2 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
DISCARD 7457 [(1,0)] 0 [7452] [] [] [] [] [7456,7457,7454,7455] CONDITIONAL_S
IDLE 7458 [(0,0)] 128 [] [] [] [] [] [] none
INJECT_T 7459 [(0,1)] D [] [] [] [] [] [] none
MERGE 7460 [(0,1),(0,0)] D [] [7464,7465,7462,7463] [] [] [((0,0),(0,1))] [] none
DISCARD 7461 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7462 [(0,1),(0,0)] D [7460] [] [] [] [((0,0),(0,1))] [7464,7465,7462,7463] CONDITIONAL_S
Y_MEAS 7463 [(0,1)] HALF_D_PLUS_2 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
IDLE 7464 [(0,0)] HALF_D_PLUS_2 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
DISCARD 7465 [(0,1)] 0 [7460] [] [] [] [] [7464,7465,7462,7463] CONDITIONAL_S
IDLE 7466 [(0,0)] 36 [] [] [] [] [] [] none
INJECT_T 7467 [(1,0)] D [] [] [] [] [] [] none
MERGE 7468 [(1,0),(0,0)] D [] [7472,7473,7470,7471] [] [] [((0,0),(1,0))] [] none
DISCARD 7469 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7470 [(1,0),(0,0)] D [7468] [] [] [] [((0,0),(1,0))] [7472,7473,7470,7471] CONDITIONAL_S
Y_MEAS 7471 [(1,0)] HALF_D_PLUS_2 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7472 [(0,0)] HALF_D_PLUS_2 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
DISCARD 7473 [(1,0)] 0 [7468] [] [] [] [] [7472,7473,7470,7471] CONDITIONAL_S
IDLE 7474 [(0,0)] 39 [] [] [] [] [] [] none
INJECT_T 7475 [(0,1)] D [] [] [] [] [] [] none
MERGE 7476 [(0,1),(0,0)] D [] [7480,7481,7478,7479] [] [] [((0,0),(0,1))] [] none
DISCARD 7477 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7478 [(0,1),(0,0)] D [7476] [] [] [] [((0,0),(0,1))] [7480,7481,7478,7479] CONDITIONAL_S
Y_MEAS 7479 [(0,1)] HALF_D_PLUS_2 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
IDLE 7480 [(0,0)] HALF_D_PLUS_2 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
DISCARD 7481 [(0,1)] 0 [7476] [] [] [] [] [7480,7481,7478,7479] CONDITIONAL_S
IDLE 7482 [(0,0)] 7 [] [] [] [] [] [] none
INJECT_T 7483 [(1,0)] D [] [] [] [] [] [] none
MERGE 7484 [(1,0),(0,0)] D [] [7488,7489,7486,7487] [] [] [((0,0),(1,0))] [] none
DISCARD 7485 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7486 [(1,0),(0,0)] D [7484] [] [] [] [((0,0),(1,0))] [7488,7489,7486,7487] CONDITIONAL_S
Y_MEAS 7487 [(1,0)] HALF_D_PLUS_2 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7488 [(0,0)] HALF_D_PLUS_2 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
DISCARD 7489 [(1,0)] 0 [7484] [] [] [] [] [7488,7489,7486,7487] CONDITIONAL_S
IDLE 7490 [(0,0)] 137 [] [] [] [] [] [] none
INJECT_T 7491 [(0,1)] D [] [] [] [] [] [] none
MERGE 7492 [(0,1),(0,0)] D [] [7496,7497,7494,7495] [] [] [((0,0),(0,1))] [] none
DISCARD 7493 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7494 [(0,1),(0,0)] D [7492] [] [] [] [((0,0),(0,1))] [7496,7497,7494,7495] CONDITIONAL_S
Y_MEAS 7495 [(0,1)] HALF_D_PLUS_2 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
IDLE 7496 [(0,0)] HALF_D_PLUS_2 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
DISCARD 7497 [(0,1)] 0 [7492] [] [] [] [] [7496,7497,7494,7495] CONDITIONAL_S
IDLE 7498 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7499 [(1,0)] D [] [] [] [] [] [] none
MERGE 7500 [(1,0),(0,0)] D [] [7504,7505,7502,7503] [] [] [((0,0),(1,0))] [] none
DISCARD 7501 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7502 [(1,0),(0,0)] D [7500] [] [] [] [((0,0),(1,0))] [7504,7505,7502,7503] CONDITIONAL_S
Y_MEAS 7503 [(1,0)] HALF_D_PLUS_2 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7504 [(0,0)] HALF_D_PLUS_2 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
DISCARD 7505 [(1,0)] 0 [7500] [] [] [] [] [7504,7505,7502,7503] CONDITIONAL_S
IDLE 7506 [(0,0)] 192 [] [] [] [] [] [] none
INJECT_T 7507 [(0,1)] D [] [] [] [] [] [] none
MERGE 7508 [(0,1),(0,0)] D [] [7512,7513,7510,7511] [] [] [((0,0),(0,1))] [] none
DISCARD 7509 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7510 [(0,1),(0,0)] D [7508] [] [] [] [((0,0),(0,1))] [7512,7513,7510,7511] CONDITIONAL_S
Y_MEAS 7511 [(0,1)] HALF_D_PLUS_2 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
IDLE 7512 [(0,0)] HALF_D_PLUS_2 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
DISCARD 7513 [(0,1)] 0 [7508] [] [] [] [] [7512,7513,7510,7511] CONDITIONAL_S
IDLE 7514 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 7515 [(1,0)] D [] [] [] [] [] [] none
MERGE 7516 [(1,0),(0,0)] D [] [7520,7521,7518,7519] [] [] [((0,0),(1,0))] [] none
DISCARD 7517 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7518 [(1,0),(0,0)] D [7516] [] [] [] [((0,0),(1,0))] [7520,7521,7518,7519] CONDITIONAL_S
Y_MEAS 7519 [(1,0)] HALF_D_PLUS_2 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
IDLE 7520 [(0,0)] HALF_D_PLUS_2 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
DISCARD 7521 [(1,0)] 0 [7516] [] [] [] [] [7520,7521,7518,7519] CONDITIONAL_S
IDLE 7522 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7523 [(0,1)] D [] [] [] [] [] [] none
MERGE 7524 [(0,1),(0,0)] D [] [7528,7529,7526,7527] [] [] [((0,0),(0,1))] [] none
DISCARD 7525 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7526 [(0,1),(0,0)] D [7524] [] [] [] [((0,0),(0,1))] [7528,7529,7526,7527] CONDITIONAL_S
Y_MEAS 7527 [(0,1)] HALF_D_PLUS_2 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7528 [(0,0)] HALF_D_PLUS_2 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
DISCARD 7529 [(0,1)] 0 [7524] [] [] [] [] [7528,7529,7526,7527] CONDITIONAL_S
IDLE 7530 [(0,0)] 32 [] [] [] [] [] [] none
INJECT_T 7531 [(1,0)] D [] [] [] [] [] [] none
MERGE 7532 [(1,0),(0,0)] D [] [7536,7537,7534,7535] [] [] [((0,0),(1,0))] [] none
DISCARD 7533 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7534 [(1,0),(0,0)] D [7532] [] [] [] [((0,0),(1,0))] [7536,7537,7534,7535] CONDITIONAL_S
Y_MEAS 7535 [(1,0)] HALF_D_PLUS_2 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
IDLE 7536 [(0,0)] HALF_D_PLUS_2 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
DISCARD 7537 [(1,0)] 0 [7532] [] [] [] [] [7536,7537,7534,7535] CONDITIONAL_S
IDLE 7538 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7539 [(0,1)] D [] [] [] [] [] [] none
MERGE 7540 [(0,1),(0,0)] D [] [7544,7545,7542,7543] [] [] [((0,0),(0,1))] [] none
DISCARD 7541 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7542 [(0,1),(0,0)] D [7540] [] [] [] [((0,0),(0,1))] [7544,7545,7542,7543] CONDITIONAL_S
Y_MEAS 7543 [(0,1)] HALF_D_PLUS_2 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7544 [(0,0)] HALF_D_PLUS_2 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
DISCARD 7545 [(0,1)] 0 [7540] [] [] [] [] [7544,7545,7542,7543] CONDITIONAL_S
IDLE 7546 [(0,0)] 188 [] [] [] [] [] [] none
INJECT_T 7547 [(1,0)] D [] [] [] [] [] [] none
MERGE 7548 [(1,0),(0,0)] D [] [7552,7553,7550,7551] [] [] [((0,0),(1,0))] [] none
DISCARD 7549 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7550 [(1,0),(0,0)] D [7548] [] [] [] [((0,0),(1,0))] [7552,7553,7550,7551] CONDITIONAL_S
Y_MEAS 7551 [(1,0)] HALF_D_PLUS_2 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
IDLE 7552 [(0,0)] HALF_D_PLUS_2 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
DISCARD 7553 [(1,0)] 0 [7548] [] [] [] [] [7552,7553,7550,7551] CONDITIONAL_S
IDLE 7554 [(0,0)] 124 [] [] [] [] [] [] none
INJECT_T 7555 [(0,1)] D [] [] [] [] [] [] none
MERGE 7556 [(0,1),(0,0)] D [] [7560,7561,7558,7559] [] [] [((0,0),(0,1))] [] none
DISCARD 7557 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7558 [(0,1),(0,0)] D [7556] [] [] [] [((0,0),(0,1))] [7560,7561,7558,7559] CONDITIONAL_S
Y_MEAS 7559 [(0,1)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7560 [(0,0)] HALF_D_PLUS_2 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
DISCARD 7561 [(0,1)] 0 [7556] [] [] [] [] [7560,7561,7558,7559] CONDITIONAL_S
IDLE 7562 [(0,0)] 134 [] [] [] [] [] [] none
INJECT_T 7563 [(1,0)] D [] [] [] [] [] [] none
MERGE 7564 [(1,0),(0,0)] D [] [7568,7569,7566,7567] [] [] [((0,0),(1,0))] [] none
DISCARD 7565 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7566 [(1,0),(0,0)] D [7564] [] [] [] [((0,0),(1,0))] [7568,7569,7566,7567] CONDITIONAL_S
Y_MEAS 7567 [(1,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7568 [(0,0)] HALF_D_PLUS_2 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
DISCARD 7569 [(1,0)] 0 [7564] [] [] [] [] [7568,7569,7566,7567] CONDITIONAL_S
IDLE 7570 [(0,0)] 180 [] [] [] [] [] [] none
INJECT_T 7571 [(0,1)] D [] [] [] [] [] [] none
MERGE 7572 [(0,1),(0,0)] D [] [7576,7577,7574,7575] [] [] [((0,0),(0,1))] [] none
DISCARD 7573 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7574 [(0,1),(0,0)] D [7572] [] [] [] [((0,0),(0,1))] [7576,7577,7574,7575] CONDITIONAL_S
Y_MEAS 7575 [(0,1)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7576 [(0,0)] HALF_D_PLUS_2 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
DISCARD 7577 [(0,1)] 0 [7572] [] [] [] [] [7576,7577,7574,7575] CONDITIONAL_S
IDLE 7578 [(0,0)] 91 [] [] [] [] [] [] none
INJECT_T 7579 [(1,0)] D [] [] [] [] [] [] none
MERGE 7580 [(1,0),(0,0)] D [] [7584,7585,7582,7583] [] [] [((0,0),(1,0))] [] none
DISCARD 7581 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7582 [(1,0),(0,0)] D [7580] [] [] [] [((0,0),(1,0))] [7584,7585,7582,7583] CONDITIONAL_S
Y_MEAS 7583 [(1,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7584 [(0,0)] HALF_D_PLUS_2 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
DISCARD 7585 [(1,0)] 0 [7580] [] [] [] [] [7584,7585,7582,7583] CONDITIONAL_S
IDLE 7586 [(0,0)] 45 [] [] [] [] [] [] none
INJECT_T 7587 [(0,1)] D [] [] [] [] [] [] none
MERGE 7588 [(0,1),(0,0)] D [] [7592,7593,7590,7591] [] [] [((0,0),(0,1))] [] none
DISCARD 7589 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7590 [(0,1),(0,0)] D [7588] [] [] [] [((0,0),(0,1))] [7592,7593,7590,7591] CONDITIONAL_S
Y_MEAS 7591 [(0,1)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7592 [(0,0)] HALF_D_PLUS_2 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
DISCARD 7593 [(0,1)] 0 [7588] [] [] [] [] [7592,7593,7590,7591] CONDITIONAL_S
IDLE 7594 [(0,0)] 189 [] [] [] [] [] [] none
INJECT_T 7595 [(1,0)] D [] [] [] [] [] [] none
MERGE 7596 [(1,0),(0,0)] D [] [7600,7601,7598,7599] [] [] [((0,0),(1,0))] [] none
DISCARD 7597 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7598 [(1,0),(0,0)] D [7596] [] [] [] [((0,0),(1,0))] [7600,7601,7598,7599] CONDITIONAL_S
Y_MEAS 7599 [(1,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7600 [(0,0)] HALF_D_PLUS_2 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
DISCARD 7601 [(1,0)] 0 [7596] [] [] [] [] [7600,7601,7598,7599] CONDITIONAL_S
IDLE 7602 [(0,0)] 179 [] [] [] [] [] [] none
INJECT_T 7603 [(0,1)] D [] [] [] [] [] [] none
MERGE 7604 [(0,1),(0,0)] D [] [7608,7609,7606,7607] [] [] [((0,0),(0,1))] [] none
DISCARD 7605 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7606 [(0,1),(0,0)] D [7604] [] [] [] [((0,0),(0,1))] [7608,7609,7606,7607] CONDITIONAL_S
Y_MEAS 7607 [(0,1)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7608 [(0,0)] HALF_D_PLUS_2 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
DISCARD 7609 [(0,1)] 0 [7604] [] [] [] [] [7608,7609,7606,7607] CONDITIONAL_S
IDLE 7610 [(0,0)] 68 [] [] [] [] [] [] none
INJECT_T 7611 [(1,0)] D [] [] [] [] [] [] none
MERGE 7612 [(1,0),(0,0)] D [] [7616,7617,7614,7615] [] [] [((0,0),(1,0))] [] none
DISCARD 7613 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7614 [(1,0),(0,0)] D [7612] [] [] [] [((0,0),(1,0))] [7616,7617,7614,7615] CONDITIONAL_S
Y_MEAS 7615 [(1,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7616 [(0,0)] HALF_D_PLUS_2 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
DISCARD 7617 [(1,0)] 0 [7612] [] [] [] [] [7616,7617,7614,7615] CONDITIONAL_S
IDLE 7618 [(0,0)] 81 [] [] [] [] [] [] none
INJECT_T 7619 [(0,1)] D [] [] [] [] [] [] none
MERGE 7620 [(0,1),(0,0)] D [] [7624,7625,7622,7623] [] [] [((0,0),(0,1))] [] none
DISCARD 7621 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7622 [(0,1),(0,0)] D [7620] [] [] [] [((0,0),(0,1))] [7624,7625,7622,7623] CONDITIONAL_S
Y_MEAS 7623 [(0,1)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7624 [(0,0)] HALF_D_PLUS_2 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
DISCARD 7625 [(0,1)] 0 [7620] [] [] [] [] [7624,7625,7622,7623] CONDITIONAL_S
IDLE 7626 [(0,0)] 126 [] [] [] [] [] [] none
INJECT_T 7627 [(1,0)] D [] [] [] [] [] [] none
MERGE 7628 [(1,0),(0,0)] D [] [7632,7633,7630,7631] [] [] [((0,0),(1,0))] [] none
DISCARD 7629 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7630 [(1,0),(0,0)] D [7628] [] [] [] [((0,0),(1,0))] [7632,7633,7630,7631] CONDITIONAL_S
Y_MEAS 7631 [(1,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7632 [(0,0)] HALF_D_PLUS_2 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
DISCARD 7633 [(1,0)] 0 [7628] [] [] [] [] [7632,7633,7630,7631] CONDITIONAL_S
IDLE 7634 [(0,0)] 56 [] [] [] [] [] [] none
INJECT_T 7635 [(0,1)] D [] [] [] [] [] [] none
MERGE 7636 [(0,1),(0,0)] D [] [7640,7641,7638,7639] [] [] [((0,0),(0,1))] [] none
DISCARD 7637 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7638 [(0,1),(0,0)] D [7636] [] [] [] [((0,0),(0,1))] [7640,7641,7638,7639] CONDITIONAL_S
Y_MEAS 7639 [(0,1)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7640 [(0,0)] HALF_D_PLUS_2 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
DISCARD 7641 [(0,1)] 0 [7636] [] [] [] [] [7640,7641,7638,7639] CONDITIONAL_S
IDLE 7642 [(0,0)] 122 [] [] [] [] [] [] none
INJECT_T 7643 [(1,0)] D [] [] [] [] [] [] none
MERGE 7644 [(1,0),(0,0)] D [] [7648,7649,7646,7647] [] [] [((0,0),(1,0))] [] none
DISCARD 7645 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7646 [(1,0),(0,0)] D [7644] [] [] [] [((0,0),(1,0))] [7648,7649,7646,7647] CONDITIONAL_S
Y_MEAS 7647 [(1,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7648 [(0,0)] HALF_D_PLUS_2 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
DISCARD 7649 [(1,0)] 0 [7644] [] [] [] [] [7648,7649,7646,7647] CONDITIONAL_S
IDLE 7650 [(0,0)] 57 [] [] [] [] [] [] none
INJECT_T 7651 [(0,1)] D [] [] [] [] [] [] none
MERGE 7652 [(0,1),(0,0)] D [] [7656,7657,7654,7655] [] [] [((0,0),(0,1))] [] none
DISCARD 7653 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7654 [(0,1),(0,0)] D [7652] [] [] [] [((0,0),(0,1))] [7656,7657,7654,7655] CONDITIONAL_S
Y_MEAS 7655 [(0,1)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7656 [(0,0)] HALF_D_PLUS_2 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
DISCARD 7657 [(0,1)] 0 [7652] [] [] [] [] [7656,7657,7654,7655] CONDITIONAL_S
IDLE 7658 [(0,0)] 108 [] [] [] [] [] [] none
INJECT_T 7659 [(1,0)] D [] [] [] [] [] [] none
MERGE 7660 [(1,0),(0,0)] D [] [7664,7665,7662,7663] [] [] [((0,0),(1,0))] [] none
DISCARD 7661 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7662 [(1,0),(0,0)] D [7660] [] [] [] [((0,0),(1,0))] [7664,7665,7662,7663] CONDITIONAL_S
Y_MEAS 7663 [(1,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7664 [(0,0)] HALF_D_PLUS_2 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
DISCARD 7665 [(1,0)] 0 [7660] [] [] [] [] [7664,7665,7662,7663] CONDITIONAL_S
IDLE 7666 [(0,0)] 154 [] [] [] [] [] [] none
INJECT_T 7667 [(0,1)] D [] [] [] [] [] [] none
MERGE 7668 [(0,1),(0,0)] D [] [7672,7673,7670,7671] [] [] [((0,0),(0,1))] [] none
DISCARD 7669 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7670 [(0,1),(0,0)] D [7668] [] [] [] [((0,0),(0,1))] [7672,7673,7670,7671] CONDITIONAL_S
Y_MEAS 7671 [(0,1)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7672 [(0,0)] HALF_D_PLUS_2 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
DISCARD 7673 [(0,1)] 0 [7668] [] [] [] [] [7672,7673,7670,7671] CONDITIONAL_S
IDLE 7674 [(0,0)] 22 [] [] [] [] [] [] none
INJECT_T 7675 [(1,0)] D [] [] [] [] [] [] none
MERGE 7676 [(1,0),(0,0)] D [] [7680,7681,7678,7679] [] [] [((0,0),(1,0))] [] none
DISCARD 7677 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7678 [(1,0),(0,0)] D [7676] [] [] [] [((0,0),(1,0))] [7680,7681,7678,7679] CONDITIONAL_S
Y_MEAS 7679 [(1,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7680 [(0,0)] HALF_D_PLUS_2 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
DISCARD 7681 [(1,0)] 0 [7676] [] [] [] [] [7680,7681,7678,7679] CONDITIONAL_S
IDLE 7682 [(0,0)] 55 [] [] [] [] [] [] none
INJECT_T 7683 [(0,1)] D [] [] [] [] [] [] none
MERGE 7684 [(0,1),(0,0)] D [] [7688,7689,7686,7687] [] [] [((0,0),(0,1))] [] none
DISCARD 7685 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7686 [(0,1),(0,0)] D [7684] [] [] [] [((0,0),(0,1))] [7688,7689,7686,7687] CONDITIONAL_S
Y_MEAS 7687 [(0,1)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7688 [(0,0)] HALF_D_PLUS_2 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
DISCARD 7689 [(0,1)] 0 [7684] [] [] [] [] [7688,7689,7686,7687] CONDITIONAL_S
IDLE 7690 [(0,0)] 50 [] [] [] [] [] [] none
INJECT_T 7691 [(1,0)] D [] [] [] [] [] [] none
MERGE 7692 [(1,0),(0,0)] D [] [7696,7697,7694,7695] [] [] [((0,0),(1,0))] [] none
DISCARD 7693 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7694 [(1,0),(0,0)] D [7692] [] [] [] [((0,0),(1,0))] [7696,7697,7694,7695] CONDITIONAL_S
Y_MEAS 7695 [(1,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7696 [(0,0)] HALF_D_PLUS_2 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
DISCARD 7697 [(1,0)] 0 [7692] [] [] [] [] [7696,7697,7694,7695] CONDITIONAL_S
IDLE 7698 [(0,0)] 167 [] [] [] [] [] [] none
INJECT_T 7699 [(0,1)] D [] [] [] [] [] [] none
MERGE 7700 [(0,1),(0,0)] D [] [7704,7705,7702,7703] [] [] [((0,0),(0,1))] [] none
DISCARD 7701 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7702 [(0,1),(0,0)] D [7700] [] [] [] [((0,0),(0,1))] [7704,7705,7702,7703] CONDITIONAL_S
Y_MEAS 7703 [(0,1)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7704 [(0,0)] HALF_D_PLUS_2 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
DISCARD 7705 [(0,1)] 0 [7700] [] [] [] [] [7704,7705,7702,7703] CONDITIONAL_S
IDLE 7706 [(0,0)] 125 [] [] [] [] [] [] none
INJECT_T 7707 [(1,0)] D [] [] [] [] [] [] none
MERGE 7708 [(1,0),(0,0)] D [] [7712,7713,7710,7711] [] [] [((0,0),(1,0))] [] none
DISCARD 7709 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7710 [(1,0),(0,0)] D [7708] [] [] [] [((0,0),(1,0))] [7712,7713,7710,7711] CONDITIONAL_S
Y_MEAS 7711 [(1,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7712 [(0,0)] HALF_D_PLUS_2 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
DISCARD 7713 [(1,0)] 0 [7708] [] [] [] [] [7712,7713,7710,7711] CONDITIONAL_S
IDLE 7714 [(0,0)] 35 [] [] [] [] [] [] none
INJECT_T 7715 [(0,1)] D [] [] [] [] [] [] none
MERGE 7716 [(0,1),(0,0)] D [] [7720,7721,7718,7719] [] [] [((0,0),(0,1))] [] none
DISCARD 7717 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7718 [(0,1),(0,0)] D [7716] [] [] [] [((0,0),(0,1))] [7720,7721,7718,7719] CONDITIONAL_S
Y_MEAS 7719 [(0,1)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7720 [(0,0)] HALF_D_PLUS_2 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
DISCARD 7721 [(0,1)] 0 [7716] [] [] [] [] [7720,7721,7718,7719] CONDITIONAL_S
IDLE 7722 [(0,0)] 118 [] [] [] [] [] [] none
INJECT_T 7723 [(1,0)] D [] [] [] [] [] [] none
MERGE 7724 [(1,0),(0,0)] D [] [7728,7729,7726,7727] [] [] [((0,0),(1,0))] [] none
DISCARD 7725 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7726 [(1,0),(0,0)] D [7724] [] [] [] [((0,0),(1,0))] [7728,7729,7726,7727] CONDITIONAL_S
Y_MEAS 7727 [(1,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7728 [(0,0)] HALF_D_PLUS_2 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
DISCARD 7729 [(1,0)] 0 [7724] [] [] [] [] [7728,7729,7726,7727] CONDITIONAL_S
IDLE 7730 [(0,0)] 40 [] [] [] [] [] [] none
INJECT_T 7731 [(0,1)] D [] [] [] [] [] [] none
MERGE 7732 [(0,1),(0,0)] D [] [7736,7737,7734,7735] [] [] [((0,0),(0,1))] [] none
DISCARD 7733 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7734 [(0,1),(0,0)] D [7732] [] [] [] [((0,0),(0,1))] [7736,7737,7734,7735] CONDITIONAL_S
Y_MEAS 7735 [(0,1)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7736 [(0,0)] HALF_D_PLUS_2 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
DISCARD 7737 [(0,1)] 0 [7732] [] [] [] [] [7736,7737,7734,7735] CONDITIONAL_S
IDLE 7738 [(0,0)] 11 [] [] [] [] [] [] none
INJECT_T 7739 [(1,0)] D [] [] [] [] [] [] none
MERGE 7740 [(1,0),(0,0)] D [] [7744,7745,7742,7743] [] [] [((0,0),(1,0))] [] none
DISCARD 7741 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7742 [(1,0),(0,0)] D [7740] [] [] [] [((0,0),(1,0))] [7744,7745,7742,7743] CONDITIONAL_S
Y_MEAS 7743 [(1,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7744 [(0,0)] HALF_D_PLUS_2 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
DISCARD 7745 [(1,0)] 0 [7740] [] [] [] [] [7744,7745,7742,7743] CONDITIONAL_S
IDLE 7746 [(0,0)] 83 [] [] [] [] [] [] none
INJECT_T 7747 [(0,1)] D [] [] [] [] [] [] none
MERGE 7748 [(0,1),(0,0)] D [] [7752,7753,7750,7751] [] [] [((0,0),(0,1))] [] none
DISCARD 7749 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7750 [(0,1),(0,0)] D [7748] [] [] [] [((0,0),(0,1))] [7752,7753,7750,7751] CONDITIONAL_S
Y_MEAS 7751 [(0,1)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7752 [(0,0)] HALF_D_PLUS_2 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
DISCARD 7753 [(0,1)] 0 [7748] [] [] [] [] [7752,7753,7750,7751] CONDITIONAL_S
IDLE 7754 [(0,0)] 139 [] [] [] [] [] [] none
INJECT_T 7755 [(1,0)] D [] [] [] [] [] [] none
MERGE 7756 [(1,0),(0,0)] D [] [7760,7761,7758,7759] [] [] [((0,0),(1,0))] [] none
DISCARD 7757 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7758 [(1,0),(0,0)] D [7756] [] [] [] [((0,0),(1,0))] [7760,7761,7758,7759] CONDITIONAL_S
Y_MEAS 7759 [(1,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7760 [(0,0)] HALF_D_PLUS_2 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
DISCARD 7761 [(1,0)] 0 [7756] [] [] [] [] [7760,7761,7758,7759] CONDITIONAL_S
IDLE 7762 [(0,0)] 78 [] [] [] [] [] [] none
INJECT_T 7763 [(0,1)] D [] [] [] [] [] [] none
MERGE 7764 [(0,1),(0,0)] D [] [7768,7769,7766,7767] [] [] [((0,0),(0,1))] [] none
DISCARD 7765 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7766 [(0,1),(0,0)] D [7764] [] [] [] [((0,0),(0,1))] [7768,7769,7766,7767] CONDITIONAL_S
Y_MEAS 7767 [(0,1)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7768 [(0,0)] HALF_D_PLUS_2 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
DISCARD 7769 [(0,1)] 0 [7764] [] [] [] [] [7768,7769,7766,7767] CONDITIONAL_S
IDLE 7770 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7771 [(1,0)] D [] [] [] [] [] [] none
MERGE 7772 [(1,0),(0,0)] D [] [7776,7777,7774,7775] [] [] [((0,0),(1,0))] [] none
DISCARD 7773 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7774 [(1,0),(0,0)] D [7772] [] [] [] [((0,0),(1,0))] [7776,7777,7774,7775] CONDITIONAL_S
Y_MEAS 7775 [(1,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7776 [(0,0)] HALF_D_PLUS_2 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
DISCARD 7777 [(1,0)] 0 [7772] [] [] [] [] [7776,7777,7774,7775] CONDITIONAL_S
IDLE 7778 [(0,0)] 18 [] [] [] [] [] [] none
INJECT_T 7779 [(0,1)] D [] [] [] [] [] [] none
MERGE 7780 [(0,1),(0,0)] D [] [7784,7785,7782,7783] [] [] [((0,0),(0,1))] [] none
DISCARD 7781 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7782 [(0,1),(0,0)] D [7780] [] [] [] [((0,0),(0,1))] [7784,7785,7782,7783] CONDITIONAL_S
Y_MEAS 7783 [(0,1)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7784 [(0,0)] HALF_D_PLUS_2 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
DISCARD 7785 [(0,1)] 0 [7780] [] [] [] [] [7784,7785,7782,7783] CONDITIONAL_S
IDLE 7786 [(0,0)] 5 [] [] [] [] [] [] none
INJECT_T 7787 [(1,0)] D [] [] [] [] [] [] none
MERGE 7788 [(1,0),(0,0)] D [] [7792,7793,7790,7791] [] [] [((0,0),(1,0))] [] none
DISCARD 7789 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7790 [(1,0),(0,0)] D [7788] [] [] [] [((0,0),(1,0))] [7792,7793,7790,7791] CONDITIONAL_S
Y_MEAS 7791 [(1,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7792 [(0,0)] HALF_D_PLUS_2 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
DISCARD 7793 [(1,0)] 0 [7788] [] [] [] [] [7792,7793,7790,7791] CONDITIONAL_S
IDLE 7794 [(0,0)] 160 [] [] [] [] [] [] none
INJECT_T 7795 [(0,1)] D [] [] [] [] [] [] none
MERGE 7796 [(0,1),(0,0)] D [] [7800,7801,7798,7799] [] [] [((0,0),(0,1))] [] none
DISCARD 7797 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7798 [(0,1),(0,0)] D [7796] [] [] [] [((0,0),(0,1))] [7800,7801,7798,7799] CONDITIONAL_S
Y_MEAS 7799 [(0,1)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7800 [(0,0)] HALF_D_PLUS_2 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
DISCARD 7801 [(0,1)] 0 [7796] [] [] [] [] [7800,7801,7798,7799] CONDITIONAL_S
IDLE 7802 [(0,0)] 77 [] [] [] [] [] [] none
INJECT_T 7803 [(1,0)] D [] [] [] [] [] [] none
MERGE 7804 [(1,0),(0,0)] D [] [7808,7809,7806,7807] [] [] [((0,0),(1,0))] [] none
DISCARD 7805 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7806 [(1,0),(0,0)] D [7804] [] [] [] [((0,0),(1,0))] [7808,7809,7806,7807] CONDITIONAL_S
Y_MEAS 7807 [(1,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7808 [(0,0)] HALF_D_PLUS_2 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
DISCARD 7809 [(1,0)] 0 [7804] [] [] [] [] [7808,7809,7806,7807] CONDITIONAL_S
IDLE 7810 [(0,0)] 47 [] [] [] [] [] [] none
INJECT_T 7811 [(0,1)] D [] [] [] [] [] [] none
MERGE 7812 [(0,1),(0,0)] D [] [7816,7817,7814,7815] [] [] [((0,0),(0,1))] [] none
DISCARD 7813 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7814 [(0,1),(0,0)] D [7812] [] [] [] [((0,0),(0,1))] [7816,7817,7814,7815] CONDITIONAL_S
Y_MEAS 7815 [(0,1)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7816 [(0,0)] HALF_D_PLUS_2 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
DISCARD 7817 [(0,1)] 0 [7812] [] [] [] [] [7816,7817,7814,7815] CONDITIONAL_S
IDLE 7818 [(0,0)] 53 [] [] [] [] [] [] none
INJECT_T 7819 [(1,0)] D [] [] [] [] [] [] none
MERGE 7820 [(1,0),(0,0)] D [] [7824,7825,7822,7823] [] [] [((0,0),(1,0))] [] none
DISCARD 7821 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7822 [(1,0),(0,0)] D [7820] [] [] [] [((0,0),(1,0))] [7824,7825,7822,7823] CONDITIONAL_S
Y_MEAS 7823 [(1,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7824 [(0,0)] HALF_D_PLUS_2 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
DISCARD 7825 [(1,0)] 0 [7820] [] [] [] [] [7824,7825,7822,7823] CONDITIONAL_S
IDLE 7826 [(0,0)] 16 [] [] [] [] [] [] none
INJECT_T 7827 [(0,1)] D [] [] [] [] [] [] none
MERGE 7828 [(0,1),(0,0)] D [] [7832,7833,7830,7831] [] [] [((0,0),(0,1))] [] none
DISCARD 7829 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7830 [(0,1),(0,0)] D [7828] [] [] [] [((0,0),(0,1))] [7832,7833,7830,7831] CONDITIONAL_S
Y_MEAS 7831 [(0,1)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7832 [(0,0)] HALF_D_PLUS_2 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
DISCARD 7833 [(0,1)] 0 [7828] [] [] [] [] [7832,7833,7830,7831] CONDITIONAL_S
IDLE 7834 [(0,0)] 20 [] [] [] [] [] [] none
INJECT_T 7835 [(1,0)] D [] [] [] [] [] [] none
MERGE 7836 [(1,0),(0,0)] D [] [7840,7841,7838,7839] [] [] [((0,0),(1,0))] [] none
DISCARD 7837 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7838 [(1,0),(0,0)] D [7836] [] [] [] [((0,0),(1,0))] [7840,7841,7838,7839] CONDITIONAL_S
Y_MEAS 7839 [(1,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7840 [(0,0)] HALF_D_PLUS_2 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
DISCARD 7841 [(1,0)] 0 [7836] [] [] [] [] [7840,7841,7838,7839] CONDITIONAL_S
IDLE 7842 [(0,0)] 129 [] [] [] [] [] [] none
INJECT_T 7843 [(0,1)] D [] [] [] [] [] [] none
MERGE 7844 [(0,1),(0,0)] D [] [7848,7849,7846,7847] [] [] [((0,0),(0,1))] [] none
DISCARD 7845 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7846 [(0,1),(0,0)] D [7844] [] [] [] [((0,0),(0,1))] [7848,7849,7846,7847] CONDITIONAL_S
Y_MEAS 7847 [(0,1)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7848 [(0,0)] HALF_D_PLUS_2 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
DISCARD 7849 [(0,1)] 0 [7844] [] [] [] [] [7848,7849,7846,7847] CONDITIONAL_S
IDLE 7850 [(0,0)] 107 [] [] [] [] [] [] none
INJECT_T 7851 [(1,0)] D [] [] [] [] [] [] none
MERGE 7852 [(1,0),(0,0)] D [] [7856,7857,7854,7855] [] [] [((0,0),(1,0))] [] none
DISCARD 7853 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7854 [(1,0),(0,0)] D [7852] [] [] [] [((0,0),(1,0))] [7856,7857,7854,7855] CONDITIONAL_S
Y_MEAS 7855 [(1,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7856 [(0,0)] HALF_D_PLUS_2 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
DISCARD 7857 [(1,0)] 0 [7852] [] [] [] [] [7856,7857,7854,7855] CONDITIONAL_S
IDLE 7858 [(0,0)] 19 [] [] [] [] [] [] none
INJECT_T 7859 [(0,1)] D [] [] [] [] [] [] none
MERGE 7860 [(0,1),(0,0)] D [] [7864,7865,7862,7863] [] [] [((0,0),(0,1))] [] none
DISCARD 7861 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7862 [(0,1),(0,0)] D [7860] [] [] [] [((0,0),(0,1))] [7864,7865,7862,7863] CONDITIONAL_S
Y_MEAS 7863 [(0,1)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7864 [(0,0)] HALF_D_PLUS_2 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
DISCARD 7865 [(0,1)] 0 [7860] [] [] [] [] [7864,7865,7862,7863] CONDITIONAL_S
IDLE 7866 [(0,0)] 96 [] [] [] [] [] [] none
INJECT_T 7867 [(1,0)] D [] [] [] [] [] [] none
MERGE 7868 [(1,0),(0,0)] D [] [7872,7873,7870,7871] [] [] [((0,0),(1,0))] [] none
DISCARD 7869 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7870 [(1,0),(0,0)] D [7868] [] [] [] [((0,0),(1,0))] [7872,7873,7870,7871] CONDITIONAL_S
Y_MEAS 7871 [(1,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7872 [(0,0)] HALF_D_PLUS_2 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
DISCARD 7873 [(1,0)] 0 [7868] [] [] [] [] [7872,7873,7870,7871] CONDITIONAL_S
IDLE 7874 [(0,0)] 49 [] [] [] [] [] [] none
INJECT_T 7875 [(0,1)] D [] [] [] [] [] [] none
MERGE 7876 [(0,1),(0,0)] D [] [7880,7881,7878,7879] [] [] [((0,0),(0,1))] [] none
DISCARD 7877 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7878 [(0,1),(0,0)] D [7876] [] [] [] [((0,0),(0,1))] [7880,7881,7878,7879] CONDITIONAL_S
Y_MEAS 7879 [(0,1)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7880 [(0,0)] HALF_D_PLUS_2 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
DISCARD 7881 [(0,1)] 0 [7876] [] [] [] [] [7880,7881,7878,7879] CONDITIONAL_S
IDLE 7882 [(0,0)] 159 [] [] [] [] [] [] none
INJECT_T 7883 [(1,0)] D [] [] [] [] [] [] none
MERGE 7884 [(1,0),(0,0)] D [] [7888,7889,7886,7887] [] [] [((0,0),(1,0))] [] none
DISCARD 7885 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7886 [(1,0),(0,0)] D [7884] [] [] [] [((0,0),(1,0))] [7888,7889,7886,7887] CONDITIONAL_S
Y_MEAS 7887 [(1,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7888 [(0,0)] HALF_D_PLUS_2 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
DISCARD 7889 [(1,0)] 0 [7884] [] [] [] [] [7888,7889,7886,7887] CONDITIONAL_S
IDLE 7890 [(0,0)] 112 [] [] [] [] [] [] none
INJECT_T 7891 [(0,1)] D [] [] [] [] [] [] none
MERGE 7892 [(0,1),(0,0)] D [] [7896,7897,7894,7895] [] [] [((0,0),(0,1))] [] none
DISCARD 7893 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7894 [(0,1),(0,0)] D [7892] [] [] [] [((0,0),(0,1))] [7896,7897,7894,7895] CONDITIONAL_S
Y_MEAS 7895 [(0,1)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7896 [(0,0)] HALF_D_PLUS_2 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
DISCARD 7897 [(0,1)] 0 [7892] [] [] [] [] [7896,7897,7894,7895] CONDITIONAL_S
IDLE 7898 [(0,0)] 85 [] [] [] [] [] [] none
INJECT_T 7899 [(1,0)] D [] [] [] [] [] [] none
MERGE 7900 [(1,0),(0,0)] D [] [7904,7905,7902,7903] [] [] [((0,0),(1,0))] [] none
DISCARD 7901 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7902 [(1,0),(0,0)] D [7900] [] [] [] [((0,0),(1,0))] [7904,7905,7902,7903] CONDITIONAL_S
Y_MEAS 7903 [(1,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7904 [(0,0)] HALF_D_PLUS_2 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
DISCARD 7905 [(1,0)] 0 [7900] [] [] [] [] [7904,7905,7902,7903] CONDITIONAL_S
IDLE 7906 [(0,0)] 115 [] [] [] [] [] [] none
INJECT_T 7907 [(0,1)] D [] [] [] [] [] [] none
MERGE 7908 [(0,1),(0,0)] D [] [7912,7913,7910,7911] [] [] [((0,0),(0,1))] [] none
DISCARD 7909 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7910 [(0,1),(0,0)] D [7908] [] [] [] [((0,0),(0,1))] [7912,7913,7910,7911] CONDITIONAL_S
Y_MEAS 7911 [(0,1)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7912 [(0,0)] HALF_D_PLUS_2 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
DISCARD 7913 [(0,1)] 0 [7908] [] [] [] [] [7912,7913,7910,7911] CONDITIONAL_S
IDLE 7914 [(0,0)] 30 [] [] [] [] [] [] none
INJECT_T 7915 [(1,0)] D [] [] [] [] [] [] none
MERGE 7916 [(1,0),(0,0)] D [] [7920,7921,7918,7919] [] [] [((0,0),(1,0))] [] none
DISCARD 7917 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7918 [(1,0),(0,0)] D [7916] [] [] [] [((0,0),(1,0))] [7920,7921,7918,7919] CONDITIONAL_S
Y_MEAS 7919 [(1,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7920 [(0,0)] HALF_D_PLUS_2 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
DISCARD 7921 [(1,0)] 0 [7916] [] [] [] [] [7920,7921,7918,7919] CONDITIONAL_S
IDLE 7922 [(0,0)] 8 [] [] [] [] [] [] none
INJECT_T 7923 [(0,1)] D [] [] [] [] [] [] none
MERGE 7924 [(0,1),(0,0)] D [] [7928,7929,7926,7927] [] [] [((0,0),(0,1))] [] none
DISCARD 7925 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7926 [(0,1),(0,0)] D [7924] [] [] [] [((0,0),(0,1))] [7928,7929,7926,7927] CONDITIONAL_S
Y_MEAS 7927 [(0,1)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7928 [(0,0)] HALF_D_PLUS_2 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
DISCARD 7929 [(0,1)] 0 [7924] [] [] [] [] [7928,7929,7926,7927] CONDITIONAL_S
IDLE 7930 [(0,0)] 23 [] [] [] [] [] [] none
INJECT_T 7931 [(1,0)] D [] [] [] [] [] [] none
MERGE 7932 [(1,0),(0,0)] D [] [7936,7937,7934,7935] [] [] [((0,0),(1,0))] [] none
DISCARD 7933 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7934 [(1,0),(0,0)] D [7932] [] [] [] [((0,0),(1,0))] [7936,7937,7934,7935] CONDITIONAL_S
Y_MEAS 7935 [(1,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7936 [(0,0)] HALF_D_PLUS_2 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
DISCARD 7937 [(1,0)] 0 [7932] [] [] [] [] [7936,7937,7934,7935] CONDITIONAL_S
IDLE 7938 [(0,0)] 199 [] [] [] [] [] [] none
INJECT_T 7939 [(0,1)] D [] [] [] [] [] [] none
MERGE 7940 [(0,1),(0,0)] D [] [7944,7945,7942,7943] [] [] [((0,0),(0,1))] [] none
DISCARD 7941 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7942 [(0,1),(0,0)] D [7940] [] [] [] [((0,0),(0,1))] [7944,7945,7942,7943] CONDITIONAL_S
Y_MEAS 7943 [(0,1)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7944 [(0,0)] HALF_D_PLUS_2 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
DISCARD 7945 [(0,1)] 0 [7940] [] [] [] [] [7944,7945,7942,7943] CONDITIONAL_S
IDLE 7946 [(0,0)] 163 [] [] [] [] [] [] none
INJECT_T 7947 [(1,0)] D [] [] [] [] [] [] none
MERGE 7948 [(1,0),(0,0)] D [] [7952,7953,7950,7951] [] [] [((0,0),(1,0))] [] none
DISCARD 7949 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7950 [(1,0),(0,0)] D [7948] [] [] [] [((0,0),(1,0))] [7952,7953,7950,7951] CONDITIONAL_S
Y_MEAS 7951 [(1,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7952 [(0,0)] HALF_D_PLUS_2 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
DISCARD 7953 [(1,0)] 0 [7948] [] [] [] [] [7952,7953,7950,7951] CONDITIONAL_S
IDLE 7954 [(0,0)] 99 [] [] [] [] [] [] none
INJECT_T 7955 [(0,1)] D [] [] [] [] [] [] none
MERGE 7956 [(0,1),(0,0)] D [] [7960,7961,7958,7959] [] [] [((0,0),(0,1))] [] none
DISCARD 7957 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7958 [(0,1),(0,0)] D [7956] [] [] [] [((0,0),(0,1))] [7960,7961,7958,7959] CONDITIONAL_S
Y_MEAS 7959 [(0,1)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7960 [(0,0)] HALF_D_PLUS_2 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
DISCARD 7961 [(0,1)] 0 [7956] [] [] [] [] [7960,7961,7958,7959] CONDITIONAL_S
IDLE 7962 [(0,0)] 58 [] [] [] [] [] [] none
INJECT_T 7963 [(1,0)] D [] [] [] [] [] [] none
MERGE 7964 [(1,0),(0,0)] D [] [7968,7969,7966,7967] [] [] [((0,0),(1,0))] [] none
DISCARD 7965 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7966 [(1,0),(0,0)] D [7964] [] [] [] [((0,0),(1,0))] [7968,7969,7966,7967] CONDITIONAL_S
Y_MEAS 7967 [(1,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7968 [(0,0)] HALF_D_PLUS_2 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
DISCARD 7969 [(1,0)] 0 [7964] [] [] [] [] [7968,7969,7966,7967] CONDITIONAL_S
IDLE 7970 [(0,0)] 164 [] [] [] [] [] [] none
INJECT_T 7971 [(0,1)] D [] [] [] [] [] [] none
MERGE 7972 [(0,1),(0,0)] D [] [7976,7977,7974,7975] [] [] [((0,0),(0,1))] [] none
DISCARD 7973 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7974 [(0,1),(0,0)] D [7972] [] [] [] [((0,0),(0,1))] [7976,7977,7974,7975] CONDITIONAL_S
Y_MEAS 7975 [(0,1)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7976 [(0,0)] HALF_D_PLUS_2 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
DISCARD 7977 [(0,1)] 0 [7972] [] [] [] [] [7976,7977,7974,7975] CONDITIONAL_S
IDLE 7978 [(0,0)] 173 [] [] [] [] [] [] none
INJECT_T 7979 [(1,0)] D [] [] [] [] [] [] none
MERGE 7980 [(1,0),(0,0)] D [] [7984,7985,7982,7983] [] [] [((0,0),(1,0))] [] none
DISCARD 7981 [(1,0)] 0 [] [] [] [] [] [] none
MERGE 7982 [(1,0),(0,0)] D [7980] [] [] [] [((0,0),(1,0))] [7984,7985,7982,7983] CONDITIONAL_S
Y_MEAS 7983 [(1,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7984 [(0,0)] HALF_D_PLUS_2 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
DISCARD 7985 [(1,0)] 0 [7980] [] [] [] [] [7984,7985,7982,7983] CONDITIONAL_S
IDLE 7986 [(0,0)] 181 [] [] [] [] [] [] none
INJECT_T 7987 [(0,1)] D [] [] [] [] [] [] none
MERGE 7988 [(0,1),(0,0)] D [] [7992,7993,7990,7991] [] [] [((0,0),(0,1))] [] none
DISCARD 7989 [(0,1)] 0 [] [] [] [] [] [] none
MERGE 7990 [(0,1),(0,0)] D [7988] [] [] [] [((0,0),(0,1))] [7992,7993,7990,7991] CONDITIONAL_S
Y_MEAS 7991 [(0,1)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
IDLE 7992 [(0,0)] HALF_D_PLUS_2 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7993 [(0,1)] 0 [7988] [] [] [] [] [7992,7993,7990,7991] CONDITIONAL_S
DISCARD 7994 [(0,0)] 0 [] [] [] [] [] [] none