<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3714" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3714{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3714{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3714{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3714{left:95px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t5_3714{left:95px;bottom:1071px;letter-spacing:-0.13px;}
#t6_3714{left:69px;bottom:1045px;}
#t7_3714{left:95px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t8_3714{left:254px;bottom:1048px;}
#t9_3714{left:272px;bottom:1048px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_3714{left:95px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tb_3714{left:95px;bottom:1008px;letter-spacing:-0.13px;word-spacing:-0.68px;}
#tc_3714{left:95px;bottom:991px;letter-spacing:-0.14px;word-spacing:-1.3px;}
#td_3714{left:95px;bottom:975px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_3714{left:95px;bottom:952px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tf_3714{left:95px;bottom:935px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tg_3714{left:69px;bottom:909px;}
#th_3714{left:95px;bottom:912px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ti_3714{left:323px;bottom:912px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tj_3714{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#tk_3714{left:95px;bottom:872px;letter-spacing:-0.15px;word-spacing:-1.01px;}
#tl_3714{left:95px;bottom:855px;letter-spacing:-0.15px;word-spacing:-1.29px;}
#tm_3714{left:95px;bottom:839px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_3714{left:95px;bottom:822px;letter-spacing:-0.2px;word-spacing:-0.4px;}
#to_3714{left:69px;bottom:795px;}
#tp_3714{left:95px;bottom:799px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tq_3714{left:317px;bottom:799px;}
#tr_3714{left:335px;bottom:799px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ts_3714{left:95px;bottom:776px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tt_3714{left:95px;bottom:759px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tu_3714{left:95px;bottom:742px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_3714{left:95px;bottom:719px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_3714{left:95px;bottom:703px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tx_3714{left:69px;bottom:676px;}
#ty_3714{left:95px;bottom:680px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tz_3714{left:282px;bottom:680px;}
#t10_3714{left:300px;bottom:680px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t11_3714{left:95px;bottom:657px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#t12_3714{left:95px;bottom:640px;letter-spacing:-0.17px;word-spacing:-0.69px;}
#t13_3714{left:95px;bottom:623px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t14_3714{left:95px;bottom:600px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t15_3714{left:95px;bottom:584px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_3714{left:69px;bottom:557px;}
#t17_3714{left:95px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t18_3714{left:331px;bottom:561px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t19_3714{left:95px;bottom:538px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1a_3714{left:95px;bottom:521px;letter-spacing:-0.12px;}
#t1b_3714{left:69px;bottom:495px;}
#t1c_3714{left:95px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_3714{left:322px;bottom:498px;}
#t1e_3714{left:340px;bottom:498px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t1f_3714{left:95px;bottom:475px;letter-spacing:-0.14px;word-spacing:-0.75px;}
#t1g_3714{left:95px;bottom:458px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1h_3714{left:95px;bottom:441px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1i_3714{left:95px;bottom:419px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t1j_3714{left:95px;bottom:402px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_3714{left:69px;bottom:375px;}
#t1l_3714{left:95px;bottom:379px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t1m_3714{left:230px;bottom:379px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1n_3714{left:95px;bottom:356px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1o_3714{left:95px;bottom:333px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t1p_3714{left:95px;bottom:316px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1q_3714{left:95px;bottom:299px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t1r_3714{left:95px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1s_3714{left:95px;bottom:260px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t1t_3714{left:440px;bottom:220px;letter-spacing:-0.13px;}
#t1u_3714{left:122px;bottom:199px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1v_3714{left:122px;bottom:182px;letter-spacing:-0.15px;word-spacing:-0.45px;}

.s1_3714{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3714{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3714{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3714{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3714{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3714{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3714" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3714Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3714" style="-webkit-user-select: none;"><object width="935" height="1210" data="3714/3714.svg" type="image/svg+xml" id="pdf3714" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3714" class="t s1_3714">20-6 </span><span id="t2_3714" class="t s1_3714">Vol. 3B </span>
<span id="t3_3714" class="t s2_3714">PERFORMANCE MONITORING </span>
<span id="t4_3714" class="t s3_3714">The performance counter for this event counts across performance state transitions using different core clock </span>
<span id="t5_3714" class="t s3_3714">frequencies. </span>
<span id="t6_3714" class="t s4_3714">• </span><span id="t7_3714" class="t s5_3714">Instructions Retired </span><span id="t8_3714" class="t s5_3714">— </span><span id="t9_3714" class="t s3_3714">Event select C0H, Umask 00H </span>
<span id="ta_3714" class="t s3_3714">This event counts the number of instructions at retirement. For instructions that consist of multiple micro-ops, </span>
<span id="tb_3714" class="t s3_3714">this event counts the retirement of the last micro-op of the instruction. An instruction with a REP prefix counts </span>
<span id="tc_3714" class="t s3_3714">as one instruction (not per iteration). Faults before the retirement of the last micro-op of a multi-ops instruction </span>
<span id="td_3714" class="t s3_3714">are not counted. </span>
<span id="te_3714" class="t s3_3714">This event does not increment under VM-exit conditions. Counters continue counting during hardware </span>
<span id="tf_3714" class="t s3_3714">interrupts, traps, and inside interrupt handlers. </span>
<span id="tg_3714" class="t s4_3714">• </span><span id="th_3714" class="t s5_3714">UnHalted Reference Cycles — </span><span id="ti_3714" class="t s3_3714">Event select 3CH, Umask 01H </span>
<span id="tj_3714" class="t s3_3714">This event counts reference clock cycles at a fixed frequency while the clock signal on the core is running. The </span>
<span id="tk_3714" class="t s3_3714">event counts at a fixed frequency, irrespective of core frequency changes due to performance state transitions. </span>
<span id="tl_3714" class="t s3_3714">Processors may implement this behavior differently. Current implementations use the core crystal clock, TSC or </span>
<span id="tm_3714" class="t s3_3714">the bus clock. Because the rate may differ between implementations, software should calibrate it to a time </span>
<span id="tn_3714" class="t s3_3714">source with known frequency. </span>
<span id="to_3714" class="t s4_3714">• </span><span id="tp_3714" class="t s5_3714">Last Level Cache References </span><span id="tq_3714" class="t s5_3714">— </span><span id="tr_3714" class="t s3_3714">Event select 2EH, Umask 4FH </span>
<span id="ts_3714" class="t s3_3714">This event counts requests originating from the core that reference a cache line in the last level on-die cache. </span>
<span id="tt_3714" class="t s3_3714">The event count includes speculation and cache line fills due to the first-level cache hardware prefetcher, but </span>
<span id="tu_3714" class="t s3_3714">may exclude cache line fills due to other hardware-prefetchers. </span>
<span id="tv_3714" class="t s3_3714">Because cache hierarchy, cache sizes and other implementation-specific characteristics; value comparison to </span>
<span id="tw_3714" class="t s3_3714">estimate performance differences is not recommended. </span>
<span id="tx_3714" class="t s4_3714">• </span><span id="ty_3714" class="t s5_3714">Last Level Cache Misses </span><span id="tz_3714" class="t s5_3714">— </span><span id="t10_3714" class="t s3_3714">Event select 2EH, Umask 41H </span>
<span id="t11_3714" class="t s3_3714">This event counts each cache miss condition for references to the last level on-die cache. The event count may </span>
<span id="t12_3714" class="t s3_3714">include speculation and cache line fills due to the first-level cache hardware prefetcher, but may exclude cache </span>
<span id="t13_3714" class="t s3_3714">line fills due to other hardware-prefetchers. </span>
<span id="t14_3714" class="t s3_3714">Because cache hierarchy, cache sizes and other implementation-specific characteristics; value comparison to </span>
<span id="t15_3714" class="t s3_3714">estimate performance differences is not recommended. </span>
<span id="t16_3714" class="t s4_3714">• </span><span id="t17_3714" class="t s5_3714">Branch Instructions Retired — </span><span id="t18_3714" class="t s3_3714">Event select C4H, Umask 00H </span>
<span id="t19_3714" class="t s3_3714">This event counts branch instructions at retirement. It counts the retirement of the last micro-op of a branch </span>
<span id="t1a_3714" class="t s3_3714">instruction. </span>
<span id="t1b_3714" class="t s4_3714">• </span><span id="t1c_3714" class="t s5_3714">All Branch Mispredict Retired </span><span id="t1d_3714" class="t s5_3714">— </span><span id="t1e_3714" class="t s3_3714">Event select C5H, Umask 00H </span>
<span id="t1f_3714" class="t s3_3714">This event counts mispredicted branch instructions at retirement. It counts the retirement of the last micro-op </span>
<span id="t1g_3714" class="t s3_3714">of a branch instruction in the architectural path of execution and experienced misprediction in the branch </span>
<span id="t1h_3714" class="t s3_3714">prediction hardware. </span>
<span id="t1i_3714" class="t s3_3714">Branch prediction hardware is implementation-specific across microarchitectures; value comparison to </span>
<span id="t1j_3714" class="t s3_3714">estimate performance differences is not recommended. </span>
<span id="t1k_3714" class="t s4_3714">• </span><span id="t1l_3714" class="t s5_3714">Topdown Slots — </span><span id="t1m_3714" class="t s3_3714">Event select A4H, Umask 01H </span>
<span id="t1n_3714" class="t s3_3714">This event counts the total number of available slots for an unhalted logical processor. </span>
<span id="t1o_3714" class="t s3_3714">The event increments by machine-width of the narrowest pipeline as employed by the Top-down Microarchi- </span>
<span id="t1p_3714" class="t s3_3714">tecture Analysis method. The count is distributed among unhalted logical processors (hyper-threads) who </span>
<span id="t1q_3714" class="t s3_3714">share the same physical core, in processors that support Intel Hyper-Threading Technology. </span>
<span id="t1r_3714" class="t s3_3714">Software can use this event as the denominator for the top-level metrics of the Top-down Microarchitecture </span>
<span id="t1s_3714" class="t s3_3714">Analysis method. </span>
<span id="t1t_3714" class="t s6_3714">NOTE </span>
<span id="t1u_3714" class="t s3_3714">Programming decisions or software precisians on functionality should not be based on the event </span>
<span id="t1v_3714" class="t s3_3714">values or dependent on the existence of performance monitoring events. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
