Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar  2 22:29:40 2020
| Host         : DESKTOP-2LM1SS0 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FSM_Mult_timing_summary_routed.rpt -pb FSM_Mult_timing_summary_routed.pb -rpx FSM_Mult_timing_summary_routed.rpx -warn_on_violation
| Design       : FSM_Mult
| Device       : 7a100ti-csg324
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.336        0.000                      0                  166        0.164        0.000                      0                  166        4.500        0.000                       0                    70  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.336        0.000                      0                  121        0.164        0.000                      0                  121        4.500        0.000                       0                    70  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.658        0.000                      0                   45        0.610        0.000                      0                   45  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.846%)  route 1.749ns (73.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.912     6.745    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X84Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.869 r  Result[15]_i_1/O
                         net (fo=16, routed)          0.837     7.706    Result[15]_i_1_n_0
    SLICE_X89Y70         FDCE                                         r  Result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.601    15.024    H_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  Result_reg[2]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y70         FDCE (Setup_fdce_C_CE)      -0.205    15.042    Result_reg[2]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.846%)  route 1.749ns (73.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.912     6.745    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X84Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.869 r  Result[15]_i_1/O
                         net (fo=16, routed)          0.837     7.706    Result[15]_i_1_n_0
    SLICE_X89Y70         FDCE                                         r  Result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.601    15.024    H_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  Result_reg[3]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y70         FDCE (Setup_fdce_C_CE)      -0.205    15.042    Result_reg[3]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.846%)  route 1.749ns (73.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.912     6.745    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X84Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.869 r  Result[15]_i_1/O
                         net (fo=16, routed)          0.837     7.706    Result[15]_i_1_n_0
    SLICE_X89Y70         FDCE                                         r  Result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.601    15.024    H_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  Result_reg[6]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y70         FDCE (Setup_fdce_C_CE)      -0.205    15.042    Result_reg[6]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.336ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.391ns  (logic 0.642ns (26.846%)  route 1.749ns (73.154%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.912     6.745    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X84Y73         LUT6 (Prop_lut6_I5_O)        0.124     6.869 r  Result[15]_i_1/O
                         net (fo=16, routed)          0.837     7.706    Result[15]_i_1_n_0
    SLICE_X89Y70         FDCE                                         r  Result_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.601    15.024    H_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  Result_reg[7]/C
                         clock pessimism              0.259    15.283    
                         clock uncertainty           -0.035    15.247    
    SLICE_X89Y70         FDCE (Setup_fdce_C_CE)      -0.205    15.042    Result_reg[7]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -7.706    
  -------------------------------------------------------------------
                         slack                                  7.336    

Slack (MET) :             7.445ns  (required time - arrival time)
  Source:                 decalage_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 1.396ns (53.609%)  route 1.208ns (46.391%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.715     5.318    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  decalage_A_reg[7]/Q
                         net (fo=3, routed)           1.208     6.982    decalage_A[7]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     7.106 r  somme[4]_i_2/O
                         net (fo=1, routed)           0.000     7.106    somme[4]_i_2_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.482 r  somme_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    somme_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  somme_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    somme_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.922 r  somme_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.922    somme_reg[12]_i_1_n_6
    SLICE_X88Y74         FDCE                                         r  somme_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    H_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  somme_reg[13]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y74         FDCE (Setup_fdce_C_D)        0.109    15.366    somme_reg[13]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.922    
  -------------------------------------------------------------------
                         slack                                  7.445    

Slack (MET) :             7.453ns  (required time - arrival time)
  Source:                 decalage_A_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.596ns  (logic 1.388ns (53.466%)  route 1.208ns (46.534%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.715     5.318    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  decalage_A_reg[7]/Q
                         net (fo=3, routed)           1.208     6.982    decalage_A[7]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.124     7.106 r  somme[4]_i_2/O
                         net (fo=1, routed)           0.000     7.106    somme[4]_i_2_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.482 r  somme_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.482    somme_reg[4]_i_1_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.599 r  somme_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.599    somme_reg[8]_i_1_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.914 r  somme_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.914    somme_reg[12]_i_1_n_4
    SLICE_X88Y74         FDCE                                         r  somme_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    H_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  somme_reg[15]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y74         FDCE (Setup_fdce_C_D)        0.109    15.366    somme_reg[15]
  -------------------------------------------------------------------
                         required time                         15.366    
                         arrival time                          -7.914    
  -------------------------------------------------------------------
                         slack                                  7.453    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 i_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.704ns (28.001%)  route 1.810ns (71.999%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.318ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.715     5.318    H_IBUF_BUFG
    SLICE_X86Y72         FDCE                                         r  i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y72         FDCE (Prop_fdce_C_Q)         0.456     5.774 r  i_reg[1]/Q
                         net (fo=7, routed)           0.997     6.770    i_reg__0[1]
    SLICE_X86Y72         LUT6 (Prop_lut6_I2_O)        0.124     6.894 f  FSM_onehot_present_state[7]_i_2/O
                         net (fo=2, routed)           0.814     7.708    FSM_onehot_present_state[7]_i_2_n_0
    SLICE_X86Y73         LUT6 (Prop_lut6_I1_O)        0.124     7.832 r  FSM_onehot_present_state[3]_i_1/O
                         net (fo=1, routed)           0.000     7.832    FSM_onehot_present_state[3]_i_1_n_0
    SLICE_X86Y73         FDCE                                         r  FSM_onehot_present_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.597    15.020    H_IBUF_BUFG
    SLICE_X86Y73         FDCE                                         r  FSM_onehot_present_state_reg[3]/C
                         clock pessimism              0.275    15.295    
                         clock uncertainty           -0.035    15.259    
    SLICE_X86Y73         FDCE (Setup_fdce_C_D)        0.031    15.290    FSM_onehot_present_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -7.832    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.854%)  route 1.663ns (74.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.714     5.317    H_IBUF_BUFG
    SLICE_X86Y73         FDCE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.456     5.773 f  FSM_onehot_present_state_reg[3]/Q
                         net (fo=6, routed)           1.016     6.788    En_Inc
    SLICE_X85Y72         LUT3 (Prop_lut3_I0_O)        0.124     6.912 r  somme[0]_i_1/O
                         net (fo=16, routed)          0.648     7.560    somme[0]_i_1_n_0
    SLICE_X88Y74         FDCE                                         r  somme_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    H_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  somme_reg[12]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.169    15.088    somme_reg[12]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.854%)  route 1.663ns (74.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.714     5.317    H_IBUF_BUFG
    SLICE_X86Y73         FDCE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.456     5.773 f  FSM_onehot_present_state_reg[3]/Q
                         net (fo=6, routed)           1.016     6.788    En_Inc
    SLICE_X85Y72         LUT3 (Prop_lut3_I0_O)        0.124     6.912 r  somme[0]_i_1/O
                         net (fo=16, routed)          0.648     7.560    somme[0]_i_1_n_0
    SLICE_X88Y74         FDCE                                         r  somme_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    H_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  somme_reg[13]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.169    15.088    somme_reg[13]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.528    

Slack (MET) :             7.528ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.580ns (25.854%)  route 1.663ns (74.146%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.714     5.317    H_IBUF_BUFG
    SLICE_X86Y73         FDCE                                         r  FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y73         FDCE (Prop_fdce_C_Q)         0.456     5.773 f  FSM_onehot_present_state_reg[3]/Q
                         net (fo=6, routed)           1.016     6.788    En_Inc
    SLICE_X85Y72         LUT3 (Prop_lut3_I0_O)        0.124     6.912 r  somme[0]_i_1/O
                         net (fo=16, routed)          0.648     7.560    somme[0]_i_1_n_0
    SLICE_X88Y74         FDCE                                         r  somme_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.595    15.018    H_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  somme_reg[14]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X88Y74         FDCE (Setup_fdce_C_CE)      -0.169    15.088    somme_reg[14]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -7.560    
  -------------------------------------------------------------------
                         slack                                  7.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 somme_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.164ns (73.146%)  route 0.060ns (26.854%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X88Y74         FDCE                                         r  somme_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y74         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  somme_reg[13]/Q
                         net (fo=2, routed)           0.060     1.738    somme_reg[13]
    SLICE_X89Y74         FDCE                                         r  Result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.028    H_IBUF_BUFG
    SLICE_X89Y74         FDCE                                         r  Result_reg[13]/C
                         clock pessimism             -0.501     1.526    
    SLICE_X89Y74         FDCE (Hold_fdce_C_D)         0.047     1.573    Result_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 decalage_A_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.250ns (79.872%)  route 0.063ns (20.128%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    H_IBUF_BUFG
    SLICE_X89Y71         FDCE                                         r  decalage_A_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y71         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  decalage_A_reg[3]/Q
                         net (fo=3, routed)           0.063     1.720    decalage_A[3]
    SLICE_X88Y71         LUT2 (Prop_lut2_I0_O)        0.045     1.765 r  somme[0]_i_3/O
                         net (fo=1, routed)           0.000     1.765    somme[0]_i_3_n_0
    SLICE_X88Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.829 r  somme_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.829    somme_reg[0]_i_2_n_4
    SLICE_X88Y71         FDCE                                         r  somme_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    H_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  somme_reg[3]/C
                         clock pessimism             -0.502     1.529    
    SLICE_X88Y71         FDCE (Hold_fdce_C_D)         0.134     1.663    somme_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 decalage_A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.251ns (79.430%)  route 0.065ns (20.570%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  decalage_A_reg[6]/Q
                         net (fo=3, routed)           0.065     1.722    decalage_A[6]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  somme[4]_i_3/O
                         net (fo=1, routed)           0.000     1.767    somme[4]_i_3_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.832 r  somme_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.832    somme_reg[4]_i_1_n_5
    SLICE_X88Y72         FDCE                                         r  somme_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[6]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X88Y72         FDCE (Hold_fdce_C_D)         0.134     1.663    somme_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 decalage_A_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.256ns (78.954%)  route 0.068ns (21.046%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    H_IBUF_BUFG
    SLICE_X89Y73         FDCE                                         r  decalage_A_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  decalage_A_reg[8]/Q
                         net (fo=3, routed)           0.068     1.724    decalage_A[8]
    SLICE_X88Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.769 r  somme[8]_i_5/O
                         net (fo=1, routed)           0.000     1.769    somme[8]_i_5_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.839 r  somme_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    somme_reg[8]_i_1_n_7
    SLICE_X88Y73         FDCE                                         r  somme_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.029    H_IBUF_BUFG
    SLICE_X88Y73         FDCE                                         r  somme_reg[8]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.134     1.661    somme_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 decalage_A_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.250ns (76.891%)  route 0.075ns (23.109%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.595     1.514    H_IBUF_BUFG
    SLICE_X89Y73         FDCE                                         r  decalage_A_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y73         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  decalage_A_reg[11]/Q
                         net (fo=3, routed)           0.075     1.730    decalage_A[11]
    SLICE_X88Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.775 r  somme[8]_i_2/O
                         net (fo=1, routed)           0.000     1.775    somme[8]_i_2_n_0
    SLICE_X88Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.839 r  somme_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.839    somme_reg[8]_i_1_n_4
    SLICE_X88Y73         FDCE                                         r  somme_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.864     2.029    H_IBUF_BUFG
    SLICE_X88Y73         FDCE                                         r  somme_reg[11]/C
                         clock pessimism             -0.501     1.527    
    SLICE_X88Y73         FDCE (Hold_fdce_C_D)         0.134     1.661    somme_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.246ns (81.119%)  route 0.057ns (18.881%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDPE                                         r  FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDPE (Prop_fdpe_C_Q)         0.148     1.661 r  FSM_onehot_present_state_reg[0]/Q
                         net (fo=1, routed)           0.057     1.719    FSM_onehot_present_state_reg_n_0_[0]
    SLICE_X84Y73         LUT4 (Prop_lut4_I0_O)        0.098     1.817 r  FSM_onehot_present_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.817    FSM_onehot_present_state[1]_i_1_n_0
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.028    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
                         clock pessimism             -0.514     1.513    
    SLICE_X84Y73         FDCE (Hold_fdce_C_D)         0.121     1.634    FSM_onehot_present_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 somme_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.484%)  route 0.126ns (43.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  somme_reg[7]/Q
                         net (fo=2, routed)           0.126     1.807    somme_reg[7]
    SLICE_X89Y70         FDCE                                         r  Result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.868     2.033    H_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  Result_reg[7]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X89Y70         FDCE (Hold_fdce_C_D)         0.072     1.603    Result_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 decalage_A_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.287ns (81.534%)  route 0.065ns (18.466%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y72         FDCE (Prop_fdce_C_Q)         0.141     1.657 r  decalage_A_reg[6]/Q
                         net (fo=3, routed)           0.065     1.722    decalage_A[6]
    SLICE_X88Y72         LUT2 (Prop_lut2_I0_O)        0.045     1.767 r  somme[4]_i_3/O
                         net (fo=1, routed)           0.000     1.767    somme[4]_i_3_n_0
    SLICE_X88Y72         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.868 r  somme_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.868    somme_reg[4]_i_1_n_4
    SLICE_X88Y72         FDCE                                         r  somme_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[7]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X88Y72         FDCE (Hold_fdce_C_D)         0.134     1.663    somme_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 somme_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.164ns (56.484%)  route 0.126ns (43.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y72         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  somme_reg[6]/Q
                         net (fo=2, routed)           0.126     1.807    somme_reg[6]
    SLICE_X89Y70         FDCE                                         r  Result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.868     2.033    H_IBUF_BUFG
    SLICE_X89Y70         FDCE                                         r  Result_reg[6]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X89Y70         FDCE (Hold_fdce_C_D)         0.070     1.601    Result_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 somme_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.923%)  route 0.124ns (43.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.597     1.516    H_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  somme_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y71         FDCE (Prop_fdce_C_Q)         0.164     1.680 r  somme_reg[1]/Q
                         net (fo=2, routed)           0.124     1.804    somme_reg[1]
    SLICE_X88Y70         FDCE                                         r  Result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.868     2.033    H_IBUF_BUFG
    SLICE_X88Y70         FDCE                                         r  Result_reg[1]/C
                         clock pessimism             -0.501     1.531    
    SLICE_X88Y70         FDCE (Hold_fdce_C_D)         0.063     1.594    Result_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { H }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  H_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X85Y73    En_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X84Y73    FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y73    FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y73    FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    FSM_onehot_present_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y73    FSM_onehot_present_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X84Y73    FSM_onehot_present_state_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    FSM_onehot_present_state_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X86Y73    FSM_onehot_present_state_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    Result_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    Result_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    Result_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    Result_reg[15]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y70    Result_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    Result_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    Result_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    Result_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y70    Result_reg[7]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y72    decalage_A_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y70    Result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    decalage_A_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    decalage_A_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    decalage_A_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X89Y71    decalage_A_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    somme_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    somme_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    somme_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X88Y71    somme_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X85Y73    En_reg/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.658ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.610ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.642ns (34.388%)  route 1.225ns (65.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.054     7.182    sauv_B[7]_i_1_n_0
    SLICE_X86Y72         FDCE                                         f  i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X86Y72         FDCE                                         r  i_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X86Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.642ns (34.388%)  route 1.225ns (65.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.054     7.182    sauv_B[7]_i_1_n_0
    SLICE_X86Y72         FDCE                                         f  i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X86Y72         FDCE                                         r  i_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X86Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.642ns (34.388%)  route 1.225ns (65.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.054     7.182    sauv_B[7]_i_1_n_0
    SLICE_X86Y72         FDCE                                         f  i_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X86Y72         FDCE                                         r  i_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X86Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.867ns  (logic 0.642ns (34.388%)  route 1.225ns (65.612%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.054     7.182    sauv_B[7]_i_1_n_0
    SLICE_X86Y72         FDCE                                         f  i_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X86Y72         FDCE                                         r  i_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X86Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.182    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sauv_B_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.469%)  route 1.221ns (65.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.049     7.177    sauv_B[7]_i_1_n_0
    SLICE_X87Y72         FDCE                                         f  sauv_B_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X87Y72         FDCE                                         r  sauv_B_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X87Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    sauv_B_reg[0]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sauv_B_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.469%)  route 1.221ns (65.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.049     7.177    sauv_B[7]_i_1_n_0
    SLICE_X87Y72         FDCE                                         f  sauv_B_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X87Y72         FDCE                                         r  sauv_B_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X87Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    sauv_B_reg[1]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sauv_B_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.469%)  route 1.221ns (65.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.049     7.177    sauv_B[7]_i_1_n_0
    SLICE_X87Y72         FDCE                                         f  sauv_B_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X87Y72         FDCE                                         r  sauv_B_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X87Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    sauv_B_reg[2]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sauv_B_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.469%)  route 1.221ns (65.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.049     7.177    sauv_B[7]_i_1_n_0
    SLICE_X87Y72         FDCE                                         f  sauv_B_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X87Y72         FDCE                                         r  sauv_B_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X87Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    sauv_B_reg[3]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sauv_B_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.469%)  route 1.221ns (65.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.049     7.177    sauv_B[7]_i_1_n_0
    SLICE_X87Y72         FDCE                                         f  sauv_B_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X87Y72         FDCE                                         r  sauv_B_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X87Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    sauv_B_reg[4]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.662    

Slack (MET) :             7.662ns  (required time - arrival time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sauv_B_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.642ns (34.469%)  route 1.221ns (65.531%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  H_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.712     5.315    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.518     5.833 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.171     6.004    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.124     6.128 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          1.049     7.177    sauv_B[7]_i_1_n_0
    SLICE_X87Y72         FDCE                                         f  sauv_B_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  H (IN)
                         net (fo=0)                   0.000    10.000    H
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  H_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          1.598    15.021    H_IBUF_BUFG
    SLICE_X87Y72         FDCE                                         r  sauv_B_reg[5]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X87Y72         FDCE (Recov_fdce_C_CLR)     -0.405    14.839    sauv_B_reg[5]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -7.177    
  -------------------------------------------------------------------
                         slack                                  7.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            En_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.209ns (39.387%)  route 0.322ns (60.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.251     2.044    sauv_B[7]_i_1_n_0
    SLICE_X85Y73         FDCE                                         f  En_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.863     2.028    H_IBUF_BUFG
    SLICE_X85Y73         FDCE                                         r  En_reg/C
                         clock pessimism             -0.501     1.526    
    SLICE_X85Y73         FDCE (Remov_fdce_C_CLR)     -0.092     1.434    En_reg
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           2.044    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X88Y72         FDCE                                         f  somme_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[4]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X88Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.484    somme_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X88Y72         FDCE                                         f  somme_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[5]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X88Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.484    somme_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X88Y72         FDCE                                         f  somme_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X88Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.484    somme_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X88Y72         FDCE                                         f  somme_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X88Y72         FDCE                                         r  somme_reg[7]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X88Y72         FDCE (Remov_fdce_C_CLR)     -0.067     1.484    somme_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decalage_A_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X89Y72         FDCE                                         f  decalage_A_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[0]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X89Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    decalage_A_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decalage_A_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X89Y72         FDCE                                         f  decalage_A_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[5]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X89Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    decalage_A_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decalage_A_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X89Y72         FDCE                                         f  decalage_A_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[6]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X89Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    decalage_A_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decalage_A_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.209ns (33.975%)  route 0.406ns (66.025%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.335     2.128    sauv_B[7]_i_1_n_0
    SLICE_X89Y72         FDCE                                         f  decalage_A_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.866     2.031    H_IBUF_BUFG
    SLICE_X89Y72         FDCE                                         r  decalage_A_reg[7]/C
                         clock pessimism             -0.479     1.551    
    SLICE_X89Y72         FDCE (Remov_fdce_C_CLR)     -0.092     1.459    decalage_A_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.459    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.687ns  (arrival time - required time)
  Source:                 FSM_onehot_present_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            somme_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.209ns (31.707%)  route 0.450ns (68.293%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.594     1.513    H_IBUF_BUFG
    SLICE_X84Y73         FDCE                                         r  FSM_onehot_present_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y73         FDCE (Prop_fdce_C_Q)         0.164     1.677 f  FSM_onehot_present_state_reg[1]/Q
                         net (fo=4, routed)           0.071     1.748    FSM_onehot_present_state_reg_n_0_[1]
    SLICE_X85Y73         LUT2 (Prop_lut2_I0_O)        0.045     1.793 f  sauv_B[7]_i_1/O
                         net (fo=45, routed)          0.379     2.172    sauv_B[7]_i_1_n_0
    SLICE_X88Y71         FDCE                                         f  somme_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  H (IN)
                         net (fo=0)                   0.000     0.000    H
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  H_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    H_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  H_IBUF_BUFG_inst/O
                         net (fo=69, routed)          0.867     2.032    H_IBUF_BUFG
    SLICE_X88Y71         FDCE                                         r  somme_reg[0]/C
                         clock pessimism             -0.479     1.552    
    SLICE_X88Y71         FDCE (Remov_fdce_C_CLR)     -0.067     1.485    somme_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.687    





