{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 03 13:41:56 2018 " "Info: Processing started: Tue Apr 03 13:41:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Train -c Train --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Train -c Train --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Debounce_clock " "Info: Detected ripple clock \"Debounce_clock\" as buffer" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Debounce_clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CLK_400HZ " "Info: Detected ripple clock \"CLK_400HZ\" as buffer" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 99 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register old_trainBcol\[4\] register Red_Display_Data 31.72 ns " "Info: Slack time is 31.72 ns for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"old_trainBcol\[4\]\" and destination register \"Red_Display_Data\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "120.77 MHz 8.28 ns " "Info: Fmax is 120.77 MHz (period= 8.28 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.962 ns + Largest register register " "Info: + Largest register to register requirement is 36.962 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "40.000 ns + " "Info: + Setup relationship between source and destination is 40.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.770 ns " "Info: + Latch edge is 37.770 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.230 ns " "Info: - Launch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.854 ns + Largest " "Info: + Largest clock skew is -2.854 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.564 ns + Shortest register " "Info: + Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.564 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.643 ns) + CELL(0.618 ns) 2.564 ns Red_Display_Data 3 REG LCFF_X22_Y19_N19 1 " "Info: 3: + IC(0.643 ns) + CELL(0.618 ns) = 2.564 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'Red_Display_Data'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 24.10 % ) " "Info: Total cell delay = 0.618 ns ( 24.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.946 ns ( 75.90 % ) " "Info: Total interconnect delay = 1.946 ns ( 75.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 5.418 ns - Longest register " "Info: - Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 5.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.637 ns) + CELL(0.618 ns) 5.418 ns old_trainBcol\[4\] 5 REG LCFF_X22_Y19_N7 2 " "Info: 5: + IC(0.637 ns) + CELL(0.618 ns) = 5.418 ns; Loc. = LCFF_X22_Y19_N7; Fanout = 2; REG Node = 'old_trainBcol\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.255 ns" { Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.55 % ) " "Info: Total cell delay = 1.330 ns ( 24.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.088 ns ( 75.45 % ) " "Info: Total interconnect delay = 4.088 ns ( 75.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns - " "Info: - Micro setup delay of destination is 0.090 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.242 ns - Longest register register " "Info: - Longest register to register delay is 5.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns old_trainBcol\[4\] 1 REG LCFF_X22_Y19_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y19_N7; Fanout = 2; REG Node = 'old_trainBcol\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { old_trainBcol[4] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.346 ns) 1.448 ns TRAIN_DISPLAY~4 2 COMB LCCOMB_X18_Y22_N24 1 " "Info: 2: + IC(1.102 ns) + CELL(0.346 ns) = 1.448 ns; Loc. = LCCOMB_X18_Y22_N24; Fanout = 1; COMB Node = 'TRAIN_DISPLAY~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.448 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.070 ns) + CELL(0.053 ns) 2.571 ns TRAIN_DISPLAY~5 3 COMB LCCOMB_X22_Y19_N0 2 " "Info: 3: + IC(1.070 ns) + CELL(0.053 ns) = 2.571 ns; Loc. = LCCOMB_X22_Y19_N0; Fanout = 2; COMB Node = 'TRAIN_DISPLAY~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.357 ns) 3.807 ns Red_Display_Data~3 4 COMB LCCOMB_X19_Y22_N28 1 " "Info: 4: + IC(0.879 ns) + CELL(0.357 ns) = 3.807 ns; Loc. = LCCOMB_X19_Y22_N28; Fanout = 1; COMB Node = 'Red_Display_Data~3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.236 ns" { TRAIN_DISPLAY~5 Red_Display_Data~3 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.378 ns) 5.087 ns Red_Display_Data~6 5 COMB LCCOMB_X22_Y19_N18 1 " "Info: 5: + IC(0.902 ns) + CELL(0.378 ns) = 5.087 ns; Loc. = LCCOMB_X22_Y19_N18; Fanout = 1; COMB Node = 'Red_Display_Data~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.280 ns" { Red_Display_Data~3 Red_Display_Data~6 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.242 ns Red_Display_Data 6 REG LCFF_X22_Y19_N19 1 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 5.242 ns; Loc. = LCFF_X22_Y19_N19; Fanout = 1; REG Node = 'Red_Display_Data'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.289 ns ( 24.59 % ) " "Info: Total cell delay = 1.289 ns ( 24.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.953 ns ( 75.41 % ) " "Info: Total interconnect delay = 3.953 ns ( 75.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 Red_Display_Data~3 Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { old_trainBcol[4] {} TRAIN_DISPLAY~4 {} TRAIN_DISPLAY~5 {} Red_Display_Data~3 {} Red_Display_Data~6 {} Red_Display_Data {} } { 0.000ns 1.102ns 1.070ns 0.879ns 0.902ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.357ns 0.378ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.564 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Red_Display_Data {} } { 0.000ns 1.303ns 0.643ns } { 0.000ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old_trainBcol[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.418 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old_trainBcol[4] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.637ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.242 ns" { old_trainBcol[4] TRAIN_DISPLAY~4 TRAIN_DISPLAY~5 Red_Display_Data~3 Red_Display_Data~6 Red_Display_Data } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.242 ns" { old_trainBcol[4] {} TRAIN_DISPLAY~4 {} TRAIN_DISPLAY~5 {} Red_Display_Data~3 {} Red_Display_Data~6 {} Red_Display_Data {} } { 0.000ns 1.102ns 1.070ns 0.879ns 0.902ns 0.000ns } { 0.000ns 0.346ns 0.053ns 0.357ns 0.378ns 0.155ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "Clock_50Mhz " "Info: No valid register-to-register data paths exist for clock \"Clock_50Mhz\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register reset register old2_trainBcol\[5\] -948 ps " "Info: Minimum slack time is -948 ps for clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"reset\" and destination register \"old2_trainBcol\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.952 ns + Shortest register register " "Info: + Shortest register to register delay is 1.952 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reset 1 REG LCFF_X19_Y26_N11 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.830 ns) + CELL(0.053 ns) 0.883 ns old2_trainBcol\[6\]~0 2 COMB LCCOMB_X18_Y22_N12 12 " "Info: 2: + IC(0.830 ns) + CELL(0.053 ns) = 0.883 ns; Loc. = LCCOMB_X18_Y22_N12; Fanout = 12; COMB Node = 'old2_trainBcol\[6\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { reset old2_trainBcol[6]~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.323 ns) + CELL(0.746 ns) 1.952 ns old2_trainBcol\[5\] 3 REG LCFF_X19_Y22_N5 1 " "Info: 3: + IC(0.323 ns) + CELL(0.746 ns) = 1.952 ns; Loc. = LCFF_X19_Y22_N5; Fanout = 1; REG Node = 'old2_trainBcol\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.069 ns" { old2_trainBcol[6]~0 old2_trainBcol[5] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.799 ns ( 40.93 % ) " "Info: Total cell delay = 0.799 ns ( 40.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 59.07 % ) " "Info: Total interconnect delay = 1.153 ns ( 59.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { reset old2_trainBcol[6]~0 old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.952 ns" { reset {} old2_trainBcol[6]~0 {} old2_trainBcol[5] {} } { 0.000ns 0.830ns 0.323ns } { 0.000ns 0.053ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.900 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.900 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.230 ns " "Info: + Latch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Destination clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.230 ns " "Info: - Launch edge is -2.230 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.230 ns  50 " "Info: Clock period of Source clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.230 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.845 ns + Smallest " "Info: + Smallest clock skew is 2.845 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.412 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.412 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.618 ns) 5.412 ns old2_trainBcol\[5\] 5 REG LCFF_X19_Y22_N5 1 " "Info: 5: + IC(0.631 ns) + CELL(0.618 ns) = 5.412 ns; Loc. = LCFF_X19_Y22_N5; Fanout = 1; REG Node = 'old2_trainBcol\[5\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.58 % ) " "Info: Total cell delay = 1.330 ns ( 24.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.082 ns ( 75.42 % ) " "Info: Total interconnect delay = 4.082 ns ( 75.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.567 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.567 ns reset 3 REG LCFF_X19_Y26_N11 33 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.567 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 24.07 % ) " "Info: Total cell delay = 0.618 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.949 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.949 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 819 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.952 ns" { reset old2_trainBcol[6]~0 old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.952 ns" { reset {} old2_trainBcol[6]~0 {} old2_trainBcol[5] {} } { 0.000ns 0.830ns 0.323ns } { 0.000ns 0.053ns 0.746ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl old2_trainBcol[5] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.412 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} old2_trainBcol[5] {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.631ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 29 " "Warning: Can't achieve minimum setup and hold requirement video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 along 29 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "reset SW8 Clock_50Mhz 4.739 ns register " "Info: tsu for register \"reset\" (data pin = \"SW8\", clock pin = \"Clock_50Mhz\") is 4.739 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.986 ns + Longest pin register " "Info: + Longest pin to register delay is 4.986 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns SW8 1 PIN PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_D12; Fanout = 1; PIN Node = 'SW8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW8 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.941 ns) + CELL(0.053 ns) 4.831 ns reset~0 2 COMB LCCOMB_X19_Y26_N10 1 " "Info: 2: + IC(3.941 ns) + CELL(0.053 ns) = 4.831 ns; Loc. = LCCOMB_X19_Y26_N10; Fanout = 1; COMB Node = 'reset~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.994 ns" { SW8 reset~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.986 ns reset 3 REG LCFF_X19_Y26_N11 33 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.986 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { reset~0 reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.045 ns ( 20.96 % ) " "Info: Total cell delay = 1.045 ns ( 20.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.941 ns ( 79.04 % ) " "Info: Total interconnect delay = 3.941 ns ( 79.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { SW8 reset~0 reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { SW8 {} SW8~combout {} reset~0 {} reset {} } { 0.000ns 0.000ns 3.941ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_50Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.230 ns - " "Info: - Offset between input clock \"Clock_50Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.567 ns - Shortest register " "Info: - Shortest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.567 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.646 ns) + CELL(0.618 ns) 2.567 ns reset 3 REG LCFF_X19_Y26_N11 33 " "Info: 3: + IC(0.646 ns) + CELL(0.618 ns) = 2.567 ns; Loc. = LCFF_X19_Y26_N11; Fanout = 33; REG Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.618 ns ( 24.07 % ) " "Info: Total cell delay = 0.618 ns ( 24.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.949 ns ( 75.93 % ) " "Info: Total interconnect delay = 1.949 ns ( 75.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.986 ns" { SW8 reset~0 reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.986 ns" { SW8 {} SW8~combout {} reset~0 {} reset {} } { 0.000ns 0.000ns 3.941ns 0.000ns } { 0.000ns 0.837ns 0.053ns 0.155ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl reset } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.567 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} reset {} } { 0.000ns 1.303ns 0.646ns } { 0.000ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock_50Mhz VGA_Red crashA 9.533 ns register " "Info: tco from clock \"Clock_50Mhz\" to destination pin \"VGA_Red\" through register \"crashA\" is 9.533 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_50Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.230 ns + " "Info: + Offset between input clock \"Clock_50Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 5.429 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 5.429 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.618 ns) 5.429 ns crashA 5 REG LCFF_X26_Y21_N19 4 " "Info: 5: + IC(0.648 ns) + CELL(0.618 ns) = 5.429 ns; Loc. = LCFF_X26_Y21_N19; Fanout = 4; REG Node = 'crashA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.266 ns" { Debounce_clock~clkctrl crashA } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.50 % ) " "Info: Total cell delay = 1.330 ns ( 24.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.099 ns ( 75.50 % ) " "Info: Total interconnect delay = 4.099 ns ( 75.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl crashA } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} crashA {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.648ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.240 ns + Longest register pin " "Info: + Longest register to pin delay is 6.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns crashA 1 REG LCFF_X26_Y21_N19 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y21_N19; Fanout = 4; REG Node = 'crashA'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { crashA } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.053 ns) 1.609 ns Red_Data~0 2 COMB LCCOMB_X19_Y19_N22 2 " "Info: 2: + IC(1.556 ns) + CELL(0.053 ns) = 1.609 ns; Loc. = LCCOMB_X19_Y19_N22; Fanout = 2; COMB Node = 'Red_Data~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.609 ns" { crashA Red_Data~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.346 ns) 2.203 ns VGA_Red~0 3 COMB LCCOMB_X19_Y19_N18 1 " "Info: 3: + IC(0.248 ns) + CELL(0.346 ns) = 2.203 ns; Loc. = LCCOMB_X19_Y19_N18; Fanout = 1; COMB Node = 'VGA_Red~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Red_Data~0 VGA_Red~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.049 ns) + CELL(1.988 ns) 6.240 ns VGA_Red 4 PIN PIN_W10 0 " "Info: 4: + IC(2.049 ns) + CELL(1.988 ns) = 6.240 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'VGA_Red'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.037 ns" { VGA_Red~0 VGA_Red } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.387 ns ( 38.25 % ) " "Info: Total cell delay = 2.387 ns ( 38.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 61.75 % ) " "Info: Total interconnect delay = 3.853 ns ( 61.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { crashA Red_Data~0 VGA_Red~0 VGA_Red } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.240 ns" { crashA {} Red_Data~0 {} VGA_Red~0 {} VGA_Red {} } { 0.000ns 1.556ns 0.248ns 2.049ns } { 0.000ns 0.053ns 0.346ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl crashA } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.429 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} crashA {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.648ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.240 ns" { crashA Red_Data~0 VGA_Red~0 VGA_Red } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.240 ns" { crashA {} Red_Data~0 {} VGA_Red~0 {} VGA_Red {} } { 0.000ns 1.556ns 0.248ns 2.049ns } { 0.000ns 0.053ns 0.346ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "PBSWITCH_7_sync PBSWITCH_7 Clock_50Mhz -1.493 ns register " "Info: th for register \"PBSWITCH_7_sync\" (data pin = \"PBSWITCH_7\", clock pin = \"Clock_50Mhz\") is -1.493 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "Clock_50Mhz video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 -2.230 ns + " "Info: + Offset between input clock \"Clock_50Mhz\" and output clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is -2.230 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 5.436 ns + Longest register " "Info: + Longest clock path from clock \"video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 5.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_6 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_6; Fanout = 2; CLK Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.303 ns) + CELL(0.000 ns) 1.303 ns video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G5 94 " "Info: 2: + IC(1.303 ns) + CELL(0.000 ns) = 1.303 ns; Loc. = CLKCTRL_G5; Fanout = 94; COMB Node = 'video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.303 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.712 ns) 2.643 ns Debounce_clock 3 REG LCFF_X19_Y19_N21 1 " "Info: 3: + IC(0.628 ns) + CELL(0.712 ns) = 2.643 ns; Loc. = LCFF_X19_Y19_N21; Fanout = 1; REG Node = 'Debounce_clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.340 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.520 ns) + CELL(0.000 ns) 4.163 ns Debounce_clock~clkctrl 4 COMB CLKCTRL_G15 121 " "Info: 4: + IC(1.520 ns) + CELL(0.000 ns) = 4.163 ns; Loc. = CLKCTRL_G15; Fanout = 121; COMB Node = 'Debounce_clock~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.520 ns" { Debounce_clock Debounce_clock~clkctrl } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 1532 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.618 ns) 5.436 ns PBSWITCH_7_sync 5 REG LCFF_X25_Y23_N1 1 " "Info: 5: + IC(0.655 ns) + CELL(0.618 ns) = 5.436 ns; Loc. = LCFF_X25_Y23_N1; Fanout = 1; REG Node = 'PBSWITCH_7_sync'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.273 ns" { Debounce_clock~clkctrl PBSWITCH_7_sync } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.330 ns ( 24.47 % ) " "Info: Total cell delay = 1.330 ns ( 24.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.106 ns ( 75.53 % ) " "Info: Total interconnect delay = 4.106 ns ( 75.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} PBSWITCH_7_sync {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.655ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.848 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns PBSWITCH_7 1 PIN PIN_A10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_A10; Fanout = 1; PIN Node = 'PBSWITCH_7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PBSWITCH_7 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.767 ns) + CELL(0.154 ns) 4.693 ns PBSWITCH_7_sync~0 2 COMB LCCOMB_X25_Y23_N0 1 " "Info: 2: + IC(3.767 ns) + CELL(0.154 ns) = 4.693 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 1; COMB Node = 'PBSWITCH_7_sync~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.921 ns" { PBSWITCH_7 PBSWITCH_7_sync~0 } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.848 ns PBSWITCH_7_sync 3 REG LCFF_X25_Y23_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.848 ns; Loc. = LCFF_X25_Y23_N1; Fanout = 1; REG Node = 'PBSWITCH_7_sync'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PBSWITCH_7_sync~0 PBSWITCH_7_sync } "NODE_NAME" } } { "Train.vhd" "" { Text "C:/My_Projects/Tcontrol/Train.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.081 ns ( 22.30 % ) " "Info: Total cell delay = 1.081 ns ( 22.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.767 ns ( 77.70 % ) " "Info: Total interconnect delay = 3.767 ns ( 77.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { PBSWITCH_7 PBSWITCH_7_sync~0 PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { PBSWITCH_7 {} PBSWITCH_7~combout {} PBSWITCH_7_sync~0 {} PBSWITCH_7_sync {} } { 0.000ns 0.000ns 3.767ns 0.000ns } { 0.000ns 0.772ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl Debounce_clock Debounce_clock~clkctrl PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.436 ns" { video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} Debounce_clock {} Debounce_clock~clkctrl {} PBSWITCH_7_sync {} } { 0.000ns 1.303ns 0.628ns 1.520ns 0.655ns } { 0.000ns 0.000ns 0.712ns 0.000ns 0.618ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.848 ns" { PBSWITCH_7 PBSWITCH_7_sync~0 PBSWITCH_7_sync } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.848 ns" { PBSWITCH_7 {} PBSWITCH_7~combout {} PBSWITCH_7_sync~0 {} PBSWITCH_7_sync {} } { 0.000ns 0.000ns 3.767ns 0.000ns } { 0.000ns 0.772ns 0.154ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "247 " "Info: Peak virtual memory: 247 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 03 13:41:56 2018 " "Info: Processing ended: Tue Apr 03 13:41:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
