
Node_B_EKF_Zone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a58  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000420  08007c28  08007c28  00008c28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008048  08008048  0000a1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008048  08008048  00009048  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008050  08008050  0000a1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008050  08008050  00009050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008054  08008054  00009054  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  08008058  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000224  200001ec  08008244  0000a1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  08008244  0000a410  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b54f  00000000  00000000  0000a21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ddb  00000000  00000000  0001576b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000968  00000000  00000000  00017548  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000727  00000000  00000000  00017eb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000230e9  00000000  00000000  000185d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bd47  00000000  00000000  0003b6c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d4ceb  00000000  00000000  00047407  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011c0f2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003990  00000000  00000000  0011c138  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000048  00000000  00000000  0011fac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007c10 	.word	0x08007c10

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001f0 	.word	0x200001f0
 800020c:	08007c10 	.word	0x08007c10

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <CLAMP>:
static void MX_CAN1_Init(void);
static void MX_USART2_UART_Init(void);

/* --- MATH HELPER --- */
// Clamps value between Min and Max
float CLAMP(float val, float min, float max) {
 8000f14:	b480      	push	{r7}
 8000f16:	b085      	sub	sp, #20
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f1e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f22:	ed87 1a01 	vstr	s2, [r7, #4]
    if (val < min) return min;
 8000f26:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f2a:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f36:	d501      	bpl.n	8000f3c <CLAMP+0x28>
 8000f38:	68bb      	ldr	r3, [r7, #8]
 8000f3a:	e00b      	b.n	8000f54 <CLAMP+0x40>
    if (val > max) return max;
 8000f3c:	ed97 7a03 	vldr	s14, [r7, #12]
 8000f40:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f44:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000f48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f4c:	dd01      	ble.n	8000f52 <CLAMP+0x3e>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	e000      	b.n	8000f54 <CLAMP+0x40>
    return val;
 8000f52:	68fb      	ldr	r3, [r7, #12]
}
 8000f54:	ee07 3a90 	vmov	s15, r3
 8000f58:	eeb0 0a67 	vmov.f32	s0, s15
 8000f5c:	3714      	adds	r7, #20
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f64:	4770      	bx	lr
	...

08000f68 <Add_Gaussian_Noise>:

float Add_Gaussian_Noise(float mean, float std_dev) {
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b086      	sub	sp, #24
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f72:	edc7 0a00 	vstr	s1, [r7]
    static int has_spare = 0;
    static float spare;

    if (has_spare) {
 8000f76:	4b43      	ldr	r3, [pc, #268]	@ (8001084 <Add_Gaussian_Noise+0x11c>)
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d00e      	beq.n	8000f9c <Add_Gaussian_Noise+0x34>
        has_spare = 0;
 8000f7e:	4b41      	ldr	r3, [pc, #260]	@ (8001084 <Add_Gaussian_Noise+0x11c>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	601a      	str	r2, [r3, #0]
        return mean + std_dev * spare;
 8000f84:	4b40      	ldr	r3, [pc, #256]	@ (8001088 <Add_Gaussian_Noise+0x120>)
 8000f86:	ed93 7a00 	vldr	s14, [r3]
 8000f8a:	edd7 7a00 	vldr	s15, [r7]
 8000f8e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000f92:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f96:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f9a:	e06d      	b.n	8001078 <Add_Gaussian_Noise+0x110>
    }

    has_spare = 1;
 8000f9c:	4b39      	ldr	r3, [pc, #228]	@ (8001084 <Add_Gaussian_Noise+0x11c>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	601a      	str	r2, [r3, #0]
    float u, v, s;
    do {
        u = (rand() / ((float)RAND_MAX)) * 2.0f - 1.0f;
 8000fa2:	f003 fcab 	bl	80048fc <rand>
 8000fa6:	ee07 0a90 	vmov	s15, r0
 8000faa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fae:	eddf 6a37 	vldr	s13, [pc, #220]	@ 800108c <Add_Gaussian_Noise+0x124>
 8000fb2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fb6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000fba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fbe:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fc2:	edc7 7a05 	vstr	s15, [r7, #20]
        v = (rand() / ((float)RAND_MAX)) * 2.0f - 1.0f;
 8000fc6:	f003 fc99 	bl	80048fc <rand>
 8000fca:	ee07 0a90 	vmov	s15, r0
 8000fce:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fd2:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 800108c <Add_Gaussian_Noise+0x124>
 8000fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fda:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8000fde:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000fe2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000fe6:	edc7 7a04 	vstr	s15, [r7, #16]
        s = u * u + v * v;
 8000fea:	edd7 7a05 	vldr	s15, [r7, #20]
 8000fee:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8000ff2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000ff6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8000ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ffe:	edc7 7a03 	vstr	s15, [r7, #12]
    } while (s >= 1.0f || s == 0.0f);
 8001002:	edd7 7a03 	vldr	s15, [r7, #12]
 8001006:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800100a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800100e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001012:	dac6      	bge.n	8000fa2 <Add_Gaussian_Noise+0x3a>
 8001014:	edd7 7a03 	vldr	s15, [r7, #12]
 8001018:	eef5 7a40 	vcmp.f32	s15, #0.0
 800101c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001020:	d0bf      	beq.n	8000fa2 <Add_Gaussian_Noise+0x3a>

    s = sqrtf(-2.0f * logf(s) / s);
 8001022:	ed97 0a03 	vldr	s0, [r7, #12]
 8001026:	f006 faf1 	bl	800760c <logf>
 800102a:	eef0 7a40 	vmov.f32	s15, s0
 800102e:	eeb8 7a00 	vmov.f32	s14, #128	@ 0xc0000000 -2.0
 8001032:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001036:	edd7 7a03 	vldr	s15, [r7, #12]
 800103a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800103e:	eeb0 0a66 	vmov.f32	s0, s13
 8001042:	f006 fb11 	bl	8007668 <sqrtf>
 8001046:	ed87 0a03 	vstr	s0, [r7, #12]
    spare = v * s;
 800104a:	ed97 7a04 	vldr	s14, [r7, #16]
 800104e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001052:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001056:	4b0c      	ldr	r3, [pc, #48]	@ (8001088 <Add_Gaussian_Noise+0x120>)
 8001058:	edc3 7a00 	vstr	s15, [r3]
    return mean + std_dev * (u * s);
 800105c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001060:	edd7 7a03 	vldr	s15, [r7, #12]
 8001064:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001068:	edd7 7a00 	vldr	s15, [r7]
 800106c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001070:	edd7 7a01 	vldr	s15, [r7, #4]
 8001074:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001078:	eeb0 0a67 	vmov.f32	s0, s15
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}
 8001082:	bf00      	nop
 8001084:	200002ac 	.word	0x200002ac
 8001088:	200002b0 	.word	0x200002b0
 800108c:	4f000000 	.word	0x4f000000

08001090 <LowPassFilter>:
/* * Simple Low Pass Filter (Exponential Moving Average)
 * - current: The new noisy reading
 * - prev: The filtered value from the last step
 * - alpha: Tuning factor (0.05 = Strong smoothing)
 */
float LowPassFilter(float current, float prev, float alpha) {
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	ed87 0a03 	vstr	s0, [r7, #12]
 800109a:	edc7 0a02 	vstr	s1, [r7, #8]
 800109e:	ed87 1a01 	vstr	s2, [r7, #4]
    return (alpha * current) + ((1.0f - alpha) * prev);
 80010a2:	ed97 7a01 	vldr	s14, [r7, #4]
 80010a6:	edd7 7a03 	vldr	s15, [r7, #12]
 80010aa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80010b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010b6:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80010ba:	edd7 7a02 	vldr	s15, [r7, #8]
 80010be:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010c2:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 80010c6:	eeb0 0a67 	vmov.f32	s0, s15
 80010ca:	3714      	adds	r7, #20
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <Get_Internal_Resistance>:

// Bathtub Curve Logic for Internal Resistance
float Get_Internal_Resistance(float soc) {
 80010d4:	b480      	push	{r7}
 80010d6:	b087      	sub	sp, #28
 80010d8:	af00      	add	r7, sp, #0
 80010da:	ed87 0a01 	vstr	s0, [r7, #4]
    float R_base = 0.022f; // Nominal resistance (22 mOhm)
 80010de:	4b21      	ldr	r3, [pc, #132]	@ (8001164 <Get_Internal_Resistance+0x90>)
 80010e0:	617b      	str	r3, [r7, #20]

    // 1. Low SoC Penalty (Resistance spikes when empty)
    // If SoC < 10%, add penalty.
    float R_low = (soc < 0.1f) ? (0.05f * (0.1f - soc)) : 0.0f;
 80010e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80010e6:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8001168 <Get_Internal_Resistance+0x94>
 80010ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	d50a      	bpl.n	800110a <Get_Internal_Resistance+0x36>
 80010f4:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8001168 <Get_Internal_Resistance+0x94>
 80010f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80010fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001100:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800116c <Get_Internal_Resistance+0x98>
 8001104:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001108:	e001      	b.n	800110e <Get_Internal_Resistance+0x3a>
 800110a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8001170 <Get_Internal_Resistance+0x9c>
 800110e:	edc7 7a04 	vstr	s15, [r7, #16]

    // 2. High SoC Penalty (Resistance rises when full)
    // If SoC > 90%, add small penalty.
    float R_high = (soc > 0.9f) ? (0.02f * (soc - 0.9f)) : 0.0f;
 8001112:	edd7 7a01 	vldr	s15, [r7, #4]
 8001116:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8001174 <Get_Internal_Resistance+0xa0>
 800111a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800111e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001122:	dd0a      	ble.n	800113a <Get_Internal_Resistance+0x66>
 8001124:	edd7 7a01 	vldr	s15, [r7, #4]
 8001128:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001174 <Get_Internal_Resistance+0xa0>
 800112c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001130:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001178 <Get_Internal_Resistance+0xa4>
 8001134:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001138:	e001      	b.n	800113e <Get_Internal_Resistance+0x6a>
 800113a:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8001170 <Get_Internal_Resistance+0x9c>
 800113e:	edc7 7a03 	vstr	s15, [r7, #12]

    return R_base + R_low + R_high;
 8001142:	ed97 7a05 	vldr	s14, [r7, #20]
 8001146:	edd7 7a04 	vldr	s15, [r7, #16]
 800114a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800114e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001152:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001156:	eeb0 0a67 	vmov.f32	s0, s15
 800115a:	371c      	adds	r7, #28
 800115c:	46bd      	mov	sp, r7
 800115e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001162:	4770      	bx	lr
 8001164:	3cb43958 	.word	0x3cb43958
 8001168:	3dcccccd 	.word	0x3dcccccd
 800116c:	3d4ccccd 	.word	0x3d4ccccd
 8001170:	00000000 	.word	0x00000000
 8001174:	3f666666 	.word	0x3f666666
 8001178:	3ca3d70a 	.word	0x3ca3d70a

0800117c <Run_ECU_Logic>:

/* ============================================================================
 * MODULE 1: ECU LOGIC
 * ============================================================================ */
void Run_ECU_Logic(float Accel_Norm, float Brake_Norm, float Speed_ms, float Current_SoC)
{
 800117c:	b480      	push	{r7}
 800117e:	b095      	sub	sp, #84	@ 0x54
 8001180:	af00      	add	r7, sp, #0
 8001182:	ed87 0a03 	vstr	s0, [r7, #12]
 8001186:	edc7 0a02 	vstr	s1, [r7, #8]
 800118a:	ed87 1a01 	vstr	s2, [r7, #4]
 800118e:	edc7 1a00 	vstr	s3, [r7]
    // --- PARAMETERS (Keep your tuned values) ---
    const float MAX_PROP_TRQ  = 3000.0f;
 8001192:	4ba8      	ldr	r3, [pc, #672]	@ (8001434 <Run_ECU_Logic+0x2b8>)
 8001194:	633b      	str	r3, [r7, #48]	@ 0x30
    const float MAX_BRAKE_TRQ = -4710.0f;
 8001196:	4ba8      	ldr	r3, [pc, #672]	@ (8001438 <Run_ECU_Logic+0x2bc>)
 8001198:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const float ONE_PEDAL_TRQ = -710.0f;
 800119a:	4ba8      	ldr	r3, [pc, #672]	@ (800143c <Run_ECU_Logic+0x2c0>)
 800119c:	62bb      	str	r3, [r7, #40]	@ 0x28
    const float TOP_SPEED     = 45.0f;
 800119e:	4ba8      	ldr	r3, [pc, #672]	@ (8001440 <Run_ECU_Logic+0x2c4>)
 80011a0:	627b      	str	r3, [r7, #36]	@ 0x24
    const float DEADBAND      = 0.05f;
 80011a2:	4ba8      	ldr	r3, [pc, #672]	@ (8001444 <Run_ECU_Logic+0x2c8>)
 80011a4:	623b      	str	r3, [r7, #32]

    float req_prop = 0.0f;
 80011a6:	f04f 0300 	mov.w	r3, #0
 80011aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
    float req_brake = 0.0f;
 80011ac:	f04f 0300 	mov.w	r3, #0
 80011b0:	64bb      	str	r3, [r7, #72]	@ 0x48
    float req_oneped = 0.0f;
 80011b2:	f04f 0300 	mov.w	r3, #0
 80011b6:	61fb      	str	r3, [r7, #28]
    uint8_t is_coasting = 0;
 80011b8:	2300      	movs	r3, #0
 80011ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // --- DRIVER INTENT ---
    if (Brake_Norm > 0.95f) Brake_Norm = 1.0f;
 80011be:	edd7 7a02 	vldr	s15, [r7, #8]
 80011c2:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8001448 <Run_ECU_Logic+0x2cc>
 80011c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011ce:	dd02      	ble.n	80011d6 <Run_ECU_Logic+0x5a>
 80011d0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011d4:	60bb      	str	r3, [r7, #8]
    if (Accel_Norm > 0.95f) Accel_Norm = 1.0f;
 80011d6:	edd7 7a03 	vldr	s15, [r7, #12]
 80011da:	ed9f 7a9b 	vldr	s14, [pc, #620]	@ 8001448 <Run_ECU_Logic+0x2cc>
 80011de:	eef4 7ac7 	vcmpe.f32	s15, s14
 80011e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e6:	dd02      	ble.n	80011ee <Run_ECU_Logic+0x72>
 80011e8:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80011ec:	60fb      	str	r3, [r7, #12]

    if (Brake_Norm > DEADBAND) {
 80011ee:	ed97 7a02 	vldr	s14, [r7, #8]
 80011f2:	edd7 7a08 	vldr	s15, [r7, #32]
 80011f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011fe:	dd0e      	ble.n	800121e <Run_ECU_Logic+0xa2>
        req_prop = 0.0f;
 8001200:	f04f 0300 	mov.w	r3, #0
 8001204:	64fb      	str	r3, [r7, #76]	@ 0x4c
        req_brake = Brake_Norm * MAX_BRAKE_TRQ;
 8001206:	ed97 7a02 	vldr	s14, [r7, #8]
 800120a:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800120e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001212:	edc7 7a12 	vstr	s15, [r7, #72]	@ 0x48
        is_coasting = 0;
 8001216:	2300      	movs	r3, #0
 8001218:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800121c:	e047      	b.n	80012ae <Run_ECU_Logic+0x132>
    }
    else {
        req_brake = 0.0f;
 800121e:	f04f 0300 	mov.w	r3, #0
 8001222:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (Accel_Norm > DEADBAND && Speed_ms < TOP_SPEED) {
 8001224:	ed97 7a03 	vldr	s14, [r7, #12]
 8001228:	edd7 7a08 	vldr	s15, [r7, #32]
 800122c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001230:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001234:	dd35      	ble.n	80012a2 <Run_ECU_Logic+0x126>
 8001236:	ed97 7a01 	vldr	s14, [r7, #4]
 800123a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800123e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001246:	d52c      	bpl.n	80012a2 <Run_ECU_Logic+0x126>
            req_prop = Accel_Norm * MAX_PROP_TRQ;
 8001248:	ed97 7a03 	vldr	s14, [r7, #12]
 800124c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001250:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001254:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
            is_coasting = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            if (Speed_ms > (TOP_SPEED - 5.0f)) {
 800125e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8001262:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001266:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800126a:	ed97 7a01 	vldr	s14, [r7, #4]
 800126e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001272:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001276:	dd1a      	ble.n	80012ae <Run_ECU_Logic+0x132>
                float factor = (TOP_SPEED - Speed_ms) / 5.0f;
 8001278:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800127c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001280:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001284:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8001288:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800128c:	edc7 7a06 	vstr	s15, [r7, #24]
                req_prop *= factor;
 8001290:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 8001294:	edd7 7a06 	vldr	s15, [r7, #24]
 8001298:	ee67 7a27 	vmul.f32	s15, s14, s15
 800129c:	edc7 7a13 	vstr	s15, [r7, #76]	@ 0x4c
            if (Speed_ms > (TOP_SPEED - 5.0f)) {
 80012a0:	e005      	b.n	80012ae <Run_ECU_Logic+0x132>
            }
        } else {
            req_prop = 0.0f;
 80012a2:	f04f 0300 	mov.w	r3, #0
 80012a6:	64fb      	str	r3, [r7, #76]	@ 0x4c
            is_coasting = 1;
 80012a8:	2301      	movs	r3, #1
 80012aa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        }
    }

    req_oneped = (is_coasting) ? ONE_PEDAL_TRQ : 0.0f;
 80012ae:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	d001      	beq.n	80012ba <Run_ECU_Logic+0x13e>
 80012b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012b8:	e001      	b.n	80012be <Run_ECU_Logic+0x142>
 80012ba:	f04f 0300 	mov.w	r3, #0
 80012be:	61fb      	str	r3, [r7, #28]
    float total_req = req_prop + req_oneped + req_brake;
 80012c0:	ed97 7a13 	vldr	s14, [r7, #76]	@ 0x4c
 80012c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80012c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012cc:	ed97 7a12 	vldr	s14, [r7, #72]	@ 0x48
 80012d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012d4:	edc7 7a05 	vstr	s15, [r7, #20]

    // --- REGEN ENVELOPE ---
    float max_regen_lim = 0.0f;
 80012d8:	f04f 0300 	mov.w	r3, #0
 80012dc:	643b      	str	r3, [r7, #64]	@ 0x40
    if (Speed_ms <= 5.0f) max_regen_lim = -200.0f * Speed_ms;
 80012de:	edd7 7a01 	vldr	s15, [r7, #4]
 80012e2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80012e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ee:	d808      	bhi.n	8001302 <Run_ECU_Logic+0x186>
 80012f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012f4:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 800144c <Run_ECU_Logic+0x2d0>
 80012f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012fc:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8001300:	e041      	b.n	8001386 <Run_ECU_Logic+0x20a>
    else if (Speed_ms <= 10.0f) max_regen_lim = -1000.0f + (-300.0f * (Speed_ms - 5.0f));
 8001302:	edd7 7a01 	vldr	s15, [r7, #4]
 8001306:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800130a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800130e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001312:	d810      	bhi.n	8001336 <Run_ECU_Logic+0x1ba>
 8001314:	edd7 7a01 	vldr	s15, [r7, #4]
 8001318:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800131c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001320:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8001450 <Run_ECU_Logic+0x2d4>
 8001324:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001328:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8001454 <Run_ECU_Logic+0x2d8>
 800132c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001330:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8001334:	e027      	b.n	8001386 <Run_ECU_Logic+0x20a>
    else if (Speed_ms <= 25.0f) max_regen_lim = -2500.0f;
 8001336:	edd7 7a01 	vldr	s15, [r7, #4]
 800133a:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800133e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001342:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001346:	d802      	bhi.n	800134e <Run_ECU_Logic+0x1d2>
 8001348:	4b43      	ldr	r3, [pc, #268]	@ (8001458 <Run_ECU_Logic+0x2dc>)
 800134a:	643b      	str	r3, [r7, #64]	@ 0x40
 800134c:	e01b      	b.n	8001386 <Run_ECU_Logic+0x20a>
    else if (Speed_ms <= 45.0f) max_regen_lim = -2500.0f + (65.0f * (Speed_ms - 25.0f));
 800134e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001352:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 800145c <Run_ECU_Logic+0x2e0>
 8001356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800135a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800135e:	d810      	bhi.n	8001382 <Run_ECU_Logic+0x206>
 8001360:	edd7 7a01 	vldr	s15, [r7, #4]
 8001364:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8001368:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800136c:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8001460 <Run_ECU_Logic+0x2e4>
 8001370:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001374:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001464 <Run_ECU_Logic+0x2e8>
 8001378:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800137c:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
 8001380:	e001      	b.n	8001386 <Run_ECU_Logic+0x20a>
    else max_regen_lim = -1200.0f;
 8001382:	4b39      	ldr	r3, [pc, #228]	@ (8001468 <Run_ECU_Logic+0x2ec>)
 8001384:	643b      	str	r3, [r7, #64]	@ 0x40

    if (max_regen_lim > 0.0f) max_regen_lim = 0.0f;
 8001386:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800138a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800138e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001392:	dd02      	ble.n	800139a <Run_ECU_Logic+0x21e>
 8001394:	f04f 0300 	mov.w	r3, #0
 8001398:	643b      	str	r3, [r7, #64]	@ 0x40

    // --- TORQUE SPLIT (SEPARATED) ---
    float final_prop = 0.0f;
 800139a:	f04f 0300 	mov.w	r3, #0
 800139e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    float final_regen = 0.0f;
 80013a0:	f04f 0300 	mov.w	r3, #0
 80013a4:	63bb      	str	r3, [r7, #56]	@ 0x38
    float final_frict = 0.0f;
 80013a6:	f04f 0300 	mov.w	r3, #0
 80013aa:	637b      	str	r3, [r7, #52]	@ 0x34

    if (total_req >= 0.0f) {
 80013ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80013b0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80013b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b8:	db13      	blt.n	80013e2 <Run_ECU_Logic+0x266>
        // PROPULSION CASE
        final_prop = (total_req > MAX_PROP_TRQ) ? MAX_PROP_TRQ : total_req;
 80013ba:	ed97 7a05 	vldr	s14, [r7, #20]
 80013be:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 80013c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013ca:	dd01      	ble.n	80013d0 <Run_ECU_Logic+0x254>
 80013cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80013ce:	e000      	b.n	80013d2 <Run_ECU_Logic+0x256>
 80013d0:	697b      	ldr	r3, [r7, #20]
 80013d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        final_regen = 0.0f;
 80013d4:	f04f 0300 	mov.w	r3, #0
 80013d8:	63bb      	str	r3, [r7, #56]	@ 0x38
        final_frict = 0.0f;
 80013da:	f04f 0300 	mov.w	r3, #0
 80013de:	637b      	str	r3, [r7, #52]	@ 0x34
 80013e0:	e018      	b.n	8001414 <Run_ECU_Logic+0x298>
    } else {
        // BRAKING CASE
        final_prop = 0.0f;
 80013e2:	f04f 0300 	mov.w	r3, #0
 80013e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (total_req > max_regen_lim) final_regen = total_req;
 80013e8:	ed97 7a05 	vldr	s14, [r7, #20]
 80013ec:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80013f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	dd02      	ble.n	8001400 <Run_ECU_Logic+0x284>
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80013fe:	e001      	b.n	8001404 <Run_ECU_Logic+0x288>
        else final_regen = max_regen_lim;
 8001400:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001402:	63bb      	str	r3, [r7, #56]	@ 0x38

        final_frict = total_req - final_regen;
 8001404:	ed97 7a05 	vldr	s14, [r7, #20]
 8001408:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800140c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001410:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    }

    // Assign to SEPARATE Globals for Plotting
    Prop_Cmd_Nm     = final_prop;
 8001414:	4a15      	ldr	r2, [pc, #84]	@ (800146c <Run_ECU_Logic+0x2f0>)
 8001416:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001418:	6013      	str	r3, [r2, #0]
    Regen_Cmd_Nm    = final_regen;
 800141a:	4a15      	ldr	r2, [pc, #84]	@ (8001470 <Run_ECU_Logic+0x2f4>)
 800141c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800141e:	6013      	str	r3, [r2, #0]
    Friction_Cmd_Nm = final_frict;
 8001420:	4a14      	ldr	r2, [pc, #80]	@ (8001474 <Run_ECU_Logic+0x2f8>)
 8001422:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001424:	6013      	str	r3, [r2, #0]
}
 8001426:	bf00      	nop
 8001428:	3754      	adds	r7, #84	@ 0x54
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr
 8001432:	bf00      	nop
 8001434:	453b8000 	.word	0x453b8000
 8001438:	c5933000 	.word	0xc5933000
 800143c:	c4318000 	.word	0xc4318000
 8001440:	42340000 	.word	0x42340000
 8001444:	3d4ccccd 	.word	0x3d4ccccd
 8001448:	3f733333 	.word	0x3f733333
 800144c:	c3480000 	.word	0xc3480000
 8001450:	c3960000 	.word	0xc3960000
 8001454:	447a0000 	.word	0x447a0000
 8001458:	c51c4000 	.word	0xc51c4000
 800145c:	42340000 	.word	0x42340000
 8001460:	42820000 	.word	0x42820000
 8001464:	451c4000 	.word	0x451c4000
 8001468:	c4960000 	.word	0xc4960000
 800146c:	2000027c 	.word	0x2000027c
 8001470:	20000280 	.word	0x20000280
 8001474:	20000284 	.word	0x20000284

08001478 <Run_Vehicle_Plant>:

/* ============================================================================
 * MODULE 2: VEHICLE PLANT MODEL (Physics Engine)
 * ============================================================================ */
float Run_Vehicle_Plant(float Total_Trq, float Speed_ms)
{
 8001478:	b580      	push	{r7, lr}
 800147a:	ed2d 8b02 	vpush	{d8}
 800147e:	b08e      	sub	sp, #56	@ 0x38
 8001480:	af00      	add	r7, sp, #0
 8001482:	ed87 0a01 	vstr	s0, [r7, #4]
 8001486:	edc7 0a00 	vstr	s1, [r7]
    // Parameters
    const float MASS   = 1600.0f;
 800148a:	4b3e      	ldr	r3, [pc, #248]	@ (8001584 <Run_Vehicle_Plant+0x10c>)
 800148c:	637b      	str	r3, [r7, #52]	@ 0x34
    const float RADIUS = 0.3f;
 800148e:	4b3e      	ldr	r3, [pc, #248]	@ (8001588 <Run_Vehicle_Plant+0x110>)
 8001490:	633b      	str	r3, [r7, #48]	@ 0x30
    const float Cd     = 0.22f;
 8001492:	4b3e      	ldr	r3, [pc, #248]	@ (800158c <Run_Vehicle_Plant+0x114>)
 8001494:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const float AREA   = 2.2f;
 8001496:	4b3e      	ldr	r3, [pc, #248]	@ (8001590 <Run_Vehicle_Plant+0x118>)
 8001498:	62bb      	str	r3, [r7, #40]	@ 0x28
    const float Crr    = 0.008f;
 800149a:	4b3e      	ldr	r3, [pc, #248]	@ (8001594 <Run_Vehicle_Plant+0x11c>)
 800149c:	627b      	str	r3, [r7, #36]	@ 0x24
    const float RHO    = 1.225f;
 800149e:	4b3e      	ldr	r3, [pc, #248]	@ (8001598 <Run_Vehicle_Plant+0x120>)
 80014a0:	623b      	str	r3, [r7, #32]
    const float G      = 9.81f;
 80014a2:	4b3e      	ldr	r3, [pc, #248]	@ (800159c <Run_Vehicle_Plant+0x124>)
 80014a4:	61fb      	str	r3, [r7, #28]

    // 1. Tractive Force
    float F_tractive = Total_Trq / RADIUS;
 80014a6:	edd7 6a01 	vldr	s13, [r7, #4]
 80014aa:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 80014ae:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80014b2:	edc7 7a06 	vstr	s15, [r7, #24]

    // 2. Aero Drag
    // F = 0.5 * rho * Cd * A * v^2
    float F_aero = 0.5f * RHO * Cd * AREA * (Speed_ms * fabsf(Speed_ms));
 80014b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80014ba:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80014be:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014c2:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80014c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ca:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 80014ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014d2:	edd7 7a00 	vldr	s15, [r7]
 80014d6:	eef0 6ae7 	vabs.f32	s13, s15
 80014da:	edd7 7a00 	vldr	s15, [r7]
 80014de:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80014e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014e6:	edc7 7a05 	vstr	s15, [r7, #20]

    // 3. Rolling Resistance
    // Uses tanh for smooth zero-crossing
    float F_roll = Crr * MASS * G * tanhf(Speed_ms * 10.0f);
 80014ea:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80014ee:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80014f2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014f6:	edd7 7a07 	vldr	s15, [r7, #28]
 80014fa:	ee27 8a27 	vmul.f32	s16, s14, s15
 80014fe:	edd7 7a00 	vldr	s15, [r7]
 8001502:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001506:	ee67 7a87 	vmul.f32	s15, s15, s14
 800150a:	eeb0 0a67 	vmov.f32	s0, s15
 800150e:	f006 f8c9 	bl	80076a4 <tanhf>
 8001512:	eef0 7a40 	vmov.f32	s15, s0
 8001516:	ee68 7a27 	vmul.f32	s15, s16, s15
 800151a:	edc7 7a04 	vstr	s15, [r7, #16]

    // 4. Zero-Speed Brake Clamp
    // Prevents brakes from reversing the car at standstill
    if (fabsf(Speed_ms) < 0.1f && F_tractive < 0.0f) {
 800151e:	edd7 7a00 	vldr	s15, [r7]
 8001522:	eef0 7ae7 	vabs.f32	s15, s15
 8001526:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80015a0 <Run_Vehicle_Plant+0x128>
 800152a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001532:	d509      	bpl.n	8001548 <Run_Vehicle_Plant+0xd0>
 8001534:	edd7 7a06 	vldr	s15, [r7, #24]
 8001538:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d502      	bpl.n	8001548 <Run_Vehicle_Plant+0xd0>
        return 0.0f; // Force clamped, no acceleration
 8001542:	f04f 0300 	mov.w	r3, #0
 8001546:	e014      	b.n	8001572 <Run_Vehicle_Plant+0xfa>
    }

    // 5. Net Force & Acceleration
    float F_net = F_tractive - F_aero - F_roll;
 8001548:	ed97 7a06 	vldr	s14, [r7, #24]
 800154c:	edd7 7a05 	vldr	s15, [r7, #20]
 8001550:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001554:	edd7 7a04 	vldr	s15, [r7, #16]
 8001558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800155c:	edc7 7a03 	vstr	s15, [r7, #12]
    float Accel_mps2 = F_net / MASS;
 8001560:	edd7 6a03 	vldr	s13, [r7, #12]
 8001564:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8001568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800156c:	edc7 7a02 	vstr	s15, [r7, #8]

    return Accel_mps2;
 8001570:	68bb      	ldr	r3, [r7, #8]
}
 8001572:	ee07 3a90 	vmov	s15, r3
 8001576:	eeb0 0a67 	vmov.f32	s0, s15
 800157a:	3738      	adds	r7, #56	@ 0x38
 800157c:	46bd      	mov	sp, r7
 800157e:	ecbd 8b02 	vpop	{d8}
 8001582:	bd80      	pop	{r7, pc}
 8001584:	44c80000 	.word	0x44c80000
 8001588:	3e99999a 	.word	0x3e99999a
 800158c:	3e6147ae 	.word	0x3e6147ae
 8001590:	400ccccd 	.word	0x400ccccd
 8001594:	3c03126f 	.word	0x3c03126f
 8001598:	3f9ccccd 	.word	0x3f9ccccd
 800159c:	411cf5c3 	.word	0x411cf5c3
 80015a0:	3dcccccd 	.word	0x3dcccccd

080015a4 <Run_EKF>:
// --- TUNING PARAMETERS ---
const float Q = 0.00001f;
const float R = 3000.0f;

void Run_EKF(float current_A, float voltage_V, float dt)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08e      	sub	sp, #56	@ 0x38
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80015ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80015b2:	ed87 1a01 	vstr	s2, [r7, #4]
    // --- 1. PREDICT STEP ---
    float dSoC = -(current_A * dt) / (50.0f * 3600.0f);
 80015b6:	ed97 7a03 	vldr	s14, [r7, #12]
 80015ba:	edd7 7a01 	vldr	s15, [r7, #4]
 80015be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c2:	eeb1 7a67 	vneg.f32	s14, s15
 80015c6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001728 <Run_EKF+0x184>
 80015ca:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015ce:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    EKF_SoC = EKF_SoC + dSoC;
 80015d2:	4b56      	ldr	r3, [pc, #344]	@ (800172c <Run_EKF+0x188>)
 80015d4:	ed93 7a00 	vldr	s14, [r3]
 80015d8:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 80015dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015e0:	4b52      	ldr	r3, [pc, #328]	@ (800172c <Run_EKF+0x188>)
 80015e2:	edc3 7a00 	vstr	s15, [r3]
    EKF_P = EKF_P + Q;
 80015e6:	4b52      	ldr	r3, [pc, #328]	@ (8001730 <Run_EKF+0x18c>)
 80015e8:	edd3 7a00 	vldr	s15, [r3]
 80015ec:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 8001734 <Run_EKF+0x190>
 80015f0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80015f4:	4b4e      	ldr	r3, [pc, #312]	@ (8001730 <Run_EKF+0x18c>)
 80015f6:	edc3 7a00 	vstr	s15, [r3]

    // --- 2. UPDATE STEP (ALWAYS ON) ---
    // Gate widened to 1000A so it works during Emergency Braking
    if (fabsf(current_A) < 1000.0f)
 80015fa:	edd7 7a03 	vldr	s15, [r7, #12]
 80015fe:	eef0 7ae7 	vabs.f32	s15, s15
 8001602:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8001738 <Run_EKF+0x194>
 8001606:	eef4 7ac7 	vcmpe.f32	s15, s14
 800160a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800160e:	d56b      	bpl.n	80016e8 <Run_EKF+0x144>
    {
        float OCV_Pred = 350.0f + (EKF_SoC * 70.0f);
 8001610:	4b46      	ldr	r3, [pc, #280]	@ (800172c <Run_EKF+0x188>)
 8001612:	edd3 7a00 	vldr	s15, [r3]
 8001616:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 800173c <Run_EKF+0x198>
 800161a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800161e:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8001740 <Run_EKF+0x19c>
 8001622:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001626:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

        float R_Dynamic = Get_Internal_Resistance(EKF_SoC);
 800162a:	4b40      	ldr	r3, [pc, #256]	@ (800172c <Run_EKF+0x188>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	eeb0 0a67 	vmov.f32	s0, s15
 8001634:	f7ff fd4e 	bl	80010d4 <Get_Internal_Resistance>
 8001638:	ed87 0a0b 	vstr	s0, [r7, #44]	@ 0x2c
        float V_Pred = OCV_Pred - (current_A * R_Dynamic);
 800163c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001640:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001644:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001648:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800164c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001650:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

        float z = voltage_V;
 8001654:	68bb      	ldr	r3, [r7, #8]
 8001656:	627b      	str	r3, [r7, #36]	@ 0x24
        float y = z - V_Pred;
 8001658:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800165c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001660:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001664:	edc7 7a08 	vstr	s15, [r7, #32]

        float H = 70.0f;
 8001668:	4b36      	ldr	r3, [pc, #216]	@ (8001744 <Run_EKF+0x1a0>)
 800166a:	61fb      	str	r3, [r7, #28]
        float S = (H * EKF_P * H) + R;
 800166c:	4b30      	ldr	r3, [pc, #192]	@ (8001730 <Run_EKF+0x18c>)
 800166e:	ed93 7a00 	vldr	s14, [r3]
 8001672:	edd7 7a07 	vldr	s15, [r7, #28]
 8001676:	ee27 7a27 	vmul.f32	s14, s14, s15
 800167a:	edd7 7a07 	vldr	s15, [r7, #28]
 800167e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001682:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8001748 <Run_EKF+0x1a4>
 8001686:	ee77 7a87 	vadd.f32	s15, s15, s14
 800168a:	edc7 7a06 	vstr	s15, [r7, #24]
        float K = (EKF_P * H) / S;
 800168e:	4b28      	ldr	r3, [pc, #160]	@ (8001730 <Run_EKF+0x18c>)
 8001690:	ed93 7a00 	vldr	s14, [r3]
 8001694:	edd7 7a07 	vldr	s15, [r7, #28]
 8001698:	ee67 6a27 	vmul.f32	s13, s14, s15
 800169c:	ed97 7a06 	vldr	s14, [r7, #24]
 80016a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016a4:	edc7 7a05 	vstr	s15, [r7, #20]

        EKF_SoC = EKF_SoC + (K * y);
 80016a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80016ac:	edd7 7a08 	vldr	s15, [r7, #32]
 80016b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016b4:	4b1d      	ldr	r3, [pc, #116]	@ (800172c <Run_EKF+0x188>)
 80016b6:	edd3 7a00 	vldr	s15, [r3]
 80016ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016be:	4b1b      	ldr	r3, [pc, #108]	@ (800172c <Run_EKF+0x188>)
 80016c0:	edc3 7a00 	vstr	s15, [r3]
        EKF_P = (1.0f - (K * H)) * EKF_P;
 80016c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80016c8:	edd7 7a07 	vldr	s15, [r7, #28]
 80016cc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80016d8:	4b15      	ldr	r3, [pc, #84]	@ (8001730 <Run_EKF+0x18c>)
 80016da:	edd3 7a00 	vldr	s15, [r3]
 80016de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016e2:	4b13      	ldr	r3, [pc, #76]	@ (8001730 <Run_EKF+0x18c>)
 80016e4:	edc3 7a00 	vstr	s15, [r3]
    }

    // Safety Clamps
    if (EKF_SoC > 1.0f) EKF_SoC = 1.0f;
 80016e8:	4b10      	ldr	r3, [pc, #64]	@ (800172c <Run_EKF+0x188>)
 80016ea:	edd3 7a00 	vldr	s15, [r3]
 80016ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80016f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016fa:	dd03      	ble.n	8001704 <Run_EKF+0x160>
 80016fc:	4b0b      	ldr	r3, [pc, #44]	@ (800172c <Run_EKF+0x188>)
 80016fe:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001702:	601a      	str	r2, [r3, #0]
    if (EKF_SoC < 0.0f) EKF_SoC = 0.0f;
 8001704:	4b09      	ldr	r3, [pc, #36]	@ (800172c <Run_EKF+0x188>)
 8001706:	edd3 7a00 	vldr	s15, [r3]
 800170a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800170e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001712:	d400      	bmi.n	8001716 <Run_EKF+0x172>
}
 8001714:	e003      	b.n	800171e <Run_EKF+0x17a>
    if (EKF_SoC < 0.0f) EKF_SoC = 0.0f;
 8001716:	4b05      	ldr	r3, [pc, #20]	@ (800172c <Run_EKF+0x188>)
 8001718:	f04f 0200 	mov.w	r2, #0
 800171c:	601a      	str	r2, [r3, #0]
}
 800171e:	bf00      	nop
 8001720:	3738      	adds	r7, #56	@ 0x38
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	482fc800 	.word	0x482fc800
 800172c:	2000000c 	.word	0x2000000c
 8001730:	20000010 	.word	0x20000010
 8001734:	3727c5ac 	.word	0x3727c5ac
 8001738:	447a0000 	.word	0x447a0000
 800173c:	428c0000 	.word	0x428c0000
 8001740:	43af0000 	.word	0x43af0000
 8001744:	428c0000 	.word	0x428c0000
 8001748:	453b8000 	.word	0x453b8000

0800174c <main>:

int main(void)
{
 800174c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001750:	b0d6      	sub	sp, #344	@ 0x158
 8001752:	af0e      	add	r7, sp, #56	@ 0x38
  HAL_Init();
 8001754:	f000 fda2 	bl	800229c <HAL_Init>
  SystemClock_Config();
 8001758:	f000 fa86 	bl	8001c68 <SystemClock_Config>
  MX_GPIO_Init();
 800175c:	f000 fb3e 	bl	8001ddc <MX_GPIO_Init>
  MX_CAN1_Init();
 8001760:	f000 fae6 	bl	8001d30 <MX_CAN1_Init>
  MX_USART2_UART_Init();
 8001764:	f000 fb16 	bl	8001d94 <MX_USART2_UART_Init>

  // --- HARDWARE CHECK: STARTUP FLASH ---
  // Turn LED ON for 1 second to prove it works
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001768:	2201      	movs	r2, #1
 800176a:	2120      	movs	r1, #32
 800176c:	4863      	ldr	r0, [pc, #396]	@ (80018fc <main+0x1b0>)
 800176e:	f001 fe67 	bl	8003440 <HAL_GPIO_WritePin>
  HAL_Delay(1000);
 8001772:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001776:	f000 fe03 	bl	8002380 <HAL_Delay>
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800177a:	2200      	movs	r2, #0
 800177c:	2120      	movs	r1, #32
 800177e:	485f      	ldr	r0, [pc, #380]	@ (80018fc <main+0x1b0>)
 8001780:	f001 fe5e 	bl	8003440 <HAL_GPIO_WritePin>

  // CAN Setup
  CAN_FilterTypeDef canfilter;
  canfilter.FilterActivation = CAN_FILTER_ENABLE;
 8001784:	2301      	movs	r3, #1
 8001786:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  canfilter.FilterBank = 0;
 800178a:	2300      	movs	r3, #0
 800178c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  canfilter.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001790:	2300      	movs	r3, #0
 8001792:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  canfilter.FilterIdHigh = 0x102 << 5;
 8001796:	f44f 5301 	mov.w	r3, #8256	@ 0x2040
 800179a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  canfilter.FilterIdLow = 0x0000;
 800179e:	2300      	movs	r3, #0
 80017a0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  canfilter.FilterMaskIdHigh = 0xFFE0;
 80017a4:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 80017a8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  canfilter.FilterMaskIdLow = 0x0000;
 80017ac:	2300      	movs	r3, #0
 80017ae:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  canfilter.FilterMode = CAN_FILTERMODE_IDMASK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  canfilter.FilterScale = CAN_FILTERSCALE_32BIT;
 80017b8:	2301      	movs	r3, #1
 80017ba:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  canfilter.SlaveStartFilterBank = 14;
 80017be:	230e      	movs	r3, #14
 80017c0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  HAL_CAN_ConfigFilter(&hcan1, &canfilter);
 80017c4:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80017c8:	4619      	mov	r1, r3
 80017ca:	484d      	ldr	r0, [pc, #308]	@ (8001900 <main+0x1b4>)
 80017cc:	f000 fef8 	bl	80025c0 <HAL_CAN_ConfigFilter>
  HAL_CAN_Start(&hcan1);
 80017d0:	484b      	ldr	r0, [pc, #300]	@ (8001900 <main+0x1b4>)
 80017d2:	f000 ffd3 	bl	800277c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80017d6:	2102      	movs	r1, #2
 80017d8:	4849      	ldr	r0, [pc, #292]	@ (8001900 <main+0x1b4>)
 80017da:	f001 f935 	bl	8002a48 <HAL_CAN_ActivateNotification>

  // --- SIMULATION PARAMETERS ---
  const float dt = 0.015f;
 80017de:	4b49      	ldr	r3, [pc, #292]	@ (8001904 <main+0x1b8>)
 80017e0:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  char uart_buf[150]; // Buffer size is chosen for 7 columns

  // Filter Memory
  static float filtered_voltage_V = 0.0f;
  if (filtered_voltage_V == 0.0f) filtered_voltage_V = 350.0f + (Vehicle.SoC * 70.0f);
 80017e4:	4b48      	ldr	r3, [pc, #288]	@ (8001908 <main+0x1bc>)
 80017e6:	edd3 7a00 	vldr	s15, [r3]
 80017ea:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f2:	d10d      	bne.n	8001810 <main+0xc4>
 80017f4:	4b45      	ldr	r3, [pc, #276]	@ (800190c <main+0x1c0>)
 80017f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80017fa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8001910 <main+0x1c4>
 80017fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001802:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001914 <main+0x1c8>
 8001806:	ee77 7a87 	vadd.f32	s15, s15, s14
 800180a:	4b3f      	ldr	r3, [pc, #252]	@ (8001908 <main+0x1bc>)
 800180c:	edc3 7a00 	vstr	s15, [r3]

  while (1)
  {
	  static float current_time = 0.0f;
	  current_time += dt;
 8001810:	4b41      	ldr	r3, [pc, #260]	@ (8001918 <main+0x1cc>)
 8001812:	ed93 7a00 	vldr	s14, [r3]
 8001816:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 800181a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800181e:	4b3e      	ldr	r3, [pc, #248]	@ (8001918 <main+0x1cc>)
 8001820:	edc3 7a00 	vstr	s15, [r3]
      // --- STEP 1: INPUTS ---
      float accel_norm = (float)rx_accel_pct / 100.0f;
 8001824:	4b3d      	ldr	r3, [pc, #244]	@ (800191c <main+0x1d0>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	ee07 3a90 	vmov	s15, r3
 800182e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001832:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8001920 <main+0x1d4>
 8001836:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800183a:	edc7 7a45 	vstr	s15, [r7, #276]	@ 0x114
      float brake_norm = (float)rx_brake_pct / 100.0f;
 800183e:	4b39      	ldr	r3, [pc, #228]	@ (8001924 <main+0x1d8>)
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	b2db      	uxtb	r3, r3
 8001844:	ee07 3a90 	vmov	s15, r3
 8001848:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800184c:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8001920 <main+0x1d4>
 8001850:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001854:	edc7 7a44 	vstr	s15, [r7, #272]	@ 0x110

      // --- STEP 2: LOGIC ---
      Run_ECU_Logic(accel_norm, brake_norm, Vehicle.Speed_ms, Vehicle.SoC);
 8001858:	4b2c      	ldr	r3, [pc, #176]	@ (800190c <main+0x1c0>)
 800185a:	edd3 7a00 	vldr	s15, [r3]
 800185e:	4b2b      	ldr	r3, [pc, #172]	@ (800190c <main+0x1c0>)
 8001860:	ed93 7a01 	vldr	s14, [r3, #4]
 8001864:	eef0 1a47 	vmov.f32	s3, s14
 8001868:	eeb0 1a67 	vmov.f32	s2, s15
 800186c:	edd7 0a44 	vldr	s1, [r7, #272]	@ 0x110
 8001870:	ed97 0a45 	vldr	s0, [r7, #276]	@ 0x114
 8001874:	f7ff fc82 	bl	800117c <Run_ECU_Logic>

      // --- STEP 3: PHYSICS ---
      float total_trq = Prop_Cmd_Nm + Regen_Cmd_Nm + Friction_Cmd_Nm;
 8001878:	4b2b      	ldr	r3, [pc, #172]	@ (8001928 <main+0x1dc>)
 800187a:	ed93 7a00 	vldr	s14, [r3]
 800187e:	4b2b      	ldr	r3, [pc, #172]	@ (800192c <main+0x1e0>)
 8001880:	edd3 7a00 	vldr	s15, [r3]
 8001884:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001888:	4b29      	ldr	r3, [pc, #164]	@ (8001930 <main+0x1e4>)
 800188a:	edd3 7a00 	vldr	s15, [r3]
 800188e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001892:	edc7 7a43 	vstr	s15, [r7, #268]	@ 0x10c
      float accel_mps2 = Run_Vehicle_Plant(total_trq, Vehicle.Speed_ms);
 8001896:	4b1d      	ldr	r3, [pc, #116]	@ (800190c <main+0x1c0>)
 8001898:	edd3 7a00 	vldr	s15, [r3]
 800189c:	eef0 0a67 	vmov.f32	s1, s15
 80018a0:	ed97 0a43 	vldr	s0, [r7, #268]	@ 0x10c
 80018a4:	f7ff fde8 	bl	8001478 <Run_Vehicle_Plant>
 80018a8:	ed87 0a42 	vstr	s0, [r7, #264]	@ 0x108

      float elec_trq = Prop_Cmd_Nm + Regen_Cmd_Nm;
 80018ac:	4b1e      	ldr	r3, [pc, #120]	@ (8001928 <main+0x1dc>)
 80018ae:	ed93 7a00 	vldr	s14, [r3]
 80018b2:	4b1e      	ldr	r3, [pc, #120]	@ (800192c <main+0x1e0>)
 80018b4:	edd3 7a00 	vldr	s15, [r3]
 80018b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018bc:	edc7 7a41 	vstr	s15, [r7, #260]	@ 0x104
      float true_power_kw = (elec_trq * Vehicle.Speed_ms) / 1000.0f;
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <main+0x1c0>)
 80018c2:	ed93 7a00 	vldr	s14, [r3]
 80018c6:	edd7 7a41 	vldr	s15, [r7, #260]	@ 0x104
 80018ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80018ce:	eddf 6a1a 	vldr	s13, [pc, #104]	@ 8001938 <main+0x1ec>
 80018d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018d6:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c
      // Apply 95% Efficiency (Heat Loss)
      if (true_power_kw > 0.0f) true_power_kw /= 0.95f; // Propulsion: Drain more
 80018da:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 80018de:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	dd2b      	ble.n	8001940 <main+0x1f4>
 80018e8:	ed97 7a47 	vldr	s14, [r7, #284]	@ 0x11c
 80018ec:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001934 <main+0x1e8>
 80018f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80018f4:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c
 80018f8:	e02a      	b.n	8001950 <main+0x204>
 80018fa:	bf00      	nop
 80018fc:	40020000 	.word	0x40020000
 8001900:	20000208 	.word	0x20000208
 8001904:	3c75c28f 	.word	0x3c75c28f
 8001908:	200002b4 	.word	0x200002b4
 800190c:	20000000 	.word	0x20000000
 8001910:	428c0000 	.word	0x428c0000
 8001914:	43af0000 	.word	0x43af0000
 8001918:	200002b8 	.word	0x200002b8
 800191c:	20000278 	.word	0x20000278
 8001920:	42c80000 	.word	0x42c80000
 8001924:	20000279 	.word	0x20000279
 8001928:	2000027c 	.word	0x2000027c
 800192c:	20000280 	.word	0x20000280
 8001930:	20000284 	.word	0x20000284
 8001934:	3f733333 	.word	0x3f733333
 8001938:	447a0000 	.word	0x447a0000
 800193c:	43960000 	.word	0x43960000
      else                      true_power_kw *= 0.95f; // Regen: Capture less
 8001940:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 8001944:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8001934 <main+0x1e8>
 8001948:	ee67 7a87 	vmul.f32	s15, s15, s14
 800194c:	edc7 7a47 	vstr	s15, [r7, #284]	@ 0x11c

      float true_current_A = (true_power_kw * 1000.0f) / 300.0f;
 8001950:	edd7 7a47 	vldr	s15, [r7, #284]	@ 0x11c
 8001954:	ed1f 7a08 	vldr	s14, [pc, #-32]	@ 8001938 <main+0x1ec>
 8001958:	ee27 7a87 	vmul.f32	s14, s15, s14
 800195c:	ed5f 6a09 	vldr	s13, [pc, #-36]	@ 800193c <main+0x1f0>
 8001960:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001964:	edc7 7a40 	vstr	s15, [r7, #256]	@ 0x100
      float true_ocv = 350.0f + (Vehicle.SoC * 70.0f);
 8001968:	4b9a      	ldr	r3, [pc, #616]	@ (8001bd4 <main+0x488>)
 800196a:	edd3 7a01 	vldr	s15, [r3, #4]
 800196e:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8001bd8 <main+0x48c>
 8001972:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001976:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001bdc <main+0x490>
 800197a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800197e:	edc7 7a3f 	vstr	s15, [r7, #252]	@ 0xfc
      // Calculate dynamic resistance based on Bathtub Curve
      float R_inst = Get_Internal_Resistance(Vehicle.SoC);
 8001982:	4b94      	ldr	r3, [pc, #592]	@ (8001bd4 <main+0x488>)
 8001984:	edd3 7a01 	vldr	s15, [r3, #4]
 8001988:	eeb0 0a67 	vmov.f32	s0, s15
 800198c:	f7ff fba2 	bl	80010d4 <Get_Internal_Resistance>
 8001990:	ed87 0a3e 	vstr	s0, [r7, #248]	@ 0xf8
      float true_voltage_V = true_ocv - (true_current_A * R_inst);
 8001994:	ed97 7a40 	vldr	s14, [r7, #256]	@ 0x100
 8001998:	edd7 7a3e 	vldr	s15, [r7, #248]	@ 0xf8
 800199c:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019a0:	ed97 7a3f 	vldr	s14, [r7, #252]	@ 0xfc
 80019a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019a8:	edc7 7a3d 	vstr	s15, [r7, #244]	@ 0xf4
      // --- STEP 4: SENSOR NOISE & CONDITIONING ---
      float sensor_current_A = Add_Gaussian_Noise(true_current_A, 2.0f) + 1.5f; // Bias
 80019ac:	eef0 0a00 	vmov.f32	s1, #0	@ 0x40000000  2.0
 80019b0:	ed97 0a40 	vldr	s0, [r7, #256]	@ 0x100
 80019b4:	f7ff fad8 	bl	8000f68 <Add_Gaussian_Noise>
 80019b8:	eef0 7a40 	vmov.f32	s15, s0
 80019bc:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80019c0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80019c4:	edc7 7a3c 	vstr	s15, [r7, #240]	@ 0xf0
      float raw_voltage_V = Add_Gaussian_Noise(true_voltage_V, 1.5f);           // Noise
 80019c8:	eef7 0a08 	vmov.f32	s1, #120	@ 0x3fc00000  1.5
 80019cc:	ed97 0a3d 	vldr	s0, [r7, #244]	@ 0xf4
 80019d0:	f7ff faca 	bl	8000f68 <Add_Gaussian_Noise>
 80019d4:	ed87 0a3b 	vstr	s0, [r7, #236]	@ 0xec

      // Signal Conditioning (Alpha 0.005 for strong smoothing)
      filtered_voltage_V = LowPassFilter(raw_voltage_V, filtered_voltage_V, 0.1f);
 80019d8:	4b81      	ldr	r3, [pc, #516]	@ (8001be0 <main+0x494>)
 80019da:	edd3 7a00 	vldr	s15, [r3]
 80019de:	ed9f 1a81 	vldr	s2, [pc, #516]	@ 8001be4 <main+0x498>
 80019e2:	eef0 0a67 	vmov.f32	s1, s15
 80019e6:	ed97 0a3b 	vldr	s0, [r7, #236]	@ 0xec
 80019ea:	f7ff fb51 	bl	8001090 <LowPassFilter>
 80019ee:	eef0 7a40 	vmov.f32	s15, s0
 80019f2:	4b7b      	ldr	r3, [pc, #492]	@ (8001be0 <main+0x494>)
 80019f4:	edc3 7a00 	vstr	s15, [r3]

      // --- STEP 5: ESTIMATORS ---
      // Drift Monitor
      static float Bad_SoC = 0.80f;
      float dSoC_bad = -(sensor_current_A * dt) / (50.0f * 3600.0f);
 80019f8:	ed97 7a3c 	vldr	s14, [r7, #240]	@ 0xf0
 80019fc:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8001a00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a04:	eeb1 7a67 	vneg.f32	s14, s15
 8001a08:	eddf 6a77 	vldr	s13, [pc, #476]	@ 8001be8 <main+0x49c>
 8001a0c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a10:	edc7 7a3a 	vstr	s15, [r7, #232]	@ 0xe8
      Bad_SoC += dSoC_bad;
 8001a14:	4b75      	ldr	r3, [pc, #468]	@ (8001bec <main+0x4a0>)
 8001a16:	ed93 7a00 	vldr	s14, [r3]
 8001a1a:	edd7 7a3a 	vldr	s15, [r7, #232]	@ 0xe8
 8001a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a22:	4b72      	ldr	r3, [pc, #456]	@ (8001bec <main+0x4a0>)
 8001a24:	edc3 7a00 	vstr	s15, [r3]

      // EKF (Using Clean Voltage)
      Run_EKF(sensor_current_A, filtered_voltage_V, dt);
 8001a28:	4b6d      	ldr	r3, [pc, #436]	@ (8001be0 <main+0x494>)
 8001a2a:	edd3 7a00 	vldr	s15, [r3]
 8001a2e:	ed97 1a46 	vldr	s2, [r7, #280]	@ 0x118
 8001a32:	eef0 0a67 	vmov.f32	s1, s15
 8001a36:	ed97 0a3c 	vldr	s0, [r7, #240]	@ 0xf0
 8001a3a:	f7ff fdb3 	bl	80015a4 <Run_EKF>

      // --- STEP 6: INTEGRATION ---
      float dSoC_true = -(true_current_A * dt) / (50.0f * 3600.0f);
 8001a3e:	ed97 7a40 	vldr	s14, [r7, #256]	@ 0x100
 8001a42:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8001a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a4a:	eeb1 7a67 	vneg.f32	s14, s15
 8001a4e:	eddf 6a66 	vldr	s13, [pc, #408]	@ 8001be8 <main+0x49c>
 8001a52:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001a56:	edc7 7a39 	vstr	s15, [r7, #228]	@ 0xe4
      Vehicle.SoC += dSoC_true;
 8001a5a:	4b5e      	ldr	r3, [pc, #376]	@ (8001bd4 <main+0x488>)
 8001a5c:	ed93 7a01 	vldr	s14, [r3, #4]
 8001a60:	edd7 7a39 	vldr	s15, [r7, #228]	@ 0xe4
 8001a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a68:	4b5a      	ldr	r3, [pc, #360]	@ (8001bd4 <main+0x488>)
 8001a6a:	edc3 7a01 	vstr	s15, [r3, #4]
      Vehicle.Speed_ms += accel_mps2 * dt;
 8001a6e:	4b59      	ldr	r3, [pc, #356]	@ (8001bd4 <main+0x488>)
 8001a70:	ed93 7a00 	vldr	s14, [r3]
 8001a74:	edd7 6a42 	vldr	s13, [r7, #264]	@ 0x108
 8001a78:	edd7 7a46 	vldr	s15, [r7, #280]	@ 0x118
 8001a7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001a84:	4b53      	ldr	r3, [pc, #332]	@ (8001bd4 <main+0x488>)
 8001a86:	edc3 7a00 	vstr	s15, [r3]
      if(Vehicle.Speed_ms < 0.0f) Vehicle.Speed_ms = 0.0f;
 8001a8a:	4b52      	ldr	r3, [pc, #328]	@ (8001bd4 <main+0x488>)
 8001a8c:	edd3 7a00 	vldr	s15, [r3]
 8001a90:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a98:	d503      	bpl.n	8001aa2 <main+0x356>
 8001a9a:	4b4e      	ldr	r3, [pc, #312]	@ (8001bd4 <main+0x488>)
 8001a9c:	f04f 0200 	mov.w	r2, #0
 8001aa0:	601a      	str	r2, [r3, #0]
      Vehicle.SoC = CLAMP(Vehicle.SoC, 0.0f, 1.0f);
 8001aa2:	4b4c      	ldr	r3, [pc, #304]	@ (8001bd4 <main+0x488>)
 8001aa4:	edd3 7a01 	vldr	s15, [r3, #4]
 8001aa8:	eeb7 1a00 	vmov.f32	s2, #112	@ 0x3f800000  1.0
 8001aac:	eddf 0a50 	vldr	s1, [pc, #320]	@ 8001bf0 <main+0x4a4>
 8001ab0:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab4:	f7ff fa2e 	bl	8000f14 <CLAMP>
 8001ab8:	eef0 7a40 	vmov.f32	s15, s0
 8001abc:	4b45      	ldr	r3, [pc, #276]	@ (8001bd4 <main+0x488>)
 8001abe:	edc3 7a01 	vstr	s15, [r3, #4]
      // 4. Bad SoC (Drift)
      // 5. Prop Torque
      // 6. Regen Torque
      // 7. Friction Torque

      int len = sprintf(uart_buf, "%.2f,%.2f,%.2f,%.2f,%.2f,%.0f,%.0f,%.0f\r\n",
 8001ac2:	4b4c      	ldr	r3, [pc, #304]	@ (8001bf4 <main+0x4a8>)
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	f7fe fd5e 	bl	8000588 <__aeabi_f2d>
 8001acc:	e9c7 0106 	strd	r0, r1, [r7, #24]
                        current_time,
                        Vehicle.Speed_ms,
 8001ad0:	4b40      	ldr	r3, [pc, #256]	@ (8001bd4 <main+0x488>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
      int len = sprintf(uart_buf, "%.2f,%.2f,%.2f,%.2f,%.2f,%.0f,%.0f,%.0f\r\n",
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	f7fe fd57 	bl	8000588 <__aeabi_f2d>
 8001ada:	4682      	mov	sl, r0
 8001adc:	468b      	mov	fp, r1
                        Vehicle.SoC * 100.0f,
 8001ade:	4b3d      	ldr	r3, [pc, #244]	@ (8001bd4 <main+0x488>)
 8001ae0:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ae4:	ed9f 7a44 	vldr	s14, [pc, #272]	@ 8001bf8 <main+0x4ac>
 8001ae8:	ee67 7a87 	vmul.f32	s15, s15, s14
      int len = sprintf(uart_buf, "%.2f,%.2f,%.2f,%.2f,%.2f,%.0f,%.0f,%.0f\r\n",
 8001aec:	ee17 0a90 	vmov	r0, s15
 8001af0:	f7fe fd4a 	bl	8000588 <__aeabi_f2d>
 8001af4:	e9c7 0104 	strd	r0, r1, [r7, #16]
                        EKF_SoC * 100.0f,
 8001af8:	4b40      	ldr	r3, [pc, #256]	@ (8001bfc <main+0x4b0>)
 8001afa:	edd3 7a00 	vldr	s15, [r3]
 8001afe:	ed9f 7a3e 	vldr	s14, [pc, #248]	@ 8001bf8 <main+0x4ac>
 8001b02:	ee67 7a87 	vmul.f32	s15, s15, s14
      int len = sprintf(uart_buf, "%.2f,%.2f,%.2f,%.2f,%.2f,%.0f,%.0f,%.0f\r\n",
 8001b06:	ee17 0a90 	vmov	r0, s15
 8001b0a:	f7fe fd3d 	bl	8000588 <__aeabi_f2d>
 8001b0e:	e9c7 0102 	strd	r0, r1, [r7, #8]
                        Bad_SoC * 100.0f,
 8001b12:	4b36      	ldr	r3, [pc, #216]	@ (8001bec <main+0x4a0>)
 8001b14:	edd3 7a00 	vldr	s15, [r3]
 8001b18:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 8001bf8 <main+0x4ac>
 8001b1c:	ee67 7a87 	vmul.f32	s15, s15, s14
      int len = sprintf(uart_buf, "%.2f,%.2f,%.2f,%.2f,%.2f,%.0f,%.0f,%.0f\r\n",
 8001b20:	ee17 0a90 	vmov	r0, s15
 8001b24:	f7fe fd30 	bl	8000588 <__aeabi_f2d>
 8001b28:	e9c7 0100 	strd	r0, r1, [r7]
 8001b2c:	4b34      	ldr	r3, [pc, #208]	@ (8001c00 <main+0x4b4>)
 8001b2e:	681b      	ldr	r3, [r3, #0]
 8001b30:	4618      	mov	r0, r3
 8001b32:	f7fe fd29 	bl	8000588 <__aeabi_f2d>
 8001b36:	4680      	mov	r8, r0
 8001b38:	4689      	mov	r9, r1
 8001b3a:	4b32      	ldr	r3, [pc, #200]	@ (8001c04 <main+0x4b8>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7fe fd22 	bl	8000588 <__aeabi_f2d>
 8001b44:	4604      	mov	r4, r0
 8001b46:	460d      	mov	r5, r1
 8001b48:	4b2f      	ldr	r3, [pc, #188]	@ (8001c08 <main+0x4bc>)
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4618      	mov	r0, r3
 8001b4e:	f7fe fd1b 	bl	8000588 <__aeabi_f2d>
 8001b52:	4602      	mov	r2, r0
 8001b54:	460b      	mov	r3, r1
 8001b56:	f107 0020 	add.w	r0, r7, #32
 8001b5a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8001b5e:	e9cd 450a 	strd	r4, r5, [sp, #40]	@ 0x28
 8001b62:	e9cd 8908 	strd	r8, r9, [sp, #32]
 8001b66:	ed97 7b00 	vldr	d7, [r7]
 8001b6a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001b6e:	ed97 7b02 	vldr	d7, [r7, #8]
 8001b72:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001b76:	ed97 7b04 	vldr	d7, [r7, #16]
 8001b7a:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001b7e:	e9cd ab00 	strd	sl, fp, [sp]
 8001b82:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b86:	4921      	ldr	r1, [pc, #132]	@ (8001c0c <main+0x4c0>)
 8001b88:	f003 fc0e 	bl	80053a8 <siprintf>
 8001b8c:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0
                        Prop_Cmd_Nm,
                        Regen_Cmd_Nm,
                        Friction_Cmd_Nm);

      HAL_UART_Transmit(&huart2, (uint8_t*)uart_buf, len, 10);
 8001b90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001b94:	b29a      	uxth	r2, r3
 8001b96:	f107 0120 	add.w	r1, r7, #32
 8001b9a:	230a      	movs	r3, #10
 8001b9c:	481c      	ldr	r0, [pc, #112]	@ (8001c10 <main+0x4c4>)
 8001b9e:	f002 faf1 	bl	8004184 <HAL_UART_Transmit>

      // --- STEP 8: LED LOGIC (BRAKE LIGHT) ---
      // If Regen is active (more negative than -100), turn ON.
      if (Regen_Cmd_Nm < -100.0f) {
 8001ba2:	4b18      	ldr	r3, [pc, #96]	@ (8001c04 <main+0x4b8>)
 8001ba4:	edd3 7a00 	vldr	s15, [r3]
 8001ba8:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8001c14 <main+0x4c8>
 8001bac:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb4:	d505      	bpl.n	8001bc2 <main+0x476>
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	2120      	movs	r1, #32
 8001bba:	4817      	ldr	r0, [pc, #92]	@ (8001c18 <main+0x4cc>)
 8001bbc:	f001 fc40 	bl	8003440 <HAL_GPIO_WritePin>
 8001bc0:	e004      	b.n	8001bcc <main+0x480>
      } else {
          HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	2120      	movs	r1, #32
 8001bc6:	4814      	ldr	r0, [pc, #80]	@ (8001c18 <main+0x4cc>)
 8001bc8:	f001 fc3a 	bl	8003440 <HAL_GPIO_WritePin>
      }

      HAL_Delay(10);
 8001bcc:	200a      	movs	r0, #10
 8001bce:	f000 fbd7 	bl	8002380 <HAL_Delay>
  {
 8001bd2:	e61d      	b.n	8001810 <main+0xc4>
 8001bd4:	20000000 	.word	0x20000000
 8001bd8:	428c0000 	.word	0x428c0000
 8001bdc:	43af0000 	.word	0x43af0000
 8001be0:	200002b4 	.word	0x200002b4
 8001be4:	3dcccccd 	.word	0x3dcccccd
 8001be8:	482fc800 	.word	0x482fc800
 8001bec:	20000014 	.word	0x20000014
 8001bf0:	00000000 	.word	0x00000000
 8001bf4:	200002b8 	.word	0x200002b8
 8001bf8:	42c80000 	.word	0x42c80000
 8001bfc:	2000000c 	.word	0x2000000c
 8001c00:	2000027c 	.word	0x2000027c
 8001c04:	20000280 	.word	0x20000280
 8001c08:	20000284 	.word	0x20000284
 8001c0c:	08007c28 	.word	0x08007c28
 8001c10:	20000230 	.word	0x20000230
 8001c14:	c2c80000 	.word	0xc2c80000
 8001c18:	40020000 	.word	0x40020000

08001c1c <HAL_CAN_RxFifo0MsgPendingCallback>:
  }
}
// --- INTERRUPTS & INIT (Keep standard) ---
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
    if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) == HAL_OK) {
 8001c24:	4b0c      	ldr	r3, [pc, #48]	@ (8001c58 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c26:	4a0d      	ldr	r2, [pc, #52]	@ (8001c5c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001c28:	2100      	movs	r1, #0
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 fdea 	bl	8002804 <HAL_CAN_GetRxMessage>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d10c      	bne.n	8001c50 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
        if (RxHeader.StdId == 0x102) {
 8001c36:	4b09      	ldr	r3, [pc, #36]	@ (8001c5c <HAL_CAN_RxFifo0MsgPendingCallback+0x40>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	f5b3 7f81 	cmp.w	r3, #258	@ 0x102
 8001c3e:	d107      	bne.n	8001c50 <HAL_CAN_RxFifo0MsgPendingCallback+0x34>
            rx_accel_pct = RxData[0];
 8001c40:	4b05      	ldr	r3, [pc, #20]	@ (8001c58 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c42:	781a      	ldrb	r2, [r3, #0]
 8001c44:	4b06      	ldr	r3, [pc, #24]	@ (8001c60 <HAL_CAN_RxFifo0MsgPendingCallback+0x44>)
 8001c46:	701a      	strb	r2, [r3, #0]
            rx_brake_pct = RxData[1];
 8001c48:	4b03      	ldr	r3, [pc, #12]	@ (8001c58 <HAL_CAN_RxFifo0MsgPendingCallback+0x3c>)
 8001c4a:	785a      	ldrb	r2, [r3, #1]
 8001c4c:	4b05      	ldr	r3, [pc, #20]	@ (8001c64 <HAL_CAN_RxFifo0MsgPendingCallback+0x48>)
 8001c4e:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001c50:	bf00      	nop
 8001c52:	3708      	adds	r7, #8
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bd80      	pop	{r7, pc}
 8001c58:	200002a4 	.word	0x200002a4
 8001c5c:	20000288 	.word	0x20000288
 8001c60:	20000278 	.word	0x20000278
 8001c64:	20000279 	.word	0x20000279

08001c68 <SystemClock_Config>:

void SystemClock_Config(void) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b094      	sub	sp, #80	@ 0x50
 8001c6c:	af00      	add	r7, sp, #0
    // ... Copy your 180MHz Clock Config Here ...
    // (Omitted for brevity, use same as previous codes)
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001c6e:	f107 031c 	add.w	r3, r7, #28
 8001c72:	2234      	movs	r2, #52	@ 0x34
 8001c74:	2100      	movs	r1, #0
 8001c76:	4618      	mov	r0, r3
 8001c78:	f003 fbfb 	bl	8005472 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001c7c:	f107 0308 	add.w	r3, r7, #8
 8001c80:	2200      	movs	r2, #0
 8001c82:	601a      	str	r2, [r3, #0]
 8001c84:	605a      	str	r2, [r3, #4]
 8001c86:	609a      	str	r2, [r3, #8]
 8001c88:	60da      	str	r2, [r3, #12]
 8001c8a:	611a      	str	r2, [r3, #16]
    __HAL_RCC_PWR_CLK_ENABLE();
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	607b      	str	r3, [r7, #4]
 8001c90:	4b25      	ldr	r3, [pc, #148]	@ (8001d28 <SystemClock_Config+0xc0>)
 8001c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c94:	4a24      	ldr	r2, [pc, #144]	@ (8001d28 <SystemClock_Config+0xc0>)
 8001c96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9c:	4b22      	ldr	r3, [pc, #136]	@ (8001d28 <SystemClock_Config+0xc0>)
 8001c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca4:	607b      	str	r3, [r7, #4]
 8001ca6:	687b      	ldr	r3, [r7, #4]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ca8:	2300      	movs	r3, #0
 8001caa:	603b      	str	r3, [r7, #0]
 8001cac:	4b1f      	ldr	r3, [pc, #124]	@ (8001d2c <SystemClock_Config+0xc4>)
 8001cae:	681b      	ldr	r3, [r3, #0]
 8001cb0:	4a1e      	ldr	r2, [pc, #120]	@ (8001d2c <SystemClock_Config+0xc4>)
 8001cb2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001cb6:	6013      	str	r3, [r2, #0]
 8001cb8:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <SystemClock_Config+0xc4>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001cc0:	603b      	str	r3, [r7, #0]
 8001cc2:	683b      	ldr	r3, [r7, #0]
    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001cc4:	2301      	movs	r3, #1
 8001cc6:	61fb      	str	r3, [r7, #28]
    RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001cc8:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001ccc:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001cce:	2302      	movs	r3, #2
 8001cd0:	637b      	str	r3, [r7, #52]	@ 0x34
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001cd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001cd6:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLM = 4;
 8001cd8:	2304      	movs	r3, #4
 8001cda:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLN = 180;
 8001cdc:	23b4      	movs	r3, #180	@ 0xb4
 8001cde:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001ce0:	2302      	movs	r3, #2
 8001ce2:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLQ = 2;
 8001ce4:	2302      	movs	r3, #2
 8001ce6:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLR = 2;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8001cec:	f107 031c 	add.w	r3, r7, #28
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	f001 ff59 	bl	8003ba8 <HAL_RCC_OscConfig>
    HAL_PWREx_EnableOverDrive();
 8001cf6:	f001 fbbd 	bl	8003474 <HAL_PWREx_EnableOverDrive>
    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8001cfa:	230f      	movs	r3, #15
 8001cfc:	60bb      	str	r3, [r7, #8]
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001cfe:	2302      	movs	r3, #2
 8001d00:	60fb      	str	r3, [r7, #12]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001d06:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001d0a:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001d0c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d10:	61bb      	str	r3, [r7, #24]
    HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5);
 8001d12:	f107 0308 	add.w	r3, r7, #8
 8001d16:	2105      	movs	r1, #5
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f001 fbfb 	bl	8003514 <HAL_RCC_ClockConfig>
}
 8001d1e:	bf00      	nop
 8001d20:	3750      	adds	r7, #80	@ 0x50
 8001d22:	46bd      	mov	sp, r7
 8001d24:	bd80      	pop	{r7, pc}
 8001d26:	bf00      	nop
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40007000 	.word	0x40007000

08001d30 <MX_CAN1_Init>:

static void MX_CAN1_Init(void) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
    hcan1.Instance = CAN1;
 8001d34:	4b15      	ldr	r3, [pc, #84]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d36:	4a16      	ldr	r2, [pc, #88]	@ (8001d90 <MX_CAN1_Init+0x60>)
 8001d38:	601a      	str	r2, [r3, #0]
    hcan1.Init.Prescaler = 5;
 8001d3a:	4b14      	ldr	r3, [pc, #80]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d3c:	2205      	movs	r2, #5
 8001d3e:	605a      	str	r2, [r3, #4]
    hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d40:	4b12      	ldr	r3, [pc, #72]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d42:	2200      	movs	r2, #0
 8001d44:	609a      	str	r2, [r3, #8]
    hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d46:	4b11      	ldr	r3, [pc, #68]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	60da      	str	r2, [r3, #12]
    hcan1.Init.TimeSeg1 = CAN_BS1_14TQ;
 8001d4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d4e:	f44f 2250 	mov.w	r2, #851968	@ 0xd0000
 8001d52:	611a      	str	r2, [r3, #16]
    hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 8001d54:	4b0d      	ldr	r3, [pc, #52]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d56:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001d5a:	615a      	str	r2, [r3, #20]
    hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d5e:	2200      	movs	r2, #0
 8001d60:	761a      	strb	r2, [r3, #24]
    hcan1.Init.AutoBusOff = ENABLE;
 8001d62:	4b0a      	ldr	r3, [pc, #40]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d64:	2201      	movs	r2, #1
 8001d66:	765a      	strb	r2, [r3, #25]
    hcan1.Init.AutoWakeUp = DISABLE;
 8001d68:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	769a      	strb	r2, [r3, #26]
    hcan1.Init.AutoRetransmission = ENABLE;
 8001d6e:	4b07      	ldr	r3, [pc, #28]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d70:	2201      	movs	r2, #1
 8001d72:	76da      	strb	r2, [r3, #27]
    hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001d74:	4b05      	ldr	r3, [pc, #20]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d76:	2200      	movs	r2, #0
 8001d78:	771a      	strb	r2, [r3, #28]
    hcan1.Init.TransmitFifoPriority = DISABLE;
 8001d7a:	4b04      	ldr	r3, [pc, #16]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	775a      	strb	r2, [r3, #29]
    HAL_CAN_Init(&hcan1);
 8001d80:	4802      	ldr	r0, [pc, #8]	@ (8001d8c <MX_CAN1_Init+0x5c>)
 8001d82:	f000 fb21 	bl	80023c8 <HAL_CAN_Init>
}
 8001d86:	bf00      	nop
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	20000208 	.word	0x20000208
 8001d90:	40006400 	.word	0x40006400

08001d94 <MX_USART2_UART_Init>:

static void MX_USART2_UART_Init(void) {
 8001d94:	b580      	push	{r7, lr}
 8001d96:	af00      	add	r7, sp, #0
    huart2.Instance = USART2;
 8001d98:	4b0e      	ldr	r3, [pc, #56]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001d9a:	4a0f      	ldr	r2, [pc, #60]	@ (8001dd8 <MX_USART2_UART_Init+0x44>)
 8001d9c:	601a      	str	r2, [r3, #0]
    huart2.Init.BaudRate = 115200;
 8001d9e:	4b0d      	ldr	r3, [pc, #52]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001da0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001da4:	605a      	str	r2, [r3, #4]
    huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001da6:	4b0b      	ldr	r3, [pc, #44]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	609a      	str	r2, [r3, #8]
    huart2.Init.StopBits = UART_STOPBITS_1;
 8001dac:	4b09      	ldr	r3, [pc, #36]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	60da      	str	r2, [r3, #12]
    huart2.Init.Parity = UART_PARITY_NONE;
 8001db2:	4b08      	ldr	r3, [pc, #32]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	611a      	str	r2, [r3, #16]
    huart2.Init.Mode = UART_MODE_TX_RX;
 8001db8:	4b06      	ldr	r3, [pc, #24]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001dba:	220c      	movs	r2, #12
 8001dbc:	615a      	str	r2, [r3, #20]
    huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001dbe:	4b05      	ldr	r3, [pc, #20]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	619a      	str	r2, [r3, #24]
    huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	61da      	str	r2, [r3, #28]
    HAL_UART_Init(&huart2);
 8001dca:	4802      	ldr	r0, [pc, #8]	@ (8001dd4 <MX_USART2_UART_Init+0x40>)
 8001dcc:	f002 f98a 	bl	80040e4 <HAL_UART_Init>
}
 8001dd0:	bf00      	nop
 8001dd2:	bd80      	pop	{r7, pc}
 8001dd4:	20000230 	.word	0x20000230
 8001dd8:	40004400 	.word	0x40004400

08001ddc <MX_GPIO_Init>:

static void MX_GPIO_Init(void) {
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de2:	f107 030c 	add.w	r3, r7, #12
 8001de6:	2200      	movs	r2, #0
 8001de8:	601a      	str	r2, [r3, #0]
 8001dea:	605a      	str	r2, [r3, #4]
 8001dec:	609a      	str	r2, [r3, #8]
 8001dee:	60da      	str	r2, [r3, #12]
 8001df0:	611a      	str	r2, [r3, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	60bb      	str	r3, [r7, #8]
 8001df6:	4b29      	ldr	r3, [pc, #164]	@ (8001e9c <MX_GPIO_Init+0xc0>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfa:	4a28      	ldr	r2, [pc, #160]	@ (8001e9c <MX_GPIO_Init+0xc0>)
 8001dfc:	f043 0301 	orr.w	r3, r3, #1
 8001e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e02:	4b26      	ldr	r3, [pc, #152]	@ (8001e9c <MX_GPIO_Init+0xc0>)
 8001e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	60bb      	str	r3, [r7, #8]
 8001e0c:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8001e0e:	2300      	movs	r3, #0
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	4b22      	ldr	r3, [pc, #136]	@ (8001e9c <MX_GPIO_Init+0xc0>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e16:	4a21      	ldr	r2, [pc, #132]	@ (8001e9c <MX_GPIO_Init+0xc0>)
 8001e18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8001e9c <MX_GPIO_Init+0xc0>)
 8001e20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e26:	607b      	str	r3, [r7, #4]
 8001e28:	687b      	ldr	r3, [r7, #4]
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2120      	movs	r1, #32
 8001e2e:	481c      	ldr	r0, [pc, #112]	@ (8001ea0 <MX_GPIO_Init+0xc4>)
 8001e30:	f001 fb06 	bl	8003440 <HAL_GPIO_WritePin>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e34:	2320      	movs	r3, #32
 8001e36:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3c:	2300      	movs	r3, #0
 8001e3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e40:	2300      	movs	r3, #0
 8001e42:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e44:	f107 030c 	add.w	r3, r7, #12
 8001e48:	4619      	mov	r1, r3
 8001e4a:	4815      	ldr	r0, [pc, #84]	@ (8001ea0 <MX_GPIO_Init+0xc4>)
 8001e4c:	f001 f964 	bl	8003118 <HAL_GPIO_Init>

    // CAN PINS (PA11=RX, PA12=TX)
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001e50:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e54:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e56:	2302      	movs	r3, #2
 8001e58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5e:	2303      	movs	r3, #3
 8001e60:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001e62:	2309      	movs	r3, #9
 8001e64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e66:	f107 030c 	add.w	r3, r7, #12
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	480c      	ldr	r0, [pc, #48]	@ (8001ea0 <MX_GPIO_Init+0xc4>)
 8001e6e:	f001 f953 	bl	8003118 <HAL_GPIO_Init>

    // UART PINS (PA2=TX, PA3=RX)
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001e72:	230c      	movs	r3, #12
 8001e74:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e76:	2302      	movs	r3, #2
 8001e78:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e82:	2307      	movs	r3, #7
 8001e84:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e86:	f107 030c 	add.w	r3, r7, #12
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4804      	ldr	r0, [pc, #16]	@ (8001ea0 <MX_GPIO_Init+0xc4>)
 8001e8e:	f001 f943 	bl	8003118 <HAL_GPIO_Init>
}
 8001e92:	bf00      	nop
 8001e94:	3720      	adds	r7, #32
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	40023800 	.word	0x40023800
 8001ea0:	40020000 	.word	0x40020000

08001ea4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001eaa:	2300      	movs	r3, #0
 8001eac:	607b      	str	r3, [r7, #4]
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <HAL_MspInit+0x4c>)
 8001eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eb2:	4a0f      	ldr	r2, [pc, #60]	@ (8001ef0 <HAL_MspInit+0x4c>)
 8001eb4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001eb8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001eba:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef0 <HAL_MspInit+0x4c>)
 8001ebc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ebe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ec2:	607b      	str	r3, [r7, #4]
 8001ec4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	603b      	str	r3, [r7, #0]
 8001eca:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <HAL_MspInit+0x4c>)
 8001ecc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ece:	4a08      	ldr	r2, [pc, #32]	@ (8001ef0 <HAL_MspInit+0x4c>)
 8001ed0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ed4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ed6:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <HAL_MspInit+0x4c>)
 8001ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eda:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ede:	603b      	str	r3, [r7, #0]
 8001ee0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001ee2:	2007      	movs	r0, #7
 8001ee4:	f001 f8d6 	bl	8003094 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ee8:	bf00      	nop
 8001eea:	3708      	adds	r7, #8
 8001eec:	46bd      	mov	sp, r7
 8001eee:	bd80      	pop	{r7, pc}
 8001ef0:	40023800 	.word	0x40023800

08001ef4 <HAL_CAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcan: CAN handle pointer
  * @retval None
  */
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b08a      	sub	sp, #40	@ 0x28
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001efc:	f107 0314 	add.w	r3, r7, #20
 8001f00:	2200      	movs	r2, #0
 8001f02:	601a      	str	r2, [r3, #0]
 8001f04:	605a      	str	r2, [r3, #4]
 8001f06:	609a      	str	r2, [r3, #8]
 8001f08:	60da      	str	r2, [r3, #12]
 8001f0a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a1d      	ldr	r2, [pc, #116]	@ (8001f88 <HAL_CAN_MspInit+0x94>)
 8001f12:	4293      	cmp	r3, r2
 8001f14:	d134      	bne.n	8001f80 <HAL_CAN_MspInit+0x8c>
  {
    /* USER CODE BEGIN CAN1_MspInit 0 */

    /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001f16:	2300      	movs	r3, #0
 8001f18:	613b      	str	r3, [r7, #16]
 8001f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8001f8c <HAL_CAN_MspInit+0x98>)
 8001f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8001f8c <HAL_CAN_MspInit+0x98>)
 8001f20:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001f24:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f26:	4b19      	ldr	r3, [pc, #100]	@ (8001f8c <HAL_CAN_MspInit+0x98>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f2a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001f2e:	613b      	str	r3, [r7, #16]
 8001f30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f32:	2300      	movs	r3, #0
 8001f34:	60fb      	str	r3, [r7, #12]
 8001f36:	4b15      	ldr	r3, [pc, #84]	@ (8001f8c <HAL_CAN_MspInit+0x98>)
 8001f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f3a:	4a14      	ldr	r2, [pc, #80]	@ (8001f8c <HAL_CAN_MspInit+0x98>)
 8001f3c:	f043 0301 	orr.w	r3, r3, #1
 8001f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f42:	4b12      	ldr	r3, [pc, #72]	@ (8001f8c <HAL_CAN_MspInit+0x98>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f46:	f003 0301 	and.w	r3, r3, #1
 8001f4a:	60fb      	str	r3, [r7, #12]
 8001f4c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001f4e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f54:	2302      	movs	r3, #2
 8001f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f5c:	2303      	movs	r3, #3
 8001f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001f60:	2309      	movs	r3, #9
 8001f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f64:	f107 0314 	add.w	r3, r7, #20
 8001f68:	4619      	mov	r1, r3
 8001f6a:	4809      	ldr	r0, [pc, #36]	@ (8001f90 <HAL_CAN_MspInit+0x9c>)
 8001f6c:	f001 f8d4 	bl	8003118 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001f70:	2200      	movs	r2, #0
 8001f72:	2100      	movs	r1, #0
 8001f74:	2014      	movs	r0, #20
 8001f76:	f001 f898 	bl	80030aa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001f7a:	2014      	movs	r0, #20
 8001f7c:	f001 f8b1 	bl	80030e2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END CAN1_MspInit 1 */

  }

}
 8001f80:	bf00      	nop
 8001f82:	3728      	adds	r7, #40	@ 0x28
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	40006400 	.word	0x40006400
 8001f8c:	40023800 	.word	0x40023800
 8001f90:	40020000 	.word	0x40020000

08001f94 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b08a      	sub	sp, #40	@ 0x28
 8001f98:	af00      	add	r7, sp, #0
 8001f9a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f9c:	f107 0314 	add.w	r3, r7, #20
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	601a      	str	r2, [r3, #0]
 8001fa4:	605a      	str	r2, [r3, #4]
 8001fa6:	609a      	str	r2, [r3, #8]
 8001fa8:	60da      	str	r2, [r3, #12]
 8001faa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	4a19      	ldr	r2, [pc, #100]	@ (8002018 <HAL_UART_MspInit+0x84>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d12b      	bne.n	800200e <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	613b      	str	r3, [r7, #16]
 8001fba:	4b18      	ldr	r3, [pc, #96]	@ (800201c <HAL_UART_MspInit+0x88>)
 8001fbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fbe:	4a17      	ldr	r2, [pc, #92]	@ (800201c <HAL_UART_MspInit+0x88>)
 8001fc0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc6:	4b15      	ldr	r3, [pc, #84]	@ (800201c <HAL_UART_MspInit+0x88>)
 8001fc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fce:	613b      	str	r3, [r7, #16]
 8001fd0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	60fb      	str	r3, [r7, #12]
 8001fd6:	4b11      	ldr	r3, [pc, #68]	@ (800201c <HAL_UART_MspInit+0x88>)
 8001fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fda:	4a10      	ldr	r2, [pc, #64]	@ (800201c <HAL_UART_MspInit+0x88>)
 8001fdc:	f043 0301 	orr.w	r3, r3, #1
 8001fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fe2:	4b0e      	ldr	r3, [pc, #56]	@ (800201c <HAL_UART_MspInit+0x88>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fe6:	f003 0301 	and.w	r3, r3, #1
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001fee:	230c      	movs	r3, #12
 8001ff0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001ffe:	2307      	movs	r3, #7
 8002000:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002002:	f107 0314 	add.w	r3, r7, #20
 8002006:	4619      	mov	r1, r3
 8002008:	4805      	ldr	r0, [pc, #20]	@ (8002020 <HAL_UART_MspInit+0x8c>)
 800200a:	f001 f885 	bl	8003118 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 800200e:	bf00      	nop
 8002010:	3728      	adds	r7, #40	@ 0x28
 8002012:	46bd      	mov	sp, r7
 8002014:	bd80      	pop	{r7, pc}
 8002016:	bf00      	nop
 8002018:	40004400 	.word	0x40004400
 800201c:	40023800 	.word	0x40023800
 8002020:	40020000 	.word	0x40020000

08002024 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <NMI_Handler+0x4>

0800202c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <HardFault_Handler+0x4>

08002034 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <MemManage_Handler+0x4>

0800203c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002040:	bf00      	nop
 8002042:	e7fd      	b.n	8002040 <BusFault_Handler+0x4>

08002044 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002048:	bf00      	nop
 800204a:	e7fd      	b.n	8002048 <UsageFault_Handler+0x4>

0800204c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002050:	bf00      	nop
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr

0800205a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002066:	4770      	bx	lr

08002068 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800206c:	bf00      	nop
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002076:	b580      	push	{r7, lr}
 8002078:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800207a:	f000 f961 	bl	8002340 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800207e:	bf00      	nop
 8002080:	bd80      	pop	{r7, pc}
	...

08002084 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002088:	4802      	ldr	r0, [pc, #8]	@ (8002094 <CAN1_RX0_IRQHandler+0x10>)
 800208a:	f000 fd03 	bl	8002a94 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000208 	.word	0x20000208

08002098 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002098:	b480      	push	{r7}
 800209a:	af00      	add	r7, sp, #0
  return 1;
 800209c:	2301      	movs	r3, #1
}
 800209e:	4618      	mov	r0, r3
 80020a0:	46bd      	mov	sp, r7
 80020a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a6:	4770      	bx	lr

080020a8 <_kill>:

int _kill(int pid, int sig)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b082      	sub	sp, #8
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020b2:	f003 fa31 	bl	8005518 <__errno>
 80020b6:	4603      	mov	r3, r0
 80020b8:	2216      	movs	r2, #22
 80020ba:	601a      	str	r2, [r3, #0]
  return -1;
 80020bc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}

080020c8 <_exit>:

void _exit (int status)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020d0:	f04f 31ff 	mov.w	r1, #4294967295
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f7ff ffe7 	bl	80020a8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020da:	bf00      	nop
 80020dc:	e7fd      	b.n	80020da <_exit+0x12>

080020de <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020de:	b580      	push	{r7, lr}
 80020e0:	b086      	sub	sp, #24
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	60f8      	str	r0, [r7, #12]
 80020e6:	60b9      	str	r1, [r7, #8]
 80020e8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020ea:	2300      	movs	r3, #0
 80020ec:	617b      	str	r3, [r7, #20]
 80020ee:	e00a      	b.n	8002106 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80020f0:	f3af 8000 	nop.w
 80020f4:	4601      	mov	r1, r0
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	1c5a      	adds	r2, r3, #1
 80020fa:	60ba      	str	r2, [r7, #8]
 80020fc:	b2ca      	uxtb	r2, r1
 80020fe:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	3301      	adds	r3, #1
 8002104:	617b      	str	r3, [r7, #20]
 8002106:	697a      	ldr	r2, [r7, #20]
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	429a      	cmp	r2, r3
 800210c:	dbf0      	blt.n	80020f0 <_read+0x12>
  }

  return len;
 800210e:	687b      	ldr	r3, [r7, #4]
}
 8002110:	4618      	mov	r0, r3
 8002112:	3718      	adds	r7, #24
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}

08002118 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002118:	b580      	push	{r7, lr}
 800211a:	b086      	sub	sp, #24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002124:	2300      	movs	r3, #0
 8002126:	617b      	str	r3, [r7, #20]
 8002128:	e009      	b.n	800213e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	1c5a      	adds	r2, r3, #1
 800212e:	60ba      	str	r2, [r7, #8]
 8002130:	781b      	ldrb	r3, [r3, #0]
 8002132:	4618      	mov	r0, r3
 8002134:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	3301      	adds	r3, #1
 800213c:	617b      	str	r3, [r7, #20]
 800213e:	697a      	ldr	r2, [r7, #20]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	429a      	cmp	r2, r3
 8002144:	dbf1      	blt.n	800212a <_write+0x12>
  }
  return len;
 8002146:	687b      	ldr	r3, [r7, #4]
}
 8002148:	4618      	mov	r0, r3
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}

08002150 <_close>:

int _close(int file)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002158:	f04f 33ff 	mov.w	r3, #4294967295
}
 800215c:	4618      	mov	r0, r3
 800215e:	370c      	adds	r7, #12
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
 8002170:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002178:	605a      	str	r2, [r3, #4]
  return 0;
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <_isatty>:

int _isatty(int file)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002190:	2301      	movs	r3, #1
}
 8002192:	4618      	mov	r0, r3
 8002194:	370c      	adds	r7, #12
 8002196:	46bd      	mov	sp, r7
 8002198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219c:	4770      	bx	lr

0800219e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800219e:	b480      	push	{r7}
 80021a0:	b085      	sub	sp, #20
 80021a2:	af00      	add	r7, sp, #0
 80021a4:	60f8      	str	r0, [r7, #12]
 80021a6:	60b9      	str	r1, [r7, #8]
 80021a8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021aa:	2300      	movs	r3, #0
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	3714      	adds	r7, #20
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr

080021b8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b086      	sub	sp, #24
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021c0:	4a14      	ldr	r2, [pc, #80]	@ (8002214 <_sbrk+0x5c>)
 80021c2:	4b15      	ldr	r3, [pc, #84]	@ (8002218 <_sbrk+0x60>)
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021c8:	697b      	ldr	r3, [r7, #20]
 80021ca:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021cc:	4b13      	ldr	r3, [pc, #76]	@ (800221c <_sbrk+0x64>)
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d102      	bne.n	80021da <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021d4:	4b11      	ldr	r3, [pc, #68]	@ (800221c <_sbrk+0x64>)
 80021d6:	4a12      	ldr	r2, [pc, #72]	@ (8002220 <_sbrk+0x68>)
 80021d8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021da:	4b10      	ldr	r3, [pc, #64]	@ (800221c <_sbrk+0x64>)
 80021dc:	681a      	ldr	r2, [r3, #0]
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	693a      	ldr	r2, [r7, #16]
 80021e4:	429a      	cmp	r2, r3
 80021e6:	d207      	bcs.n	80021f8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021e8:	f003 f996 	bl	8005518 <__errno>
 80021ec:	4603      	mov	r3, r0
 80021ee:	220c      	movs	r2, #12
 80021f0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80021f2:	f04f 33ff 	mov.w	r3, #4294967295
 80021f6:	e009      	b.n	800220c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80021f8:	4b08      	ldr	r3, [pc, #32]	@ (800221c <_sbrk+0x64>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80021fe:	4b07      	ldr	r3, [pc, #28]	@ (800221c <_sbrk+0x64>)
 8002200:	681a      	ldr	r2, [r3, #0]
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	4413      	add	r3, r2
 8002206:	4a05      	ldr	r2, [pc, #20]	@ (800221c <_sbrk+0x64>)
 8002208:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800220a:	68fb      	ldr	r3, [r7, #12]
}
 800220c:	4618      	mov	r0, r3
 800220e:	3718      	adds	r7, #24
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	20020000 	.word	0x20020000
 8002218:	00000400 	.word	0x00000400
 800221c:	200002bc 	.word	0x200002bc
 8002220:	20000410 	.word	0x20000410

08002224 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002224:	b480      	push	{r7}
 8002226:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002228:	4b06      	ldr	r3, [pc, #24]	@ (8002244 <SystemInit+0x20>)
 800222a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800222e:	4a05      	ldr	r2, [pc, #20]	@ (8002244 <SystemInit+0x20>)
 8002230:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002234:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002240:	4770      	bx	lr
 8002242:	bf00      	nop
 8002244:	e000ed00 	.word	0xe000ed00

08002248 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002248:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002280 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800224c:	f7ff ffea 	bl	8002224 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002250:	480c      	ldr	r0, [pc, #48]	@ (8002284 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002252:	490d      	ldr	r1, [pc, #52]	@ (8002288 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002254:	4a0d      	ldr	r2, [pc, #52]	@ (800228c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002256:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002258:	e002      	b.n	8002260 <LoopCopyDataInit>

0800225a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800225a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800225c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800225e:	3304      	adds	r3, #4

08002260 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002260:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002262:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002264:	d3f9      	bcc.n	800225a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002266:	4a0a      	ldr	r2, [pc, #40]	@ (8002290 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002268:	4c0a      	ldr	r4, [pc, #40]	@ (8002294 <LoopFillZerobss+0x22>)
  movs r3, #0
 800226a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800226c:	e001      	b.n	8002272 <LoopFillZerobss>

0800226e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800226e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002270:	3204      	adds	r2, #4

08002272 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002272:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002274:	d3fb      	bcc.n	800226e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002276:	f003 f955 	bl	8005524 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800227a:	f7ff fa67 	bl	800174c <main>
  bx  lr    
 800227e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002280:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002284:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002288:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 800228c:	08008058 	.word	0x08008058
  ldr r2, =_sbss
 8002290:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002294:	20000410 	.word	0x20000410

08002298 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002298:	e7fe      	b.n	8002298 <ADC_IRQHandler>
	...

0800229c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80022a0:	4b0e      	ldr	r3, [pc, #56]	@ (80022dc <HAL_Init+0x40>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a0d      	ldr	r2, [pc, #52]	@ (80022dc <HAL_Init+0x40>)
 80022a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80022ac:	4b0b      	ldr	r3, [pc, #44]	@ (80022dc <HAL_Init+0x40>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	4a0a      	ldr	r2, [pc, #40]	@ (80022dc <HAL_Init+0x40>)
 80022b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80022b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022b8:	4b08      	ldr	r3, [pc, #32]	@ (80022dc <HAL_Init+0x40>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4a07      	ldr	r2, [pc, #28]	@ (80022dc <HAL_Init+0x40>)
 80022be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022c4:	2003      	movs	r0, #3
 80022c6:	f000 fee5 	bl	8003094 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022ca:	2000      	movs	r0, #0
 80022cc:	f000 f808 	bl	80022e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022d0:	f7ff fde8 	bl	8001ea4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022d4:	2300      	movs	r3, #0
}
 80022d6:	4618      	mov	r0, r3
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	40023c00 	.word	0x40023c00

080022e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022e8:	4b12      	ldr	r3, [pc, #72]	@ (8002334 <HAL_InitTick+0x54>)
 80022ea:	681a      	ldr	r2, [r3, #0]
 80022ec:	4b12      	ldr	r3, [pc, #72]	@ (8002338 <HAL_InitTick+0x58>)
 80022ee:	781b      	ldrb	r3, [r3, #0]
 80022f0:	4619      	mov	r1, r3
 80022f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80022f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80022fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80022fe:	4618      	mov	r0, r3
 8002300:	f000 fefd 	bl	80030fe <HAL_SYSTICK_Config>
 8002304:	4603      	mov	r3, r0
 8002306:	2b00      	cmp	r3, #0
 8002308:	d001      	beq.n	800230e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800230a:	2301      	movs	r3, #1
 800230c:	e00e      	b.n	800232c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2b0f      	cmp	r3, #15
 8002312:	d80a      	bhi.n	800232a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002314:	2200      	movs	r2, #0
 8002316:	6879      	ldr	r1, [r7, #4]
 8002318:	f04f 30ff 	mov.w	r0, #4294967295
 800231c:	f000 fec5 	bl	80030aa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002320:	4a06      	ldr	r2, [pc, #24]	@ (800233c <HAL_InitTick+0x5c>)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002326:	2300      	movs	r3, #0
 8002328:	e000      	b.n	800232c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
}
 800232c:	4618      	mov	r0, r3
 800232e:	3708      	adds	r7, #8
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	20000018 	.word	0x20000018
 8002338:	20000020 	.word	0x20000020
 800233c:	2000001c 	.word	0x2000001c

08002340 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002340:	b480      	push	{r7}
 8002342:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002344:	4b06      	ldr	r3, [pc, #24]	@ (8002360 <HAL_IncTick+0x20>)
 8002346:	781b      	ldrb	r3, [r3, #0]
 8002348:	461a      	mov	r2, r3
 800234a:	4b06      	ldr	r3, [pc, #24]	@ (8002364 <HAL_IncTick+0x24>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	4413      	add	r3, r2
 8002350:	4a04      	ldr	r2, [pc, #16]	@ (8002364 <HAL_IncTick+0x24>)
 8002352:	6013      	str	r3, [r2, #0]
}
 8002354:	bf00      	nop
 8002356:	46bd      	mov	sp, r7
 8002358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235c:	4770      	bx	lr
 800235e:	bf00      	nop
 8002360:	20000020 	.word	0x20000020
 8002364:	200002c0 	.word	0x200002c0

08002368 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002368:	b480      	push	{r7}
 800236a:	af00      	add	r7, sp, #0
  return uwTick;
 800236c:	4b03      	ldr	r3, [pc, #12]	@ (800237c <HAL_GetTick+0x14>)
 800236e:	681b      	ldr	r3, [r3, #0]
}
 8002370:	4618      	mov	r0, r3
 8002372:	46bd      	mov	sp, r7
 8002374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002378:	4770      	bx	lr
 800237a:	bf00      	nop
 800237c:	200002c0 	.word	0x200002c0

08002380 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b084      	sub	sp, #16
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002388:	f7ff ffee 	bl	8002368 <HAL_GetTick>
 800238c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002398:	d005      	beq.n	80023a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800239a:	4b0a      	ldr	r3, [pc, #40]	@ (80023c4 <HAL_Delay+0x44>)
 800239c:	781b      	ldrb	r3, [r3, #0]
 800239e:	461a      	mov	r2, r3
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	4413      	add	r3, r2
 80023a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80023a6:	bf00      	nop
 80023a8:	f7ff ffde 	bl	8002368 <HAL_GetTick>
 80023ac:	4602      	mov	r2, r0
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	1ad3      	subs	r3, r2, r3
 80023b2:	68fa      	ldr	r2, [r7, #12]
 80023b4:	429a      	cmp	r2, r3
 80023b6:	d8f7      	bhi.n	80023a8 <HAL_Delay+0x28>
  {
  }
}
 80023b8:	bf00      	nop
 80023ba:	bf00      	nop
 80023bc:	3710      	adds	r7, #16
 80023be:	46bd      	mov	sp, r7
 80023c0:	bd80      	pop	{r7, pc}
 80023c2:	bf00      	nop
 80023c4:	20000020 	.word	0x20000020

080023c8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b084      	sub	sp, #16
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d101      	bne.n	80023da <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e0ed      	b.n	80025b6 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023e0:	b2db      	uxtb	r3, r3
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d102      	bne.n	80023ec <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80023e6:	6878      	ldr	r0, [r7, #4]
 80023e8:	f7ff fd84 	bl	8001ef4 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	681a      	ldr	r2, [r3, #0]
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f042 0201 	orr.w	r2, r2, #1
 80023fa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80023fc:	f7ff ffb4 	bl	8002368 <HAL_GetTick>
 8002400:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002402:	e012      	b.n	800242a <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002404:	f7ff ffb0 	bl	8002368 <HAL_GetTick>
 8002408:	4602      	mov	r2, r0
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	2b0a      	cmp	r3, #10
 8002410:	d90b      	bls.n	800242a <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002416:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2205      	movs	r2, #5
 8002422:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002426:	2301      	movs	r3, #1
 8002428:	e0c5      	b.n	80025b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	685b      	ldr	r3, [r3, #4]
 8002430:	f003 0301 	and.w	r3, r3, #1
 8002434:	2b00      	cmp	r3, #0
 8002436:	d0e5      	beq.n	8002404 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f022 0202 	bic.w	r2, r2, #2
 8002446:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002448:	f7ff ff8e 	bl	8002368 <HAL_GetTick>
 800244c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800244e:	e012      	b.n	8002476 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002450:	f7ff ff8a 	bl	8002368 <HAL_GetTick>
 8002454:	4602      	mov	r2, r0
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	1ad3      	subs	r3, r2, r3
 800245a:	2b0a      	cmp	r3, #10
 800245c:	d90b      	bls.n	8002476 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2205      	movs	r2, #5
 800246e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e09f      	b.n	80025b6 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	f003 0302 	and.w	r3, r3, #2
 8002480:	2b00      	cmp	r3, #0
 8002482:	d1e5      	bne.n	8002450 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	7e1b      	ldrb	r3, [r3, #24]
 8002488:	2b01      	cmp	r3, #1
 800248a:	d108      	bne.n	800249e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	681a      	ldr	r2, [r3, #0]
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800249a:	601a      	str	r2, [r3, #0]
 800249c:	e007      	b.n	80024ae <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	681a      	ldr	r2, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80024ac:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	7e5b      	ldrb	r3, [r3, #25]
 80024b2:	2b01      	cmp	r3, #1
 80024b4:	d108      	bne.n	80024c8 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	681a      	ldr	r2, [r3, #0]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80024c4:	601a      	str	r2, [r3, #0]
 80024c6:	e007      	b.n	80024d8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	681a      	ldr	r2, [r3, #0]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80024d6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	7e9b      	ldrb	r3, [r3, #26]
 80024dc:	2b01      	cmp	r3, #1
 80024de:	d108      	bne.n	80024f2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	f042 0220 	orr.w	r2, r2, #32
 80024ee:	601a      	str	r2, [r3, #0]
 80024f0:	e007      	b.n	8002502 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f022 0220 	bic.w	r2, r2, #32
 8002500:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	7edb      	ldrb	r3, [r3, #27]
 8002506:	2b01      	cmp	r3, #1
 8002508:	d108      	bne.n	800251c <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	681a      	ldr	r2, [r3, #0]
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f022 0210 	bic.w	r2, r2, #16
 8002518:	601a      	str	r2, [r3, #0]
 800251a:	e007      	b.n	800252c <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681a      	ldr	r2, [r3, #0]
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f042 0210 	orr.w	r2, r2, #16
 800252a:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	7f1b      	ldrb	r3, [r3, #28]
 8002530:	2b01      	cmp	r3, #1
 8002532:	d108      	bne.n	8002546 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	681a      	ldr	r2, [r3, #0]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f042 0208 	orr.w	r2, r2, #8
 8002542:	601a      	str	r2, [r3, #0]
 8002544:	e007      	b.n	8002556 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	681a      	ldr	r2, [r3, #0]
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f022 0208 	bic.w	r2, r2, #8
 8002554:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	7f5b      	ldrb	r3, [r3, #29]
 800255a:	2b01      	cmp	r3, #1
 800255c:	d108      	bne.n	8002570 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 0204 	orr.w	r2, r2, #4
 800256c:	601a      	str	r2, [r3, #0]
 800256e:	e007      	b.n	8002580 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	f022 0204 	bic.w	r2, r2, #4
 800257e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	689a      	ldr	r2, [r3, #8]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	68db      	ldr	r3, [r3, #12]
 8002588:	431a      	orrs	r2, r3
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	691b      	ldr	r3, [r3, #16]
 800258e:	431a      	orrs	r2, r3
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	695b      	ldr	r3, [r3, #20]
 8002594:	ea42 0103 	orr.w	r1, r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	685b      	ldr	r3, [r3, #4]
 800259c:	1e5a      	subs	r2, r3, #1
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	430a      	orrs	r2, r1
 80025a4:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	2200      	movs	r2, #0
 80025aa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2201      	movs	r2, #1
 80025b0:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80025b4:	2300      	movs	r3, #0
}
 80025b6:	4618      	mov	r0, r3
 80025b8:	3710      	adds	r7, #16
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bd80      	pop	{r7, pc}
	...

080025c0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b087      	sub	sp, #28
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip;
  HAL_CAN_StateTypeDef state = hcan->State;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025d0:	75fb      	strb	r3, [r7, #23]

  if ((state == HAL_CAN_STATE_READY) ||
 80025d2:	7dfb      	ldrb	r3, [r7, #23]
 80025d4:	2b01      	cmp	r3, #1
 80025d6:	d003      	beq.n	80025e0 <HAL_CAN_ConfigFilter+0x20>
 80025d8:	7dfb      	ldrb	r3, [r7, #23]
 80025da:	2b02      	cmp	r3, #2
 80025dc:	f040 80be 	bne.w	800275c <HAL_CAN_ConfigFilter+0x19c>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80025e0:	4b65      	ldr	r3, [pc, #404]	@ (8002778 <HAL_CAN_ConfigFilter+0x1b8>)
 80025e2:	613b      	str	r3, [r7, #16]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80025e4:	693b      	ldr	r3, [r7, #16]
 80025e6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80025ea:	f043 0201 	orr.w	r2, r3, #1
 80025ee:	693b      	ldr	r3, [r7, #16]
 80025f0:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80025f4:	693b      	ldr	r3, [r7, #16]
 80025f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80025fa:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002604:	693b      	ldr	r3, [r7, #16]
 8002606:	f8d3 2200 	ldr.w	r2, [r3, #512]	@ 0x200
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800260e:	021b      	lsls	r3, r3, #8
 8002610:	431a      	orrs	r2, r3
 8002612:	693b      	ldr	r3, [r7, #16]
 8002614:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	695b      	ldr	r3, [r3, #20]
 800261c:	f003 031f 	and.w	r3, r3, #31
 8002620:	2201      	movs	r2, #1
 8002622:	fa02 f303 	lsl.w	r3, r2, r3
 8002626:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8002628:	693b      	ldr	r3, [r7, #16]
 800262a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	43db      	mvns	r3, r3
 8002632:	401a      	ands	r2, r3
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	69db      	ldr	r3, [r3, #28]
 800263e:	2b00      	cmp	r3, #0
 8002640:	d123      	bne.n	800268a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002642:	693b      	ldr	r3, [r7, #16]
 8002644:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	43db      	mvns	r3, r3
 800264c:	401a      	ands	r2, r3
 800264e:	693b      	ldr	r3, [r7, #16]
 8002650:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002654:	683b      	ldr	r3, [r7, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8002664:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002666:	693b      	ldr	r3, [r7, #16]
 8002668:	3248      	adds	r2, #72	@ 0x48
 800266a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8002674:	683b      	ldr	r3, [r7, #0]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800267a:	683b      	ldr	r3, [r7, #0]
 800267c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800267e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002680:	6939      	ldr	r1, [r7, #16]
 8002682:	3348      	adds	r3, #72	@ 0x48
 8002684:	00db      	lsls	r3, r3, #3
 8002686:	440b      	add	r3, r1
 8002688:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	69db      	ldr	r3, [r3, #28]
 800268e:	2b01      	cmp	r3, #1
 8002690:	d122      	bne.n	80026d8 <HAL_CAN_ConfigFilter+0x118>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	f8d3 220c 	ldr.w	r2, [r3, #524]	@ 0x20c
 8002698:	68fb      	ldr	r3, [r7, #12]
 800269a:	431a      	orrs	r2, r3
 800269c:	693b      	ldr	r3, [r7, #16]
 800269e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026ae:	683a      	ldr	r2, [r7, #0]
 80026b0:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80026b2:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80026b4:	693b      	ldr	r3, [r7, #16]
 80026b6:	3248      	adds	r2, #72	@ 0x48
 80026b8:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80026c2:	683b      	ldr	r3, [r7, #0]
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80026cc:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80026ce:	6939      	ldr	r1, [r7, #16]
 80026d0:	3348      	adds	r3, #72	@ 0x48
 80026d2:	00db      	lsls	r3, r3, #3
 80026d4:	440b      	add	r3, r1
 80026d6:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80026d8:	683b      	ldr	r3, [r7, #0]
 80026da:	699b      	ldr	r3, [r3, #24]
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d109      	bne.n	80026f4 <HAL_CAN_ConfigFilter+0x134>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	43db      	mvns	r3, r3
 80026ea:	401a      	ands	r2, r3
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
 80026f2:	e007      	b.n	8002704 <HAL_CAN_ConfigFilter+0x144>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80026f4:	693b      	ldr	r3, [r7, #16]
 80026f6:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	431a      	orrs	r2, r3
 80026fe:	693b      	ldr	r3, [r7, #16]
 8002700:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	691b      	ldr	r3, [r3, #16]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d109      	bne.n	8002720 <HAL_CAN_ConfigFilter+0x160>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800270c:	693b      	ldr	r3, [r7, #16]
 800270e:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	43db      	mvns	r3, r3
 8002716:	401a      	ands	r2, r3
 8002718:	693b      	ldr	r3, [r7, #16]
 800271a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
 800271e:	e007      	b.n	8002730 <HAL_CAN_ConfigFilter+0x170>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	431a      	orrs	r2, r3
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6a1b      	ldr	r3, [r3, #32]
 8002734:	2b01      	cmp	r3, #1
 8002736:	d107      	bne.n	8002748 <HAL_CAN_ConfigFilter+0x188>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002738:	693b      	ldr	r3, [r7, #16]
 800273a:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	431a      	orrs	r2, r3
 8002742:	693b      	ldr	r3, [r7, #16]
 8002744:	f8c3 221c 	str.w	r2, [r3, #540]	@ 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002748:	693b      	ldr	r3, [r7, #16]
 800274a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 800274e:	f023 0201 	bic.w	r2, r3, #1
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

    /* Return function status */
    return HAL_OK;
 8002758:	2300      	movs	r3, #0
 800275a:	e006      	b.n	800276a <HAL_CAN_ConfigFilter+0x1aa>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002768:	2301      	movs	r3, #1
  }
}
 800276a:	4618      	mov	r0, r3
 800276c:	371c      	adds	r7, #28
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	40006400 	.word	0x40006400

0800277c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b084      	sub	sp, #16
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	f893 3020 	ldrb.w	r3, [r3, #32]
 800278a:	b2db      	uxtb	r3, r3
 800278c:	2b01      	cmp	r3, #1
 800278e:	d12e      	bne.n	80027ee <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	2202      	movs	r2, #2
 8002794:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f022 0201 	bic.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80027a8:	f7ff fdde 	bl	8002368 <HAL_GetTick>
 80027ac:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027ae:	e012      	b.n	80027d6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80027b0:	f7ff fdda 	bl	8002368 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	2b0a      	cmp	r3, #10
 80027bc:	d90b      	bls.n	80027d6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027c2:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	2205      	movs	r2, #5
 80027ce:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e012      	b.n	80027fc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d1e5      	bne.n	80027b0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2200      	movs	r2, #0
 80027e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_OK;
 80027ea:	2300      	movs	r3, #0
 80027ec:	e006      	b.n	80027fc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f2:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80027fa:	2301      	movs	r3, #1
  }
}
 80027fc:	4618      	mov	r0, r3
 80027fe:	3710      	adds	r7, #16
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}

08002804 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002804:	b480      	push	{r7}
 8002806:	b087      	sub	sp, #28
 8002808:	af00      	add	r7, sp, #0
 800280a:	60f8      	str	r0, [r7, #12]
 800280c:	60b9      	str	r1, [r7, #8]
 800280e:	607a      	str	r2, [r7, #4]
 8002810:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002818:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800281a:	7dfb      	ldrb	r3, [r7, #23]
 800281c:	2b01      	cmp	r3, #1
 800281e:	d003      	beq.n	8002828 <HAL_CAN_GetRxMessage+0x24>
 8002820:	7dfb      	ldrb	r3, [r7, #23]
 8002822:	2b02      	cmp	r3, #2
 8002824:	f040 8103 	bne.w	8002a2e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002828:	68bb      	ldr	r3, [r7, #8]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d10e      	bne.n	800284c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d116      	bne.n	800286a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002840:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002848:	2301      	movs	r3, #1
 800284a:	e0f7      	b.n	8002a3c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	691b      	ldr	r3, [r3, #16]
 8002852:	f003 0303 	and.w	r3, r3, #3
 8002856:	2b00      	cmp	r3, #0
 8002858:	d107      	bne.n	800286a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800285e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	625a      	str	r2, [r3, #36]	@ 0x24

        return HAL_ERROR;
 8002866:	2301      	movs	r3, #1
 8002868:	e0e8      	b.n	8002a3c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	331b      	adds	r3, #27
 8002872:	011b      	lsls	r3, r3, #4
 8002874:	4413      	add	r3, r2
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f003 0204 	and.w	r2, r3, #4
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b00      	cmp	r3, #0
 8002886:	d10c      	bne.n	80028a2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681a      	ldr	r2, [r3, #0]
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	331b      	adds	r3, #27
 8002890:	011b      	lsls	r3, r3, #4
 8002892:	4413      	add	r3, r2
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	0d5b      	lsrs	r3, r3, #21
 8002898:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	601a      	str	r2, [r3, #0]
 80028a0:	e00b      	b.n	80028ba <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	68bb      	ldr	r3, [r7, #8]
 80028a8:	331b      	adds	r3, #27
 80028aa:	011b      	lsls	r3, r3, #4
 80028ac:	4413      	add	r3, r2
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	08db      	lsrs	r3, r3, #3
 80028b2:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	68bb      	ldr	r3, [r7, #8]
 80028c0:	331b      	adds	r3, #27
 80028c2:	011b      	lsls	r3, r3, #4
 80028c4:	4413      	add	r3, r2
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f003 0202 	and.w	r2, r3, #2
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	331b      	adds	r3, #27
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	4413      	add	r3, r2
 80028dc:	3304      	adds	r3, #4
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	f003 0308 	and.w	r3, r3, #8
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2208      	movs	r2, #8
 80028ec:	611a      	str	r2, [r3, #16]
 80028ee:	e00b      	b.n	8002908 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	681a      	ldr	r2, [r3, #0]
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	331b      	adds	r3, #27
 80028f8:	011b      	lsls	r3, r3, #4
 80028fa:	4413      	add	r3, r2
 80028fc:	3304      	adds	r3, #4
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	f003 020f 	and.w	r2, r3, #15
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	681a      	ldr	r2, [r3, #0]
 800290c:	68bb      	ldr	r3, [r7, #8]
 800290e:	331b      	adds	r3, #27
 8002910:	011b      	lsls	r3, r3, #4
 8002912:	4413      	add	r3, r2
 8002914:	3304      	adds	r3, #4
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	0a1b      	lsrs	r3, r3, #8
 800291a:	b2da      	uxtb	r2, r3
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	68bb      	ldr	r3, [r7, #8]
 8002926:	331b      	adds	r3, #27
 8002928:	011b      	lsls	r3, r3, #4
 800292a:	4413      	add	r3, r2
 800292c:	3304      	adds	r3, #4
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	0c1b      	lsrs	r3, r3, #16
 8002932:	b29a      	uxth	r2, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	011b      	lsls	r3, r3, #4
 8002940:	4413      	add	r3, r2
 8002942:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	b2da      	uxtb	r2, r3
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	011b      	lsls	r3, r3, #4
 8002956:	4413      	add	r3, r2
 8002958:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	0a1a      	lsrs	r2, r3, #8
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	3301      	adds	r3, #1
 8002964:	b2d2      	uxtb	r2, r2
 8002966:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681a      	ldr	r2, [r3, #0]
 800296c:	68bb      	ldr	r3, [r7, #8]
 800296e:	011b      	lsls	r3, r3, #4
 8002970:	4413      	add	r3, r2
 8002972:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	0c1a      	lsrs	r2, r3, #16
 800297a:	683b      	ldr	r3, [r7, #0]
 800297c:	3302      	adds	r3, #2
 800297e:	b2d2      	uxtb	r2, r2
 8002980:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002982:	68fb      	ldr	r3, [r7, #12]
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	011b      	lsls	r3, r3, #4
 800298a:	4413      	add	r3, r2
 800298c:	f503 73dc 	add.w	r3, r3, #440	@ 0x1b8
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	0e1a      	lsrs	r2, r3, #24
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	3303      	adds	r3, #3
 8002998:	b2d2      	uxtb	r2, r2
 800299a:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	011b      	lsls	r3, r3, #4
 80029a4:	4413      	add	r3, r2
 80029a6:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	3304      	adds	r3, #4
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681a      	ldr	r2, [r3, #0]
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	011b      	lsls	r3, r3, #4
 80029bc:	4413      	add	r3, r2
 80029be:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	0a1a      	lsrs	r2, r3, #8
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	3305      	adds	r3, #5
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68bb      	ldr	r3, [r7, #8]
 80029d4:	011b      	lsls	r3, r3, #4
 80029d6:	4413      	add	r3, r2
 80029d8:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	0c1a      	lsrs	r2, r3, #16
 80029e0:	683b      	ldr	r3, [r7, #0]
 80029e2:	3306      	adds	r3, #6
 80029e4:	b2d2      	uxtb	r2, r2
 80029e6:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	011b      	lsls	r3, r3, #4
 80029f0:	4413      	add	r3, r2
 80029f2:	f503 73de 	add.w	r3, r3, #444	@ 0x1bc
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	0e1a      	lsrs	r2, r3, #24
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	3307      	adds	r3, #7
 80029fe:	b2d2      	uxtb	r2, r2
 8002a00:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002a02:	68bb      	ldr	r3, [r7, #8]
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d108      	bne.n	8002a1a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0220 	orr.w	r2, r2, #32
 8002a16:	60da      	str	r2, [r3, #12]
 8002a18:	e007      	b.n	8002a2a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	691a      	ldr	r2, [r3, #16]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f042 0220 	orr.w	r2, r2, #32
 8002a28:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002a2a:	2300      	movs	r3, #0
 8002a2c:	e006      	b.n	8002a3c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a32:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
  }
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	371c      	adds	r7, #28
 8002a40:	46bd      	mov	sp, r7
 8002a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a46:	4770      	bx	lr

08002a48 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002a48:	b480      	push	{r7}
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
 8002a50:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002a58:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002a5a:	7bfb      	ldrb	r3, [r7, #15]
 8002a5c:	2b01      	cmp	r3, #1
 8002a5e:	d002      	beq.n	8002a66 <HAL_CAN_ActivateNotification+0x1e>
 8002a60:	7bfb      	ldrb	r3, [r7, #15]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d109      	bne.n	8002a7a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	6959      	ldr	r1, [r3, #20]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	683a      	ldr	r2, [r7, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002a76:	2300      	movs	r3, #0
 8002a78:	e006      	b.n	8002a88 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a7e:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	625a      	str	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8002a86:	2301      	movs	r3, #1
  }
}
 8002a88:	4618      	mov	r0, r3
 8002a8a:	3714      	adds	r7, #20
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b08a      	sub	sp, #40	@ 0x28
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002a9c:	2300      	movs	r3, #0
 8002a9e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	695b      	ldr	r3, [r3, #20]
 8002aa6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	689b      	ldr	r3, [r3, #8]
 8002ab6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	68db      	ldr	r3, [r3, #12]
 8002abe:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	691b      	ldr	r3, [r3, #16]
 8002ac6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002ad0:	6a3b      	ldr	r3, [r7, #32]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d07c      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002ada:	69bb      	ldr	r3, [r7, #24]
 8002adc:	f003 0301 	and.w	r3, r3, #1
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d023      	beq.n	8002b2c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	2201      	movs	r2, #1
 8002aea:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002aec:	69bb      	ldr	r3, [r7, #24]
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d003      	beq.n	8002afe <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f000 f983 	bl	8002e02 <HAL_CAN_TxMailbox0CompleteCallback>
 8002afc:	e016      	b.n	8002b2c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	f003 0304 	and.w	r3, r3, #4
 8002b04:	2b00      	cmp	r3, #0
 8002b06:	d004      	beq.n	8002b12 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0a:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b10:	e00c      	b.n	8002b2c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002b12:	69bb      	ldr	r3, [r7, #24]
 8002b14:	f003 0308 	and.w	r3, r3, #8
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d004      	beq.n	8002b26 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8002b1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b1e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002b22:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b24:	e002      	b.n	8002b2c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f989 	bl	8002e3e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8002b2c:	69bb      	ldr	r3, [r7, #24]
 8002b2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d024      	beq.n	8002b80 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002b3e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8002b40:	69bb      	ldr	r3, [r7, #24]
 8002b42:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8002b4a:	6878      	ldr	r0, [r7, #4]
 8002b4c:	f000 f963 	bl	8002e16 <HAL_CAN_TxMailbox1CompleteCallback>
 8002b50:	e016      	b.n	8002b80 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8002b52:	69bb      	ldr	r3, [r7, #24]
 8002b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d004      	beq.n	8002b66 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8002b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002b62:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b64:	e00c      	b.n	8002b80 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8002b66:	69bb      	ldr	r3, [r7, #24]
 8002b68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d004      	beq.n	8002b7a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8002b70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b72:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b76:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b78:	e002      	b.n	8002b80 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8002b7a:	6878      	ldr	r0, [r7, #4]
 8002b7c:	f000 f969 	bl	8002e52 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d024      	beq.n	8002bd4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002b92:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8002b9e:	6878      	ldr	r0, [r7, #4]
 8002ba0:	f000 f943 	bl	8002e2a <HAL_CAN_TxMailbox2CompleteCallback>
 8002ba4:	e016      	b.n	8002bd4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8002ba6:	69bb      	ldr	r3, [r7, #24]
 8002ba8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d004      	beq.n	8002bba <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8002bb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002bb6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bb8:	e00c      	b.n	8002bd4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8002bba:	69bb      	ldr	r3, [r7, #24]
 8002bbc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d004      	beq.n	8002bce <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8002bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bca:	627b      	str	r3, [r7, #36]	@ 0x24
 8002bcc:	e002      	b.n	8002bd4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8002bce:	6878      	ldr	r0, [r7, #4]
 8002bd0:	f000 f949 	bl	8002e66 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8002bd4:	6a3b      	ldr	r3, [r7, #32]
 8002bd6:	f003 0308 	and.w	r3, r3, #8
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d00c      	beq.n	8002bf8 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8002bde:	697b      	ldr	r3, [r7, #20]
 8002be0:	f003 0310 	and.w	r3, r3, #16
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d007      	beq.n	8002bf8 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bea:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002bee:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	2210      	movs	r2, #16
 8002bf6:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8002bf8:	6a3b      	ldr	r3, [r7, #32]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d00b      	beq.n	8002c1a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	f003 0308 	and.w	r3, r3, #8
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d006      	beq.n	8002c1a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	2208      	movs	r2, #8
 8002c12:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8002c14:	6878      	ldr	r0, [r7, #4]
 8002c16:	f000 f930 	bl	8002e7a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8002c1a:	6a3b      	ldr	r3, [r7, #32]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d009      	beq.n	8002c38 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	68db      	ldr	r3, [r3, #12]
 8002c2a:	f003 0303 	and.w	r3, r3, #3
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d002      	beq.n	8002c38 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8002c32:	6878      	ldr	r0, [r7, #4]
 8002c34:	f7fe fff2 	bl	8001c1c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00c      	beq.n	8002c5c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d007      	beq.n	8002c5c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c4e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002c52:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	2210      	movs	r2, #16
 8002c5a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8002c5c:	6a3b      	ldr	r3, [r7, #32]
 8002c5e:	f003 0320 	and.w	r3, r3, #32
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d00b      	beq.n	8002c7e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	f003 0308 	and.w	r3, r3, #8
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d006      	beq.n	8002c7e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2208      	movs	r2, #8
 8002c76:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f000 f912 	bl	8002ea2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8002c7e:	6a3b      	ldr	r3, [r7, #32]
 8002c80:	f003 0310 	and.w	r3, r3, #16
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d009      	beq.n	8002c9c <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	f003 0303 	and.w	r3, r3, #3
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d002      	beq.n	8002c9c <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8002c96:	6878      	ldr	r0, [r7, #4]
 8002c98:	f000 f8f9 	bl	8002e8e <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8002c9c:	6a3b      	ldr	r3, [r7, #32]
 8002c9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d00b      	beq.n	8002cbe <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	f003 0310 	and.w	r3, r3, #16
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d006      	beq.n	8002cbe <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2210      	movs	r2, #16
 8002cb6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8002cb8:	6878      	ldr	r0, [r7, #4]
 8002cba:	f000 f8fc 	bl	8002eb6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8002cbe:	6a3b      	ldr	r3, [r7, #32]
 8002cc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d00b      	beq.n	8002ce0 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	f003 0308 	and.w	r3, r3, #8
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d006      	beq.n	8002ce0 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	2208      	movs	r2, #8
 8002cd8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8002cda:	6878      	ldr	r0, [r7, #4]
 8002cdc:	f000 f8f5 	bl	8002eca <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d07b      	beq.n	8002de2 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	f003 0304 	and.w	r3, r3, #4
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d072      	beq.n	8002dda <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002cf4:	6a3b      	ldr	r3, [r7, #32]
 8002cf6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d008      	beq.n	8002d10 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d003      	beq.n	8002d10 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8002d08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d0a:	f043 0301 	orr.w	r3, r3, #1
 8002d0e:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d10:	6a3b      	ldr	r3, [r7, #32]
 8002d12:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d008      	beq.n	8002d2c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d003      	beq.n	8002d2c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8002d24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d26:	f043 0302 	orr.w	r3, r3, #2
 8002d2a:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d2c:	6a3b      	ldr	r3, [r7, #32]
 8002d2e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d008      	beq.n	8002d48 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d003      	beq.n	8002d48 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8002d40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d42:	f043 0304 	orr.w	r3, r3, #4
 8002d46:	627b      	str	r3, [r7, #36]	@ 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d48:	6a3b      	ldr	r3, [r7, #32]
 8002d4a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d043      	beq.n	8002dda <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d03e      	beq.n	8002dda <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002d62:	2b60      	cmp	r3, #96	@ 0x60
 8002d64:	d02b      	beq.n	8002dbe <HAL_CAN_IRQHandler+0x32a>
 8002d66:	2b60      	cmp	r3, #96	@ 0x60
 8002d68:	d82e      	bhi.n	8002dc8 <HAL_CAN_IRQHandler+0x334>
 8002d6a:	2b50      	cmp	r3, #80	@ 0x50
 8002d6c:	d022      	beq.n	8002db4 <HAL_CAN_IRQHandler+0x320>
 8002d6e:	2b50      	cmp	r3, #80	@ 0x50
 8002d70:	d82a      	bhi.n	8002dc8 <HAL_CAN_IRQHandler+0x334>
 8002d72:	2b40      	cmp	r3, #64	@ 0x40
 8002d74:	d019      	beq.n	8002daa <HAL_CAN_IRQHandler+0x316>
 8002d76:	2b40      	cmp	r3, #64	@ 0x40
 8002d78:	d826      	bhi.n	8002dc8 <HAL_CAN_IRQHandler+0x334>
 8002d7a:	2b30      	cmp	r3, #48	@ 0x30
 8002d7c:	d010      	beq.n	8002da0 <HAL_CAN_IRQHandler+0x30c>
 8002d7e:	2b30      	cmp	r3, #48	@ 0x30
 8002d80:	d822      	bhi.n	8002dc8 <HAL_CAN_IRQHandler+0x334>
 8002d82:	2b10      	cmp	r3, #16
 8002d84:	d002      	beq.n	8002d8c <HAL_CAN_IRQHandler+0x2f8>
 8002d86:	2b20      	cmp	r3, #32
 8002d88:	d005      	beq.n	8002d96 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8002d8a:	e01d      	b.n	8002dc8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8002d8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d8e:	f043 0308 	orr.w	r3, r3, #8
 8002d92:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d94:	e019      	b.n	8002dca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8002d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d98:	f043 0310 	orr.w	r3, r3, #16
 8002d9c:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002d9e:	e014      	b.n	8002dca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8002da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002da2:	f043 0320 	orr.w	r3, r3, #32
 8002da6:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002da8:	e00f      	b.n	8002dca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8002daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002db0:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002db2:	e00a      	b.n	8002dca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8002db4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002db6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002dba:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002dbc:	e005      	b.n	8002dca <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8002dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 8002dc6:	e000      	b.n	8002dca <HAL_CAN_IRQHandler+0x336>
            break;
 8002dc8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	699a      	ldr	r2, [r3, #24]
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8002dd8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	2204      	movs	r2, #4
 8002de0:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8002de2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	d008      	beq.n	8002dfa <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002dec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dee:	431a      	orrs	r2, r3
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	625a      	str	r2, [r3, #36]	@ 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f000 f872 	bl	8002ede <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8002dfa:	bf00      	nop
 8002dfc:	3728      	adds	r7, #40	@ 0x28
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bd80      	pop	{r7, pc}

08002e02 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e02:	b480      	push	{r7}
 8002e04:	b083      	sub	sp, #12
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e16:	b480      	push	{r7}
 8002e18:	b083      	sub	sp, #12
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8002e1e:	bf00      	nop
 8002e20:	370c      	adds	r7, #12
 8002e22:	46bd      	mov	sp, r7
 8002e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e28:	4770      	bx	lr

08002e2a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8002e2a:	b480      	push	{r7}
 8002e2c:	b083      	sub	sp, #12
 8002e2e:	af00      	add	r7, sp, #0
 8002e30:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8002e32:	bf00      	nop
 8002e34:	370c      	adds	r7, #12
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr

08002e3e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e3e:	b480      	push	{r7}
 8002e40:	b083      	sub	sp, #12
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8002e46:	bf00      	nop
 8002e48:	370c      	adds	r7, #12
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e50:	4770      	bx	lr

08002e52 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b083      	sub	sp, #12
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e64:	4770      	bx	lr

08002e66 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8002e66:	b480      	push	{r7}
 8002e68:	b083      	sub	sp, #12
 8002e6a:	af00      	add	r7, sp, #0
 8002e6c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e78:	4770      	bx	lr

08002e7a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8002e7a:	b480      	push	{r7}
 8002e7c:	b083      	sub	sp, #12
 8002e7e:	af00      	add	r7, sp, #0
 8002e80:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8002e82:	bf00      	nop
 8002e84:	370c      	adds	r7, #12
 8002e86:	46bd      	mov	sp, r7
 8002e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8c:	4770      	bx	lr

08002e8e <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002e8e:	b480      	push	{r7}
 8002e90:	b083      	sub	sp, #12
 8002e92:	af00      	add	r7, sp, #0
 8002e94:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8002e96:	bf00      	nop
 8002e98:	370c      	adds	r7, #12
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea0:	4770      	bx	lr

08002ea2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8002ea2:	b480      	push	{r7}
 8002ea4:	b083      	sub	sp, #12
 8002ea6:	af00      	add	r7, sp, #0
 8002ea8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8002eaa:	bf00      	nop
 8002eac:	370c      	adds	r7, #12
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb4:	4770      	bx	lr

08002eb6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	b083      	sub	sp, #12
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8002ebe:	bf00      	nop
 8002ec0:	370c      	adds	r7, #12
 8002ec2:	46bd      	mov	sp, r7
 8002ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec8:	4770      	bx	lr

08002eca <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8002eca:	b480      	push	{r7}
 8002ecc:	b083      	sub	sp, #12
 8002ece:	af00      	add	r7, sp, #0
 8002ed0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b083      	sub	sp, #12
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8002ee6:	bf00      	nop
 8002ee8:	370c      	adds	r7, #12
 8002eea:	46bd      	mov	sp, r7
 8002eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ef0:	4770      	bx	lr
	...

08002ef4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b085      	sub	sp, #20
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	f003 0307 	and.w	r3, r3, #7
 8002f02:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f04:	4b0c      	ldr	r3, [pc, #48]	@ (8002f38 <__NVIC_SetPriorityGrouping+0x44>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f0a:	68ba      	ldr	r2, [r7, #8]
 8002f0c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f10:	4013      	ands	r3, r2
 8002f12:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f18:	68bb      	ldr	r3, [r7, #8]
 8002f1a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f1c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002f20:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002f24:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f26:	4a04      	ldr	r2, [pc, #16]	@ (8002f38 <__NVIC_SetPriorityGrouping+0x44>)
 8002f28:	68bb      	ldr	r3, [r7, #8]
 8002f2a:	60d3      	str	r3, [r2, #12]
}
 8002f2c:	bf00      	nop
 8002f2e:	3714      	adds	r7, #20
 8002f30:	46bd      	mov	sp, r7
 8002f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f36:	4770      	bx	lr
 8002f38:	e000ed00 	.word	0xe000ed00

08002f3c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f3c:	b480      	push	{r7}
 8002f3e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f40:	4b04      	ldr	r3, [pc, #16]	@ (8002f54 <__NVIC_GetPriorityGrouping+0x18>)
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	0a1b      	lsrs	r3, r3, #8
 8002f46:	f003 0307 	and.w	r3, r3, #7
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	46bd      	mov	sp, r7
 8002f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f52:	4770      	bx	lr
 8002f54:	e000ed00 	.word	0xe000ed00

08002f58 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b083      	sub	sp, #12
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	4603      	mov	r3, r0
 8002f60:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	db0b      	blt.n	8002f82 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f6a:	79fb      	ldrb	r3, [r7, #7]
 8002f6c:	f003 021f 	and.w	r2, r3, #31
 8002f70:	4907      	ldr	r1, [pc, #28]	@ (8002f90 <__NVIC_EnableIRQ+0x38>)
 8002f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	2001      	movs	r0, #1
 8002f7a:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002f82:	bf00      	nop
 8002f84:	370c      	adds	r7, #12
 8002f86:	46bd      	mov	sp, r7
 8002f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f8c:	4770      	bx	lr
 8002f8e:	bf00      	nop
 8002f90:	e000e100 	.word	0xe000e100

08002f94 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	4603      	mov	r3, r0
 8002f9c:	6039      	str	r1, [r7, #0]
 8002f9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fa0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	db0a      	blt.n	8002fbe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	490c      	ldr	r1, [pc, #48]	@ (8002fe0 <__NVIC_SetPriority+0x4c>)
 8002fae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fb2:	0112      	lsls	r2, r2, #4
 8002fb4:	b2d2      	uxtb	r2, r2
 8002fb6:	440b      	add	r3, r1
 8002fb8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fbc:	e00a      	b.n	8002fd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fbe:	683b      	ldr	r3, [r7, #0]
 8002fc0:	b2da      	uxtb	r2, r3
 8002fc2:	4908      	ldr	r1, [pc, #32]	@ (8002fe4 <__NVIC_SetPriority+0x50>)
 8002fc4:	79fb      	ldrb	r3, [r7, #7]
 8002fc6:	f003 030f 	and.w	r3, r3, #15
 8002fca:	3b04      	subs	r3, #4
 8002fcc:	0112      	lsls	r2, r2, #4
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	440b      	add	r3, r1
 8002fd2:	761a      	strb	r2, [r3, #24]
}
 8002fd4:	bf00      	nop
 8002fd6:	370c      	adds	r7, #12
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fde:	4770      	bx	lr
 8002fe0:	e000e100 	.word	0xe000e100
 8002fe4:	e000ed00 	.word	0xe000ed00

08002fe8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe8:	b480      	push	{r7}
 8002fea:	b089      	sub	sp, #36	@ 0x24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60f8      	str	r0, [r7, #12]
 8002ff0:	60b9      	str	r1, [r7, #8]
 8002ff2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ff4:	68fb      	ldr	r3, [r7, #12]
 8002ff6:	f003 0307 	and.w	r3, r3, #7
 8002ffa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ffc:	69fb      	ldr	r3, [r7, #28]
 8002ffe:	f1c3 0307 	rsb	r3, r3, #7
 8003002:	2b04      	cmp	r3, #4
 8003004:	bf28      	it	cs
 8003006:	2304      	movcs	r3, #4
 8003008:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800300a:	69fb      	ldr	r3, [r7, #28]
 800300c:	3304      	adds	r3, #4
 800300e:	2b06      	cmp	r3, #6
 8003010:	d902      	bls.n	8003018 <NVIC_EncodePriority+0x30>
 8003012:	69fb      	ldr	r3, [r7, #28]
 8003014:	3b03      	subs	r3, #3
 8003016:	e000      	b.n	800301a <NVIC_EncodePriority+0x32>
 8003018:	2300      	movs	r3, #0
 800301a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800301c:	f04f 32ff 	mov.w	r2, #4294967295
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	fa02 f303 	lsl.w	r3, r2, r3
 8003026:	43da      	mvns	r2, r3
 8003028:	68bb      	ldr	r3, [r7, #8]
 800302a:	401a      	ands	r2, r3
 800302c:	697b      	ldr	r3, [r7, #20]
 800302e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003030:	f04f 31ff 	mov.w	r1, #4294967295
 8003034:	697b      	ldr	r3, [r7, #20]
 8003036:	fa01 f303 	lsl.w	r3, r1, r3
 800303a:	43d9      	mvns	r1, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003040:	4313      	orrs	r3, r2
         );
}
 8003042:	4618      	mov	r0, r3
 8003044:	3724      	adds	r7, #36	@ 0x24
 8003046:	46bd      	mov	sp, r7
 8003048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800304c:	4770      	bx	lr
	...

08003050 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	3b01      	subs	r3, #1
 800305c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003060:	d301      	bcc.n	8003066 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003062:	2301      	movs	r3, #1
 8003064:	e00f      	b.n	8003086 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003066:	4a0a      	ldr	r2, [pc, #40]	@ (8003090 <SysTick_Config+0x40>)
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	3b01      	subs	r3, #1
 800306c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800306e:	210f      	movs	r1, #15
 8003070:	f04f 30ff 	mov.w	r0, #4294967295
 8003074:	f7ff ff8e 	bl	8002f94 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003078:	4b05      	ldr	r3, [pc, #20]	@ (8003090 <SysTick_Config+0x40>)
 800307a:	2200      	movs	r2, #0
 800307c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800307e:	4b04      	ldr	r3, [pc, #16]	@ (8003090 <SysTick_Config+0x40>)
 8003080:	2207      	movs	r2, #7
 8003082:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003084:	2300      	movs	r3, #0
}
 8003086:	4618      	mov	r0, r3
 8003088:	3708      	adds	r7, #8
 800308a:	46bd      	mov	sp, r7
 800308c:	bd80      	pop	{r7, pc}
 800308e:	bf00      	nop
 8003090:	e000e010 	.word	0xe000e010

08003094 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b082      	sub	sp, #8
 8003098:	af00      	add	r7, sp, #0
 800309a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	f7ff ff29 	bl	8002ef4 <__NVIC_SetPriorityGrouping>
}
 80030a2:	bf00      	nop
 80030a4:	3708      	adds	r7, #8
 80030a6:	46bd      	mov	sp, r7
 80030a8:	bd80      	pop	{r7, pc}

080030aa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80030aa:	b580      	push	{r7, lr}
 80030ac:	b086      	sub	sp, #24
 80030ae:	af00      	add	r7, sp, #0
 80030b0:	4603      	mov	r3, r0
 80030b2:	60b9      	str	r1, [r7, #8]
 80030b4:	607a      	str	r2, [r7, #4]
 80030b6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80030b8:	2300      	movs	r3, #0
 80030ba:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80030bc:	f7ff ff3e 	bl	8002f3c <__NVIC_GetPriorityGrouping>
 80030c0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030c2:	687a      	ldr	r2, [r7, #4]
 80030c4:	68b9      	ldr	r1, [r7, #8]
 80030c6:	6978      	ldr	r0, [r7, #20]
 80030c8:	f7ff ff8e 	bl	8002fe8 <NVIC_EncodePriority>
 80030cc:	4602      	mov	r2, r0
 80030ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030d2:	4611      	mov	r1, r2
 80030d4:	4618      	mov	r0, r3
 80030d6:	f7ff ff5d 	bl	8002f94 <__NVIC_SetPriority>
}
 80030da:	bf00      	nop
 80030dc:	3718      	adds	r7, #24
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}

080030e2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030e2:	b580      	push	{r7, lr}
 80030e4:	b082      	sub	sp, #8
 80030e6:	af00      	add	r7, sp, #0
 80030e8:	4603      	mov	r3, r0
 80030ea:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030f0:	4618      	mov	r0, r3
 80030f2:	f7ff ff31 	bl	8002f58 <__NVIC_EnableIRQ>
}
 80030f6:	bf00      	nop
 80030f8:	3708      	adds	r7, #8
 80030fa:	46bd      	mov	sp, r7
 80030fc:	bd80      	pop	{r7, pc}

080030fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030fe:	b580      	push	{r7, lr}
 8003100:	b082      	sub	sp, #8
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003106:	6878      	ldr	r0, [r7, #4]
 8003108:	f7ff ffa2 	bl	8003050 <SysTick_Config>
 800310c:	4603      	mov	r3, r0
}
 800310e:	4618      	mov	r0, r3
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
	...

08003118 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003118:	b480      	push	{r7}
 800311a:	b089      	sub	sp, #36	@ 0x24
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
 8003120:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003122:	2300      	movs	r3, #0
 8003124:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003126:	2300      	movs	r3, #0
 8003128:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800312a:	2300      	movs	r3, #0
 800312c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800312e:	2300      	movs	r3, #0
 8003130:	61fb      	str	r3, [r7, #28]
 8003132:	e165      	b.n	8003400 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003134:	2201      	movs	r2, #1
 8003136:	69fb      	ldr	r3, [r7, #28]
 8003138:	fa02 f303 	lsl.w	r3, r2, r3
 800313c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800313e:	683b      	ldr	r3, [r7, #0]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	697a      	ldr	r2, [r7, #20]
 8003144:	4013      	ands	r3, r2
 8003146:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003148:	693a      	ldr	r2, [r7, #16]
 800314a:	697b      	ldr	r3, [r7, #20]
 800314c:	429a      	cmp	r2, r3
 800314e:	f040 8154 	bne.w	80033fa <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f003 0303 	and.w	r3, r3, #3
 800315a:	2b01      	cmp	r3, #1
 800315c:	d005      	beq.n	800316a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003166:	2b02      	cmp	r3, #2
 8003168:	d130      	bne.n	80031cc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003170:	69fb      	ldr	r3, [r7, #28]
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	2203      	movs	r2, #3
 8003176:	fa02 f303 	lsl.w	r3, r2, r3
 800317a:	43db      	mvns	r3, r3
 800317c:	69ba      	ldr	r2, [r7, #24]
 800317e:	4013      	ands	r3, r2
 8003180:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	68da      	ldr	r2, [r3, #12]
 8003186:	69fb      	ldr	r3, [r7, #28]
 8003188:	005b      	lsls	r3, r3, #1
 800318a:	fa02 f303 	lsl.w	r3, r2, r3
 800318e:	69ba      	ldr	r2, [r7, #24]
 8003190:	4313      	orrs	r3, r2
 8003192:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	69ba      	ldr	r2, [r7, #24]
 8003198:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80031a0:	2201      	movs	r2, #1
 80031a2:	69fb      	ldr	r3, [r7, #28]
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	43db      	mvns	r3, r3
 80031aa:	69ba      	ldr	r2, [r7, #24]
 80031ac:	4013      	ands	r3, r2
 80031ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031b0:	683b      	ldr	r3, [r7, #0]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	091b      	lsrs	r3, r3, #4
 80031b6:	f003 0201 	and.w	r2, r3, #1
 80031ba:	69fb      	ldr	r3, [r7, #28]
 80031bc:	fa02 f303 	lsl.w	r3, r2, r3
 80031c0:	69ba      	ldr	r2, [r7, #24]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	69ba      	ldr	r2, [r7, #24]
 80031ca:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031cc:	683b      	ldr	r3, [r7, #0]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	f003 0303 	and.w	r3, r3, #3
 80031d4:	2b03      	cmp	r3, #3
 80031d6:	d017      	beq.n	8003208 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	68db      	ldr	r3, [r3, #12]
 80031dc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	2203      	movs	r2, #3
 80031e4:	fa02 f303 	lsl.w	r3, r2, r3
 80031e8:	43db      	mvns	r3, r3
 80031ea:	69ba      	ldr	r2, [r7, #24]
 80031ec:	4013      	ands	r3, r2
 80031ee:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	689a      	ldr	r2, [r3, #8]
 80031f4:	69fb      	ldr	r3, [r7, #28]
 80031f6:	005b      	lsls	r3, r3, #1
 80031f8:	fa02 f303 	lsl.w	r3, r2, r3
 80031fc:	69ba      	ldr	r2, [r7, #24]
 80031fe:	4313      	orrs	r3, r2
 8003200:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	69ba      	ldr	r2, [r7, #24]
 8003206:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f003 0303 	and.w	r3, r3, #3
 8003210:	2b02      	cmp	r3, #2
 8003212:	d123      	bne.n	800325c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003214:	69fb      	ldr	r3, [r7, #28]
 8003216:	08da      	lsrs	r2, r3, #3
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	3208      	adds	r2, #8
 800321c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003220:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003222:	69fb      	ldr	r3, [r7, #28]
 8003224:	f003 0307 	and.w	r3, r3, #7
 8003228:	009b      	lsls	r3, r3, #2
 800322a:	220f      	movs	r2, #15
 800322c:	fa02 f303 	lsl.w	r3, r2, r3
 8003230:	43db      	mvns	r3, r3
 8003232:	69ba      	ldr	r2, [r7, #24]
 8003234:	4013      	ands	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003238:	683b      	ldr	r3, [r7, #0]
 800323a:	691a      	ldr	r2, [r3, #16]
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	fa02 f303 	lsl.w	r3, r2, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4313      	orrs	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800324e:	69fb      	ldr	r3, [r7, #28]
 8003250:	08da      	lsrs	r2, r3, #3
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	3208      	adds	r2, #8
 8003256:	69b9      	ldr	r1, [r7, #24]
 8003258:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003262:	69fb      	ldr	r3, [r7, #28]
 8003264:	005b      	lsls	r3, r3, #1
 8003266:	2203      	movs	r2, #3
 8003268:	fa02 f303 	lsl.w	r3, r2, r3
 800326c:	43db      	mvns	r3, r3
 800326e:	69ba      	ldr	r2, [r7, #24]
 8003270:	4013      	ands	r3, r2
 8003272:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003274:	683b      	ldr	r3, [r7, #0]
 8003276:	685b      	ldr	r3, [r3, #4]
 8003278:	f003 0203 	and.w	r2, r3, #3
 800327c:	69fb      	ldr	r3, [r7, #28]
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	fa02 f303 	lsl.w	r3, r2, r3
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	4313      	orrs	r3, r2
 8003288:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	69ba      	ldr	r2, [r7, #24]
 800328e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	685b      	ldr	r3, [r3, #4]
 8003294:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 80ae 	beq.w	80033fa <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800329e:	2300      	movs	r3, #0
 80032a0:	60fb      	str	r3, [r7, #12]
 80032a2:	4b5d      	ldr	r3, [pc, #372]	@ (8003418 <HAL_GPIO_Init+0x300>)
 80032a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032a6:	4a5c      	ldr	r2, [pc, #368]	@ (8003418 <HAL_GPIO_Init+0x300>)
 80032a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80032ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80032ae:	4b5a      	ldr	r3, [pc, #360]	@ (8003418 <HAL_GPIO_Init+0x300>)
 80032b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80032b6:	60fb      	str	r3, [r7, #12]
 80032b8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032ba:	4a58      	ldr	r2, [pc, #352]	@ (800341c <HAL_GPIO_Init+0x304>)
 80032bc:	69fb      	ldr	r3, [r7, #28]
 80032be:	089b      	lsrs	r3, r3, #2
 80032c0:	3302      	adds	r3, #2
 80032c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f003 0303 	and.w	r3, r3, #3
 80032ce:	009b      	lsls	r3, r3, #2
 80032d0:	220f      	movs	r2, #15
 80032d2:	fa02 f303 	lsl.w	r3, r2, r3
 80032d6:	43db      	mvns	r3, r3
 80032d8:	69ba      	ldr	r2, [r7, #24]
 80032da:	4013      	ands	r3, r2
 80032dc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	4a4f      	ldr	r2, [pc, #316]	@ (8003420 <HAL_GPIO_Init+0x308>)
 80032e2:	4293      	cmp	r3, r2
 80032e4:	d025      	beq.n	8003332 <HAL_GPIO_Init+0x21a>
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	4a4e      	ldr	r2, [pc, #312]	@ (8003424 <HAL_GPIO_Init+0x30c>)
 80032ea:	4293      	cmp	r3, r2
 80032ec:	d01f      	beq.n	800332e <HAL_GPIO_Init+0x216>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	4a4d      	ldr	r2, [pc, #308]	@ (8003428 <HAL_GPIO_Init+0x310>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d019      	beq.n	800332a <HAL_GPIO_Init+0x212>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	4a4c      	ldr	r2, [pc, #304]	@ (800342c <HAL_GPIO_Init+0x314>)
 80032fa:	4293      	cmp	r3, r2
 80032fc:	d013      	beq.n	8003326 <HAL_GPIO_Init+0x20e>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	4a4b      	ldr	r2, [pc, #300]	@ (8003430 <HAL_GPIO_Init+0x318>)
 8003302:	4293      	cmp	r3, r2
 8003304:	d00d      	beq.n	8003322 <HAL_GPIO_Init+0x20a>
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	4a4a      	ldr	r2, [pc, #296]	@ (8003434 <HAL_GPIO_Init+0x31c>)
 800330a:	4293      	cmp	r3, r2
 800330c:	d007      	beq.n	800331e <HAL_GPIO_Init+0x206>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	4a49      	ldr	r2, [pc, #292]	@ (8003438 <HAL_GPIO_Init+0x320>)
 8003312:	4293      	cmp	r3, r2
 8003314:	d101      	bne.n	800331a <HAL_GPIO_Init+0x202>
 8003316:	2306      	movs	r3, #6
 8003318:	e00c      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 800331a:	2307      	movs	r3, #7
 800331c:	e00a      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 800331e:	2305      	movs	r3, #5
 8003320:	e008      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 8003322:	2304      	movs	r3, #4
 8003324:	e006      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 8003326:	2303      	movs	r3, #3
 8003328:	e004      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 800332a:	2302      	movs	r3, #2
 800332c:	e002      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 800332e:	2301      	movs	r3, #1
 8003330:	e000      	b.n	8003334 <HAL_GPIO_Init+0x21c>
 8003332:	2300      	movs	r3, #0
 8003334:	69fa      	ldr	r2, [r7, #28]
 8003336:	f002 0203 	and.w	r2, r2, #3
 800333a:	0092      	lsls	r2, r2, #2
 800333c:	4093      	lsls	r3, r2
 800333e:	69ba      	ldr	r2, [r7, #24]
 8003340:	4313      	orrs	r3, r2
 8003342:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003344:	4935      	ldr	r1, [pc, #212]	@ (800341c <HAL_GPIO_Init+0x304>)
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	089b      	lsrs	r3, r3, #2
 800334a:	3302      	adds	r3, #2
 800334c:	69ba      	ldr	r2, [r7, #24]
 800334e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003352:	4b3a      	ldr	r3, [pc, #232]	@ (800343c <HAL_GPIO_Init+0x324>)
 8003354:	689b      	ldr	r3, [r3, #8]
 8003356:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	43db      	mvns	r3, r3
 800335c:	69ba      	ldr	r2, [r7, #24]
 800335e:	4013      	ands	r3, r2
 8003360:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	685b      	ldr	r3, [r3, #4]
 8003366:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800336a:	2b00      	cmp	r3, #0
 800336c:	d003      	beq.n	8003376 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800336e:	69ba      	ldr	r2, [r7, #24]
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	4313      	orrs	r3, r2
 8003374:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003376:	4a31      	ldr	r2, [pc, #196]	@ (800343c <HAL_GPIO_Init+0x324>)
 8003378:	69bb      	ldr	r3, [r7, #24]
 800337a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800337c:	4b2f      	ldr	r3, [pc, #188]	@ (800343c <HAL_GPIO_Init+0x324>)
 800337e:	68db      	ldr	r3, [r3, #12]
 8003380:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003382:	693b      	ldr	r3, [r7, #16]
 8003384:	43db      	mvns	r3, r3
 8003386:	69ba      	ldr	r2, [r7, #24]
 8003388:	4013      	ands	r3, r2
 800338a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800338c:	683b      	ldr	r3, [r7, #0]
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003394:	2b00      	cmp	r3, #0
 8003396:	d003      	beq.n	80033a0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8003398:	69ba      	ldr	r2, [r7, #24]
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	4313      	orrs	r3, r2
 800339e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80033a0:	4a26      	ldr	r2, [pc, #152]	@ (800343c <HAL_GPIO_Init+0x324>)
 80033a2:	69bb      	ldr	r3, [r7, #24]
 80033a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80033a6:	4b25      	ldr	r3, [pc, #148]	@ (800343c <HAL_GPIO_Init+0x324>)
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033ac:	693b      	ldr	r3, [r7, #16]
 80033ae:	43db      	mvns	r3, r3
 80033b0:	69ba      	ldr	r2, [r7, #24]
 80033b2:	4013      	ands	r3, r2
 80033b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d003      	beq.n	80033ca <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80033c2:	69ba      	ldr	r2, [r7, #24]
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	4313      	orrs	r3, r2
 80033c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80033ca:	4a1c      	ldr	r2, [pc, #112]	@ (800343c <HAL_GPIO_Init+0x324>)
 80033cc:	69bb      	ldr	r3, [r7, #24]
 80033ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80033d0:	4b1a      	ldr	r3, [pc, #104]	@ (800343c <HAL_GPIO_Init+0x324>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80033d6:	693b      	ldr	r3, [r7, #16]
 80033d8:	43db      	mvns	r3, r3
 80033da:	69ba      	ldr	r2, [r7, #24]
 80033dc:	4013      	ands	r3, r2
 80033de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033e0:	683b      	ldr	r3, [r7, #0]
 80033e2:	685b      	ldr	r3, [r3, #4]
 80033e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d003      	beq.n	80033f4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80033ec:	69ba      	ldr	r2, [r7, #24]
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80033f4:	4a11      	ldr	r2, [pc, #68]	@ (800343c <HAL_GPIO_Init+0x324>)
 80033f6:	69bb      	ldr	r3, [r7, #24]
 80033f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033fa:	69fb      	ldr	r3, [r7, #28]
 80033fc:	3301      	adds	r3, #1
 80033fe:	61fb      	str	r3, [r7, #28]
 8003400:	69fb      	ldr	r3, [r7, #28]
 8003402:	2b0f      	cmp	r3, #15
 8003404:	f67f ae96 	bls.w	8003134 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003408:	bf00      	nop
 800340a:	bf00      	nop
 800340c:	3724      	adds	r7, #36	@ 0x24
 800340e:	46bd      	mov	sp, r7
 8003410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003414:	4770      	bx	lr
 8003416:	bf00      	nop
 8003418:	40023800 	.word	0x40023800
 800341c:	40013800 	.word	0x40013800
 8003420:	40020000 	.word	0x40020000
 8003424:	40020400 	.word	0x40020400
 8003428:	40020800 	.word	0x40020800
 800342c:	40020c00 	.word	0x40020c00
 8003430:	40021000 	.word	0x40021000
 8003434:	40021400 	.word	0x40021400
 8003438:	40021800 	.word	0x40021800
 800343c:	40013c00 	.word	0x40013c00

08003440 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	807b      	strh	r3, [r7, #2]
 800344c:	4613      	mov	r3, r2
 800344e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003450:	787b      	ldrb	r3, [r7, #1]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d003      	beq.n	800345e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003456:	887a      	ldrh	r2, [r7, #2]
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800345c:	e003      	b.n	8003466 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800345e:	887b      	ldrh	r3, [r7, #2]
 8003460:	041a      	lsls	r2, r3, #16
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	619a      	str	r2, [r3, #24]
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
	...

08003474 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800347a:	2300      	movs	r3, #0
 800347c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800347e:	2300      	movs	r3, #0
 8003480:	603b      	str	r3, [r7, #0]
 8003482:	4b20      	ldr	r3, [pc, #128]	@ (8003504 <HAL_PWREx_EnableOverDrive+0x90>)
 8003484:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003486:	4a1f      	ldr	r2, [pc, #124]	@ (8003504 <HAL_PWREx_EnableOverDrive+0x90>)
 8003488:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800348c:	6413      	str	r3, [r2, #64]	@ 0x40
 800348e:	4b1d      	ldr	r3, [pc, #116]	@ (8003504 <HAL_PWREx_EnableOverDrive+0x90>)
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003496:	603b      	str	r3, [r7, #0]
 8003498:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800349a:	4b1b      	ldr	r3, [pc, #108]	@ (8003508 <HAL_PWREx_EnableOverDrive+0x94>)
 800349c:	2201      	movs	r2, #1
 800349e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034a0:	f7fe ff62 	bl	8002368 <HAL_GetTick>
 80034a4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80034a6:	e009      	b.n	80034bc <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80034a8:	f7fe ff5e 	bl	8002368 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034b6:	d901      	bls.n	80034bc <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80034b8:	2303      	movs	r3, #3
 80034ba:	e01f      	b.n	80034fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80034bc:	4b13      	ldr	r3, [pc, #76]	@ (800350c <HAL_PWREx_EnableOverDrive+0x98>)
 80034be:	685b      	ldr	r3, [r3, #4]
 80034c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034c8:	d1ee      	bne.n	80034a8 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80034ca:	4b11      	ldr	r3, [pc, #68]	@ (8003510 <HAL_PWREx_EnableOverDrive+0x9c>)
 80034cc:	2201      	movs	r2, #1
 80034ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80034d0:	f7fe ff4a 	bl	8002368 <HAL_GetTick>
 80034d4:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80034d6:	e009      	b.n	80034ec <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80034d8:	f7fe ff46 	bl	8002368 <HAL_GetTick>
 80034dc:	4602      	mov	r2, r0
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	1ad3      	subs	r3, r2, r3
 80034e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034e6:	d901      	bls.n	80034ec <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80034e8:	2303      	movs	r3, #3
 80034ea:	e007      	b.n	80034fc <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80034ec:	4b07      	ldr	r3, [pc, #28]	@ (800350c <HAL_PWREx_EnableOverDrive+0x98>)
 80034ee:	685b      	ldr	r3, [r3, #4]
 80034f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034f4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80034f8:	d1ee      	bne.n	80034d8 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3708      	adds	r7, #8
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}
 8003504:	40023800 	.word	0x40023800
 8003508:	420e0040 	.word	0x420e0040
 800350c:	40007000 	.word	0x40007000
 8003510:	420e0044 	.word	0x420e0044

08003514 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b084      	sub	sp, #16
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	2b00      	cmp	r3, #0
 8003522:	d101      	bne.n	8003528 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e0cc      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003528:	4b68      	ldr	r3, [pc, #416]	@ (80036cc <HAL_RCC_ClockConfig+0x1b8>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f003 030f 	and.w	r3, r3, #15
 8003530:	683a      	ldr	r2, [r7, #0]
 8003532:	429a      	cmp	r2, r3
 8003534:	d90c      	bls.n	8003550 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003536:	4b65      	ldr	r3, [pc, #404]	@ (80036cc <HAL_RCC_ClockConfig+0x1b8>)
 8003538:	683a      	ldr	r2, [r7, #0]
 800353a:	b2d2      	uxtb	r2, r2
 800353c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800353e:	4b63      	ldr	r3, [pc, #396]	@ (80036cc <HAL_RCC_ClockConfig+0x1b8>)
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 030f 	and.w	r3, r3, #15
 8003546:	683a      	ldr	r2, [r7, #0]
 8003548:	429a      	cmp	r2, r3
 800354a:	d001      	beq.n	8003550 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	e0b8      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0302 	and.w	r3, r3, #2
 8003558:	2b00      	cmp	r3, #0
 800355a:	d020      	beq.n	800359e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003568:	4b59      	ldr	r3, [pc, #356]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 800356a:	689b      	ldr	r3, [r3, #8]
 800356c:	4a58      	ldr	r2, [pc, #352]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 800356e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003572:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 0308 	and.w	r3, r3, #8
 800357c:	2b00      	cmp	r3, #0
 800357e:	d005      	beq.n	800358c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003580:	4b53      	ldr	r3, [pc, #332]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	4a52      	ldr	r2, [pc, #328]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003586:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800358a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800358c:	4b50      	ldr	r3, [pc, #320]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	494d      	ldr	r1, [pc, #308]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 800359a:	4313      	orrs	r3, r2
 800359c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0301 	and.w	r3, r3, #1
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d044      	beq.n	8003634 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d107      	bne.n	80035c2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80035b2:	4b47      	ldr	r3, [pc, #284]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d119      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035be:	2301      	movs	r3, #1
 80035c0:	e07f      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	685b      	ldr	r3, [r3, #4]
 80035c6:	2b02      	cmp	r3, #2
 80035c8:	d003      	beq.n	80035d2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80035ce:	2b03      	cmp	r3, #3
 80035d0:	d107      	bne.n	80035e2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80035d2:	4b3f      	ldr	r3, [pc, #252]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d109      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	e06f      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035e2:	4b3b      	ldr	r3, [pc, #236]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f003 0302 	and.w	r3, r3, #2
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d101      	bne.n	80035f2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035ee:	2301      	movs	r3, #1
 80035f0:	e067      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035f2:	4b37      	ldr	r3, [pc, #220]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f023 0203 	bic.w	r2, r3, #3
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	4934      	ldr	r1, [pc, #208]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003600:	4313      	orrs	r3, r2
 8003602:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003604:	f7fe feb0 	bl	8002368 <HAL_GetTick>
 8003608:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800360a:	e00a      	b.n	8003622 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800360c:	f7fe feac 	bl	8002368 <HAL_GetTick>
 8003610:	4602      	mov	r2, r0
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	f241 3288 	movw	r2, #5000	@ 0x1388
 800361a:	4293      	cmp	r3, r2
 800361c:	d901      	bls.n	8003622 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800361e:	2303      	movs	r3, #3
 8003620:	e04f      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003622:	4b2b      	ldr	r3, [pc, #172]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003624:	689b      	ldr	r3, [r3, #8]
 8003626:	f003 020c 	and.w	r2, r3, #12
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	009b      	lsls	r3, r3, #2
 8003630:	429a      	cmp	r2, r3
 8003632:	d1eb      	bne.n	800360c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003634:	4b25      	ldr	r3, [pc, #148]	@ (80036cc <HAL_RCC_ClockConfig+0x1b8>)
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	f003 030f 	and.w	r3, r3, #15
 800363c:	683a      	ldr	r2, [r7, #0]
 800363e:	429a      	cmp	r2, r3
 8003640:	d20c      	bcs.n	800365c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003642:	4b22      	ldr	r3, [pc, #136]	@ (80036cc <HAL_RCC_ClockConfig+0x1b8>)
 8003644:	683a      	ldr	r2, [r7, #0]
 8003646:	b2d2      	uxtb	r2, r2
 8003648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800364a:	4b20      	ldr	r3, [pc, #128]	@ (80036cc <HAL_RCC_ClockConfig+0x1b8>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	429a      	cmp	r2, r3
 8003656:	d001      	beq.n	800365c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e032      	b.n	80036c2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0304 	and.w	r3, r3, #4
 8003664:	2b00      	cmp	r3, #0
 8003666:	d008      	beq.n	800367a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003668:	4b19      	ldr	r3, [pc, #100]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	4916      	ldr	r1, [pc, #88]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003676:	4313      	orrs	r3, r2
 8003678:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f003 0308 	and.w	r3, r3, #8
 8003682:	2b00      	cmp	r3, #0
 8003684:	d009      	beq.n	800369a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003686:	4b12      	ldr	r3, [pc, #72]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	00db      	lsls	r3, r3, #3
 8003694:	490e      	ldr	r1, [pc, #56]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 8003696:	4313      	orrs	r3, r2
 8003698:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800369a:	f000 f855 	bl	8003748 <HAL_RCC_GetSysClockFreq>
 800369e:	4602      	mov	r2, r0
 80036a0:	4b0b      	ldr	r3, [pc, #44]	@ (80036d0 <HAL_RCC_ClockConfig+0x1bc>)
 80036a2:	689b      	ldr	r3, [r3, #8]
 80036a4:	091b      	lsrs	r3, r3, #4
 80036a6:	f003 030f 	and.w	r3, r3, #15
 80036aa:	490a      	ldr	r1, [pc, #40]	@ (80036d4 <HAL_RCC_ClockConfig+0x1c0>)
 80036ac:	5ccb      	ldrb	r3, [r1, r3]
 80036ae:	fa22 f303 	lsr.w	r3, r2, r3
 80036b2:	4a09      	ldr	r2, [pc, #36]	@ (80036d8 <HAL_RCC_ClockConfig+0x1c4>)
 80036b4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80036b6:	4b09      	ldr	r3, [pc, #36]	@ (80036dc <HAL_RCC_ClockConfig+0x1c8>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4618      	mov	r0, r3
 80036bc:	f7fe fe10 	bl	80022e0 <HAL_InitTick>

  return HAL_OK;
 80036c0:	2300      	movs	r3, #0
}
 80036c2:	4618      	mov	r0, r3
 80036c4:	3710      	adds	r7, #16
 80036c6:	46bd      	mov	sp, r7
 80036c8:	bd80      	pop	{r7, pc}
 80036ca:	bf00      	nop
 80036cc:	40023c00 	.word	0x40023c00
 80036d0:	40023800 	.word	0x40023800
 80036d4:	08007c54 	.word	0x08007c54
 80036d8:	20000018 	.word	0x20000018
 80036dc:	2000001c 	.word	0x2000001c

080036e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80036e0:	b480      	push	{r7}
 80036e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80036e4:	4b03      	ldr	r3, [pc, #12]	@ (80036f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80036e6:	681b      	ldr	r3, [r3, #0]
}
 80036e8:	4618      	mov	r0, r3
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr
 80036f2:	bf00      	nop
 80036f4:	20000018 	.word	0x20000018

080036f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80036fc:	f7ff fff0 	bl	80036e0 <HAL_RCC_GetHCLKFreq>
 8003700:	4602      	mov	r2, r0
 8003702:	4b05      	ldr	r3, [pc, #20]	@ (8003718 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003704:	689b      	ldr	r3, [r3, #8]
 8003706:	0a9b      	lsrs	r3, r3, #10
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	4903      	ldr	r1, [pc, #12]	@ (800371c <HAL_RCC_GetPCLK1Freq+0x24>)
 800370e:	5ccb      	ldrb	r3, [r1, r3]
 8003710:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003714:	4618      	mov	r0, r3
 8003716:	bd80      	pop	{r7, pc}
 8003718:	40023800 	.word	0x40023800
 800371c:	08007c64 	.word	0x08007c64

08003720 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003720:	b580      	push	{r7, lr}
 8003722:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003724:	f7ff ffdc 	bl	80036e0 <HAL_RCC_GetHCLKFreq>
 8003728:	4602      	mov	r2, r0
 800372a:	4b05      	ldr	r3, [pc, #20]	@ (8003740 <HAL_RCC_GetPCLK2Freq+0x20>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	0b5b      	lsrs	r3, r3, #13
 8003730:	f003 0307 	and.w	r3, r3, #7
 8003734:	4903      	ldr	r1, [pc, #12]	@ (8003744 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003736:	5ccb      	ldrb	r3, [r1, r3]
 8003738:	fa22 f303 	lsr.w	r3, r2, r3
}
 800373c:	4618      	mov	r0, r3
 800373e:	bd80      	pop	{r7, pc}
 8003740:	40023800 	.word	0x40023800
 8003744:	08007c64 	.word	0x08007c64

08003748 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003748:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800374c:	b0ae      	sub	sp, #184	@ 0xb8
 800374e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003750:	2300      	movs	r3, #0
 8003752:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 800375c:	2300      	movs	r3, #0
 800375e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8003762:	2300      	movs	r3, #0
 8003764:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8003768:	2300      	movs	r3, #0
 800376a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800376e:	4bcb      	ldr	r3, [pc, #812]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003770:	689b      	ldr	r3, [r3, #8]
 8003772:	f003 030c 	and.w	r3, r3, #12
 8003776:	2b0c      	cmp	r3, #12
 8003778:	f200 8206 	bhi.w	8003b88 <HAL_RCC_GetSysClockFreq+0x440>
 800377c:	a201      	add	r2, pc, #4	@ (adr r2, 8003784 <HAL_RCC_GetSysClockFreq+0x3c>)
 800377e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003782:	bf00      	nop
 8003784:	080037b9 	.word	0x080037b9
 8003788:	08003b89 	.word	0x08003b89
 800378c:	08003b89 	.word	0x08003b89
 8003790:	08003b89 	.word	0x08003b89
 8003794:	080037c1 	.word	0x080037c1
 8003798:	08003b89 	.word	0x08003b89
 800379c:	08003b89 	.word	0x08003b89
 80037a0:	08003b89 	.word	0x08003b89
 80037a4:	080037c9 	.word	0x080037c9
 80037a8:	08003b89 	.word	0x08003b89
 80037ac:	08003b89 	.word	0x08003b89
 80037b0:	08003b89 	.word	0x08003b89
 80037b4:	080039b9 	.word	0x080039b9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80037b8:	4bb9      	ldr	r3, [pc, #740]	@ (8003aa0 <HAL_RCC_GetSysClockFreq+0x358>)
 80037ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80037be:	e1e7      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80037c0:	4bb8      	ldr	r3, [pc, #736]	@ (8003aa4 <HAL_RCC_GetSysClockFreq+0x35c>)
 80037c2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80037c6:	e1e3      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80037c8:	4bb4      	ldr	r3, [pc, #720]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80037ca:	685b      	ldr	r3, [r3, #4]
 80037cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80037d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80037d4:	4bb1      	ldr	r3, [pc, #708]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d071      	beq.n	80038c4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80037e0:	4bae      	ldr	r3, [pc, #696]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80037e2:	685b      	ldr	r3, [r3, #4]
 80037e4:	099b      	lsrs	r3, r3, #6
 80037e6:	2200      	movs	r2, #0
 80037e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80037ec:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80037f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80037f4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80037f8:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80037fc:	2300      	movs	r3, #0
 80037fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003802:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003806:	4622      	mov	r2, r4
 8003808:	462b      	mov	r3, r5
 800380a:	f04f 0000 	mov.w	r0, #0
 800380e:	f04f 0100 	mov.w	r1, #0
 8003812:	0159      	lsls	r1, r3, #5
 8003814:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003818:	0150      	lsls	r0, r2, #5
 800381a:	4602      	mov	r2, r0
 800381c:	460b      	mov	r3, r1
 800381e:	4621      	mov	r1, r4
 8003820:	1a51      	subs	r1, r2, r1
 8003822:	6439      	str	r1, [r7, #64]	@ 0x40
 8003824:	4629      	mov	r1, r5
 8003826:	eb63 0301 	sbc.w	r3, r3, r1
 800382a:	647b      	str	r3, [r7, #68]	@ 0x44
 800382c:	f04f 0200 	mov.w	r2, #0
 8003830:	f04f 0300 	mov.w	r3, #0
 8003834:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003838:	4649      	mov	r1, r9
 800383a:	018b      	lsls	r3, r1, #6
 800383c:	4641      	mov	r1, r8
 800383e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003842:	4641      	mov	r1, r8
 8003844:	018a      	lsls	r2, r1, #6
 8003846:	4641      	mov	r1, r8
 8003848:	1a51      	subs	r1, r2, r1
 800384a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800384c:	4649      	mov	r1, r9
 800384e:	eb63 0301 	sbc.w	r3, r3, r1
 8003852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003854:	f04f 0200 	mov.w	r2, #0
 8003858:	f04f 0300 	mov.w	r3, #0
 800385c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8003860:	4649      	mov	r1, r9
 8003862:	00cb      	lsls	r3, r1, #3
 8003864:	4641      	mov	r1, r8
 8003866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800386a:	4641      	mov	r1, r8
 800386c:	00ca      	lsls	r2, r1, #3
 800386e:	4610      	mov	r0, r2
 8003870:	4619      	mov	r1, r3
 8003872:	4603      	mov	r3, r0
 8003874:	4622      	mov	r2, r4
 8003876:	189b      	adds	r3, r3, r2
 8003878:	633b      	str	r3, [r7, #48]	@ 0x30
 800387a:	462b      	mov	r3, r5
 800387c:	460a      	mov	r2, r1
 800387e:	eb42 0303 	adc.w	r3, r2, r3
 8003882:	637b      	str	r3, [r7, #52]	@ 0x34
 8003884:	f04f 0200 	mov.w	r2, #0
 8003888:	f04f 0300 	mov.w	r3, #0
 800388c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003890:	4629      	mov	r1, r5
 8003892:	024b      	lsls	r3, r1, #9
 8003894:	4621      	mov	r1, r4
 8003896:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800389a:	4621      	mov	r1, r4
 800389c:	024a      	lsls	r2, r1, #9
 800389e:	4610      	mov	r0, r2
 80038a0:	4619      	mov	r1, r3
 80038a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80038a6:	2200      	movs	r2, #0
 80038a8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80038ac:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80038b0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 80038b4:	f7fd f998 	bl	8000be8 <__aeabi_uldivmod>
 80038b8:	4602      	mov	r2, r0
 80038ba:	460b      	mov	r3, r1
 80038bc:	4613      	mov	r3, r2
 80038be:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80038c2:	e067      	b.n	8003994 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80038c4:	4b75      	ldr	r3, [pc, #468]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80038c6:	685b      	ldr	r3, [r3, #4]
 80038c8:	099b      	lsrs	r3, r3, #6
 80038ca:	2200      	movs	r2, #0
 80038cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80038d0:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 80038d4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80038d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80038de:	2300      	movs	r3, #0
 80038e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80038e2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80038e6:	4622      	mov	r2, r4
 80038e8:	462b      	mov	r3, r5
 80038ea:	f04f 0000 	mov.w	r0, #0
 80038ee:	f04f 0100 	mov.w	r1, #0
 80038f2:	0159      	lsls	r1, r3, #5
 80038f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80038f8:	0150      	lsls	r0, r2, #5
 80038fa:	4602      	mov	r2, r0
 80038fc:	460b      	mov	r3, r1
 80038fe:	4621      	mov	r1, r4
 8003900:	1a51      	subs	r1, r2, r1
 8003902:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003904:	4629      	mov	r1, r5
 8003906:	eb63 0301 	sbc.w	r3, r3, r1
 800390a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800390c:	f04f 0200 	mov.w	r2, #0
 8003910:	f04f 0300 	mov.w	r3, #0
 8003914:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003918:	4649      	mov	r1, r9
 800391a:	018b      	lsls	r3, r1, #6
 800391c:	4641      	mov	r1, r8
 800391e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003922:	4641      	mov	r1, r8
 8003924:	018a      	lsls	r2, r1, #6
 8003926:	4641      	mov	r1, r8
 8003928:	ebb2 0a01 	subs.w	sl, r2, r1
 800392c:	4649      	mov	r1, r9
 800392e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003932:	f04f 0200 	mov.w	r2, #0
 8003936:	f04f 0300 	mov.w	r3, #0
 800393a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800393e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003942:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003946:	4692      	mov	sl, r2
 8003948:	469b      	mov	fp, r3
 800394a:	4623      	mov	r3, r4
 800394c:	eb1a 0303 	adds.w	r3, sl, r3
 8003950:	623b      	str	r3, [r7, #32]
 8003952:	462b      	mov	r3, r5
 8003954:	eb4b 0303 	adc.w	r3, fp, r3
 8003958:	627b      	str	r3, [r7, #36]	@ 0x24
 800395a:	f04f 0200 	mov.w	r2, #0
 800395e:	f04f 0300 	mov.w	r3, #0
 8003962:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003966:	4629      	mov	r1, r5
 8003968:	028b      	lsls	r3, r1, #10
 800396a:	4621      	mov	r1, r4
 800396c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003970:	4621      	mov	r1, r4
 8003972:	028a      	lsls	r2, r1, #10
 8003974:	4610      	mov	r0, r2
 8003976:	4619      	mov	r1, r3
 8003978:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800397c:	2200      	movs	r2, #0
 800397e:	673b      	str	r3, [r7, #112]	@ 0x70
 8003980:	677a      	str	r2, [r7, #116]	@ 0x74
 8003982:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8003986:	f7fd f92f 	bl	8000be8 <__aeabi_uldivmod>
 800398a:	4602      	mov	r2, r0
 800398c:	460b      	mov	r3, r1
 800398e:	4613      	mov	r3, r2
 8003990:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003994:	4b41      	ldr	r3, [pc, #260]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	0c1b      	lsrs	r3, r3, #16
 800399a:	f003 0303 	and.w	r3, r3, #3
 800399e:	3301      	adds	r3, #1
 80039a0:	005b      	lsls	r3, r3, #1
 80039a2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80039a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80039aa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80039ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80039b2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80039b6:	e0eb      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039b8:	4b38      	ldr	r3, [pc, #224]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039c4:	4b35      	ldr	r3, [pc, #212]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039c6:	685b      	ldr	r3, [r3, #4]
 80039c8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d06b      	beq.n	8003aa8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80039d0:	4b32      	ldr	r3, [pc, #200]	@ (8003a9c <HAL_RCC_GetSysClockFreq+0x354>)
 80039d2:	685b      	ldr	r3, [r3, #4]
 80039d4:	099b      	lsrs	r3, r3, #6
 80039d6:	2200      	movs	r2, #0
 80039d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80039da:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80039dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80039de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039e2:	663b      	str	r3, [r7, #96]	@ 0x60
 80039e4:	2300      	movs	r3, #0
 80039e6:	667b      	str	r3, [r7, #100]	@ 0x64
 80039e8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80039ec:	4622      	mov	r2, r4
 80039ee:	462b      	mov	r3, r5
 80039f0:	f04f 0000 	mov.w	r0, #0
 80039f4:	f04f 0100 	mov.w	r1, #0
 80039f8:	0159      	lsls	r1, r3, #5
 80039fa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80039fe:	0150      	lsls	r0, r2, #5
 8003a00:	4602      	mov	r2, r0
 8003a02:	460b      	mov	r3, r1
 8003a04:	4621      	mov	r1, r4
 8003a06:	1a51      	subs	r1, r2, r1
 8003a08:	61b9      	str	r1, [r7, #24]
 8003a0a:	4629      	mov	r1, r5
 8003a0c:	eb63 0301 	sbc.w	r3, r3, r1
 8003a10:	61fb      	str	r3, [r7, #28]
 8003a12:	f04f 0200 	mov.w	r2, #0
 8003a16:	f04f 0300 	mov.w	r3, #0
 8003a1a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003a1e:	4659      	mov	r1, fp
 8003a20:	018b      	lsls	r3, r1, #6
 8003a22:	4651      	mov	r1, sl
 8003a24:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a28:	4651      	mov	r1, sl
 8003a2a:	018a      	lsls	r2, r1, #6
 8003a2c:	4651      	mov	r1, sl
 8003a2e:	ebb2 0801 	subs.w	r8, r2, r1
 8003a32:	4659      	mov	r1, fp
 8003a34:	eb63 0901 	sbc.w	r9, r3, r1
 8003a38:	f04f 0200 	mov.w	r2, #0
 8003a3c:	f04f 0300 	mov.w	r3, #0
 8003a40:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a44:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a48:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a4c:	4690      	mov	r8, r2
 8003a4e:	4699      	mov	r9, r3
 8003a50:	4623      	mov	r3, r4
 8003a52:	eb18 0303 	adds.w	r3, r8, r3
 8003a56:	613b      	str	r3, [r7, #16]
 8003a58:	462b      	mov	r3, r5
 8003a5a:	eb49 0303 	adc.w	r3, r9, r3
 8003a5e:	617b      	str	r3, [r7, #20]
 8003a60:	f04f 0200 	mov.w	r2, #0
 8003a64:	f04f 0300 	mov.w	r3, #0
 8003a68:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003a6c:	4629      	mov	r1, r5
 8003a6e:	024b      	lsls	r3, r1, #9
 8003a70:	4621      	mov	r1, r4
 8003a72:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003a76:	4621      	mov	r1, r4
 8003a78:	024a      	lsls	r2, r1, #9
 8003a7a:	4610      	mov	r0, r2
 8003a7c:	4619      	mov	r1, r3
 8003a7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003a82:	2200      	movs	r2, #0
 8003a84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003a86:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003a88:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003a8c:	f7fd f8ac 	bl	8000be8 <__aeabi_uldivmod>
 8003a90:	4602      	mov	r2, r0
 8003a92:	460b      	mov	r3, r1
 8003a94:	4613      	mov	r3, r2
 8003a96:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a9a:	e065      	b.n	8003b68 <HAL_RCC_GetSysClockFreq+0x420>
 8003a9c:	40023800 	.word	0x40023800
 8003aa0:	00f42400 	.word	0x00f42400
 8003aa4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003aa8:	4b3d      	ldr	r3, [pc, #244]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	099b      	lsrs	r3, r3, #6
 8003aae:	2200      	movs	r2, #0
 8003ab0:	4618      	mov	r0, r3
 8003ab2:	4611      	mov	r1, r2
 8003ab4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ab8:	653b      	str	r3, [r7, #80]	@ 0x50
 8003aba:	2300      	movs	r3, #0
 8003abc:	657b      	str	r3, [r7, #84]	@ 0x54
 8003abe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003ac2:	4642      	mov	r2, r8
 8003ac4:	464b      	mov	r3, r9
 8003ac6:	f04f 0000 	mov.w	r0, #0
 8003aca:	f04f 0100 	mov.w	r1, #0
 8003ace:	0159      	lsls	r1, r3, #5
 8003ad0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003ad4:	0150      	lsls	r0, r2, #5
 8003ad6:	4602      	mov	r2, r0
 8003ad8:	460b      	mov	r3, r1
 8003ada:	4641      	mov	r1, r8
 8003adc:	1a51      	subs	r1, r2, r1
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	4649      	mov	r1, r9
 8003ae2:	eb63 0301 	sbc.w	r3, r3, r1
 8003ae6:	60fb      	str	r3, [r7, #12]
 8003ae8:	f04f 0200 	mov.w	r2, #0
 8003aec:	f04f 0300 	mov.w	r3, #0
 8003af0:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003af4:	4659      	mov	r1, fp
 8003af6:	018b      	lsls	r3, r1, #6
 8003af8:	4651      	mov	r1, sl
 8003afa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003afe:	4651      	mov	r1, sl
 8003b00:	018a      	lsls	r2, r1, #6
 8003b02:	4651      	mov	r1, sl
 8003b04:	1a54      	subs	r4, r2, r1
 8003b06:	4659      	mov	r1, fp
 8003b08:	eb63 0501 	sbc.w	r5, r3, r1
 8003b0c:	f04f 0200 	mov.w	r2, #0
 8003b10:	f04f 0300 	mov.w	r3, #0
 8003b14:	00eb      	lsls	r3, r5, #3
 8003b16:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b1a:	00e2      	lsls	r2, r4, #3
 8003b1c:	4614      	mov	r4, r2
 8003b1e:	461d      	mov	r5, r3
 8003b20:	4643      	mov	r3, r8
 8003b22:	18e3      	adds	r3, r4, r3
 8003b24:	603b      	str	r3, [r7, #0]
 8003b26:	464b      	mov	r3, r9
 8003b28:	eb45 0303 	adc.w	r3, r5, r3
 8003b2c:	607b      	str	r3, [r7, #4]
 8003b2e:	f04f 0200 	mov.w	r2, #0
 8003b32:	f04f 0300 	mov.w	r3, #0
 8003b36:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b3a:	4629      	mov	r1, r5
 8003b3c:	028b      	lsls	r3, r1, #10
 8003b3e:	4621      	mov	r1, r4
 8003b40:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b44:	4621      	mov	r1, r4
 8003b46:	028a      	lsls	r2, r1, #10
 8003b48:	4610      	mov	r0, r2
 8003b4a:	4619      	mov	r1, r3
 8003b4c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8003b50:	2200      	movs	r2, #0
 8003b52:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003b54:	64fa      	str	r2, [r7, #76]	@ 0x4c
 8003b56:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003b5a:	f7fd f845 	bl	8000be8 <__aeabi_uldivmod>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	4613      	mov	r3, r2
 8003b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003b68:	4b0d      	ldr	r3, [pc, #52]	@ (8003ba0 <HAL_RCC_GetSysClockFreq+0x458>)
 8003b6a:	685b      	ldr	r3, [r3, #4]
 8003b6c:	0f1b      	lsrs	r3, r3, #28
 8003b6e:	f003 0307 	and.w	r3, r3, #7
 8003b72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 8003b76:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003b7a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8003b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b82:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b86:	e003      	b.n	8003b90 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003b88:	4b06      	ldr	r3, [pc, #24]	@ (8003ba4 <HAL_RCC_GetSysClockFreq+0x45c>)
 8003b8a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003b8e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b90:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	37b8      	adds	r7, #184	@ 0xb8
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b9e:	bf00      	nop
 8003ba0:	40023800 	.word	0x40023800
 8003ba4:	00f42400 	.word	0x00f42400

08003ba8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003ba8:	b580      	push	{r7, lr}
 8003baa:	b086      	sub	sp, #24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d101      	bne.n	8003bba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e28d      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	f003 0301 	and.w	r3, r3, #1
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	f000 8083 	beq.w	8003cce <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003bc8:	4b94      	ldr	r3, [pc, #592]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	f003 030c 	and.w	r3, r3, #12
 8003bd0:	2b04      	cmp	r3, #4
 8003bd2:	d019      	beq.n	8003c08 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003bd4:	4b91      	ldr	r3, [pc, #580]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f003 030c 	and.w	r3, r3, #12
        || \
 8003bdc:	2b08      	cmp	r3, #8
 8003bde:	d106      	bne.n	8003bee <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003be0:	4b8e      	ldr	r3, [pc, #568]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003be8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003bec:	d00c      	beq.n	8003c08 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bee:	4b8b      	ldr	r3, [pc, #556]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bf0:	689b      	ldr	r3, [r3, #8]
 8003bf2:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003bf6:	2b0c      	cmp	r3, #12
 8003bf8:	d112      	bne.n	8003c20 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bfa:	4b88      	ldr	r3, [pc, #544]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003bfc:	685b      	ldr	r3, [r3, #4]
 8003bfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003c02:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003c06:	d10b      	bne.n	8003c20 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c08:	4b84      	ldr	r3, [pc, #528]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d05b      	beq.n	8003ccc <HAL_RCC_OscConfig+0x124>
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d157      	bne.n	8003ccc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003c1c:	2301      	movs	r3, #1
 8003c1e:	e25a      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	685b      	ldr	r3, [r3, #4]
 8003c24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003c28:	d106      	bne.n	8003c38 <HAL_RCC_OscConfig+0x90>
 8003c2a:	4b7c      	ldr	r3, [pc, #496]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	4a7b      	ldr	r2, [pc, #492]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c30:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c34:	6013      	str	r3, [r2, #0]
 8003c36:	e01d      	b.n	8003c74 <HAL_RCC_OscConfig+0xcc>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003c40:	d10c      	bne.n	8003c5c <HAL_RCC_OscConfig+0xb4>
 8003c42:	4b76      	ldr	r3, [pc, #472]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	4a75      	ldr	r2, [pc, #468]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c48:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c4c:	6013      	str	r3, [r2, #0]
 8003c4e:	4b73      	ldr	r3, [pc, #460]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a72      	ldr	r2, [pc, #456]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c54:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c58:	6013      	str	r3, [r2, #0]
 8003c5a:	e00b      	b.n	8003c74 <HAL_RCC_OscConfig+0xcc>
 8003c5c:	4b6f      	ldr	r3, [pc, #444]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	4a6e      	ldr	r2, [pc, #440]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c66:	6013      	str	r3, [r2, #0]
 8003c68:	4b6c      	ldr	r3, [pc, #432]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	4a6b      	ldr	r2, [pc, #428]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c6e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d013      	beq.n	8003ca4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003c7c:	f7fe fb74 	bl	8002368 <HAL_GetTick>
 8003c80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c82:	e008      	b.n	8003c96 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003c84:	f7fe fb70 	bl	8002368 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	693b      	ldr	r3, [r7, #16]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	2b64      	cmp	r3, #100	@ 0x64
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e21f      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c96:	4b61      	ldr	r3, [pc, #388]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d0f0      	beq.n	8003c84 <HAL_RCC_OscConfig+0xdc>
 8003ca2:	e014      	b.n	8003cce <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ca4:	f7fe fb60 	bl	8002368 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003caa:	e008      	b.n	8003cbe <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fe fb5c 	bl	8002368 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	2b64      	cmp	r3, #100	@ 0x64
 8003cb8:	d901      	bls.n	8003cbe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003cba:	2303      	movs	r3, #3
 8003cbc:	e20b      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003cbe:	4b57      	ldr	r3, [pc, #348]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d1f0      	bne.n	8003cac <HAL_RCC_OscConfig+0x104>
 8003cca:	e000      	b.n	8003cce <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 0302 	and.w	r3, r3, #2
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d06f      	beq.n	8003dba <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003cda:	4b50      	ldr	r3, [pc, #320]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003cdc:	689b      	ldr	r3, [r3, #8]
 8003cde:	f003 030c 	and.w	r3, r3, #12
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d017      	beq.n	8003d16 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003ce6:	4b4d      	ldr	r3, [pc, #308]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003ce8:	689b      	ldr	r3, [r3, #8]
 8003cea:	f003 030c 	and.w	r3, r3, #12
        || \
 8003cee:	2b08      	cmp	r3, #8
 8003cf0:	d105      	bne.n	8003cfe <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003cf2:	4b4a      	ldr	r3, [pc, #296]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d00b      	beq.n	8003d16 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003cfe:	4b47      	ldr	r3, [pc, #284]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003d06:	2b0c      	cmp	r3, #12
 8003d08:	d11c      	bne.n	8003d44 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003d0a:	4b44      	ldr	r3, [pc, #272]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d0c:	685b      	ldr	r3, [r3, #4]
 8003d0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d116      	bne.n	8003d44 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d16:	4b41      	ldr	r3, [pc, #260]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f003 0302 	and.w	r3, r3, #2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d005      	beq.n	8003d2e <HAL_RCC_OscConfig+0x186>
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	68db      	ldr	r3, [r3, #12]
 8003d26:	2b01      	cmp	r3, #1
 8003d28:	d001      	beq.n	8003d2e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	e1d3      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d2e:	4b3b      	ldr	r3, [pc, #236]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	691b      	ldr	r3, [r3, #16]
 8003d3a:	00db      	lsls	r3, r3, #3
 8003d3c:	4937      	ldr	r1, [pc, #220]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d3e:	4313      	orrs	r3, r2
 8003d40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003d42:	e03a      	b.n	8003dba <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	68db      	ldr	r3, [r3, #12]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d020      	beq.n	8003d8e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003d4c:	4b34      	ldr	r3, [pc, #208]	@ (8003e20 <HAL_RCC_OscConfig+0x278>)
 8003d4e:	2201      	movs	r2, #1
 8003d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d52:	f7fe fb09 	bl	8002368 <HAL_GetTick>
 8003d56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d58:	e008      	b.n	8003d6c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d5a:	f7fe fb05 	bl	8002368 <HAL_GetTick>
 8003d5e:	4602      	mov	r2, r0
 8003d60:	693b      	ldr	r3, [r7, #16]
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	2b02      	cmp	r3, #2
 8003d66:	d901      	bls.n	8003d6c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003d68:	2303      	movs	r3, #3
 8003d6a:	e1b4      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d6c:	4b2b      	ldr	r3, [pc, #172]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f003 0302 	and.w	r3, r3, #2
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d0f0      	beq.n	8003d5a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d78:	4b28      	ldr	r3, [pc, #160]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	691b      	ldr	r3, [r3, #16]
 8003d84:	00db      	lsls	r3, r3, #3
 8003d86:	4925      	ldr	r1, [pc, #148]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	600b      	str	r3, [r1, #0]
 8003d8c:	e015      	b.n	8003dba <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d8e:	4b24      	ldr	r3, [pc, #144]	@ (8003e20 <HAL_RCC_OscConfig+0x278>)
 8003d90:	2200      	movs	r2, #0
 8003d92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d94:	f7fe fae8 	bl	8002368 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003d9c:	f7fe fae4 	bl	8002368 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b02      	cmp	r3, #2
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e193      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003dae:	4b1b      	ldr	r3, [pc, #108]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f003 0302 	and.w	r3, r3, #2
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	f003 0308 	and.w	r3, r3, #8
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d036      	beq.n	8003e34 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	695b      	ldr	r3, [r3, #20]
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d016      	beq.n	8003dfc <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003dce:	4b15      	ldr	r3, [pc, #84]	@ (8003e24 <HAL_RCC_OscConfig+0x27c>)
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003dd4:	f7fe fac8 	bl	8002368 <HAL_GetTick>
 8003dd8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dda:	e008      	b.n	8003dee <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ddc:	f7fe fac4 	bl	8002368 <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	693b      	ldr	r3, [r7, #16]
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	2b02      	cmp	r3, #2
 8003de8:	d901      	bls.n	8003dee <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003dea:	2303      	movs	r3, #3
 8003dec:	e173      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003dee:	4b0b      	ldr	r3, [pc, #44]	@ (8003e1c <HAL_RCC_OscConfig+0x274>)
 8003df0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d0f0      	beq.n	8003ddc <HAL_RCC_OscConfig+0x234>
 8003dfa:	e01b      	b.n	8003e34 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003dfc:	4b09      	ldr	r3, [pc, #36]	@ (8003e24 <HAL_RCC_OscConfig+0x27c>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e02:	f7fe fab1 	bl	8002368 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e08:	e00e      	b.n	8003e28 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003e0a:	f7fe faad 	bl	8002368 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d907      	bls.n	8003e28 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e15c      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
 8003e1c:	40023800 	.word	0x40023800
 8003e20:	42470000 	.word	0x42470000
 8003e24:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003e28:	4b8a      	ldr	r3, [pc, #552]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e2c:	f003 0302 	and.w	r3, r3, #2
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d1ea      	bne.n	8003e0a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 0304 	and.w	r3, r3, #4
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	f000 8097 	beq.w	8003f70 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003e42:	2300      	movs	r3, #0
 8003e44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003e46:	4b83      	ldr	r3, [pc, #524]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d10f      	bne.n	8003e72 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003e52:	2300      	movs	r3, #0
 8003e54:	60bb      	str	r3, [r7, #8]
 8003e56:	4b7f      	ldr	r3, [pc, #508]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e5a:	4a7e      	ldr	r2, [pc, #504]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8003e62:	4b7c      	ldr	r3, [pc, #496]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e6a:	60bb      	str	r3, [r7, #8]
 8003e6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e72:	4b79      	ldr	r3, [pc, #484]	@ (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d118      	bne.n	8003eb0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e7e:	4b76      	ldr	r3, [pc, #472]	@ (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a75      	ldr	r2, [pc, #468]	@ (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003e84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e8a:	f7fe fa6d 	bl	8002368 <HAL_GetTick>
 8003e8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e90:	e008      	b.n	8003ea4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e92:	f7fe fa69 	bl	8002368 <HAL_GetTick>
 8003e96:	4602      	mov	r2, r0
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	2b02      	cmp	r3, #2
 8003e9e:	d901      	bls.n	8003ea4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003ea0:	2303      	movs	r3, #3
 8003ea2:	e118      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ea4:	4b6c      	ldr	r3, [pc, #432]	@ (8004058 <HAL_RCC_OscConfig+0x4b0>)
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d0f0      	beq.n	8003e92 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	2b01      	cmp	r3, #1
 8003eb6:	d106      	bne.n	8003ec6 <HAL_RCC_OscConfig+0x31e>
 8003eb8:	4b66      	ldr	r3, [pc, #408]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003eba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ebc:	4a65      	ldr	r2, [pc, #404]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ebe:	f043 0301 	orr.w	r3, r3, #1
 8003ec2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ec4:	e01c      	b.n	8003f00 <HAL_RCC_OscConfig+0x358>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	689b      	ldr	r3, [r3, #8]
 8003eca:	2b05      	cmp	r3, #5
 8003ecc:	d10c      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x340>
 8003ece:	4b61      	ldr	r3, [pc, #388]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ed0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ed2:	4a60      	ldr	r2, [pc, #384]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ed4:	f043 0304 	orr.w	r3, r3, #4
 8003ed8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003eda:	4b5e      	ldr	r3, [pc, #376]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003edc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ede:	4a5d      	ldr	r2, [pc, #372]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ee0:	f043 0301 	orr.w	r3, r3, #1
 8003ee4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ee6:	e00b      	b.n	8003f00 <HAL_RCC_OscConfig+0x358>
 8003ee8:	4b5a      	ldr	r3, [pc, #360]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003eea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003eec:	4a59      	ldr	r2, [pc, #356]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003eee:	f023 0301 	bic.w	r3, r3, #1
 8003ef2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ef4:	4b57      	ldr	r3, [pc, #348]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003ef6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ef8:	4a56      	ldr	r2, [pc, #344]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003efa:	f023 0304 	bic.w	r3, r3, #4
 8003efe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d015      	beq.n	8003f34 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f08:	f7fe fa2e 	bl	8002368 <HAL_GetTick>
 8003f0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f0e:	e00a      	b.n	8003f26 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f10:	f7fe fa2a 	bl	8002368 <HAL_GetTick>
 8003f14:	4602      	mov	r2, r0
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	1ad3      	subs	r3, r2, r3
 8003f1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f1e:	4293      	cmp	r3, r2
 8003f20:	d901      	bls.n	8003f26 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e0d7      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003f26:	4b4b      	ldr	r3, [pc, #300]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f2a:	f003 0302 	and.w	r3, r3, #2
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d0ee      	beq.n	8003f10 <HAL_RCC_OscConfig+0x368>
 8003f32:	e014      	b.n	8003f5e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f34:	f7fe fa18 	bl	8002368 <HAL_GetTick>
 8003f38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f3a:	e00a      	b.n	8003f52 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003f3c:	f7fe fa14 	bl	8002368 <HAL_GetTick>
 8003f40:	4602      	mov	r2, r0
 8003f42:	693b      	ldr	r3, [r7, #16]
 8003f44:	1ad3      	subs	r3, r2, r3
 8003f46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d901      	bls.n	8003f52 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	e0c1      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003f52:	4b40      	ldr	r3, [pc, #256]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003f56:	f003 0302 	and.w	r3, r3, #2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d1ee      	bne.n	8003f3c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003f5e:	7dfb      	ldrb	r3, [r7, #23]
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d105      	bne.n	8003f70 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f64:	4b3b      	ldr	r3, [pc, #236]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f68:	4a3a      	ldr	r2, [pc, #232]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	f000 80ad 	beq.w	80040d4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f7a:	4b36      	ldr	r3, [pc, #216]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	f003 030c 	and.w	r3, r3, #12
 8003f82:	2b08      	cmp	r3, #8
 8003f84:	d060      	beq.n	8004048 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	699b      	ldr	r3, [r3, #24]
 8003f8a:	2b02      	cmp	r3, #2
 8003f8c:	d145      	bne.n	800401a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f8e:	4b33      	ldr	r3, [pc, #204]	@ (800405c <HAL_RCC_OscConfig+0x4b4>)
 8003f90:	2200      	movs	r2, #0
 8003f92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f94:	f7fe f9e8 	bl	8002368 <HAL_GetTick>
 8003f98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f9a:	e008      	b.n	8003fae <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003f9c:	f7fe f9e4 	bl	8002368 <HAL_GetTick>
 8003fa0:	4602      	mov	r2, r0
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	1ad3      	subs	r3, r2, r3
 8003fa6:	2b02      	cmp	r3, #2
 8003fa8:	d901      	bls.n	8003fae <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003faa:	2303      	movs	r3, #3
 8003fac:	e093      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fae:	4b29      	ldr	r3, [pc, #164]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d1f0      	bne.n	8003f9c <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	69da      	ldr	r2, [r3, #28]
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	6a1b      	ldr	r3, [r3, #32]
 8003fc2:	431a      	orrs	r2, r3
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fc8:	019b      	lsls	r3, r3, #6
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd0:	085b      	lsrs	r3, r3, #1
 8003fd2:	3b01      	subs	r3, #1
 8003fd4:	041b      	lsls	r3, r3, #16
 8003fd6:	431a      	orrs	r2, r3
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fdc:	061b      	lsls	r3, r3, #24
 8003fde:	431a      	orrs	r2, r3
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fe4:	071b      	lsls	r3, r3, #28
 8003fe6:	491b      	ldr	r1, [pc, #108]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003fec:	4b1b      	ldr	r3, [pc, #108]	@ (800405c <HAL_RCC_OscConfig+0x4b4>)
 8003fee:	2201      	movs	r2, #1
 8003ff0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ff2:	f7fe f9b9 	bl	8002368 <HAL_GetTick>
 8003ff6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ff8:	e008      	b.n	800400c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ffa:	f7fe f9b5 	bl	8002368 <HAL_GetTick>
 8003ffe:	4602      	mov	r2, r0
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	1ad3      	subs	r3, r2, r3
 8004004:	2b02      	cmp	r3, #2
 8004006:	d901      	bls.n	800400c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004008:	2303      	movs	r3, #3
 800400a:	e064      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800400c:	4b11      	ldr	r3, [pc, #68]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004014:	2b00      	cmp	r3, #0
 8004016:	d0f0      	beq.n	8003ffa <HAL_RCC_OscConfig+0x452>
 8004018:	e05c      	b.n	80040d4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800401a:	4b10      	ldr	r3, [pc, #64]	@ (800405c <HAL_RCC_OscConfig+0x4b4>)
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004020:	f7fe f9a2 	bl	8002368 <HAL_GetTick>
 8004024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004026:	e008      	b.n	800403a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004028:	f7fe f99e 	bl	8002368 <HAL_GetTick>
 800402c:	4602      	mov	r2, r0
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	1ad3      	subs	r3, r2, r3
 8004032:	2b02      	cmp	r3, #2
 8004034:	d901      	bls.n	800403a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e04d      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800403a:	4b06      	ldr	r3, [pc, #24]	@ (8004054 <HAL_RCC_OscConfig+0x4ac>)
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004042:	2b00      	cmp	r3, #0
 8004044:	d1f0      	bne.n	8004028 <HAL_RCC_OscConfig+0x480>
 8004046:	e045      	b.n	80040d4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	699b      	ldr	r3, [r3, #24]
 800404c:	2b01      	cmp	r3, #1
 800404e:	d107      	bne.n	8004060 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e040      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
 8004054:	40023800 	.word	0x40023800
 8004058:	40007000 	.word	0x40007000
 800405c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004060:	4b1f      	ldr	r3, [pc, #124]	@ (80040e0 <HAL_RCC_OscConfig+0x538>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	699b      	ldr	r3, [r3, #24]
 800406a:	2b01      	cmp	r3, #1
 800406c:	d030      	beq.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004078:	429a      	cmp	r2, r3
 800407a:	d129      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004086:	429a      	cmp	r2, r3
 8004088:	d122      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800408a:	68fa      	ldr	r2, [r7, #12]
 800408c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004090:	4013      	ands	r3, r2
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004096:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004098:	4293      	cmp	r3, r2
 800409a:	d119      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a6:	085b      	lsrs	r3, r3, #1
 80040a8:	3b01      	subs	r3, #1
 80040aa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d10f      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040ba:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80040bc:	429a      	cmp	r2, r3
 80040be:	d107      	bne.n	80040d0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ca:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80040cc:	429a      	cmp	r2, r3
 80040ce:	d001      	beq.n	80040d4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e000      	b.n	80040d6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80040d4:	2300      	movs	r3, #0
}
 80040d6:	4618      	mov	r0, r3
 80040d8:	3718      	adds	r7, #24
 80040da:	46bd      	mov	sp, r7
 80040dc:	bd80      	pop	{r7, pc}
 80040de:	bf00      	nop
 80040e0:	40023800 	.word	0x40023800

080040e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b082      	sub	sp, #8
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d101      	bne.n	80040f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80040f2:	2301      	movs	r3, #1
 80040f4:	e042      	b.n	800417c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040fc:	b2db      	uxtb	r3, r3
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d106      	bne.n	8004110 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f7fd ff42 	bl	8001f94 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	2224      	movs	r2, #36	@ 0x24
 8004114:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	68da      	ldr	r2, [r3, #12]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004126:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004128:	6878      	ldr	r0, [r7, #4]
 800412a:	f000 f973 	bl	8004414 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	691a      	ldr	r2, [r3, #16]
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800413c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	695a      	ldr	r2, [r3, #20]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800414c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	68da      	ldr	r2, [r3, #12]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800415c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2220      	movs	r2, #32
 8004168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2220      	movs	r2, #32
 8004170:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2200      	movs	r2, #0
 8004178:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800417a:	2300      	movs	r3, #0
}
 800417c:	4618      	mov	r0, r3
 800417e:	3708      	adds	r7, #8
 8004180:	46bd      	mov	sp, r7
 8004182:	bd80      	pop	{r7, pc}

08004184 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004184:	b580      	push	{r7, lr}
 8004186:	b08a      	sub	sp, #40	@ 0x28
 8004188:	af02      	add	r7, sp, #8
 800418a:	60f8      	str	r0, [r7, #12]
 800418c:	60b9      	str	r1, [r7, #8]
 800418e:	603b      	str	r3, [r7, #0]
 8004190:	4613      	mov	r3, r2
 8004192:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004194:	2300      	movs	r3, #0
 8004196:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800419e:	b2db      	uxtb	r3, r3
 80041a0:	2b20      	cmp	r3, #32
 80041a2:	d175      	bne.n	8004290 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041a4:	68bb      	ldr	r3, [r7, #8]
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d002      	beq.n	80041b0 <HAL_UART_Transmit+0x2c>
 80041aa:	88fb      	ldrh	r3, [r7, #6]
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d101      	bne.n	80041b4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80041b0:	2301      	movs	r3, #1
 80041b2:	e06e      	b.n	8004292 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	2200      	movs	r2, #0
 80041b8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	2221      	movs	r2, #33	@ 0x21
 80041be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80041c2:	f7fe f8d1 	bl	8002368 <HAL_GetTick>
 80041c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	88fa      	ldrh	r2, [r7, #6]
 80041cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	88fa      	ldrh	r2, [r7, #6]
 80041d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041dc:	d108      	bne.n	80041f0 <HAL_UART_Transmit+0x6c>
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d104      	bne.n	80041f0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80041e6:	2300      	movs	r3, #0
 80041e8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80041ea:	68bb      	ldr	r3, [r7, #8]
 80041ec:	61bb      	str	r3, [r7, #24]
 80041ee:	e003      	b.n	80041f8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80041f4:	2300      	movs	r3, #0
 80041f6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80041f8:	e02e      	b.n	8004258 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	9300      	str	r3, [sp, #0]
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	2200      	movs	r2, #0
 8004202:	2180      	movs	r1, #128	@ 0x80
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f000 f848 	bl	800429a <UART_WaitOnFlagUntilTimeout>
 800420a:	4603      	mov	r3, r0
 800420c:	2b00      	cmp	r3, #0
 800420e:	d005      	beq.n	800421c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2220      	movs	r2, #32
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e03a      	b.n	8004292 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800421c:	69fb      	ldr	r3, [r7, #28]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d10b      	bne.n	800423a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004222:	69bb      	ldr	r3, [r7, #24]
 8004224:	881b      	ldrh	r3, [r3, #0]
 8004226:	461a      	mov	r2, r3
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004230:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004232:	69bb      	ldr	r3, [r7, #24]
 8004234:	3302      	adds	r3, #2
 8004236:	61bb      	str	r3, [r7, #24]
 8004238:	e007      	b.n	800424a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800423a:	69fb      	ldr	r3, [r7, #28]
 800423c:	781a      	ldrb	r2, [r3, #0]
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004244:	69fb      	ldr	r3, [r7, #28]
 8004246:	3301      	adds	r3, #1
 8004248:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800424e:	b29b      	uxth	r3, r3
 8004250:	3b01      	subs	r3, #1
 8004252:	b29a      	uxth	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800425c:	b29b      	uxth	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d1cb      	bne.n	80041fa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004262:	683b      	ldr	r3, [r7, #0]
 8004264:	9300      	str	r3, [sp, #0]
 8004266:	697b      	ldr	r3, [r7, #20]
 8004268:	2200      	movs	r2, #0
 800426a:	2140      	movs	r1, #64	@ 0x40
 800426c:	68f8      	ldr	r0, [r7, #12]
 800426e:	f000 f814 	bl	800429a <UART_WaitOnFlagUntilTimeout>
 8004272:	4603      	mov	r3, r0
 8004274:	2b00      	cmp	r3, #0
 8004276:	d005      	beq.n	8004284 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	2220      	movs	r2, #32
 800427c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004280:	2303      	movs	r3, #3
 8004282:	e006      	b.n	8004292 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	2220      	movs	r2, #32
 8004288:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800428c:	2300      	movs	r3, #0
 800428e:	e000      	b.n	8004292 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004290:	2302      	movs	r3, #2
  }
}
 8004292:	4618      	mov	r0, r3
 8004294:	3720      	adds	r7, #32
 8004296:	46bd      	mov	sp, r7
 8004298:	bd80      	pop	{r7, pc}

0800429a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b086      	sub	sp, #24
 800429e:	af00      	add	r7, sp, #0
 80042a0:	60f8      	str	r0, [r7, #12]
 80042a2:	60b9      	str	r1, [r7, #8]
 80042a4:	603b      	str	r3, [r7, #0]
 80042a6:	4613      	mov	r3, r2
 80042a8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80042aa:	e03b      	b.n	8004324 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ac:	6a3b      	ldr	r3, [r7, #32]
 80042ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b2:	d037      	beq.n	8004324 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042b4:	f7fe f858 	bl	8002368 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	6a3a      	ldr	r2, [r7, #32]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d302      	bcc.n	80042ca <UART_WaitOnFlagUntilTimeout+0x30>
 80042c4:	6a3b      	ldr	r3, [r7, #32]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d101      	bne.n	80042ce <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e03a      	b.n	8004344 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	f003 0304 	and.w	r3, r3, #4
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d023      	beq.n	8004324 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	2b80      	cmp	r3, #128	@ 0x80
 80042e0:	d020      	beq.n	8004324 <UART_WaitOnFlagUntilTimeout+0x8a>
 80042e2:	68bb      	ldr	r3, [r7, #8]
 80042e4:	2b40      	cmp	r3, #64	@ 0x40
 80042e6:	d01d      	beq.n	8004324 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f003 0308 	and.w	r3, r3, #8
 80042f2:	2b08      	cmp	r3, #8
 80042f4:	d116      	bne.n	8004324 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80042f6:	2300      	movs	r3, #0
 80042f8:	617b      	str	r3, [r7, #20]
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	617b      	str	r3, [r7, #20]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	685b      	ldr	r3, [r3, #4]
 8004308:	617b      	str	r3, [r7, #20]
 800430a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f81d 	bl	800434c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2208      	movs	r2, #8
 8004316:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2200      	movs	r2, #0
 800431c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004320:	2301      	movs	r3, #1
 8004322:	e00f      	b.n	8004344 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	681a      	ldr	r2, [r3, #0]
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	4013      	ands	r3, r2
 800432e:	68ba      	ldr	r2, [r7, #8]
 8004330:	429a      	cmp	r2, r3
 8004332:	bf0c      	ite	eq
 8004334:	2301      	moveq	r3, #1
 8004336:	2300      	movne	r3, #0
 8004338:	b2db      	uxtb	r3, r3
 800433a:	461a      	mov	r2, r3
 800433c:	79fb      	ldrb	r3, [r7, #7]
 800433e:	429a      	cmp	r2, r3
 8004340:	d0b4      	beq.n	80042ac <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3718      	adds	r7, #24
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}

0800434c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800434c:	b480      	push	{r7}
 800434e:	b095      	sub	sp, #84	@ 0x54
 8004350:	af00      	add	r7, sp, #0
 8004352:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	330c      	adds	r3, #12
 800435a:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800435c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800435e:	e853 3f00 	ldrex	r3, [r3]
 8004362:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004364:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004366:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800436a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	330c      	adds	r3, #12
 8004372:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004374:	643a      	str	r2, [r7, #64]	@ 0x40
 8004376:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004378:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800437a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800437c:	e841 2300 	strex	r3, r2, [r1]
 8004380:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004382:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004384:	2b00      	cmp	r3, #0
 8004386:	d1e5      	bne.n	8004354 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	3314      	adds	r3, #20
 800438e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004390:	6a3b      	ldr	r3, [r7, #32]
 8004392:	e853 3f00 	ldrex	r3, [r3]
 8004396:	61fb      	str	r3, [r7, #28]
   return(result);
 8004398:	69fb      	ldr	r3, [r7, #28]
 800439a:	f023 0301 	bic.w	r3, r3, #1
 800439e:	64bb      	str	r3, [r7, #72]	@ 0x48
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	3314      	adds	r3, #20
 80043a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043a8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043aa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043ac:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043b0:	e841 2300 	strex	r3, r2, [r1]
 80043b4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d1e5      	bne.n	8004388 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043c0:	2b01      	cmp	r3, #1
 80043c2:	d119      	bne.n	80043f8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	330c      	adds	r3, #12
 80043ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	e853 3f00 	ldrex	r3, [r3]
 80043d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80043d4:	68bb      	ldr	r3, [r7, #8]
 80043d6:	f023 0310 	bic.w	r3, r3, #16
 80043da:	647b      	str	r3, [r7, #68]	@ 0x44
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	330c      	adds	r3, #12
 80043e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80043e4:	61ba      	str	r2, [r7, #24]
 80043e6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043e8:	6979      	ldr	r1, [r7, #20]
 80043ea:	69ba      	ldr	r2, [r7, #24]
 80043ec:	e841 2300 	strex	r3, r2, [r1]
 80043f0:	613b      	str	r3, [r7, #16]
   return(result);
 80043f2:	693b      	ldr	r3, [r7, #16]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d1e5      	bne.n	80043c4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2220      	movs	r2, #32
 80043fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	2200      	movs	r2, #0
 8004404:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004406:	bf00      	nop
 8004408:	3754      	adds	r7, #84	@ 0x54
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
	...

08004414 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004414:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004418:	b0c0      	sub	sp, #256	@ 0x100
 800441a:	af00      	add	r7, sp, #0
 800441c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004420:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	691b      	ldr	r3, [r3, #16]
 8004428:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800442c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004430:	68d9      	ldr	r1, [r3, #12]
 8004432:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004436:	681a      	ldr	r2, [r3, #0]
 8004438:	ea40 0301 	orr.w	r3, r0, r1
 800443c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800443e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004442:	689a      	ldr	r2, [r3, #8]
 8004444:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004448:	691b      	ldr	r3, [r3, #16]
 800444a:	431a      	orrs	r2, r3
 800444c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004450:	695b      	ldr	r3, [r3, #20]
 8004452:	431a      	orrs	r2, r3
 8004454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004458:	69db      	ldr	r3, [r3, #28]
 800445a:	4313      	orrs	r3, r2
 800445c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800446c:	f021 010c 	bic.w	r1, r1, #12
 8004470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004474:	681a      	ldr	r2, [r3, #0]
 8004476:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800447a:	430b      	orrs	r3, r1
 800447c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800447e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	695b      	ldr	r3, [r3, #20]
 8004486:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800448a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800448e:	6999      	ldr	r1, [r3, #24]
 8004490:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004494:	681a      	ldr	r2, [r3, #0]
 8004496:	ea40 0301 	orr.w	r3, r0, r1
 800449a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800449c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	4b8f      	ldr	r3, [pc, #572]	@ (80046e0 <UART_SetConfig+0x2cc>)
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d005      	beq.n	80044b4 <UART_SetConfig+0xa0>
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ac:	681a      	ldr	r2, [r3, #0]
 80044ae:	4b8d      	ldr	r3, [pc, #564]	@ (80046e4 <UART_SetConfig+0x2d0>)
 80044b0:	429a      	cmp	r2, r3
 80044b2:	d104      	bne.n	80044be <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80044b4:	f7ff f934 	bl	8003720 <HAL_RCC_GetPCLK2Freq>
 80044b8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80044bc:	e003      	b.n	80044c6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80044be:	f7ff f91b 	bl	80036f8 <HAL_RCC_GetPCLK1Freq>
 80044c2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80044c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ca:	69db      	ldr	r3, [r3, #28]
 80044cc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80044d0:	f040 810c 	bne.w	80046ec <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80044d4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80044d8:	2200      	movs	r2, #0
 80044da:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80044de:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80044e2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80044e6:	4622      	mov	r2, r4
 80044e8:	462b      	mov	r3, r5
 80044ea:	1891      	adds	r1, r2, r2
 80044ec:	65b9      	str	r1, [r7, #88]	@ 0x58
 80044ee:	415b      	adcs	r3, r3
 80044f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80044f2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80044f6:	4621      	mov	r1, r4
 80044f8:	eb12 0801 	adds.w	r8, r2, r1
 80044fc:	4629      	mov	r1, r5
 80044fe:	eb43 0901 	adc.w	r9, r3, r1
 8004502:	f04f 0200 	mov.w	r2, #0
 8004506:	f04f 0300 	mov.w	r3, #0
 800450a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800450e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004512:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004516:	4690      	mov	r8, r2
 8004518:	4699      	mov	r9, r3
 800451a:	4623      	mov	r3, r4
 800451c:	eb18 0303 	adds.w	r3, r8, r3
 8004520:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004524:	462b      	mov	r3, r5
 8004526:	eb49 0303 	adc.w	r3, r9, r3
 800452a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800452e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004532:	685b      	ldr	r3, [r3, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800453a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800453e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004542:	460b      	mov	r3, r1
 8004544:	18db      	adds	r3, r3, r3
 8004546:	653b      	str	r3, [r7, #80]	@ 0x50
 8004548:	4613      	mov	r3, r2
 800454a:	eb42 0303 	adc.w	r3, r2, r3
 800454e:	657b      	str	r3, [r7, #84]	@ 0x54
 8004550:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004554:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004558:	f7fc fb46 	bl	8000be8 <__aeabi_uldivmod>
 800455c:	4602      	mov	r2, r0
 800455e:	460b      	mov	r3, r1
 8004560:	4b61      	ldr	r3, [pc, #388]	@ (80046e8 <UART_SetConfig+0x2d4>)
 8004562:	fba3 2302 	umull	r2, r3, r3, r2
 8004566:	095b      	lsrs	r3, r3, #5
 8004568:	011c      	lsls	r4, r3, #4
 800456a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800456e:	2200      	movs	r2, #0
 8004570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004574:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004578:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800457c:	4642      	mov	r2, r8
 800457e:	464b      	mov	r3, r9
 8004580:	1891      	adds	r1, r2, r2
 8004582:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004584:	415b      	adcs	r3, r3
 8004586:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004588:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800458c:	4641      	mov	r1, r8
 800458e:	eb12 0a01 	adds.w	sl, r2, r1
 8004592:	4649      	mov	r1, r9
 8004594:	eb43 0b01 	adc.w	fp, r3, r1
 8004598:	f04f 0200 	mov.w	r2, #0
 800459c:	f04f 0300 	mov.w	r3, #0
 80045a0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80045a4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80045a8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80045ac:	4692      	mov	sl, r2
 80045ae:	469b      	mov	fp, r3
 80045b0:	4643      	mov	r3, r8
 80045b2:	eb1a 0303 	adds.w	r3, sl, r3
 80045b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80045ba:	464b      	mov	r3, r9
 80045bc:	eb4b 0303 	adc.w	r3, fp, r3
 80045c0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80045c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c8:	685b      	ldr	r3, [r3, #4]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80045d0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80045d4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80045d8:	460b      	mov	r3, r1
 80045da:	18db      	adds	r3, r3, r3
 80045dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80045de:	4613      	mov	r3, r2
 80045e0:	eb42 0303 	adc.w	r3, r2, r3
 80045e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80045e6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80045ea:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80045ee:	f7fc fafb 	bl	8000be8 <__aeabi_uldivmod>
 80045f2:	4602      	mov	r2, r0
 80045f4:	460b      	mov	r3, r1
 80045f6:	4611      	mov	r1, r2
 80045f8:	4b3b      	ldr	r3, [pc, #236]	@ (80046e8 <UART_SetConfig+0x2d4>)
 80045fa:	fba3 2301 	umull	r2, r3, r3, r1
 80045fe:	095b      	lsrs	r3, r3, #5
 8004600:	2264      	movs	r2, #100	@ 0x64
 8004602:	fb02 f303 	mul.w	r3, r2, r3
 8004606:	1acb      	subs	r3, r1, r3
 8004608:	00db      	lsls	r3, r3, #3
 800460a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800460e:	4b36      	ldr	r3, [pc, #216]	@ (80046e8 <UART_SetConfig+0x2d4>)
 8004610:	fba3 2302 	umull	r2, r3, r3, r2
 8004614:	095b      	lsrs	r3, r3, #5
 8004616:	005b      	lsls	r3, r3, #1
 8004618:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800461c:	441c      	add	r4, r3
 800461e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004622:	2200      	movs	r2, #0
 8004624:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004628:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800462c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004630:	4642      	mov	r2, r8
 8004632:	464b      	mov	r3, r9
 8004634:	1891      	adds	r1, r2, r2
 8004636:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004638:	415b      	adcs	r3, r3
 800463a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800463c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004640:	4641      	mov	r1, r8
 8004642:	1851      	adds	r1, r2, r1
 8004644:	6339      	str	r1, [r7, #48]	@ 0x30
 8004646:	4649      	mov	r1, r9
 8004648:	414b      	adcs	r3, r1
 800464a:	637b      	str	r3, [r7, #52]	@ 0x34
 800464c:	f04f 0200 	mov.w	r2, #0
 8004650:	f04f 0300 	mov.w	r3, #0
 8004654:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004658:	4659      	mov	r1, fp
 800465a:	00cb      	lsls	r3, r1, #3
 800465c:	4651      	mov	r1, sl
 800465e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004662:	4651      	mov	r1, sl
 8004664:	00ca      	lsls	r2, r1, #3
 8004666:	4610      	mov	r0, r2
 8004668:	4619      	mov	r1, r3
 800466a:	4603      	mov	r3, r0
 800466c:	4642      	mov	r2, r8
 800466e:	189b      	adds	r3, r3, r2
 8004670:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004674:	464b      	mov	r3, r9
 8004676:	460a      	mov	r2, r1
 8004678:	eb42 0303 	adc.w	r3, r2, r3
 800467c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004684:	685b      	ldr	r3, [r3, #4]
 8004686:	2200      	movs	r2, #0
 8004688:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800468c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004690:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004694:	460b      	mov	r3, r1
 8004696:	18db      	adds	r3, r3, r3
 8004698:	62bb      	str	r3, [r7, #40]	@ 0x28
 800469a:	4613      	mov	r3, r2
 800469c:	eb42 0303 	adc.w	r3, r2, r3
 80046a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046a2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80046a6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80046aa:	f7fc fa9d 	bl	8000be8 <__aeabi_uldivmod>
 80046ae:	4602      	mov	r2, r0
 80046b0:	460b      	mov	r3, r1
 80046b2:	4b0d      	ldr	r3, [pc, #52]	@ (80046e8 <UART_SetConfig+0x2d4>)
 80046b4:	fba3 1302 	umull	r1, r3, r3, r2
 80046b8:	095b      	lsrs	r3, r3, #5
 80046ba:	2164      	movs	r1, #100	@ 0x64
 80046bc:	fb01 f303 	mul.w	r3, r1, r3
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	00db      	lsls	r3, r3, #3
 80046c4:	3332      	adds	r3, #50	@ 0x32
 80046c6:	4a08      	ldr	r2, [pc, #32]	@ (80046e8 <UART_SetConfig+0x2d4>)
 80046c8:	fba2 2303 	umull	r2, r3, r2, r3
 80046cc:	095b      	lsrs	r3, r3, #5
 80046ce:	f003 0207 	and.w	r2, r3, #7
 80046d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4422      	add	r2, r4
 80046da:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80046dc:	e106      	b.n	80048ec <UART_SetConfig+0x4d8>
 80046de:	bf00      	nop
 80046e0:	40011000 	.word	0x40011000
 80046e4:	40011400 	.word	0x40011400
 80046e8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046f0:	2200      	movs	r2, #0
 80046f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80046fa:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80046fe:	4642      	mov	r2, r8
 8004700:	464b      	mov	r3, r9
 8004702:	1891      	adds	r1, r2, r2
 8004704:	6239      	str	r1, [r7, #32]
 8004706:	415b      	adcs	r3, r3
 8004708:	627b      	str	r3, [r7, #36]	@ 0x24
 800470a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800470e:	4641      	mov	r1, r8
 8004710:	1854      	adds	r4, r2, r1
 8004712:	4649      	mov	r1, r9
 8004714:	eb43 0501 	adc.w	r5, r3, r1
 8004718:	f04f 0200 	mov.w	r2, #0
 800471c:	f04f 0300 	mov.w	r3, #0
 8004720:	00eb      	lsls	r3, r5, #3
 8004722:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004726:	00e2      	lsls	r2, r4, #3
 8004728:	4614      	mov	r4, r2
 800472a:	461d      	mov	r5, r3
 800472c:	4643      	mov	r3, r8
 800472e:	18e3      	adds	r3, r4, r3
 8004730:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004734:	464b      	mov	r3, r9
 8004736:	eb45 0303 	adc.w	r3, r5, r3
 800473a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800473e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004742:	685b      	ldr	r3, [r3, #4]
 8004744:	2200      	movs	r2, #0
 8004746:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800474a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800474e:	f04f 0200 	mov.w	r2, #0
 8004752:	f04f 0300 	mov.w	r3, #0
 8004756:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800475a:	4629      	mov	r1, r5
 800475c:	008b      	lsls	r3, r1, #2
 800475e:	4621      	mov	r1, r4
 8004760:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004764:	4621      	mov	r1, r4
 8004766:	008a      	lsls	r2, r1, #2
 8004768:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800476c:	f7fc fa3c 	bl	8000be8 <__aeabi_uldivmod>
 8004770:	4602      	mov	r2, r0
 8004772:	460b      	mov	r3, r1
 8004774:	4b60      	ldr	r3, [pc, #384]	@ (80048f8 <UART_SetConfig+0x4e4>)
 8004776:	fba3 2302 	umull	r2, r3, r3, r2
 800477a:	095b      	lsrs	r3, r3, #5
 800477c:	011c      	lsls	r4, r3, #4
 800477e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004782:	2200      	movs	r2, #0
 8004784:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004788:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800478c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004790:	4642      	mov	r2, r8
 8004792:	464b      	mov	r3, r9
 8004794:	1891      	adds	r1, r2, r2
 8004796:	61b9      	str	r1, [r7, #24]
 8004798:	415b      	adcs	r3, r3
 800479a:	61fb      	str	r3, [r7, #28]
 800479c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047a0:	4641      	mov	r1, r8
 80047a2:	1851      	adds	r1, r2, r1
 80047a4:	6139      	str	r1, [r7, #16]
 80047a6:	4649      	mov	r1, r9
 80047a8:	414b      	adcs	r3, r1
 80047aa:	617b      	str	r3, [r7, #20]
 80047ac:	f04f 0200 	mov.w	r2, #0
 80047b0:	f04f 0300 	mov.w	r3, #0
 80047b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047b8:	4659      	mov	r1, fp
 80047ba:	00cb      	lsls	r3, r1, #3
 80047bc:	4651      	mov	r1, sl
 80047be:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047c2:	4651      	mov	r1, sl
 80047c4:	00ca      	lsls	r2, r1, #3
 80047c6:	4610      	mov	r0, r2
 80047c8:	4619      	mov	r1, r3
 80047ca:	4603      	mov	r3, r0
 80047cc:	4642      	mov	r2, r8
 80047ce:	189b      	adds	r3, r3, r2
 80047d0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80047d4:	464b      	mov	r3, r9
 80047d6:	460a      	mov	r2, r1
 80047d8:	eb42 0303 	adc.w	r3, r2, r3
 80047dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80047e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047e4:	685b      	ldr	r3, [r3, #4]
 80047e6:	2200      	movs	r2, #0
 80047e8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80047ea:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80047ec:	f04f 0200 	mov.w	r2, #0
 80047f0:	f04f 0300 	mov.w	r3, #0
 80047f4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80047f8:	4649      	mov	r1, r9
 80047fa:	008b      	lsls	r3, r1, #2
 80047fc:	4641      	mov	r1, r8
 80047fe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004802:	4641      	mov	r1, r8
 8004804:	008a      	lsls	r2, r1, #2
 8004806:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800480a:	f7fc f9ed 	bl	8000be8 <__aeabi_uldivmod>
 800480e:	4602      	mov	r2, r0
 8004810:	460b      	mov	r3, r1
 8004812:	4611      	mov	r1, r2
 8004814:	4b38      	ldr	r3, [pc, #224]	@ (80048f8 <UART_SetConfig+0x4e4>)
 8004816:	fba3 2301 	umull	r2, r3, r3, r1
 800481a:	095b      	lsrs	r3, r3, #5
 800481c:	2264      	movs	r2, #100	@ 0x64
 800481e:	fb02 f303 	mul.w	r3, r2, r3
 8004822:	1acb      	subs	r3, r1, r3
 8004824:	011b      	lsls	r3, r3, #4
 8004826:	3332      	adds	r3, #50	@ 0x32
 8004828:	4a33      	ldr	r2, [pc, #204]	@ (80048f8 <UART_SetConfig+0x4e4>)
 800482a:	fba2 2303 	umull	r2, r3, r2, r3
 800482e:	095b      	lsrs	r3, r3, #5
 8004830:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004834:	441c      	add	r4, r3
 8004836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800483a:	2200      	movs	r2, #0
 800483c:	673b      	str	r3, [r7, #112]	@ 0x70
 800483e:	677a      	str	r2, [r7, #116]	@ 0x74
 8004840:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004844:	4642      	mov	r2, r8
 8004846:	464b      	mov	r3, r9
 8004848:	1891      	adds	r1, r2, r2
 800484a:	60b9      	str	r1, [r7, #8]
 800484c:	415b      	adcs	r3, r3
 800484e:	60fb      	str	r3, [r7, #12]
 8004850:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004854:	4641      	mov	r1, r8
 8004856:	1851      	adds	r1, r2, r1
 8004858:	6039      	str	r1, [r7, #0]
 800485a:	4649      	mov	r1, r9
 800485c:	414b      	adcs	r3, r1
 800485e:	607b      	str	r3, [r7, #4]
 8004860:	f04f 0200 	mov.w	r2, #0
 8004864:	f04f 0300 	mov.w	r3, #0
 8004868:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800486c:	4659      	mov	r1, fp
 800486e:	00cb      	lsls	r3, r1, #3
 8004870:	4651      	mov	r1, sl
 8004872:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004876:	4651      	mov	r1, sl
 8004878:	00ca      	lsls	r2, r1, #3
 800487a:	4610      	mov	r0, r2
 800487c:	4619      	mov	r1, r3
 800487e:	4603      	mov	r3, r0
 8004880:	4642      	mov	r2, r8
 8004882:	189b      	adds	r3, r3, r2
 8004884:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004886:	464b      	mov	r3, r9
 8004888:	460a      	mov	r2, r1
 800488a:	eb42 0303 	adc.w	r3, r2, r3
 800488e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004890:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	2200      	movs	r2, #0
 8004898:	663b      	str	r3, [r7, #96]	@ 0x60
 800489a:	667a      	str	r2, [r7, #100]	@ 0x64
 800489c:	f04f 0200 	mov.w	r2, #0
 80048a0:	f04f 0300 	mov.w	r3, #0
 80048a4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80048a8:	4649      	mov	r1, r9
 80048aa:	008b      	lsls	r3, r1, #2
 80048ac:	4641      	mov	r1, r8
 80048ae:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048b2:	4641      	mov	r1, r8
 80048b4:	008a      	lsls	r2, r1, #2
 80048b6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80048ba:	f7fc f995 	bl	8000be8 <__aeabi_uldivmod>
 80048be:	4602      	mov	r2, r0
 80048c0:	460b      	mov	r3, r1
 80048c2:	4b0d      	ldr	r3, [pc, #52]	@ (80048f8 <UART_SetConfig+0x4e4>)
 80048c4:	fba3 1302 	umull	r1, r3, r3, r2
 80048c8:	095b      	lsrs	r3, r3, #5
 80048ca:	2164      	movs	r1, #100	@ 0x64
 80048cc:	fb01 f303 	mul.w	r3, r1, r3
 80048d0:	1ad3      	subs	r3, r2, r3
 80048d2:	011b      	lsls	r3, r3, #4
 80048d4:	3332      	adds	r3, #50	@ 0x32
 80048d6:	4a08      	ldr	r2, [pc, #32]	@ (80048f8 <UART_SetConfig+0x4e4>)
 80048d8:	fba2 2303 	umull	r2, r3, r2, r3
 80048dc:	095b      	lsrs	r3, r3, #5
 80048de:	f003 020f 	and.w	r2, r3, #15
 80048e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e6:	681b      	ldr	r3, [r3, #0]
 80048e8:	4422      	add	r2, r4
 80048ea:	609a      	str	r2, [r3, #8]
}
 80048ec:	bf00      	nop
 80048ee:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80048f2:	46bd      	mov	sp, r7
 80048f4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80048f8:	51eb851f 	.word	0x51eb851f

080048fc <rand>:
 80048fc:	4b16      	ldr	r3, [pc, #88]	@ (8004958 <rand+0x5c>)
 80048fe:	b510      	push	{r4, lr}
 8004900:	681c      	ldr	r4, [r3, #0]
 8004902:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004904:	b9b3      	cbnz	r3, 8004934 <rand+0x38>
 8004906:	2018      	movs	r0, #24
 8004908:	f001 fcf4 	bl	80062f4 <malloc>
 800490c:	4602      	mov	r2, r0
 800490e:	6320      	str	r0, [r4, #48]	@ 0x30
 8004910:	b920      	cbnz	r0, 800491c <rand+0x20>
 8004912:	4b12      	ldr	r3, [pc, #72]	@ (800495c <rand+0x60>)
 8004914:	4812      	ldr	r0, [pc, #72]	@ (8004960 <rand+0x64>)
 8004916:	2152      	movs	r1, #82	@ 0x52
 8004918:	f000 fe2c 	bl	8005574 <__assert_func>
 800491c:	4911      	ldr	r1, [pc, #68]	@ (8004964 <rand+0x68>)
 800491e:	4b12      	ldr	r3, [pc, #72]	@ (8004968 <rand+0x6c>)
 8004920:	e9c0 1300 	strd	r1, r3, [r0]
 8004924:	4b11      	ldr	r3, [pc, #68]	@ (800496c <rand+0x70>)
 8004926:	6083      	str	r3, [r0, #8]
 8004928:	230b      	movs	r3, #11
 800492a:	8183      	strh	r3, [r0, #12]
 800492c:	2100      	movs	r1, #0
 800492e:	2001      	movs	r0, #1
 8004930:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8004934:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8004936:	480e      	ldr	r0, [pc, #56]	@ (8004970 <rand+0x74>)
 8004938:	690b      	ldr	r3, [r1, #16]
 800493a:	694c      	ldr	r4, [r1, #20]
 800493c:	4a0d      	ldr	r2, [pc, #52]	@ (8004974 <rand+0x78>)
 800493e:	4358      	muls	r0, r3
 8004940:	fb02 0004 	mla	r0, r2, r4, r0
 8004944:	fba3 3202 	umull	r3, r2, r3, r2
 8004948:	3301      	adds	r3, #1
 800494a:	eb40 0002 	adc.w	r0, r0, r2
 800494e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8004952:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004956:	bd10      	pop	{r4, pc}
 8004958:	20000030 	.word	0x20000030
 800495c:	08007c6c 	.word	0x08007c6c
 8004960:	08007c83 	.word	0x08007c83
 8004964:	abcd330e 	.word	0xabcd330e
 8004968:	e66d1234 	.word	0xe66d1234
 800496c:	0005deec 	.word	0x0005deec
 8004970:	5851f42d 	.word	0x5851f42d
 8004974:	4c957f2d 	.word	0x4c957f2d

08004978 <__cvt>:
 8004978:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800497c:	ec57 6b10 	vmov	r6, r7, d0
 8004980:	2f00      	cmp	r7, #0
 8004982:	460c      	mov	r4, r1
 8004984:	4619      	mov	r1, r3
 8004986:	463b      	mov	r3, r7
 8004988:	bfbb      	ittet	lt
 800498a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800498e:	461f      	movlt	r7, r3
 8004990:	2300      	movge	r3, #0
 8004992:	232d      	movlt	r3, #45	@ 0x2d
 8004994:	700b      	strb	r3, [r1, #0]
 8004996:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004998:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800499c:	4691      	mov	r9, r2
 800499e:	f023 0820 	bic.w	r8, r3, #32
 80049a2:	bfbc      	itt	lt
 80049a4:	4632      	movlt	r2, r6
 80049a6:	4616      	movlt	r6, r2
 80049a8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80049ac:	d005      	beq.n	80049ba <__cvt+0x42>
 80049ae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80049b2:	d100      	bne.n	80049b6 <__cvt+0x3e>
 80049b4:	3401      	adds	r4, #1
 80049b6:	2102      	movs	r1, #2
 80049b8:	e000      	b.n	80049bc <__cvt+0x44>
 80049ba:	2103      	movs	r1, #3
 80049bc:	ab03      	add	r3, sp, #12
 80049be:	9301      	str	r3, [sp, #4]
 80049c0:	ab02      	add	r3, sp, #8
 80049c2:	9300      	str	r3, [sp, #0]
 80049c4:	ec47 6b10 	vmov	d0, r6, r7
 80049c8:	4653      	mov	r3, sl
 80049ca:	4622      	mov	r2, r4
 80049cc:	f000 fe78 	bl	80056c0 <_dtoa_r>
 80049d0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80049d4:	4605      	mov	r5, r0
 80049d6:	d119      	bne.n	8004a0c <__cvt+0x94>
 80049d8:	f019 0f01 	tst.w	r9, #1
 80049dc:	d00e      	beq.n	80049fc <__cvt+0x84>
 80049de:	eb00 0904 	add.w	r9, r0, r4
 80049e2:	2200      	movs	r2, #0
 80049e4:	2300      	movs	r3, #0
 80049e6:	4630      	mov	r0, r6
 80049e8:	4639      	mov	r1, r7
 80049ea:	f7fc f88d 	bl	8000b08 <__aeabi_dcmpeq>
 80049ee:	b108      	cbz	r0, 80049f4 <__cvt+0x7c>
 80049f0:	f8cd 900c 	str.w	r9, [sp, #12]
 80049f4:	2230      	movs	r2, #48	@ 0x30
 80049f6:	9b03      	ldr	r3, [sp, #12]
 80049f8:	454b      	cmp	r3, r9
 80049fa:	d31e      	bcc.n	8004a3a <__cvt+0xc2>
 80049fc:	9b03      	ldr	r3, [sp, #12]
 80049fe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004a00:	1b5b      	subs	r3, r3, r5
 8004a02:	4628      	mov	r0, r5
 8004a04:	6013      	str	r3, [r2, #0]
 8004a06:	b004      	add	sp, #16
 8004a08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004a10:	eb00 0904 	add.w	r9, r0, r4
 8004a14:	d1e5      	bne.n	80049e2 <__cvt+0x6a>
 8004a16:	7803      	ldrb	r3, [r0, #0]
 8004a18:	2b30      	cmp	r3, #48	@ 0x30
 8004a1a:	d10a      	bne.n	8004a32 <__cvt+0xba>
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	2300      	movs	r3, #0
 8004a20:	4630      	mov	r0, r6
 8004a22:	4639      	mov	r1, r7
 8004a24:	f7fc f870 	bl	8000b08 <__aeabi_dcmpeq>
 8004a28:	b918      	cbnz	r0, 8004a32 <__cvt+0xba>
 8004a2a:	f1c4 0401 	rsb	r4, r4, #1
 8004a2e:	f8ca 4000 	str.w	r4, [sl]
 8004a32:	f8da 3000 	ldr.w	r3, [sl]
 8004a36:	4499      	add	r9, r3
 8004a38:	e7d3      	b.n	80049e2 <__cvt+0x6a>
 8004a3a:	1c59      	adds	r1, r3, #1
 8004a3c:	9103      	str	r1, [sp, #12]
 8004a3e:	701a      	strb	r2, [r3, #0]
 8004a40:	e7d9      	b.n	80049f6 <__cvt+0x7e>

08004a42 <__exponent>:
 8004a42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004a44:	2900      	cmp	r1, #0
 8004a46:	bfba      	itte	lt
 8004a48:	4249      	neglt	r1, r1
 8004a4a:	232d      	movlt	r3, #45	@ 0x2d
 8004a4c:	232b      	movge	r3, #43	@ 0x2b
 8004a4e:	2909      	cmp	r1, #9
 8004a50:	7002      	strb	r2, [r0, #0]
 8004a52:	7043      	strb	r3, [r0, #1]
 8004a54:	dd29      	ble.n	8004aaa <__exponent+0x68>
 8004a56:	f10d 0307 	add.w	r3, sp, #7
 8004a5a:	461d      	mov	r5, r3
 8004a5c:	270a      	movs	r7, #10
 8004a5e:	461a      	mov	r2, r3
 8004a60:	fbb1 f6f7 	udiv	r6, r1, r7
 8004a64:	fb07 1416 	mls	r4, r7, r6, r1
 8004a68:	3430      	adds	r4, #48	@ 0x30
 8004a6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004a6e:	460c      	mov	r4, r1
 8004a70:	2c63      	cmp	r4, #99	@ 0x63
 8004a72:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a76:	4631      	mov	r1, r6
 8004a78:	dcf1      	bgt.n	8004a5e <__exponent+0x1c>
 8004a7a:	3130      	adds	r1, #48	@ 0x30
 8004a7c:	1e94      	subs	r4, r2, #2
 8004a7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004a82:	1c41      	adds	r1, r0, #1
 8004a84:	4623      	mov	r3, r4
 8004a86:	42ab      	cmp	r3, r5
 8004a88:	d30a      	bcc.n	8004aa0 <__exponent+0x5e>
 8004a8a:	f10d 0309 	add.w	r3, sp, #9
 8004a8e:	1a9b      	subs	r3, r3, r2
 8004a90:	42ac      	cmp	r4, r5
 8004a92:	bf88      	it	hi
 8004a94:	2300      	movhi	r3, #0
 8004a96:	3302      	adds	r3, #2
 8004a98:	4403      	add	r3, r0
 8004a9a:	1a18      	subs	r0, r3, r0
 8004a9c:	b003      	add	sp, #12
 8004a9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004aa0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004aa4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004aa8:	e7ed      	b.n	8004a86 <__exponent+0x44>
 8004aaa:	2330      	movs	r3, #48	@ 0x30
 8004aac:	3130      	adds	r1, #48	@ 0x30
 8004aae:	7083      	strb	r3, [r0, #2]
 8004ab0:	70c1      	strb	r1, [r0, #3]
 8004ab2:	1d03      	adds	r3, r0, #4
 8004ab4:	e7f1      	b.n	8004a9a <__exponent+0x58>
	...

08004ab8 <_printf_float>:
 8004ab8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004abc:	b08d      	sub	sp, #52	@ 0x34
 8004abe:	460c      	mov	r4, r1
 8004ac0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004ac4:	4616      	mov	r6, r2
 8004ac6:	461f      	mov	r7, r3
 8004ac8:	4605      	mov	r5, r0
 8004aca:	f000 fcdb 	bl	8005484 <_localeconv_r>
 8004ace:	6803      	ldr	r3, [r0, #0]
 8004ad0:	9304      	str	r3, [sp, #16]
 8004ad2:	4618      	mov	r0, r3
 8004ad4:	f7fb fbec 	bl	80002b0 <strlen>
 8004ad8:	2300      	movs	r3, #0
 8004ada:	930a      	str	r3, [sp, #40]	@ 0x28
 8004adc:	f8d8 3000 	ldr.w	r3, [r8]
 8004ae0:	9005      	str	r0, [sp, #20]
 8004ae2:	3307      	adds	r3, #7
 8004ae4:	f023 0307 	bic.w	r3, r3, #7
 8004ae8:	f103 0208 	add.w	r2, r3, #8
 8004aec:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004af0:	f8d4 b000 	ldr.w	fp, [r4]
 8004af4:	f8c8 2000 	str.w	r2, [r8]
 8004af8:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004afc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004b00:	9307      	str	r3, [sp, #28]
 8004b02:	f8cd 8018 	str.w	r8, [sp, #24]
 8004b06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004b0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b0e:	4b9c      	ldr	r3, [pc, #624]	@ (8004d80 <_printf_float+0x2c8>)
 8004b10:	f04f 32ff 	mov.w	r2, #4294967295
 8004b14:	f7fc f82a 	bl	8000b6c <__aeabi_dcmpun>
 8004b18:	bb70      	cbnz	r0, 8004b78 <_printf_float+0xc0>
 8004b1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004b1e:	4b98      	ldr	r3, [pc, #608]	@ (8004d80 <_printf_float+0x2c8>)
 8004b20:	f04f 32ff 	mov.w	r2, #4294967295
 8004b24:	f7fc f804 	bl	8000b30 <__aeabi_dcmple>
 8004b28:	bb30      	cbnz	r0, 8004b78 <_printf_float+0xc0>
 8004b2a:	2200      	movs	r2, #0
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	4640      	mov	r0, r8
 8004b30:	4649      	mov	r1, r9
 8004b32:	f7fb fff3 	bl	8000b1c <__aeabi_dcmplt>
 8004b36:	b110      	cbz	r0, 8004b3e <_printf_float+0x86>
 8004b38:	232d      	movs	r3, #45	@ 0x2d
 8004b3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004b3e:	4a91      	ldr	r2, [pc, #580]	@ (8004d84 <_printf_float+0x2cc>)
 8004b40:	4b91      	ldr	r3, [pc, #580]	@ (8004d88 <_printf_float+0x2d0>)
 8004b42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004b46:	bf8c      	ite	hi
 8004b48:	4690      	movhi	r8, r2
 8004b4a:	4698      	movls	r8, r3
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	6123      	str	r3, [r4, #16]
 8004b50:	f02b 0304 	bic.w	r3, fp, #4
 8004b54:	6023      	str	r3, [r4, #0]
 8004b56:	f04f 0900 	mov.w	r9, #0
 8004b5a:	9700      	str	r7, [sp, #0]
 8004b5c:	4633      	mov	r3, r6
 8004b5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004b60:	4621      	mov	r1, r4
 8004b62:	4628      	mov	r0, r5
 8004b64:	f000 f9d2 	bl	8004f0c <_printf_common>
 8004b68:	3001      	adds	r0, #1
 8004b6a:	f040 808d 	bne.w	8004c88 <_printf_float+0x1d0>
 8004b6e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b72:	b00d      	add	sp, #52	@ 0x34
 8004b74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b78:	4642      	mov	r2, r8
 8004b7a:	464b      	mov	r3, r9
 8004b7c:	4640      	mov	r0, r8
 8004b7e:	4649      	mov	r1, r9
 8004b80:	f7fb fff4 	bl	8000b6c <__aeabi_dcmpun>
 8004b84:	b140      	cbz	r0, 8004b98 <_printf_float+0xe0>
 8004b86:	464b      	mov	r3, r9
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	bfbc      	itt	lt
 8004b8c:	232d      	movlt	r3, #45	@ 0x2d
 8004b8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004b92:	4a7e      	ldr	r2, [pc, #504]	@ (8004d8c <_printf_float+0x2d4>)
 8004b94:	4b7e      	ldr	r3, [pc, #504]	@ (8004d90 <_printf_float+0x2d8>)
 8004b96:	e7d4      	b.n	8004b42 <_printf_float+0x8a>
 8004b98:	6863      	ldr	r3, [r4, #4]
 8004b9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004b9e:	9206      	str	r2, [sp, #24]
 8004ba0:	1c5a      	adds	r2, r3, #1
 8004ba2:	d13b      	bne.n	8004c1c <_printf_float+0x164>
 8004ba4:	2306      	movs	r3, #6
 8004ba6:	6063      	str	r3, [r4, #4]
 8004ba8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004bac:	2300      	movs	r3, #0
 8004bae:	6022      	str	r2, [r4, #0]
 8004bb0:	9303      	str	r3, [sp, #12]
 8004bb2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004bb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004bb8:	ab09      	add	r3, sp, #36	@ 0x24
 8004bba:	9300      	str	r3, [sp, #0]
 8004bbc:	6861      	ldr	r1, [r4, #4]
 8004bbe:	ec49 8b10 	vmov	d0, r8, r9
 8004bc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004bc6:	4628      	mov	r0, r5
 8004bc8:	f7ff fed6 	bl	8004978 <__cvt>
 8004bcc:	9b06      	ldr	r3, [sp, #24]
 8004bce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004bd0:	2b47      	cmp	r3, #71	@ 0x47
 8004bd2:	4680      	mov	r8, r0
 8004bd4:	d129      	bne.n	8004c2a <_printf_float+0x172>
 8004bd6:	1cc8      	adds	r0, r1, #3
 8004bd8:	db02      	blt.n	8004be0 <_printf_float+0x128>
 8004bda:	6863      	ldr	r3, [r4, #4]
 8004bdc:	4299      	cmp	r1, r3
 8004bde:	dd41      	ble.n	8004c64 <_printf_float+0x1ac>
 8004be0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004be4:	fa5f fa8a 	uxtb.w	sl, sl
 8004be8:	3901      	subs	r1, #1
 8004bea:	4652      	mov	r2, sl
 8004bec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004bf0:	9109      	str	r1, [sp, #36]	@ 0x24
 8004bf2:	f7ff ff26 	bl	8004a42 <__exponent>
 8004bf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004bf8:	1813      	adds	r3, r2, r0
 8004bfa:	2a01      	cmp	r2, #1
 8004bfc:	4681      	mov	r9, r0
 8004bfe:	6123      	str	r3, [r4, #16]
 8004c00:	dc02      	bgt.n	8004c08 <_printf_float+0x150>
 8004c02:	6822      	ldr	r2, [r4, #0]
 8004c04:	07d2      	lsls	r2, r2, #31
 8004c06:	d501      	bpl.n	8004c0c <_printf_float+0x154>
 8004c08:	3301      	adds	r3, #1
 8004c0a:	6123      	str	r3, [r4, #16]
 8004c0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d0a2      	beq.n	8004b5a <_printf_float+0xa2>
 8004c14:	232d      	movs	r3, #45	@ 0x2d
 8004c16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c1a:	e79e      	b.n	8004b5a <_printf_float+0xa2>
 8004c1c:	9a06      	ldr	r2, [sp, #24]
 8004c1e:	2a47      	cmp	r2, #71	@ 0x47
 8004c20:	d1c2      	bne.n	8004ba8 <_printf_float+0xf0>
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d1c0      	bne.n	8004ba8 <_printf_float+0xf0>
 8004c26:	2301      	movs	r3, #1
 8004c28:	e7bd      	b.n	8004ba6 <_printf_float+0xee>
 8004c2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004c2e:	d9db      	bls.n	8004be8 <_printf_float+0x130>
 8004c30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004c34:	d118      	bne.n	8004c68 <_printf_float+0x1b0>
 8004c36:	2900      	cmp	r1, #0
 8004c38:	6863      	ldr	r3, [r4, #4]
 8004c3a:	dd0b      	ble.n	8004c54 <_printf_float+0x19c>
 8004c3c:	6121      	str	r1, [r4, #16]
 8004c3e:	b913      	cbnz	r3, 8004c46 <_printf_float+0x18e>
 8004c40:	6822      	ldr	r2, [r4, #0]
 8004c42:	07d0      	lsls	r0, r2, #31
 8004c44:	d502      	bpl.n	8004c4c <_printf_float+0x194>
 8004c46:	3301      	adds	r3, #1
 8004c48:	440b      	add	r3, r1
 8004c4a:	6123      	str	r3, [r4, #16]
 8004c4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004c4e:	f04f 0900 	mov.w	r9, #0
 8004c52:	e7db      	b.n	8004c0c <_printf_float+0x154>
 8004c54:	b913      	cbnz	r3, 8004c5c <_printf_float+0x1a4>
 8004c56:	6822      	ldr	r2, [r4, #0]
 8004c58:	07d2      	lsls	r2, r2, #31
 8004c5a:	d501      	bpl.n	8004c60 <_printf_float+0x1a8>
 8004c5c:	3302      	adds	r3, #2
 8004c5e:	e7f4      	b.n	8004c4a <_printf_float+0x192>
 8004c60:	2301      	movs	r3, #1
 8004c62:	e7f2      	b.n	8004c4a <_printf_float+0x192>
 8004c64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004c68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004c6a:	4299      	cmp	r1, r3
 8004c6c:	db05      	blt.n	8004c7a <_printf_float+0x1c2>
 8004c6e:	6823      	ldr	r3, [r4, #0]
 8004c70:	6121      	str	r1, [r4, #16]
 8004c72:	07d8      	lsls	r0, r3, #31
 8004c74:	d5ea      	bpl.n	8004c4c <_printf_float+0x194>
 8004c76:	1c4b      	adds	r3, r1, #1
 8004c78:	e7e7      	b.n	8004c4a <_printf_float+0x192>
 8004c7a:	2900      	cmp	r1, #0
 8004c7c:	bfd4      	ite	le
 8004c7e:	f1c1 0202 	rsble	r2, r1, #2
 8004c82:	2201      	movgt	r2, #1
 8004c84:	4413      	add	r3, r2
 8004c86:	e7e0      	b.n	8004c4a <_printf_float+0x192>
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	055a      	lsls	r2, r3, #21
 8004c8c:	d407      	bmi.n	8004c9e <_printf_float+0x1e6>
 8004c8e:	6923      	ldr	r3, [r4, #16]
 8004c90:	4642      	mov	r2, r8
 8004c92:	4631      	mov	r1, r6
 8004c94:	4628      	mov	r0, r5
 8004c96:	47b8      	blx	r7
 8004c98:	3001      	adds	r0, #1
 8004c9a:	d12b      	bne.n	8004cf4 <_printf_float+0x23c>
 8004c9c:	e767      	b.n	8004b6e <_printf_float+0xb6>
 8004c9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004ca2:	f240 80dd 	bls.w	8004e60 <_printf_float+0x3a8>
 8004ca6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004caa:	2200      	movs	r2, #0
 8004cac:	2300      	movs	r3, #0
 8004cae:	f7fb ff2b 	bl	8000b08 <__aeabi_dcmpeq>
 8004cb2:	2800      	cmp	r0, #0
 8004cb4:	d033      	beq.n	8004d1e <_printf_float+0x266>
 8004cb6:	4a37      	ldr	r2, [pc, #220]	@ (8004d94 <_printf_float+0x2dc>)
 8004cb8:	2301      	movs	r3, #1
 8004cba:	4631      	mov	r1, r6
 8004cbc:	4628      	mov	r0, r5
 8004cbe:	47b8      	blx	r7
 8004cc0:	3001      	adds	r0, #1
 8004cc2:	f43f af54 	beq.w	8004b6e <_printf_float+0xb6>
 8004cc6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004cca:	4543      	cmp	r3, r8
 8004ccc:	db02      	blt.n	8004cd4 <_printf_float+0x21c>
 8004cce:	6823      	ldr	r3, [r4, #0]
 8004cd0:	07d8      	lsls	r0, r3, #31
 8004cd2:	d50f      	bpl.n	8004cf4 <_printf_float+0x23c>
 8004cd4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004cd8:	4631      	mov	r1, r6
 8004cda:	4628      	mov	r0, r5
 8004cdc:	47b8      	blx	r7
 8004cde:	3001      	adds	r0, #1
 8004ce0:	f43f af45 	beq.w	8004b6e <_printf_float+0xb6>
 8004ce4:	f04f 0900 	mov.w	r9, #0
 8004ce8:	f108 38ff 	add.w	r8, r8, #4294967295
 8004cec:	f104 0a1a 	add.w	sl, r4, #26
 8004cf0:	45c8      	cmp	r8, r9
 8004cf2:	dc09      	bgt.n	8004d08 <_printf_float+0x250>
 8004cf4:	6823      	ldr	r3, [r4, #0]
 8004cf6:	079b      	lsls	r3, r3, #30
 8004cf8:	f100 8103 	bmi.w	8004f02 <_printf_float+0x44a>
 8004cfc:	68e0      	ldr	r0, [r4, #12]
 8004cfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004d00:	4298      	cmp	r0, r3
 8004d02:	bfb8      	it	lt
 8004d04:	4618      	movlt	r0, r3
 8004d06:	e734      	b.n	8004b72 <_printf_float+0xba>
 8004d08:	2301      	movs	r3, #1
 8004d0a:	4652      	mov	r2, sl
 8004d0c:	4631      	mov	r1, r6
 8004d0e:	4628      	mov	r0, r5
 8004d10:	47b8      	blx	r7
 8004d12:	3001      	adds	r0, #1
 8004d14:	f43f af2b 	beq.w	8004b6e <_printf_float+0xb6>
 8004d18:	f109 0901 	add.w	r9, r9, #1
 8004d1c:	e7e8      	b.n	8004cf0 <_printf_float+0x238>
 8004d1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	dc39      	bgt.n	8004d98 <_printf_float+0x2e0>
 8004d24:	4a1b      	ldr	r2, [pc, #108]	@ (8004d94 <_printf_float+0x2dc>)
 8004d26:	2301      	movs	r3, #1
 8004d28:	4631      	mov	r1, r6
 8004d2a:	4628      	mov	r0, r5
 8004d2c:	47b8      	blx	r7
 8004d2e:	3001      	adds	r0, #1
 8004d30:	f43f af1d 	beq.w	8004b6e <_printf_float+0xb6>
 8004d34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004d38:	ea59 0303 	orrs.w	r3, r9, r3
 8004d3c:	d102      	bne.n	8004d44 <_printf_float+0x28c>
 8004d3e:	6823      	ldr	r3, [r4, #0]
 8004d40:	07d9      	lsls	r1, r3, #31
 8004d42:	d5d7      	bpl.n	8004cf4 <_printf_float+0x23c>
 8004d44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004d48:	4631      	mov	r1, r6
 8004d4a:	4628      	mov	r0, r5
 8004d4c:	47b8      	blx	r7
 8004d4e:	3001      	adds	r0, #1
 8004d50:	f43f af0d 	beq.w	8004b6e <_printf_float+0xb6>
 8004d54:	f04f 0a00 	mov.w	sl, #0
 8004d58:	f104 0b1a 	add.w	fp, r4, #26
 8004d5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004d5e:	425b      	negs	r3, r3
 8004d60:	4553      	cmp	r3, sl
 8004d62:	dc01      	bgt.n	8004d68 <_printf_float+0x2b0>
 8004d64:	464b      	mov	r3, r9
 8004d66:	e793      	b.n	8004c90 <_printf_float+0x1d8>
 8004d68:	2301      	movs	r3, #1
 8004d6a:	465a      	mov	r2, fp
 8004d6c:	4631      	mov	r1, r6
 8004d6e:	4628      	mov	r0, r5
 8004d70:	47b8      	blx	r7
 8004d72:	3001      	adds	r0, #1
 8004d74:	f43f aefb 	beq.w	8004b6e <_printf_float+0xb6>
 8004d78:	f10a 0a01 	add.w	sl, sl, #1
 8004d7c:	e7ee      	b.n	8004d5c <_printf_float+0x2a4>
 8004d7e:	bf00      	nop
 8004d80:	7fefffff 	.word	0x7fefffff
 8004d84:	08007cdf 	.word	0x08007cdf
 8004d88:	08007cdb 	.word	0x08007cdb
 8004d8c:	08007ce7 	.word	0x08007ce7
 8004d90:	08007ce3 	.word	0x08007ce3
 8004d94:	08007ceb 	.word	0x08007ceb
 8004d98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004d9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004d9e:	4553      	cmp	r3, sl
 8004da0:	bfa8      	it	ge
 8004da2:	4653      	movge	r3, sl
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	4699      	mov	r9, r3
 8004da8:	dc36      	bgt.n	8004e18 <_printf_float+0x360>
 8004daa:	f04f 0b00 	mov.w	fp, #0
 8004dae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004db2:	f104 021a 	add.w	r2, r4, #26
 8004db6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004db8:	9306      	str	r3, [sp, #24]
 8004dba:	eba3 0309 	sub.w	r3, r3, r9
 8004dbe:	455b      	cmp	r3, fp
 8004dc0:	dc31      	bgt.n	8004e26 <_printf_float+0x36e>
 8004dc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dc4:	459a      	cmp	sl, r3
 8004dc6:	dc3a      	bgt.n	8004e3e <_printf_float+0x386>
 8004dc8:	6823      	ldr	r3, [r4, #0]
 8004dca:	07da      	lsls	r2, r3, #31
 8004dcc:	d437      	bmi.n	8004e3e <_printf_float+0x386>
 8004dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dd0:	ebaa 0903 	sub.w	r9, sl, r3
 8004dd4:	9b06      	ldr	r3, [sp, #24]
 8004dd6:	ebaa 0303 	sub.w	r3, sl, r3
 8004dda:	4599      	cmp	r9, r3
 8004ddc:	bfa8      	it	ge
 8004dde:	4699      	movge	r9, r3
 8004de0:	f1b9 0f00 	cmp.w	r9, #0
 8004de4:	dc33      	bgt.n	8004e4e <_printf_float+0x396>
 8004de6:	f04f 0800 	mov.w	r8, #0
 8004dea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004dee:	f104 0b1a 	add.w	fp, r4, #26
 8004df2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004df4:	ebaa 0303 	sub.w	r3, sl, r3
 8004df8:	eba3 0309 	sub.w	r3, r3, r9
 8004dfc:	4543      	cmp	r3, r8
 8004dfe:	f77f af79 	ble.w	8004cf4 <_printf_float+0x23c>
 8004e02:	2301      	movs	r3, #1
 8004e04:	465a      	mov	r2, fp
 8004e06:	4631      	mov	r1, r6
 8004e08:	4628      	mov	r0, r5
 8004e0a:	47b8      	blx	r7
 8004e0c:	3001      	adds	r0, #1
 8004e0e:	f43f aeae 	beq.w	8004b6e <_printf_float+0xb6>
 8004e12:	f108 0801 	add.w	r8, r8, #1
 8004e16:	e7ec      	b.n	8004df2 <_printf_float+0x33a>
 8004e18:	4642      	mov	r2, r8
 8004e1a:	4631      	mov	r1, r6
 8004e1c:	4628      	mov	r0, r5
 8004e1e:	47b8      	blx	r7
 8004e20:	3001      	adds	r0, #1
 8004e22:	d1c2      	bne.n	8004daa <_printf_float+0x2f2>
 8004e24:	e6a3      	b.n	8004b6e <_printf_float+0xb6>
 8004e26:	2301      	movs	r3, #1
 8004e28:	4631      	mov	r1, r6
 8004e2a:	4628      	mov	r0, r5
 8004e2c:	9206      	str	r2, [sp, #24]
 8004e2e:	47b8      	blx	r7
 8004e30:	3001      	adds	r0, #1
 8004e32:	f43f ae9c 	beq.w	8004b6e <_printf_float+0xb6>
 8004e36:	9a06      	ldr	r2, [sp, #24]
 8004e38:	f10b 0b01 	add.w	fp, fp, #1
 8004e3c:	e7bb      	b.n	8004db6 <_printf_float+0x2fe>
 8004e3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e42:	4631      	mov	r1, r6
 8004e44:	4628      	mov	r0, r5
 8004e46:	47b8      	blx	r7
 8004e48:	3001      	adds	r0, #1
 8004e4a:	d1c0      	bne.n	8004dce <_printf_float+0x316>
 8004e4c:	e68f      	b.n	8004b6e <_printf_float+0xb6>
 8004e4e:	9a06      	ldr	r2, [sp, #24]
 8004e50:	464b      	mov	r3, r9
 8004e52:	4442      	add	r2, r8
 8004e54:	4631      	mov	r1, r6
 8004e56:	4628      	mov	r0, r5
 8004e58:	47b8      	blx	r7
 8004e5a:	3001      	adds	r0, #1
 8004e5c:	d1c3      	bne.n	8004de6 <_printf_float+0x32e>
 8004e5e:	e686      	b.n	8004b6e <_printf_float+0xb6>
 8004e60:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004e64:	f1ba 0f01 	cmp.w	sl, #1
 8004e68:	dc01      	bgt.n	8004e6e <_printf_float+0x3b6>
 8004e6a:	07db      	lsls	r3, r3, #31
 8004e6c:	d536      	bpl.n	8004edc <_printf_float+0x424>
 8004e6e:	2301      	movs	r3, #1
 8004e70:	4642      	mov	r2, r8
 8004e72:	4631      	mov	r1, r6
 8004e74:	4628      	mov	r0, r5
 8004e76:	47b8      	blx	r7
 8004e78:	3001      	adds	r0, #1
 8004e7a:	f43f ae78 	beq.w	8004b6e <_printf_float+0xb6>
 8004e7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e82:	4631      	mov	r1, r6
 8004e84:	4628      	mov	r0, r5
 8004e86:	47b8      	blx	r7
 8004e88:	3001      	adds	r0, #1
 8004e8a:	f43f ae70 	beq.w	8004b6e <_printf_float+0xb6>
 8004e8e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004e92:	2200      	movs	r2, #0
 8004e94:	2300      	movs	r3, #0
 8004e96:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004e9a:	f7fb fe35 	bl	8000b08 <__aeabi_dcmpeq>
 8004e9e:	b9c0      	cbnz	r0, 8004ed2 <_printf_float+0x41a>
 8004ea0:	4653      	mov	r3, sl
 8004ea2:	f108 0201 	add.w	r2, r8, #1
 8004ea6:	4631      	mov	r1, r6
 8004ea8:	4628      	mov	r0, r5
 8004eaa:	47b8      	blx	r7
 8004eac:	3001      	adds	r0, #1
 8004eae:	d10c      	bne.n	8004eca <_printf_float+0x412>
 8004eb0:	e65d      	b.n	8004b6e <_printf_float+0xb6>
 8004eb2:	2301      	movs	r3, #1
 8004eb4:	465a      	mov	r2, fp
 8004eb6:	4631      	mov	r1, r6
 8004eb8:	4628      	mov	r0, r5
 8004eba:	47b8      	blx	r7
 8004ebc:	3001      	adds	r0, #1
 8004ebe:	f43f ae56 	beq.w	8004b6e <_printf_float+0xb6>
 8004ec2:	f108 0801 	add.w	r8, r8, #1
 8004ec6:	45d0      	cmp	r8, sl
 8004ec8:	dbf3      	blt.n	8004eb2 <_printf_float+0x3fa>
 8004eca:	464b      	mov	r3, r9
 8004ecc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004ed0:	e6df      	b.n	8004c92 <_printf_float+0x1da>
 8004ed2:	f04f 0800 	mov.w	r8, #0
 8004ed6:	f104 0b1a 	add.w	fp, r4, #26
 8004eda:	e7f4      	b.n	8004ec6 <_printf_float+0x40e>
 8004edc:	2301      	movs	r3, #1
 8004ede:	4642      	mov	r2, r8
 8004ee0:	e7e1      	b.n	8004ea6 <_printf_float+0x3ee>
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	464a      	mov	r2, r9
 8004ee6:	4631      	mov	r1, r6
 8004ee8:	4628      	mov	r0, r5
 8004eea:	47b8      	blx	r7
 8004eec:	3001      	adds	r0, #1
 8004eee:	f43f ae3e 	beq.w	8004b6e <_printf_float+0xb6>
 8004ef2:	f108 0801 	add.w	r8, r8, #1
 8004ef6:	68e3      	ldr	r3, [r4, #12]
 8004ef8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004efa:	1a5b      	subs	r3, r3, r1
 8004efc:	4543      	cmp	r3, r8
 8004efe:	dcf0      	bgt.n	8004ee2 <_printf_float+0x42a>
 8004f00:	e6fc      	b.n	8004cfc <_printf_float+0x244>
 8004f02:	f04f 0800 	mov.w	r8, #0
 8004f06:	f104 0919 	add.w	r9, r4, #25
 8004f0a:	e7f4      	b.n	8004ef6 <_printf_float+0x43e>

08004f0c <_printf_common>:
 8004f0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f10:	4616      	mov	r6, r2
 8004f12:	4698      	mov	r8, r3
 8004f14:	688a      	ldr	r2, [r1, #8]
 8004f16:	690b      	ldr	r3, [r1, #16]
 8004f18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004f1c:	4293      	cmp	r3, r2
 8004f1e:	bfb8      	it	lt
 8004f20:	4613      	movlt	r3, r2
 8004f22:	6033      	str	r3, [r6, #0]
 8004f24:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004f28:	4607      	mov	r7, r0
 8004f2a:	460c      	mov	r4, r1
 8004f2c:	b10a      	cbz	r2, 8004f32 <_printf_common+0x26>
 8004f2e:	3301      	adds	r3, #1
 8004f30:	6033      	str	r3, [r6, #0]
 8004f32:	6823      	ldr	r3, [r4, #0]
 8004f34:	0699      	lsls	r1, r3, #26
 8004f36:	bf42      	ittt	mi
 8004f38:	6833      	ldrmi	r3, [r6, #0]
 8004f3a:	3302      	addmi	r3, #2
 8004f3c:	6033      	strmi	r3, [r6, #0]
 8004f3e:	6825      	ldr	r5, [r4, #0]
 8004f40:	f015 0506 	ands.w	r5, r5, #6
 8004f44:	d106      	bne.n	8004f54 <_printf_common+0x48>
 8004f46:	f104 0a19 	add.w	sl, r4, #25
 8004f4a:	68e3      	ldr	r3, [r4, #12]
 8004f4c:	6832      	ldr	r2, [r6, #0]
 8004f4e:	1a9b      	subs	r3, r3, r2
 8004f50:	42ab      	cmp	r3, r5
 8004f52:	dc26      	bgt.n	8004fa2 <_printf_common+0x96>
 8004f54:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004f58:	6822      	ldr	r2, [r4, #0]
 8004f5a:	3b00      	subs	r3, #0
 8004f5c:	bf18      	it	ne
 8004f5e:	2301      	movne	r3, #1
 8004f60:	0692      	lsls	r2, r2, #26
 8004f62:	d42b      	bmi.n	8004fbc <_printf_common+0xb0>
 8004f64:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004f68:	4641      	mov	r1, r8
 8004f6a:	4638      	mov	r0, r7
 8004f6c:	47c8      	blx	r9
 8004f6e:	3001      	adds	r0, #1
 8004f70:	d01e      	beq.n	8004fb0 <_printf_common+0xa4>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	6922      	ldr	r2, [r4, #16]
 8004f76:	f003 0306 	and.w	r3, r3, #6
 8004f7a:	2b04      	cmp	r3, #4
 8004f7c:	bf02      	ittt	eq
 8004f7e:	68e5      	ldreq	r5, [r4, #12]
 8004f80:	6833      	ldreq	r3, [r6, #0]
 8004f82:	1aed      	subeq	r5, r5, r3
 8004f84:	68a3      	ldr	r3, [r4, #8]
 8004f86:	bf0c      	ite	eq
 8004f88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f8c:	2500      	movne	r5, #0
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	bfc4      	itt	gt
 8004f92:	1a9b      	subgt	r3, r3, r2
 8004f94:	18ed      	addgt	r5, r5, r3
 8004f96:	2600      	movs	r6, #0
 8004f98:	341a      	adds	r4, #26
 8004f9a:	42b5      	cmp	r5, r6
 8004f9c:	d11a      	bne.n	8004fd4 <_printf_common+0xc8>
 8004f9e:	2000      	movs	r0, #0
 8004fa0:	e008      	b.n	8004fb4 <_printf_common+0xa8>
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	4652      	mov	r2, sl
 8004fa6:	4641      	mov	r1, r8
 8004fa8:	4638      	mov	r0, r7
 8004faa:	47c8      	blx	r9
 8004fac:	3001      	adds	r0, #1
 8004fae:	d103      	bne.n	8004fb8 <_printf_common+0xac>
 8004fb0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fb8:	3501      	adds	r5, #1
 8004fba:	e7c6      	b.n	8004f4a <_printf_common+0x3e>
 8004fbc:	18e1      	adds	r1, r4, r3
 8004fbe:	1c5a      	adds	r2, r3, #1
 8004fc0:	2030      	movs	r0, #48	@ 0x30
 8004fc2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004fc6:	4422      	add	r2, r4
 8004fc8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004fcc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004fd0:	3302      	adds	r3, #2
 8004fd2:	e7c7      	b.n	8004f64 <_printf_common+0x58>
 8004fd4:	2301      	movs	r3, #1
 8004fd6:	4622      	mov	r2, r4
 8004fd8:	4641      	mov	r1, r8
 8004fda:	4638      	mov	r0, r7
 8004fdc:	47c8      	blx	r9
 8004fde:	3001      	adds	r0, #1
 8004fe0:	d0e6      	beq.n	8004fb0 <_printf_common+0xa4>
 8004fe2:	3601      	adds	r6, #1
 8004fe4:	e7d9      	b.n	8004f9a <_printf_common+0x8e>
	...

08004fe8 <_printf_i>:
 8004fe8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004fec:	7e0f      	ldrb	r7, [r1, #24]
 8004fee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004ff0:	2f78      	cmp	r7, #120	@ 0x78
 8004ff2:	4691      	mov	r9, r2
 8004ff4:	4680      	mov	r8, r0
 8004ff6:	460c      	mov	r4, r1
 8004ff8:	469a      	mov	sl, r3
 8004ffa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004ffe:	d807      	bhi.n	8005010 <_printf_i+0x28>
 8005000:	2f62      	cmp	r7, #98	@ 0x62
 8005002:	d80a      	bhi.n	800501a <_printf_i+0x32>
 8005004:	2f00      	cmp	r7, #0
 8005006:	f000 80d1 	beq.w	80051ac <_printf_i+0x1c4>
 800500a:	2f58      	cmp	r7, #88	@ 0x58
 800500c:	f000 80b8 	beq.w	8005180 <_printf_i+0x198>
 8005010:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005014:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005018:	e03a      	b.n	8005090 <_printf_i+0xa8>
 800501a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800501e:	2b15      	cmp	r3, #21
 8005020:	d8f6      	bhi.n	8005010 <_printf_i+0x28>
 8005022:	a101      	add	r1, pc, #4	@ (adr r1, 8005028 <_printf_i+0x40>)
 8005024:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005028:	08005081 	.word	0x08005081
 800502c:	08005095 	.word	0x08005095
 8005030:	08005011 	.word	0x08005011
 8005034:	08005011 	.word	0x08005011
 8005038:	08005011 	.word	0x08005011
 800503c:	08005011 	.word	0x08005011
 8005040:	08005095 	.word	0x08005095
 8005044:	08005011 	.word	0x08005011
 8005048:	08005011 	.word	0x08005011
 800504c:	08005011 	.word	0x08005011
 8005050:	08005011 	.word	0x08005011
 8005054:	08005193 	.word	0x08005193
 8005058:	080050bf 	.word	0x080050bf
 800505c:	0800514d 	.word	0x0800514d
 8005060:	08005011 	.word	0x08005011
 8005064:	08005011 	.word	0x08005011
 8005068:	080051b5 	.word	0x080051b5
 800506c:	08005011 	.word	0x08005011
 8005070:	080050bf 	.word	0x080050bf
 8005074:	08005011 	.word	0x08005011
 8005078:	08005011 	.word	0x08005011
 800507c:	08005155 	.word	0x08005155
 8005080:	6833      	ldr	r3, [r6, #0]
 8005082:	1d1a      	adds	r2, r3, #4
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	6032      	str	r2, [r6, #0]
 8005088:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800508c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005090:	2301      	movs	r3, #1
 8005092:	e09c      	b.n	80051ce <_printf_i+0x1e6>
 8005094:	6833      	ldr	r3, [r6, #0]
 8005096:	6820      	ldr	r0, [r4, #0]
 8005098:	1d19      	adds	r1, r3, #4
 800509a:	6031      	str	r1, [r6, #0]
 800509c:	0606      	lsls	r6, r0, #24
 800509e:	d501      	bpl.n	80050a4 <_printf_i+0xbc>
 80050a0:	681d      	ldr	r5, [r3, #0]
 80050a2:	e003      	b.n	80050ac <_printf_i+0xc4>
 80050a4:	0645      	lsls	r5, r0, #25
 80050a6:	d5fb      	bpl.n	80050a0 <_printf_i+0xb8>
 80050a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80050ac:	2d00      	cmp	r5, #0
 80050ae:	da03      	bge.n	80050b8 <_printf_i+0xd0>
 80050b0:	232d      	movs	r3, #45	@ 0x2d
 80050b2:	426d      	negs	r5, r5
 80050b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80050b8:	4858      	ldr	r0, [pc, #352]	@ (800521c <_printf_i+0x234>)
 80050ba:	230a      	movs	r3, #10
 80050bc:	e011      	b.n	80050e2 <_printf_i+0xfa>
 80050be:	6821      	ldr	r1, [r4, #0]
 80050c0:	6833      	ldr	r3, [r6, #0]
 80050c2:	0608      	lsls	r0, r1, #24
 80050c4:	f853 5b04 	ldr.w	r5, [r3], #4
 80050c8:	d402      	bmi.n	80050d0 <_printf_i+0xe8>
 80050ca:	0649      	lsls	r1, r1, #25
 80050cc:	bf48      	it	mi
 80050ce:	b2ad      	uxthmi	r5, r5
 80050d0:	2f6f      	cmp	r7, #111	@ 0x6f
 80050d2:	4852      	ldr	r0, [pc, #328]	@ (800521c <_printf_i+0x234>)
 80050d4:	6033      	str	r3, [r6, #0]
 80050d6:	bf14      	ite	ne
 80050d8:	230a      	movne	r3, #10
 80050da:	2308      	moveq	r3, #8
 80050dc:	2100      	movs	r1, #0
 80050de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80050e2:	6866      	ldr	r6, [r4, #4]
 80050e4:	60a6      	str	r6, [r4, #8]
 80050e6:	2e00      	cmp	r6, #0
 80050e8:	db05      	blt.n	80050f6 <_printf_i+0x10e>
 80050ea:	6821      	ldr	r1, [r4, #0]
 80050ec:	432e      	orrs	r6, r5
 80050ee:	f021 0104 	bic.w	r1, r1, #4
 80050f2:	6021      	str	r1, [r4, #0]
 80050f4:	d04b      	beq.n	800518e <_printf_i+0x1a6>
 80050f6:	4616      	mov	r6, r2
 80050f8:	fbb5 f1f3 	udiv	r1, r5, r3
 80050fc:	fb03 5711 	mls	r7, r3, r1, r5
 8005100:	5dc7      	ldrb	r7, [r0, r7]
 8005102:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005106:	462f      	mov	r7, r5
 8005108:	42bb      	cmp	r3, r7
 800510a:	460d      	mov	r5, r1
 800510c:	d9f4      	bls.n	80050f8 <_printf_i+0x110>
 800510e:	2b08      	cmp	r3, #8
 8005110:	d10b      	bne.n	800512a <_printf_i+0x142>
 8005112:	6823      	ldr	r3, [r4, #0]
 8005114:	07df      	lsls	r7, r3, #31
 8005116:	d508      	bpl.n	800512a <_printf_i+0x142>
 8005118:	6923      	ldr	r3, [r4, #16]
 800511a:	6861      	ldr	r1, [r4, #4]
 800511c:	4299      	cmp	r1, r3
 800511e:	bfde      	ittt	le
 8005120:	2330      	movle	r3, #48	@ 0x30
 8005122:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005126:	f106 36ff 	addle.w	r6, r6, #4294967295
 800512a:	1b92      	subs	r2, r2, r6
 800512c:	6122      	str	r2, [r4, #16]
 800512e:	f8cd a000 	str.w	sl, [sp]
 8005132:	464b      	mov	r3, r9
 8005134:	aa03      	add	r2, sp, #12
 8005136:	4621      	mov	r1, r4
 8005138:	4640      	mov	r0, r8
 800513a:	f7ff fee7 	bl	8004f0c <_printf_common>
 800513e:	3001      	adds	r0, #1
 8005140:	d14a      	bne.n	80051d8 <_printf_i+0x1f0>
 8005142:	f04f 30ff 	mov.w	r0, #4294967295
 8005146:	b004      	add	sp, #16
 8005148:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800514c:	6823      	ldr	r3, [r4, #0]
 800514e:	f043 0320 	orr.w	r3, r3, #32
 8005152:	6023      	str	r3, [r4, #0]
 8005154:	4832      	ldr	r0, [pc, #200]	@ (8005220 <_printf_i+0x238>)
 8005156:	2778      	movs	r7, #120	@ 0x78
 8005158:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	6831      	ldr	r1, [r6, #0]
 8005160:	061f      	lsls	r7, r3, #24
 8005162:	f851 5b04 	ldr.w	r5, [r1], #4
 8005166:	d402      	bmi.n	800516e <_printf_i+0x186>
 8005168:	065f      	lsls	r7, r3, #25
 800516a:	bf48      	it	mi
 800516c:	b2ad      	uxthmi	r5, r5
 800516e:	6031      	str	r1, [r6, #0]
 8005170:	07d9      	lsls	r1, r3, #31
 8005172:	bf44      	itt	mi
 8005174:	f043 0320 	orrmi.w	r3, r3, #32
 8005178:	6023      	strmi	r3, [r4, #0]
 800517a:	b11d      	cbz	r5, 8005184 <_printf_i+0x19c>
 800517c:	2310      	movs	r3, #16
 800517e:	e7ad      	b.n	80050dc <_printf_i+0xf4>
 8005180:	4826      	ldr	r0, [pc, #152]	@ (800521c <_printf_i+0x234>)
 8005182:	e7e9      	b.n	8005158 <_printf_i+0x170>
 8005184:	6823      	ldr	r3, [r4, #0]
 8005186:	f023 0320 	bic.w	r3, r3, #32
 800518a:	6023      	str	r3, [r4, #0]
 800518c:	e7f6      	b.n	800517c <_printf_i+0x194>
 800518e:	4616      	mov	r6, r2
 8005190:	e7bd      	b.n	800510e <_printf_i+0x126>
 8005192:	6833      	ldr	r3, [r6, #0]
 8005194:	6825      	ldr	r5, [r4, #0]
 8005196:	6961      	ldr	r1, [r4, #20]
 8005198:	1d18      	adds	r0, r3, #4
 800519a:	6030      	str	r0, [r6, #0]
 800519c:	062e      	lsls	r6, r5, #24
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	d501      	bpl.n	80051a6 <_printf_i+0x1be>
 80051a2:	6019      	str	r1, [r3, #0]
 80051a4:	e002      	b.n	80051ac <_printf_i+0x1c4>
 80051a6:	0668      	lsls	r0, r5, #25
 80051a8:	d5fb      	bpl.n	80051a2 <_printf_i+0x1ba>
 80051aa:	8019      	strh	r1, [r3, #0]
 80051ac:	2300      	movs	r3, #0
 80051ae:	6123      	str	r3, [r4, #16]
 80051b0:	4616      	mov	r6, r2
 80051b2:	e7bc      	b.n	800512e <_printf_i+0x146>
 80051b4:	6833      	ldr	r3, [r6, #0]
 80051b6:	1d1a      	adds	r2, r3, #4
 80051b8:	6032      	str	r2, [r6, #0]
 80051ba:	681e      	ldr	r6, [r3, #0]
 80051bc:	6862      	ldr	r2, [r4, #4]
 80051be:	2100      	movs	r1, #0
 80051c0:	4630      	mov	r0, r6
 80051c2:	f7fb f825 	bl	8000210 <memchr>
 80051c6:	b108      	cbz	r0, 80051cc <_printf_i+0x1e4>
 80051c8:	1b80      	subs	r0, r0, r6
 80051ca:	6060      	str	r0, [r4, #4]
 80051cc:	6863      	ldr	r3, [r4, #4]
 80051ce:	6123      	str	r3, [r4, #16]
 80051d0:	2300      	movs	r3, #0
 80051d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051d6:	e7aa      	b.n	800512e <_printf_i+0x146>
 80051d8:	6923      	ldr	r3, [r4, #16]
 80051da:	4632      	mov	r2, r6
 80051dc:	4649      	mov	r1, r9
 80051de:	4640      	mov	r0, r8
 80051e0:	47d0      	blx	sl
 80051e2:	3001      	adds	r0, #1
 80051e4:	d0ad      	beq.n	8005142 <_printf_i+0x15a>
 80051e6:	6823      	ldr	r3, [r4, #0]
 80051e8:	079b      	lsls	r3, r3, #30
 80051ea:	d413      	bmi.n	8005214 <_printf_i+0x22c>
 80051ec:	68e0      	ldr	r0, [r4, #12]
 80051ee:	9b03      	ldr	r3, [sp, #12]
 80051f0:	4298      	cmp	r0, r3
 80051f2:	bfb8      	it	lt
 80051f4:	4618      	movlt	r0, r3
 80051f6:	e7a6      	b.n	8005146 <_printf_i+0x15e>
 80051f8:	2301      	movs	r3, #1
 80051fa:	4632      	mov	r2, r6
 80051fc:	4649      	mov	r1, r9
 80051fe:	4640      	mov	r0, r8
 8005200:	47d0      	blx	sl
 8005202:	3001      	adds	r0, #1
 8005204:	d09d      	beq.n	8005142 <_printf_i+0x15a>
 8005206:	3501      	adds	r5, #1
 8005208:	68e3      	ldr	r3, [r4, #12]
 800520a:	9903      	ldr	r1, [sp, #12]
 800520c:	1a5b      	subs	r3, r3, r1
 800520e:	42ab      	cmp	r3, r5
 8005210:	dcf2      	bgt.n	80051f8 <_printf_i+0x210>
 8005212:	e7eb      	b.n	80051ec <_printf_i+0x204>
 8005214:	2500      	movs	r5, #0
 8005216:	f104 0619 	add.w	r6, r4, #25
 800521a:	e7f5      	b.n	8005208 <_printf_i+0x220>
 800521c:	08007ced 	.word	0x08007ced
 8005220:	08007cfe 	.word	0x08007cfe

08005224 <std>:
 8005224:	2300      	movs	r3, #0
 8005226:	b510      	push	{r4, lr}
 8005228:	4604      	mov	r4, r0
 800522a:	e9c0 3300 	strd	r3, r3, [r0]
 800522e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005232:	6083      	str	r3, [r0, #8]
 8005234:	8181      	strh	r1, [r0, #12]
 8005236:	6643      	str	r3, [r0, #100]	@ 0x64
 8005238:	81c2      	strh	r2, [r0, #14]
 800523a:	6183      	str	r3, [r0, #24]
 800523c:	4619      	mov	r1, r3
 800523e:	2208      	movs	r2, #8
 8005240:	305c      	adds	r0, #92	@ 0x5c
 8005242:	f000 f916 	bl	8005472 <memset>
 8005246:	4b0d      	ldr	r3, [pc, #52]	@ (800527c <std+0x58>)
 8005248:	6263      	str	r3, [r4, #36]	@ 0x24
 800524a:	4b0d      	ldr	r3, [pc, #52]	@ (8005280 <std+0x5c>)
 800524c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800524e:	4b0d      	ldr	r3, [pc, #52]	@ (8005284 <std+0x60>)
 8005250:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005252:	4b0d      	ldr	r3, [pc, #52]	@ (8005288 <std+0x64>)
 8005254:	6323      	str	r3, [r4, #48]	@ 0x30
 8005256:	4b0d      	ldr	r3, [pc, #52]	@ (800528c <std+0x68>)
 8005258:	6224      	str	r4, [r4, #32]
 800525a:	429c      	cmp	r4, r3
 800525c:	d006      	beq.n	800526c <std+0x48>
 800525e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005262:	4294      	cmp	r4, r2
 8005264:	d002      	beq.n	800526c <std+0x48>
 8005266:	33d0      	adds	r3, #208	@ 0xd0
 8005268:	429c      	cmp	r4, r3
 800526a:	d105      	bne.n	8005278 <std+0x54>
 800526c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005274:	f000 b97a 	b.w	800556c <__retarget_lock_init_recursive>
 8005278:	bd10      	pop	{r4, pc}
 800527a:	bf00      	nop
 800527c:	080053ed 	.word	0x080053ed
 8005280:	0800540f 	.word	0x0800540f
 8005284:	08005447 	.word	0x08005447
 8005288:	0800546b 	.word	0x0800546b
 800528c:	200002c4 	.word	0x200002c4

08005290 <stdio_exit_handler>:
 8005290:	4a02      	ldr	r2, [pc, #8]	@ (800529c <stdio_exit_handler+0xc>)
 8005292:	4903      	ldr	r1, [pc, #12]	@ (80052a0 <stdio_exit_handler+0x10>)
 8005294:	4803      	ldr	r0, [pc, #12]	@ (80052a4 <stdio_exit_handler+0x14>)
 8005296:	f000 b869 	b.w	800536c <_fwalk_sglue>
 800529a:	bf00      	nop
 800529c:	20000024 	.word	0x20000024
 80052a0:	08006f0d 	.word	0x08006f0d
 80052a4:	20000034 	.word	0x20000034

080052a8 <cleanup_stdio>:
 80052a8:	6841      	ldr	r1, [r0, #4]
 80052aa:	4b0c      	ldr	r3, [pc, #48]	@ (80052dc <cleanup_stdio+0x34>)
 80052ac:	4299      	cmp	r1, r3
 80052ae:	b510      	push	{r4, lr}
 80052b0:	4604      	mov	r4, r0
 80052b2:	d001      	beq.n	80052b8 <cleanup_stdio+0x10>
 80052b4:	f001 fe2a 	bl	8006f0c <_fflush_r>
 80052b8:	68a1      	ldr	r1, [r4, #8]
 80052ba:	4b09      	ldr	r3, [pc, #36]	@ (80052e0 <cleanup_stdio+0x38>)
 80052bc:	4299      	cmp	r1, r3
 80052be:	d002      	beq.n	80052c6 <cleanup_stdio+0x1e>
 80052c0:	4620      	mov	r0, r4
 80052c2:	f001 fe23 	bl	8006f0c <_fflush_r>
 80052c6:	68e1      	ldr	r1, [r4, #12]
 80052c8:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <cleanup_stdio+0x3c>)
 80052ca:	4299      	cmp	r1, r3
 80052cc:	d004      	beq.n	80052d8 <cleanup_stdio+0x30>
 80052ce:	4620      	mov	r0, r4
 80052d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052d4:	f001 be1a 	b.w	8006f0c <_fflush_r>
 80052d8:	bd10      	pop	{r4, pc}
 80052da:	bf00      	nop
 80052dc:	200002c4 	.word	0x200002c4
 80052e0:	2000032c 	.word	0x2000032c
 80052e4:	20000394 	.word	0x20000394

080052e8 <global_stdio_init.part.0>:
 80052e8:	b510      	push	{r4, lr}
 80052ea:	4b0b      	ldr	r3, [pc, #44]	@ (8005318 <global_stdio_init.part.0+0x30>)
 80052ec:	4c0b      	ldr	r4, [pc, #44]	@ (800531c <global_stdio_init.part.0+0x34>)
 80052ee:	4a0c      	ldr	r2, [pc, #48]	@ (8005320 <global_stdio_init.part.0+0x38>)
 80052f0:	601a      	str	r2, [r3, #0]
 80052f2:	4620      	mov	r0, r4
 80052f4:	2200      	movs	r2, #0
 80052f6:	2104      	movs	r1, #4
 80052f8:	f7ff ff94 	bl	8005224 <std>
 80052fc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005300:	2201      	movs	r2, #1
 8005302:	2109      	movs	r1, #9
 8005304:	f7ff ff8e 	bl	8005224 <std>
 8005308:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800530c:	2202      	movs	r2, #2
 800530e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005312:	2112      	movs	r1, #18
 8005314:	f7ff bf86 	b.w	8005224 <std>
 8005318:	200003fc 	.word	0x200003fc
 800531c:	200002c4 	.word	0x200002c4
 8005320:	08005291 	.word	0x08005291

08005324 <__sfp_lock_acquire>:
 8005324:	4801      	ldr	r0, [pc, #4]	@ (800532c <__sfp_lock_acquire+0x8>)
 8005326:	f000 b922 	b.w	800556e <__retarget_lock_acquire_recursive>
 800532a:	bf00      	nop
 800532c:	20000405 	.word	0x20000405

08005330 <__sfp_lock_release>:
 8005330:	4801      	ldr	r0, [pc, #4]	@ (8005338 <__sfp_lock_release+0x8>)
 8005332:	f000 b91d 	b.w	8005570 <__retarget_lock_release_recursive>
 8005336:	bf00      	nop
 8005338:	20000405 	.word	0x20000405

0800533c <__sinit>:
 800533c:	b510      	push	{r4, lr}
 800533e:	4604      	mov	r4, r0
 8005340:	f7ff fff0 	bl	8005324 <__sfp_lock_acquire>
 8005344:	6a23      	ldr	r3, [r4, #32]
 8005346:	b11b      	cbz	r3, 8005350 <__sinit+0x14>
 8005348:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800534c:	f7ff bff0 	b.w	8005330 <__sfp_lock_release>
 8005350:	4b04      	ldr	r3, [pc, #16]	@ (8005364 <__sinit+0x28>)
 8005352:	6223      	str	r3, [r4, #32]
 8005354:	4b04      	ldr	r3, [pc, #16]	@ (8005368 <__sinit+0x2c>)
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1f5      	bne.n	8005348 <__sinit+0xc>
 800535c:	f7ff ffc4 	bl	80052e8 <global_stdio_init.part.0>
 8005360:	e7f2      	b.n	8005348 <__sinit+0xc>
 8005362:	bf00      	nop
 8005364:	080052a9 	.word	0x080052a9
 8005368:	200003fc 	.word	0x200003fc

0800536c <_fwalk_sglue>:
 800536c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005370:	4607      	mov	r7, r0
 8005372:	4688      	mov	r8, r1
 8005374:	4614      	mov	r4, r2
 8005376:	2600      	movs	r6, #0
 8005378:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800537c:	f1b9 0901 	subs.w	r9, r9, #1
 8005380:	d505      	bpl.n	800538e <_fwalk_sglue+0x22>
 8005382:	6824      	ldr	r4, [r4, #0]
 8005384:	2c00      	cmp	r4, #0
 8005386:	d1f7      	bne.n	8005378 <_fwalk_sglue+0xc>
 8005388:	4630      	mov	r0, r6
 800538a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800538e:	89ab      	ldrh	r3, [r5, #12]
 8005390:	2b01      	cmp	r3, #1
 8005392:	d907      	bls.n	80053a4 <_fwalk_sglue+0x38>
 8005394:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005398:	3301      	adds	r3, #1
 800539a:	d003      	beq.n	80053a4 <_fwalk_sglue+0x38>
 800539c:	4629      	mov	r1, r5
 800539e:	4638      	mov	r0, r7
 80053a0:	47c0      	blx	r8
 80053a2:	4306      	orrs	r6, r0
 80053a4:	3568      	adds	r5, #104	@ 0x68
 80053a6:	e7e9      	b.n	800537c <_fwalk_sglue+0x10>

080053a8 <siprintf>:
 80053a8:	b40e      	push	{r1, r2, r3}
 80053aa:	b510      	push	{r4, lr}
 80053ac:	b09d      	sub	sp, #116	@ 0x74
 80053ae:	ab1f      	add	r3, sp, #124	@ 0x7c
 80053b0:	9002      	str	r0, [sp, #8]
 80053b2:	9006      	str	r0, [sp, #24]
 80053b4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80053b8:	480a      	ldr	r0, [pc, #40]	@ (80053e4 <siprintf+0x3c>)
 80053ba:	9107      	str	r1, [sp, #28]
 80053bc:	9104      	str	r1, [sp, #16]
 80053be:	490a      	ldr	r1, [pc, #40]	@ (80053e8 <siprintf+0x40>)
 80053c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80053c4:	9105      	str	r1, [sp, #20]
 80053c6:	2400      	movs	r4, #0
 80053c8:	a902      	add	r1, sp, #8
 80053ca:	6800      	ldr	r0, [r0, #0]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	941b      	str	r4, [sp, #108]	@ 0x6c
 80053d0:	f001 fc1c 	bl	8006c0c <_svfiprintf_r>
 80053d4:	9b02      	ldr	r3, [sp, #8]
 80053d6:	701c      	strb	r4, [r3, #0]
 80053d8:	b01d      	add	sp, #116	@ 0x74
 80053da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053de:	b003      	add	sp, #12
 80053e0:	4770      	bx	lr
 80053e2:	bf00      	nop
 80053e4:	20000030 	.word	0x20000030
 80053e8:	ffff0208 	.word	0xffff0208

080053ec <__sread>:
 80053ec:	b510      	push	{r4, lr}
 80053ee:	460c      	mov	r4, r1
 80053f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053f4:	f000 f86c 	bl	80054d0 <_read_r>
 80053f8:	2800      	cmp	r0, #0
 80053fa:	bfab      	itete	ge
 80053fc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053fe:	89a3      	ldrhlt	r3, [r4, #12]
 8005400:	181b      	addge	r3, r3, r0
 8005402:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005406:	bfac      	ite	ge
 8005408:	6563      	strge	r3, [r4, #84]	@ 0x54
 800540a:	81a3      	strhlt	r3, [r4, #12]
 800540c:	bd10      	pop	{r4, pc}

0800540e <__swrite>:
 800540e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005412:	461f      	mov	r7, r3
 8005414:	898b      	ldrh	r3, [r1, #12]
 8005416:	05db      	lsls	r3, r3, #23
 8005418:	4605      	mov	r5, r0
 800541a:	460c      	mov	r4, r1
 800541c:	4616      	mov	r6, r2
 800541e:	d505      	bpl.n	800542c <__swrite+0x1e>
 8005420:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005424:	2302      	movs	r3, #2
 8005426:	2200      	movs	r2, #0
 8005428:	f000 f840 	bl	80054ac <_lseek_r>
 800542c:	89a3      	ldrh	r3, [r4, #12]
 800542e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005432:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005436:	81a3      	strh	r3, [r4, #12]
 8005438:	4632      	mov	r2, r6
 800543a:	463b      	mov	r3, r7
 800543c:	4628      	mov	r0, r5
 800543e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005442:	f000 b857 	b.w	80054f4 <_write_r>

08005446 <__sseek>:
 8005446:	b510      	push	{r4, lr}
 8005448:	460c      	mov	r4, r1
 800544a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800544e:	f000 f82d 	bl	80054ac <_lseek_r>
 8005452:	1c43      	adds	r3, r0, #1
 8005454:	89a3      	ldrh	r3, [r4, #12]
 8005456:	bf15      	itete	ne
 8005458:	6560      	strne	r0, [r4, #84]	@ 0x54
 800545a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800545e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005462:	81a3      	strheq	r3, [r4, #12]
 8005464:	bf18      	it	ne
 8005466:	81a3      	strhne	r3, [r4, #12]
 8005468:	bd10      	pop	{r4, pc}

0800546a <__sclose>:
 800546a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800546e:	f000 b80d 	b.w	800548c <_close_r>

08005472 <memset>:
 8005472:	4402      	add	r2, r0
 8005474:	4603      	mov	r3, r0
 8005476:	4293      	cmp	r3, r2
 8005478:	d100      	bne.n	800547c <memset+0xa>
 800547a:	4770      	bx	lr
 800547c:	f803 1b01 	strb.w	r1, [r3], #1
 8005480:	e7f9      	b.n	8005476 <memset+0x4>
	...

08005484 <_localeconv_r>:
 8005484:	4800      	ldr	r0, [pc, #0]	@ (8005488 <_localeconv_r+0x4>)
 8005486:	4770      	bx	lr
 8005488:	20000170 	.word	0x20000170

0800548c <_close_r>:
 800548c:	b538      	push	{r3, r4, r5, lr}
 800548e:	4d06      	ldr	r5, [pc, #24]	@ (80054a8 <_close_r+0x1c>)
 8005490:	2300      	movs	r3, #0
 8005492:	4604      	mov	r4, r0
 8005494:	4608      	mov	r0, r1
 8005496:	602b      	str	r3, [r5, #0]
 8005498:	f7fc fe5a 	bl	8002150 <_close>
 800549c:	1c43      	adds	r3, r0, #1
 800549e:	d102      	bne.n	80054a6 <_close_r+0x1a>
 80054a0:	682b      	ldr	r3, [r5, #0]
 80054a2:	b103      	cbz	r3, 80054a6 <_close_r+0x1a>
 80054a4:	6023      	str	r3, [r4, #0]
 80054a6:	bd38      	pop	{r3, r4, r5, pc}
 80054a8:	20000400 	.word	0x20000400

080054ac <_lseek_r>:
 80054ac:	b538      	push	{r3, r4, r5, lr}
 80054ae:	4d07      	ldr	r5, [pc, #28]	@ (80054cc <_lseek_r+0x20>)
 80054b0:	4604      	mov	r4, r0
 80054b2:	4608      	mov	r0, r1
 80054b4:	4611      	mov	r1, r2
 80054b6:	2200      	movs	r2, #0
 80054b8:	602a      	str	r2, [r5, #0]
 80054ba:	461a      	mov	r2, r3
 80054bc:	f7fc fe6f 	bl	800219e <_lseek>
 80054c0:	1c43      	adds	r3, r0, #1
 80054c2:	d102      	bne.n	80054ca <_lseek_r+0x1e>
 80054c4:	682b      	ldr	r3, [r5, #0]
 80054c6:	b103      	cbz	r3, 80054ca <_lseek_r+0x1e>
 80054c8:	6023      	str	r3, [r4, #0]
 80054ca:	bd38      	pop	{r3, r4, r5, pc}
 80054cc:	20000400 	.word	0x20000400

080054d0 <_read_r>:
 80054d0:	b538      	push	{r3, r4, r5, lr}
 80054d2:	4d07      	ldr	r5, [pc, #28]	@ (80054f0 <_read_r+0x20>)
 80054d4:	4604      	mov	r4, r0
 80054d6:	4608      	mov	r0, r1
 80054d8:	4611      	mov	r1, r2
 80054da:	2200      	movs	r2, #0
 80054dc:	602a      	str	r2, [r5, #0]
 80054de:	461a      	mov	r2, r3
 80054e0:	f7fc fdfd 	bl	80020de <_read>
 80054e4:	1c43      	adds	r3, r0, #1
 80054e6:	d102      	bne.n	80054ee <_read_r+0x1e>
 80054e8:	682b      	ldr	r3, [r5, #0]
 80054ea:	b103      	cbz	r3, 80054ee <_read_r+0x1e>
 80054ec:	6023      	str	r3, [r4, #0]
 80054ee:	bd38      	pop	{r3, r4, r5, pc}
 80054f0:	20000400 	.word	0x20000400

080054f4 <_write_r>:
 80054f4:	b538      	push	{r3, r4, r5, lr}
 80054f6:	4d07      	ldr	r5, [pc, #28]	@ (8005514 <_write_r+0x20>)
 80054f8:	4604      	mov	r4, r0
 80054fa:	4608      	mov	r0, r1
 80054fc:	4611      	mov	r1, r2
 80054fe:	2200      	movs	r2, #0
 8005500:	602a      	str	r2, [r5, #0]
 8005502:	461a      	mov	r2, r3
 8005504:	f7fc fe08 	bl	8002118 <_write>
 8005508:	1c43      	adds	r3, r0, #1
 800550a:	d102      	bne.n	8005512 <_write_r+0x1e>
 800550c:	682b      	ldr	r3, [r5, #0]
 800550e:	b103      	cbz	r3, 8005512 <_write_r+0x1e>
 8005510:	6023      	str	r3, [r4, #0]
 8005512:	bd38      	pop	{r3, r4, r5, pc}
 8005514:	20000400 	.word	0x20000400

08005518 <__errno>:
 8005518:	4b01      	ldr	r3, [pc, #4]	@ (8005520 <__errno+0x8>)
 800551a:	6818      	ldr	r0, [r3, #0]
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	20000030 	.word	0x20000030

08005524 <__libc_init_array>:
 8005524:	b570      	push	{r4, r5, r6, lr}
 8005526:	4d0d      	ldr	r5, [pc, #52]	@ (800555c <__libc_init_array+0x38>)
 8005528:	4c0d      	ldr	r4, [pc, #52]	@ (8005560 <__libc_init_array+0x3c>)
 800552a:	1b64      	subs	r4, r4, r5
 800552c:	10a4      	asrs	r4, r4, #2
 800552e:	2600      	movs	r6, #0
 8005530:	42a6      	cmp	r6, r4
 8005532:	d109      	bne.n	8005548 <__libc_init_array+0x24>
 8005534:	4d0b      	ldr	r5, [pc, #44]	@ (8005564 <__libc_init_array+0x40>)
 8005536:	4c0c      	ldr	r4, [pc, #48]	@ (8005568 <__libc_init_array+0x44>)
 8005538:	f002 fb6a 	bl	8007c10 <_init>
 800553c:	1b64      	subs	r4, r4, r5
 800553e:	10a4      	asrs	r4, r4, #2
 8005540:	2600      	movs	r6, #0
 8005542:	42a6      	cmp	r6, r4
 8005544:	d105      	bne.n	8005552 <__libc_init_array+0x2e>
 8005546:	bd70      	pop	{r4, r5, r6, pc}
 8005548:	f855 3b04 	ldr.w	r3, [r5], #4
 800554c:	4798      	blx	r3
 800554e:	3601      	adds	r6, #1
 8005550:	e7ee      	b.n	8005530 <__libc_init_array+0xc>
 8005552:	f855 3b04 	ldr.w	r3, [r5], #4
 8005556:	4798      	blx	r3
 8005558:	3601      	adds	r6, #1
 800555a:	e7f2      	b.n	8005542 <__libc_init_array+0x1e>
 800555c:	08008050 	.word	0x08008050
 8005560:	08008050 	.word	0x08008050
 8005564:	08008050 	.word	0x08008050
 8005568:	08008054 	.word	0x08008054

0800556c <__retarget_lock_init_recursive>:
 800556c:	4770      	bx	lr

0800556e <__retarget_lock_acquire_recursive>:
 800556e:	4770      	bx	lr

08005570 <__retarget_lock_release_recursive>:
 8005570:	4770      	bx	lr
	...

08005574 <__assert_func>:
 8005574:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005576:	4614      	mov	r4, r2
 8005578:	461a      	mov	r2, r3
 800557a:	4b09      	ldr	r3, [pc, #36]	@ (80055a0 <__assert_func+0x2c>)
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	4605      	mov	r5, r0
 8005580:	68d8      	ldr	r0, [r3, #12]
 8005582:	b14c      	cbz	r4, 8005598 <__assert_func+0x24>
 8005584:	4b07      	ldr	r3, [pc, #28]	@ (80055a4 <__assert_func+0x30>)
 8005586:	9100      	str	r1, [sp, #0]
 8005588:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800558c:	4906      	ldr	r1, [pc, #24]	@ (80055a8 <__assert_func+0x34>)
 800558e:	462b      	mov	r3, r5
 8005590:	f001 fce4 	bl	8006f5c <fiprintf>
 8005594:	f001 fd2c 	bl	8006ff0 <abort>
 8005598:	4b04      	ldr	r3, [pc, #16]	@ (80055ac <__assert_func+0x38>)
 800559a:	461c      	mov	r4, r3
 800559c:	e7f3      	b.n	8005586 <__assert_func+0x12>
 800559e:	bf00      	nop
 80055a0:	20000030 	.word	0x20000030
 80055a4:	08007d0f 	.word	0x08007d0f
 80055a8:	08007d1c 	.word	0x08007d1c
 80055ac:	08007d4a 	.word	0x08007d4a

080055b0 <quorem>:
 80055b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055b4:	6903      	ldr	r3, [r0, #16]
 80055b6:	690c      	ldr	r4, [r1, #16]
 80055b8:	42a3      	cmp	r3, r4
 80055ba:	4607      	mov	r7, r0
 80055bc:	db7e      	blt.n	80056bc <quorem+0x10c>
 80055be:	3c01      	subs	r4, #1
 80055c0:	f101 0814 	add.w	r8, r1, #20
 80055c4:	00a3      	lsls	r3, r4, #2
 80055c6:	f100 0514 	add.w	r5, r0, #20
 80055ca:	9300      	str	r3, [sp, #0]
 80055cc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055d0:	9301      	str	r3, [sp, #4]
 80055d2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055d6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055da:	3301      	adds	r3, #1
 80055dc:	429a      	cmp	r2, r3
 80055de:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055e2:	fbb2 f6f3 	udiv	r6, r2, r3
 80055e6:	d32e      	bcc.n	8005646 <quorem+0x96>
 80055e8:	f04f 0a00 	mov.w	sl, #0
 80055ec:	46c4      	mov	ip, r8
 80055ee:	46ae      	mov	lr, r5
 80055f0:	46d3      	mov	fp, sl
 80055f2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055f6:	b298      	uxth	r0, r3
 80055f8:	fb06 a000 	mla	r0, r6, r0, sl
 80055fc:	0c02      	lsrs	r2, r0, #16
 80055fe:	0c1b      	lsrs	r3, r3, #16
 8005600:	fb06 2303 	mla	r3, r6, r3, r2
 8005604:	f8de 2000 	ldr.w	r2, [lr]
 8005608:	b280      	uxth	r0, r0
 800560a:	b292      	uxth	r2, r2
 800560c:	1a12      	subs	r2, r2, r0
 800560e:	445a      	add	r2, fp
 8005610:	f8de 0000 	ldr.w	r0, [lr]
 8005614:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005618:	b29b      	uxth	r3, r3
 800561a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800561e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005622:	b292      	uxth	r2, r2
 8005624:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005628:	45e1      	cmp	r9, ip
 800562a:	f84e 2b04 	str.w	r2, [lr], #4
 800562e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005632:	d2de      	bcs.n	80055f2 <quorem+0x42>
 8005634:	9b00      	ldr	r3, [sp, #0]
 8005636:	58eb      	ldr	r3, [r5, r3]
 8005638:	b92b      	cbnz	r3, 8005646 <quorem+0x96>
 800563a:	9b01      	ldr	r3, [sp, #4]
 800563c:	3b04      	subs	r3, #4
 800563e:	429d      	cmp	r5, r3
 8005640:	461a      	mov	r2, r3
 8005642:	d32f      	bcc.n	80056a4 <quorem+0xf4>
 8005644:	613c      	str	r4, [r7, #16]
 8005646:	4638      	mov	r0, r7
 8005648:	f001 f97c 	bl	8006944 <__mcmp>
 800564c:	2800      	cmp	r0, #0
 800564e:	db25      	blt.n	800569c <quorem+0xec>
 8005650:	4629      	mov	r1, r5
 8005652:	2000      	movs	r0, #0
 8005654:	f858 2b04 	ldr.w	r2, [r8], #4
 8005658:	f8d1 c000 	ldr.w	ip, [r1]
 800565c:	fa1f fe82 	uxth.w	lr, r2
 8005660:	fa1f f38c 	uxth.w	r3, ip
 8005664:	eba3 030e 	sub.w	r3, r3, lr
 8005668:	4403      	add	r3, r0
 800566a:	0c12      	lsrs	r2, r2, #16
 800566c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005670:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005674:	b29b      	uxth	r3, r3
 8005676:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800567a:	45c1      	cmp	r9, r8
 800567c:	f841 3b04 	str.w	r3, [r1], #4
 8005680:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005684:	d2e6      	bcs.n	8005654 <quorem+0xa4>
 8005686:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800568a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800568e:	b922      	cbnz	r2, 800569a <quorem+0xea>
 8005690:	3b04      	subs	r3, #4
 8005692:	429d      	cmp	r5, r3
 8005694:	461a      	mov	r2, r3
 8005696:	d30b      	bcc.n	80056b0 <quorem+0x100>
 8005698:	613c      	str	r4, [r7, #16]
 800569a:	3601      	adds	r6, #1
 800569c:	4630      	mov	r0, r6
 800569e:	b003      	add	sp, #12
 80056a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056a4:	6812      	ldr	r2, [r2, #0]
 80056a6:	3b04      	subs	r3, #4
 80056a8:	2a00      	cmp	r2, #0
 80056aa:	d1cb      	bne.n	8005644 <quorem+0x94>
 80056ac:	3c01      	subs	r4, #1
 80056ae:	e7c6      	b.n	800563e <quorem+0x8e>
 80056b0:	6812      	ldr	r2, [r2, #0]
 80056b2:	3b04      	subs	r3, #4
 80056b4:	2a00      	cmp	r2, #0
 80056b6:	d1ef      	bne.n	8005698 <quorem+0xe8>
 80056b8:	3c01      	subs	r4, #1
 80056ba:	e7ea      	b.n	8005692 <quorem+0xe2>
 80056bc:	2000      	movs	r0, #0
 80056be:	e7ee      	b.n	800569e <quorem+0xee>

080056c0 <_dtoa_r>:
 80056c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056c4:	69c7      	ldr	r7, [r0, #28]
 80056c6:	b097      	sub	sp, #92	@ 0x5c
 80056c8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80056cc:	ec55 4b10 	vmov	r4, r5, d0
 80056d0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80056d2:	9107      	str	r1, [sp, #28]
 80056d4:	4681      	mov	r9, r0
 80056d6:	920c      	str	r2, [sp, #48]	@ 0x30
 80056d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80056da:	b97f      	cbnz	r7, 80056fc <_dtoa_r+0x3c>
 80056dc:	2010      	movs	r0, #16
 80056de:	f000 fe09 	bl	80062f4 <malloc>
 80056e2:	4602      	mov	r2, r0
 80056e4:	f8c9 001c 	str.w	r0, [r9, #28]
 80056e8:	b920      	cbnz	r0, 80056f4 <_dtoa_r+0x34>
 80056ea:	4ba9      	ldr	r3, [pc, #676]	@ (8005990 <_dtoa_r+0x2d0>)
 80056ec:	21ef      	movs	r1, #239	@ 0xef
 80056ee:	48a9      	ldr	r0, [pc, #676]	@ (8005994 <_dtoa_r+0x2d4>)
 80056f0:	f7ff ff40 	bl	8005574 <__assert_func>
 80056f4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80056f8:	6007      	str	r7, [r0, #0]
 80056fa:	60c7      	str	r7, [r0, #12]
 80056fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005700:	6819      	ldr	r1, [r3, #0]
 8005702:	b159      	cbz	r1, 800571c <_dtoa_r+0x5c>
 8005704:	685a      	ldr	r2, [r3, #4]
 8005706:	604a      	str	r2, [r1, #4]
 8005708:	2301      	movs	r3, #1
 800570a:	4093      	lsls	r3, r2
 800570c:	608b      	str	r3, [r1, #8]
 800570e:	4648      	mov	r0, r9
 8005710:	f000 fee6 	bl	80064e0 <_Bfree>
 8005714:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005718:	2200      	movs	r2, #0
 800571a:	601a      	str	r2, [r3, #0]
 800571c:	1e2b      	subs	r3, r5, #0
 800571e:	bfb9      	ittee	lt
 8005720:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005724:	9305      	strlt	r3, [sp, #20]
 8005726:	2300      	movge	r3, #0
 8005728:	6033      	strge	r3, [r6, #0]
 800572a:	9f05      	ldr	r7, [sp, #20]
 800572c:	4b9a      	ldr	r3, [pc, #616]	@ (8005998 <_dtoa_r+0x2d8>)
 800572e:	bfbc      	itt	lt
 8005730:	2201      	movlt	r2, #1
 8005732:	6032      	strlt	r2, [r6, #0]
 8005734:	43bb      	bics	r3, r7
 8005736:	d112      	bne.n	800575e <_dtoa_r+0x9e>
 8005738:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800573a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800573e:	6013      	str	r3, [r2, #0]
 8005740:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005744:	4323      	orrs	r3, r4
 8005746:	f000 855a 	beq.w	80061fe <_dtoa_r+0xb3e>
 800574a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800574c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80059ac <_dtoa_r+0x2ec>
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 855c 	beq.w	800620e <_dtoa_r+0xb4e>
 8005756:	f10a 0303 	add.w	r3, sl, #3
 800575a:	f000 bd56 	b.w	800620a <_dtoa_r+0xb4a>
 800575e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005762:	2200      	movs	r2, #0
 8005764:	ec51 0b17 	vmov	r0, r1, d7
 8005768:	2300      	movs	r3, #0
 800576a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800576e:	f7fb f9cb 	bl	8000b08 <__aeabi_dcmpeq>
 8005772:	4680      	mov	r8, r0
 8005774:	b158      	cbz	r0, 800578e <_dtoa_r+0xce>
 8005776:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005778:	2301      	movs	r3, #1
 800577a:	6013      	str	r3, [r2, #0]
 800577c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800577e:	b113      	cbz	r3, 8005786 <_dtoa_r+0xc6>
 8005780:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005782:	4b86      	ldr	r3, [pc, #536]	@ (800599c <_dtoa_r+0x2dc>)
 8005784:	6013      	str	r3, [r2, #0]
 8005786:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80059b0 <_dtoa_r+0x2f0>
 800578a:	f000 bd40 	b.w	800620e <_dtoa_r+0xb4e>
 800578e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005792:	aa14      	add	r2, sp, #80	@ 0x50
 8005794:	a915      	add	r1, sp, #84	@ 0x54
 8005796:	4648      	mov	r0, r9
 8005798:	f001 f984 	bl	8006aa4 <__d2b>
 800579c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80057a0:	9002      	str	r0, [sp, #8]
 80057a2:	2e00      	cmp	r6, #0
 80057a4:	d078      	beq.n	8005898 <_dtoa_r+0x1d8>
 80057a6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80057a8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80057ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80057b0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80057b4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057b8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057bc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057c0:	4619      	mov	r1, r3
 80057c2:	2200      	movs	r2, #0
 80057c4:	4b76      	ldr	r3, [pc, #472]	@ (80059a0 <_dtoa_r+0x2e0>)
 80057c6:	f7fa fd7f 	bl	80002c8 <__aeabi_dsub>
 80057ca:	a36b      	add	r3, pc, #428	@ (adr r3, 8005978 <_dtoa_r+0x2b8>)
 80057cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d0:	f7fa ff32 	bl	8000638 <__aeabi_dmul>
 80057d4:	a36a      	add	r3, pc, #424	@ (adr r3, 8005980 <_dtoa_r+0x2c0>)
 80057d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057da:	f7fa fd77 	bl	80002cc <__adddf3>
 80057de:	4604      	mov	r4, r0
 80057e0:	4630      	mov	r0, r6
 80057e2:	460d      	mov	r5, r1
 80057e4:	f7fa febe 	bl	8000564 <__aeabi_i2d>
 80057e8:	a367      	add	r3, pc, #412	@ (adr r3, 8005988 <_dtoa_r+0x2c8>)
 80057ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ee:	f7fa ff23 	bl	8000638 <__aeabi_dmul>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4620      	mov	r0, r4
 80057f8:	4629      	mov	r1, r5
 80057fa:	f7fa fd67 	bl	80002cc <__adddf3>
 80057fe:	4604      	mov	r4, r0
 8005800:	460d      	mov	r5, r1
 8005802:	f7fb f9c9 	bl	8000b98 <__aeabi_d2iz>
 8005806:	2200      	movs	r2, #0
 8005808:	4607      	mov	r7, r0
 800580a:	2300      	movs	r3, #0
 800580c:	4620      	mov	r0, r4
 800580e:	4629      	mov	r1, r5
 8005810:	f7fb f984 	bl	8000b1c <__aeabi_dcmplt>
 8005814:	b140      	cbz	r0, 8005828 <_dtoa_r+0x168>
 8005816:	4638      	mov	r0, r7
 8005818:	f7fa fea4 	bl	8000564 <__aeabi_i2d>
 800581c:	4622      	mov	r2, r4
 800581e:	462b      	mov	r3, r5
 8005820:	f7fb f972 	bl	8000b08 <__aeabi_dcmpeq>
 8005824:	b900      	cbnz	r0, 8005828 <_dtoa_r+0x168>
 8005826:	3f01      	subs	r7, #1
 8005828:	2f16      	cmp	r7, #22
 800582a:	d852      	bhi.n	80058d2 <_dtoa_r+0x212>
 800582c:	4b5d      	ldr	r3, [pc, #372]	@ (80059a4 <_dtoa_r+0x2e4>)
 800582e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005832:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005836:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800583a:	f7fb f96f 	bl	8000b1c <__aeabi_dcmplt>
 800583e:	2800      	cmp	r0, #0
 8005840:	d049      	beq.n	80058d6 <_dtoa_r+0x216>
 8005842:	3f01      	subs	r7, #1
 8005844:	2300      	movs	r3, #0
 8005846:	9310      	str	r3, [sp, #64]	@ 0x40
 8005848:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800584a:	1b9b      	subs	r3, r3, r6
 800584c:	1e5a      	subs	r2, r3, #1
 800584e:	bf45      	ittet	mi
 8005850:	f1c3 0301 	rsbmi	r3, r3, #1
 8005854:	9300      	strmi	r3, [sp, #0]
 8005856:	2300      	movpl	r3, #0
 8005858:	2300      	movmi	r3, #0
 800585a:	9206      	str	r2, [sp, #24]
 800585c:	bf54      	ite	pl
 800585e:	9300      	strpl	r3, [sp, #0]
 8005860:	9306      	strmi	r3, [sp, #24]
 8005862:	2f00      	cmp	r7, #0
 8005864:	db39      	blt.n	80058da <_dtoa_r+0x21a>
 8005866:	9b06      	ldr	r3, [sp, #24]
 8005868:	970d      	str	r7, [sp, #52]	@ 0x34
 800586a:	443b      	add	r3, r7
 800586c:	9306      	str	r3, [sp, #24]
 800586e:	2300      	movs	r3, #0
 8005870:	9308      	str	r3, [sp, #32]
 8005872:	9b07      	ldr	r3, [sp, #28]
 8005874:	2b09      	cmp	r3, #9
 8005876:	d863      	bhi.n	8005940 <_dtoa_r+0x280>
 8005878:	2b05      	cmp	r3, #5
 800587a:	bfc4      	itt	gt
 800587c:	3b04      	subgt	r3, #4
 800587e:	9307      	strgt	r3, [sp, #28]
 8005880:	9b07      	ldr	r3, [sp, #28]
 8005882:	f1a3 0302 	sub.w	r3, r3, #2
 8005886:	bfcc      	ite	gt
 8005888:	2400      	movgt	r4, #0
 800588a:	2401      	movle	r4, #1
 800588c:	2b03      	cmp	r3, #3
 800588e:	d863      	bhi.n	8005958 <_dtoa_r+0x298>
 8005890:	e8df f003 	tbb	[pc, r3]
 8005894:	2b375452 	.word	0x2b375452
 8005898:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800589c:	441e      	add	r6, r3
 800589e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058a2:	2b20      	cmp	r3, #32
 80058a4:	bfc1      	itttt	gt
 80058a6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80058aa:	409f      	lslgt	r7, r3
 80058ac:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80058b0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80058b4:	bfd6      	itet	le
 80058b6:	f1c3 0320 	rsble	r3, r3, #32
 80058ba:	ea47 0003 	orrgt.w	r0, r7, r3
 80058be:	fa04 f003 	lslle.w	r0, r4, r3
 80058c2:	f7fa fe3f 	bl	8000544 <__aeabi_ui2d>
 80058c6:	2201      	movs	r2, #1
 80058c8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058cc:	3e01      	subs	r6, #1
 80058ce:	9212      	str	r2, [sp, #72]	@ 0x48
 80058d0:	e776      	b.n	80057c0 <_dtoa_r+0x100>
 80058d2:	2301      	movs	r3, #1
 80058d4:	e7b7      	b.n	8005846 <_dtoa_r+0x186>
 80058d6:	9010      	str	r0, [sp, #64]	@ 0x40
 80058d8:	e7b6      	b.n	8005848 <_dtoa_r+0x188>
 80058da:	9b00      	ldr	r3, [sp, #0]
 80058dc:	1bdb      	subs	r3, r3, r7
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	427b      	negs	r3, r7
 80058e2:	9308      	str	r3, [sp, #32]
 80058e4:	2300      	movs	r3, #0
 80058e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80058e8:	e7c3      	b.n	8005872 <_dtoa_r+0x1b2>
 80058ea:	2301      	movs	r3, #1
 80058ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058f0:	eb07 0b03 	add.w	fp, r7, r3
 80058f4:	f10b 0301 	add.w	r3, fp, #1
 80058f8:	2b01      	cmp	r3, #1
 80058fa:	9303      	str	r3, [sp, #12]
 80058fc:	bfb8      	it	lt
 80058fe:	2301      	movlt	r3, #1
 8005900:	e006      	b.n	8005910 <_dtoa_r+0x250>
 8005902:	2301      	movs	r3, #1
 8005904:	9309      	str	r3, [sp, #36]	@ 0x24
 8005906:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005908:	2b00      	cmp	r3, #0
 800590a:	dd28      	ble.n	800595e <_dtoa_r+0x29e>
 800590c:	469b      	mov	fp, r3
 800590e:	9303      	str	r3, [sp, #12]
 8005910:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005914:	2100      	movs	r1, #0
 8005916:	2204      	movs	r2, #4
 8005918:	f102 0514 	add.w	r5, r2, #20
 800591c:	429d      	cmp	r5, r3
 800591e:	d926      	bls.n	800596e <_dtoa_r+0x2ae>
 8005920:	6041      	str	r1, [r0, #4]
 8005922:	4648      	mov	r0, r9
 8005924:	f000 fd9c 	bl	8006460 <_Balloc>
 8005928:	4682      	mov	sl, r0
 800592a:	2800      	cmp	r0, #0
 800592c:	d142      	bne.n	80059b4 <_dtoa_r+0x2f4>
 800592e:	4b1e      	ldr	r3, [pc, #120]	@ (80059a8 <_dtoa_r+0x2e8>)
 8005930:	4602      	mov	r2, r0
 8005932:	f240 11af 	movw	r1, #431	@ 0x1af
 8005936:	e6da      	b.n	80056ee <_dtoa_r+0x2e>
 8005938:	2300      	movs	r3, #0
 800593a:	e7e3      	b.n	8005904 <_dtoa_r+0x244>
 800593c:	2300      	movs	r3, #0
 800593e:	e7d5      	b.n	80058ec <_dtoa_r+0x22c>
 8005940:	2401      	movs	r4, #1
 8005942:	2300      	movs	r3, #0
 8005944:	9307      	str	r3, [sp, #28]
 8005946:	9409      	str	r4, [sp, #36]	@ 0x24
 8005948:	f04f 3bff 	mov.w	fp, #4294967295
 800594c:	2200      	movs	r2, #0
 800594e:	f8cd b00c 	str.w	fp, [sp, #12]
 8005952:	2312      	movs	r3, #18
 8005954:	920c      	str	r2, [sp, #48]	@ 0x30
 8005956:	e7db      	b.n	8005910 <_dtoa_r+0x250>
 8005958:	2301      	movs	r3, #1
 800595a:	9309      	str	r3, [sp, #36]	@ 0x24
 800595c:	e7f4      	b.n	8005948 <_dtoa_r+0x288>
 800595e:	f04f 0b01 	mov.w	fp, #1
 8005962:	f8cd b00c 	str.w	fp, [sp, #12]
 8005966:	465b      	mov	r3, fp
 8005968:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800596c:	e7d0      	b.n	8005910 <_dtoa_r+0x250>
 800596e:	3101      	adds	r1, #1
 8005970:	0052      	lsls	r2, r2, #1
 8005972:	e7d1      	b.n	8005918 <_dtoa_r+0x258>
 8005974:	f3af 8000 	nop.w
 8005978:	636f4361 	.word	0x636f4361
 800597c:	3fd287a7 	.word	0x3fd287a7
 8005980:	8b60c8b3 	.word	0x8b60c8b3
 8005984:	3fc68a28 	.word	0x3fc68a28
 8005988:	509f79fb 	.word	0x509f79fb
 800598c:	3fd34413 	.word	0x3fd34413
 8005990:	08007c6c 	.word	0x08007c6c
 8005994:	08007d58 	.word	0x08007d58
 8005998:	7ff00000 	.word	0x7ff00000
 800599c:	08007cec 	.word	0x08007cec
 80059a0:	3ff80000 	.word	0x3ff80000
 80059a4:	08007e70 	.word	0x08007e70
 80059a8:	08007db0 	.word	0x08007db0
 80059ac:	08007d54 	.word	0x08007d54
 80059b0:	08007ceb 	.word	0x08007ceb
 80059b4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059b8:	6018      	str	r0, [r3, #0]
 80059ba:	9b03      	ldr	r3, [sp, #12]
 80059bc:	2b0e      	cmp	r3, #14
 80059be:	f200 80a1 	bhi.w	8005b04 <_dtoa_r+0x444>
 80059c2:	2c00      	cmp	r4, #0
 80059c4:	f000 809e 	beq.w	8005b04 <_dtoa_r+0x444>
 80059c8:	2f00      	cmp	r7, #0
 80059ca:	dd33      	ble.n	8005a34 <_dtoa_r+0x374>
 80059cc:	4b9c      	ldr	r3, [pc, #624]	@ (8005c40 <_dtoa_r+0x580>)
 80059ce:	f007 020f 	and.w	r2, r7, #15
 80059d2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059d6:	ed93 7b00 	vldr	d7, [r3]
 80059da:	05f8      	lsls	r0, r7, #23
 80059dc:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80059e0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80059e4:	d516      	bpl.n	8005a14 <_dtoa_r+0x354>
 80059e6:	4b97      	ldr	r3, [pc, #604]	@ (8005c44 <_dtoa_r+0x584>)
 80059e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059f0:	f7fa ff4c 	bl	800088c <__aeabi_ddiv>
 80059f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059f8:	f004 040f 	and.w	r4, r4, #15
 80059fc:	2603      	movs	r6, #3
 80059fe:	4d91      	ldr	r5, [pc, #580]	@ (8005c44 <_dtoa_r+0x584>)
 8005a00:	b954      	cbnz	r4, 8005a18 <_dtoa_r+0x358>
 8005a02:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005a06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005a0a:	f7fa ff3f 	bl	800088c <__aeabi_ddiv>
 8005a0e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a12:	e028      	b.n	8005a66 <_dtoa_r+0x3a6>
 8005a14:	2602      	movs	r6, #2
 8005a16:	e7f2      	b.n	80059fe <_dtoa_r+0x33e>
 8005a18:	07e1      	lsls	r1, r4, #31
 8005a1a:	d508      	bpl.n	8005a2e <_dtoa_r+0x36e>
 8005a1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005a20:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a24:	f7fa fe08 	bl	8000638 <__aeabi_dmul>
 8005a28:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005a2c:	3601      	adds	r6, #1
 8005a2e:	1064      	asrs	r4, r4, #1
 8005a30:	3508      	adds	r5, #8
 8005a32:	e7e5      	b.n	8005a00 <_dtoa_r+0x340>
 8005a34:	f000 80af 	beq.w	8005b96 <_dtoa_r+0x4d6>
 8005a38:	427c      	negs	r4, r7
 8005a3a:	4b81      	ldr	r3, [pc, #516]	@ (8005c40 <_dtoa_r+0x580>)
 8005a3c:	4d81      	ldr	r5, [pc, #516]	@ (8005c44 <_dtoa_r+0x584>)
 8005a3e:	f004 020f 	and.w	r2, r4, #15
 8005a42:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a4a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a4e:	f7fa fdf3 	bl	8000638 <__aeabi_dmul>
 8005a52:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a56:	1124      	asrs	r4, r4, #4
 8005a58:	2300      	movs	r3, #0
 8005a5a:	2602      	movs	r6, #2
 8005a5c:	2c00      	cmp	r4, #0
 8005a5e:	f040 808f 	bne.w	8005b80 <_dtoa_r+0x4c0>
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d1d3      	bne.n	8005a0e <_dtoa_r+0x34e>
 8005a66:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a68:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 8094 	beq.w	8005b9a <_dtoa_r+0x4da>
 8005a72:	4b75      	ldr	r3, [pc, #468]	@ (8005c48 <_dtoa_r+0x588>)
 8005a74:	2200      	movs	r2, #0
 8005a76:	4620      	mov	r0, r4
 8005a78:	4629      	mov	r1, r5
 8005a7a:	f7fb f84f 	bl	8000b1c <__aeabi_dcmplt>
 8005a7e:	2800      	cmp	r0, #0
 8005a80:	f000 808b 	beq.w	8005b9a <_dtoa_r+0x4da>
 8005a84:	9b03      	ldr	r3, [sp, #12]
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	f000 8087 	beq.w	8005b9a <_dtoa_r+0x4da>
 8005a8c:	f1bb 0f00 	cmp.w	fp, #0
 8005a90:	dd34      	ble.n	8005afc <_dtoa_r+0x43c>
 8005a92:	4620      	mov	r0, r4
 8005a94:	4b6d      	ldr	r3, [pc, #436]	@ (8005c4c <_dtoa_r+0x58c>)
 8005a96:	2200      	movs	r2, #0
 8005a98:	4629      	mov	r1, r5
 8005a9a:	f7fa fdcd 	bl	8000638 <__aeabi_dmul>
 8005a9e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005aa2:	f107 38ff 	add.w	r8, r7, #4294967295
 8005aa6:	3601      	adds	r6, #1
 8005aa8:	465c      	mov	r4, fp
 8005aaa:	4630      	mov	r0, r6
 8005aac:	f7fa fd5a 	bl	8000564 <__aeabi_i2d>
 8005ab0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ab4:	f7fa fdc0 	bl	8000638 <__aeabi_dmul>
 8005ab8:	4b65      	ldr	r3, [pc, #404]	@ (8005c50 <_dtoa_r+0x590>)
 8005aba:	2200      	movs	r2, #0
 8005abc:	f7fa fc06 	bl	80002cc <__adddf3>
 8005ac0:	4605      	mov	r5, r0
 8005ac2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005ac6:	2c00      	cmp	r4, #0
 8005ac8:	d16a      	bne.n	8005ba0 <_dtoa_r+0x4e0>
 8005aca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ace:	4b61      	ldr	r3, [pc, #388]	@ (8005c54 <_dtoa_r+0x594>)
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	f7fa fbf9 	bl	80002c8 <__aeabi_dsub>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ade:	462a      	mov	r2, r5
 8005ae0:	4633      	mov	r3, r6
 8005ae2:	f7fb f839 	bl	8000b58 <__aeabi_dcmpgt>
 8005ae6:	2800      	cmp	r0, #0
 8005ae8:	f040 8298 	bne.w	800601c <_dtoa_r+0x95c>
 8005aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005af0:	462a      	mov	r2, r5
 8005af2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005af6:	f7fb f811 	bl	8000b1c <__aeabi_dcmplt>
 8005afa:	bb38      	cbnz	r0, 8005b4c <_dtoa_r+0x48c>
 8005afc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005b00:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b04:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f2c0 8157 	blt.w	8005dba <_dtoa_r+0x6fa>
 8005b0c:	2f0e      	cmp	r7, #14
 8005b0e:	f300 8154 	bgt.w	8005dba <_dtoa_r+0x6fa>
 8005b12:	4b4b      	ldr	r3, [pc, #300]	@ (8005c40 <_dtoa_r+0x580>)
 8005b14:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b18:	ed93 7b00 	vldr	d7, [r3]
 8005b1c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	ed8d 7b00 	vstr	d7, [sp]
 8005b24:	f280 80e5 	bge.w	8005cf2 <_dtoa_r+0x632>
 8005b28:	9b03      	ldr	r3, [sp, #12]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	f300 80e1 	bgt.w	8005cf2 <_dtoa_r+0x632>
 8005b30:	d10c      	bne.n	8005b4c <_dtoa_r+0x48c>
 8005b32:	4b48      	ldr	r3, [pc, #288]	@ (8005c54 <_dtoa_r+0x594>)
 8005b34:	2200      	movs	r2, #0
 8005b36:	ec51 0b17 	vmov	r0, r1, d7
 8005b3a:	f7fa fd7d 	bl	8000638 <__aeabi_dmul>
 8005b3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b42:	f7fa ffff 	bl	8000b44 <__aeabi_dcmpge>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f000 8266 	beq.w	8006018 <_dtoa_r+0x958>
 8005b4c:	2400      	movs	r4, #0
 8005b4e:	4625      	mov	r5, r4
 8005b50:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b52:	4656      	mov	r6, sl
 8005b54:	ea6f 0803 	mvn.w	r8, r3
 8005b58:	2700      	movs	r7, #0
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	4648      	mov	r0, r9
 8005b5e:	f000 fcbf 	bl	80064e0 <_Bfree>
 8005b62:	2d00      	cmp	r5, #0
 8005b64:	f000 80bd 	beq.w	8005ce2 <_dtoa_r+0x622>
 8005b68:	b12f      	cbz	r7, 8005b76 <_dtoa_r+0x4b6>
 8005b6a:	42af      	cmp	r7, r5
 8005b6c:	d003      	beq.n	8005b76 <_dtoa_r+0x4b6>
 8005b6e:	4639      	mov	r1, r7
 8005b70:	4648      	mov	r0, r9
 8005b72:	f000 fcb5 	bl	80064e0 <_Bfree>
 8005b76:	4629      	mov	r1, r5
 8005b78:	4648      	mov	r0, r9
 8005b7a:	f000 fcb1 	bl	80064e0 <_Bfree>
 8005b7e:	e0b0      	b.n	8005ce2 <_dtoa_r+0x622>
 8005b80:	07e2      	lsls	r2, r4, #31
 8005b82:	d505      	bpl.n	8005b90 <_dtoa_r+0x4d0>
 8005b84:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b88:	f7fa fd56 	bl	8000638 <__aeabi_dmul>
 8005b8c:	3601      	adds	r6, #1
 8005b8e:	2301      	movs	r3, #1
 8005b90:	1064      	asrs	r4, r4, #1
 8005b92:	3508      	adds	r5, #8
 8005b94:	e762      	b.n	8005a5c <_dtoa_r+0x39c>
 8005b96:	2602      	movs	r6, #2
 8005b98:	e765      	b.n	8005a66 <_dtoa_r+0x3a6>
 8005b9a:	9c03      	ldr	r4, [sp, #12]
 8005b9c:	46b8      	mov	r8, r7
 8005b9e:	e784      	b.n	8005aaa <_dtoa_r+0x3ea>
 8005ba0:	4b27      	ldr	r3, [pc, #156]	@ (8005c40 <_dtoa_r+0x580>)
 8005ba2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005ba4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ba8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005bac:	4454      	add	r4, sl
 8005bae:	2900      	cmp	r1, #0
 8005bb0:	d054      	beq.n	8005c5c <_dtoa_r+0x59c>
 8005bb2:	4929      	ldr	r1, [pc, #164]	@ (8005c58 <_dtoa_r+0x598>)
 8005bb4:	2000      	movs	r0, #0
 8005bb6:	f7fa fe69 	bl	800088c <__aeabi_ddiv>
 8005bba:	4633      	mov	r3, r6
 8005bbc:	462a      	mov	r2, r5
 8005bbe:	f7fa fb83 	bl	80002c8 <__aeabi_dsub>
 8005bc2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005bc6:	4656      	mov	r6, sl
 8005bc8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bcc:	f7fa ffe4 	bl	8000b98 <__aeabi_d2iz>
 8005bd0:	4605      	mov	r5, r0
 8005bd2:	f7fa fcc7 	bl	8000564 <__aeabi_i2d>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	460b      	mov	r3, r1
 8005bda:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bde:	f7fa fb73 	bl	80002c8 <__aeabi_dsub>
 8005be2:	3530      	adds	r5, #48	@ 0x30
 8005be4:	4602      	mov	r2, r0
 8005be6:	460b      	mov	r3, r1
 8005be8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005bec:	f806 5b01 	strb.w	r5, [r6], #1
 8005bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005bf4:	f7fa ff92 	bl	8000b1c <__aeabi_dcmplt>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	d172      	bne.n	8005ce2 <_dtoa_r+0x622>
 8005bfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c00:	4911      	ldr	r1, [pc, #68]	@ (8005c48 <_dtoa_r+0x588>)
 8005c02:	2000      	movs	r0, #0
 8005c04:	f7fa fb60 	bl	80002c8 <__aeabi_dsub>
 8005c08:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005c0c:	f7fa ff86 	bl	8000b1c <__aeabi_dcmplt>
 8005c10:	2800      	cmp	r0, #0
 8005c12:	f040 80b4 	bne.w	8005d7e <_dtoa_r+0x6be>
 8005c16:	42a6      	cmp	r6, r4
 8005c18:	f43f af70 	beq.w	8005afc <_dtoa_r+0x43c>
 8005c1c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005c20:	4b0a      	ldr	r3, [pc, #40]	@ (8005c4c <_dtoa_r+0x58c>)
 8005c22:	2200      	movs	r2, #0
 8005c24:	f7fa fd08 	bl	8000638 <__aeabi_dmul>
 8005c28:	4b08      	ldr	r3, [pc, #32]	@ (8005c4c <_dtoa_r+0x58c>)
 8005c2a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c2e:	2200      	movs	r2, #0
 8005c30:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c34:	f7fa fd00 	bl	8000638 <__aeabi_dmul>
 8005c38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c3c:	e7c4      	b.n	8005bc8 <_dtoa_r+0x508>
 8005c3e:	bf00      	nop
 8005c40:	08007e70 	.word	0x08007e70
 8005c44:	08007e48 	.word	0x08007e48
 8005c48:	3ff00000 	.word	0x3ff00000
 8005c4c:	40240000 	.word	0x40240000
 8005c50:	401c0000 	.word	0x401c0000
 8005c54:	40140000 	.word	0x40140000
 8005c58:	3fe00000 	.word	0x3fe00000
 8005c5c:	4631      	mov	r1, r6
 8005c5e:	4628      	mov	r0, r5
 8005c60:	f7fa fcea 	bl	8000638 <__aeabi_dmul>
 8005c64:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c68:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c6a:	4656      	mov	r6, sl
 8005c6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c70:	f7fa ff92 	bl	8000b98 <__aeabi_d2iz>
 8005c74:	4605      	mov	r5, r0
 8005c76:	f7fa fc75 	bl	8000564 <__aeabi_i2d>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c82:	f7fa fb21 	bl	80002c8 <__aeabi_dsub>
 8005c86:	3530      	adds	r5, #48	@ 0x30
 8005c88:	f806 5b01 	strb.w	r5, [r6], #1
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	460b      	mov	r3, r1
 8005c90:	42a6      	cmp	r6, r4
 8005c92:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c96:	f04f 0200 	mov.w	r2, #0
 8005c9a:	d124      	bne.n	8005ce6 <_dtoa_r+0x626>
 8005c9c:	4baf      	ldr	r3, [pc, #700]	@ (8005f5c <_dtoa_r+0x89c>)
 8005c9e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005ca2:	f7fa fb13 	bl	80002cc <__adddf3>
 8005ca6:	4602      	mov	r2, r0
 8005ca8:	460b      	mov	r3, r1
 8005caa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cae:	f7fa ff53 	bl	8000b58 <__aeabi_dcmpgt>
 8005cb2:	2800      	cmp	r0, #0
 8005cb4:	d163      	bne.n	8005d7e <_dtoa_r+0x6be>
 8005cb6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005cba:	49a8      	ldr	r1, [pc, #672]	@ (8005f5c <_dtoa_r+0x89c>)
 8005cbc:	2000      	movs	r0, #0
 8005cbe:	f7fa fb03 	bl	80002c8 <__aeabi_dsub>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	460b      	mov	r3, r1
 8005cc6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cca:	f7fa ff27 	bl	8000b1c <__aeabi_dcmplt>
 8005cce:	2800      	cmp	r0, #0
 8005cd0:	f43f af14 	beq.w	8005afc <_dtoa_r+0x43c>
 8005cd4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005cd6:	1e73      	subs	r3, r6, #1
 8005cd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cda:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cde:	2b30      	cmp	r3, #48	@ 0x30
 8005ce0:	d0f8      	beq.n	8005cd4 <_dtoa_r+0x614>
 8005ce2:	4647      	mov	r7, r8
 8005ce4:	e03b      	b.n	8005d5e <_dtoa_r+0x69e>
 8005ce6:	4b9e      	ldr	r3, [pc, #632]	@ (8005f60 <_dtoa_r+0x8a0>)
 8005ce8:	f7fa fca6 	bl	8000638 <__aeabi_dmul>
 8005cec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cf0:	e7bc      	b.n	8005c6c <_dtoa_r+0x5ac>
 8005cf2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005cf6:	4656      	mov	r6, sl
 8005cf8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4629      	mov	r1, r5
 8005d00:	f7fa fdc4 	bl	800088c <__aeabi_ddiv>
 8005d04:	f7fa ff48 	bl	8000b98 <__aeabi_d2iz>
 8005d08:	4680      	mov	r8, r0
 8005d0a:	f7fa fc2b 	bl	8000564 <__aeabi_i2d>
 8005d0e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d12:	f7fa fc91 	bl	8000638 <__aeabi_dmul>
 8005d16:	4602      	mov	r2, r0
 8005d18:	460b      	mov	r3, r1
 8005d1a:	4620      	mov	r0, r4
 8005d1c:	4629      	mov	r1, r5
 8005d1e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d22:	f7fa fad1 	bl	80002c8 <__aeabi_dsub>
 8005d26:	f806 4b01 	strb.w	r4, [r6], #1
 8005d2a:	9d03      	ldr	r5, [sp, #12]
 8005d2c:	eba6 040a 	sub.w	r4, r6, sl
 8005d30:	42a5      	cmp	r5, r4
 8005d32:	4602      	mov	r2, r0
 8005d34:	460b      	mov	r3, r1
 8005d36:	d133      	bne.n	8005da0 <_dtoa_r+0x6e0>
 8005d38:	f7fa fac8 	bl	80002cc <__adddf3>
 8005d3c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d40:	4604      	mov	r4, r0
 8005d42:	460d      	mov	r5, r1
 8005d44:	f7fa ff08 	bl	8000b58 <__aeabi_dcmpgt>
 8005d48:	b9c0      	cbnz	r0, 8005d7c <_dtoa_r+0x6bc>
 8005d4a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d4e:	4620      	mov	r0, r4
 8005d50:	4629      	mov	r1, r5
 8005d52:	f7fa fed9 	bl	8000b08 <__aeabi_dcmpeq>
 8005d56:	b110      	cbz	r0, 8005d5e <_dtoa_r+0x69e>
 8005d58:	f018 0f01 	tst.w	r8, #1
 8005d5c:	d10e      	bne.n	8005d7c <_dtoa_r+0x6bc>
 8005d5e:	9902      	ldr	r1, [sp, #8]
 8005d60:	4648      	mov	r0, r9
 8005d62:	f000 fbbd 	bl	80064e0 <_Bfree>
 8005d66:	2300      	movs	r3, #0
 8005d68:	7033      	strb	r3, [r6, #0]
 8005d6a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d6c:	3701      	adds	r7, #1
 8005d6e:	601f      	str	r7, [r3, #0]
 8005d70:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	f000 824b 	beq.w	800620e <_dtoa_r+0xb4e>
 8005d78:	601e      	str	r6, [r3, #0]
 8005d7a:	e248      	b.n	800620e <_dtoa_r+0xb4e>
 8005d7c:	46b8      	mov	r8, r7
 8005d7e:	4633      	mov	r3, r6
 8005d80:	461e      	mov	r6, r3
 8005d82:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d86:	2a39      	cmp	r2, #57	@ 0x39
 8005d88:	d106      	bne.n	8005d98 <_dtoa_r+0x6d8>
 8005d8a:	459a      	cmp	sl, r3
 8005d8c:	d1f8      	bne.n	8005d80 <_dtoa_r+0x6c0>
 8005d8e:	2230      	movs	r2, #48	@ 0x30
 8005d90:	f108 0801 	add.w	r8, r8, #1
 8005d94:	f88a 2000 	strb.w	r2, [sl]
 8005d98:	781a      	ldrb	r2, [r3, #0]
 8005d9a:	3201      	adds	r2, #1
 8005d9c:	701a      	strb	r2, [r3, #0]
 8005d9e:	e7a0      	b.n	8005ce2 <_dtoa_r+0x622>
 8005da0:	4b6f      	ldr	r3, [pc, #444]	@ (8005f60 <_dtoa_r+0x8a0>)
 8005da2:	2200      	movs	r2, #0
 8005da4:	f7fa fc48 	bl	8000638 <__aeabi_dmul>
 8005da8:	2200      	movs	r2, #0
 8005daa:	2300      	movs	r3, #0
 8005dac:	4604      	mov	r4, r0
 8005dae:	460d      	mov	r5, r1
 8005db0:	f7fa feaa 	bl	8000b08 <__aeabi_dcmpeq>
 8005db4:	2800      	cmp	r0, #0
 8005db6:	d09f      	beq.n	8005cf8 <_dtoa_r+0x638>
 8005db8:	e7d1      	b.n	8005d5e <_dtoa_r+0x69e>
 8005dba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005dbc:	2a00      	cmp	r2, #0
 8005dbe:	f000 80ea 	beq.w	8005f96 <_dtoa_r+0x8d6>
 8005dc2:	9a07      	ldr	r2, [sp, #28]
 8005dc4:	2a01      	cmp	r2, #1
 8005dc6:	f300 80cd 	bgt.w	8005f64 <_dtoa_r+0x8a4>
 8005dca:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005dcc:	2a00      	cmp	r2, #0
 8005dce:	f000 80c1 	beq.w	8005f54 <_dtoa_r+0x894>
 8005dd2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005dd6:	9c08      	ldr	r4, [sp, #32]
 8005dd8:	9e00      	ldr	r6, [sp, #0]
 8005dda:	9a00      	ldr	r2, [sp, #0]
 8005ddc:	441a      	add	r2, r3
 8005dde:	9200      	str	r2, [sp, #0]
 8005de0:	9a06      	ldr	r2, [sp, #24]
 8005de2:	2101      	movs	r1, #1
 8005de4:	441a      	add	r2, r3
 8005de6:	4648      	mov	r0, r9
 8005de8:	9206      	str	r2, [sp, #24]
 8005dea:	f000 fc2d 	bl	8006648 <__i2b>
 8005dee:	4605      	mov	r5, r0
 8005df0:	b166      	cbz	r6, 8005e0c <_dtoa_r+0x74c>
 8005df2:	9b06      	ldr	r3, [sp, #24]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	dd09      	ble.n	8005e0c <_dtoa_r+0x74c>
 8005df8:	42b3      	cmp	r3, r6
 8005dfa:	9a00      	ldr	r2, [sp, #0]
 8005dfc:	bfa8      	it	ge
 8005dfe:	4633      	movge	r3, r6
 8005e00:	1ad2      	subs	r2, r2, r3
 8005e02:	9200      	str	r2, [sp, #0]
 8005e04:	9a06      	ldr	r2, [sp, #24]
 8005e06:	1af6      	subs	r6, r6, r3
 8005e08:	1ad3      	subs	r3, r2, r3
 8005e0a:	9306      	str	r3, [sp, #24]
 8005e0c:	9b08      	ldr	r3, [sp, #32]
 8005e0e:	b30b      	cbz	r3, 8005e54 <_dtoa_r+0x794>
 8005e10:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	f000 80c6 	beq.w	8005fa4 <_dtoa_r+0x8e4>
 8005e18:	2c00      	cmp	r4, #0
 8005e1a:	f000 80c0 	beq.w	8005f9e <_dtoa_r+0x8de>
 8005e1e:	4629      	mov	r1, r5
 8005e20:	4622      	mov	r2, r4
 8005e22:	4648      	mov	r0, r9
 8005e24:	f000 fcc8 	bl	80067b8 <__pow5mult>
 8005e28:	9a02      	ldr	r2, [sp, #8]
 8005e2a:	4601      	mov	r1, r0
 8005e2c:	4605      	mov	r5, r0
 8005e2e:	4648      	mov	r0, r9
 8005e30:	f000 fc20 	bl	8006674 <__multiply>
 8005e34:	9902      	ldr	r1, [sp, #8]
 8005e36:	4680      	mov	r8, r0
 8005e38:	4648      	mov	r0, r9
 8005e3a:	f000 fb51 	bl	80064e0 <_Bfree>
 8005e3e:	9b08      	ldr	r3, [sp, #32]
 8005e40:	1b1b      	subs	r3, r3, r4
 8005e42:	9308      	str	r3, [sp, #32]
 8005e44:	f000 80b1 	beq.w	8005faa <_dtoa_r+0x8ea>
 8005e48:	9a08      	ldr	r2, [sp, #32]
 8005e4a:	4641      	mov	r1, r8
 8005e4c:	4648      	mov	r0, r9
 8005e4e:	f000 fcb3 	bl	80067b8 <__pow5mult>
 8005e52:	9002      	str	r0, [sp, #8]
 8005e54:	2101      	movs	r1, #1
 8005e56:	4648      	mov	r0, r9
 8005e58:	f000 fbf6 	bl	8006648 <__i2b>
 8005e5c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e5e:	4604      	mov	r4, r0
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	f000 81d8 	beq.w	8006216 <_dtoa_r+0xb56>
 8005e66:	461a      	mov	r2, r3
 8005e68:	4601      	mov	r1, r0
 8005e6a:	4648      	mov	r0, r9
 8005e6c:	f000 fca4 	bl	80067b8 <__pow5mult>
 8005e70:	9b07      	ldr	r3, [sp, #28]
 8005e72:	2b01      	cmp	r3, #1
 8005e74:	4604      	mov	r4, r0
 8005e76:	f300 809f 	bgt.w	8005fb8 <_dtoa_r+0x8f8>
 8005e7a:	9b04      	ldr	r3, [sp, #16]
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f040 8097 	bne.w	8005fb0 <_dtoa_r+0x8f0>
 8005e82:	9b05      	ldr	r3, [sp, #20]
 8005e84:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	f040 8093 	bne.w	8005fb4 <_dtoa_r+0x8f4>
 8005e8e:	9b05      	ldr	r3, [sp, #20]
 8005e90:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e94:	0d1b      	lsrs	r3, r3, #20
 8005e96:	051b      	lsls	r3, r3, #20
 8005e98:	b133      	cbz	r3, 8005ea8 <_dtoa_r+0x7e8>
 8005e9a:	9b00      	ldr	r3, [sp, #0]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	9300      	str	r3, [sp, #0]
 8005ea0:	9b06      	ldr	r3, [sp, #24]
 8005ea2:	3301      	adds	r3, #1
 8005ea4:	9306      	str	r3, [sp, #24]
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	9308      	str	r3, [sp, #32]
 8005eaa:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	f000 81b8 	beq.w	8006222 <_dtoa_r+0xb62>
 8005eb2:	6923      	ldr	r3, [r4, #16]
 8005eb4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005eb8:	6918      	ldr	r0, [r3, #16]
 8005eba:	f000 fb79 	bl	80065b0 <__hi0bits>
 8005ebe:	f1c0 0020 	rsb	r0, r0, #32
 8005ec2:	9b06      	ldr	r3, [sp, #24]
 8005ec4:	4418      	add	r0, r3
 8005ec6:	f010 001f 	ands.w	r0, r0, #31
 8005eca:	f000 8082 	beq.w	8005fd2 <_dtoa_r+0x912>
 8005ece:	f1c0 0320 	rsb	r3, r0, #32
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	dd73      	ble.n	8005fbe <_dtoa_r+0x8fe>
 8005ed6:	9b00      	ldr	r3, [sp, #0]
 8005ed8:	f1c0 001c 	rsb	r0, r0, #28
 8005edc:	4403      	add	r3, r0
 8005ede:	9300      	str	r3, [sp, #0]
 8005ee0:	9b06      	ldr	r3, [sp, #24]
 8005ee2:	4403      	add	r3, r0
 8005ee4:	4406      	add	r6, r0
 8005ee6:	9306      	str	r3, [sp, #24]
 8005ee8:	9b00      	ldr	r3, [sp, #0]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	dd05      	ble.n	8005efa <_dtoa_r+0x83a>
 8005eee:	9902      	ldr	r1, [sp, #8]
 8005ef0:	461a      	mov	r2, r3
 8005ef2:	4648      	mov	r0, r9
 8005ef4:	f000 fcba 	bl	800686c <__lshift>
 8005ef8:	9002      	str	r0, [sp, #8]
 8005efa:	9b06      	ldr	r3, [sp, #24]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	dd05      	ble.n	8005f0c <_dtoa_r+0x84c>
 8005f00:	4621      	mov	r1, r4
 8005f02:	461a      	mov	r2, r3
 8005f04:	4648      	mov	r0, r9
 8005f06:	f000 fcb1 	bl	800686c <__lshift>
 8005f0a:	4604      	mov	r4, r0
 8005f0c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d061      	beq.n	8005fd6 <_dtoa_r+0x916>
 8005f12:	9802      	ldr	r0, [sp, #8]
 8005f14:	4621      	mov	r1, r4
 8005f16:	f000 fd15 	bl	8006944 <__mcmp>
 8005f1a:	2800      	cmp	r0, #0
 8005f1c:	da5b      	bge.n	8005fd6 <_dtoa_r+0x916>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	9902      	ldr	r1, [sp, #8]
 8005f22:	220a      	movs	r2, #10
 8005f24:	4648      	mov	r0, r9
 8005f26:	f000 fafd 	bl	8006524 <__multadd>
 8005f2a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f2c:	9002      	str	r0, [sp, #8]
 8005f2e:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	f000 8177 	beq.w	8006226 <_dtoa_r+0xb66>
 8005f38:	4629      	mov	r1, r5
 8005f3a:	2300      	movs	r3, #0
 8005f3c:	220a      	movs	r2, #10
 8005f3e:	4648      	mov	r0, r9
 8005f40:	f000 faf0 	bl	8006524 <__multadd>
 8005f44:	f1bb 0f00 	cmp.w	fp, #0
 8005f48:	4605      	mov	r5, r0
 8005f4a:	dc6f      	bgt.n	800602c <_dtoa_r+0x96c>
 8005f4c:	9b07      	ldr	r3, [sp, #28]
 8005f4e:	2b02      	cmp	r3, #2
 8005f50:	dc49      	bgt.n	8005fe6 <_dtoa_r+0x926>
 8005f52:	e06b      	b.n	800602c <_dtoa_r+0x96c>
 8005f54:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f56:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f5a:	e73c      	b.n	8005dd6 <_dtoa_r+0x716>
 8005f5c:	3fe00000 	.word	0x3fe00000
 8005f60:	40240000 	.word	0x40240000
 8005f64:	9b03      	ldr	r3, [sp, #12]
 8005f66:	1e5c      	subs	r4, r3, #1
 8005f68:	9b08      	ldr	r3, [sp, #32]
 8005f6a:	42a3      	cmp	r3, r4
 8005f6c:	db09      	blt.n	8005f82 <_dtoa_r+0x8c2>
 8005f6e:	1b1c      	subs	r4, r3, r4
 8005f70:	9b03      	ldr	r3, [sp, #12]
 8005f72:	2b00      	cmp	r3, #0
 8005f74:	f6bf af30 	bge.w	8005dd8 <_dtoa_r+0x718>
 8005f78:	9b00      	ldr	r3, [sp, #0]
 8005f7a:	9a03      	ldr	r2, [sp, #12]
 8005f7c:	1a9e      	subs	r6, r3, r2
 8005f7e:	2300      	movs	r3, #0
 8005f80:	e72b      	b.n	8005dda <_dtoa_r+0x71a>
 8005f82:	9b08      	ldr	r3, [sp, #32]
 8005f84:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f86:	9408      	str	r4, [sp, #32]
 8005f88:	1ae3      	subs	r3, r4, r3
 8005f8a:	441a      	add	r2, r3
 8005f8c:	9e00      	ldr	r6, [sp, #0]
 8005f8e:	9b03      	ldr	r3, [sp, #12]
 8005f90:	920d      	str	r2, [sp, #52]	@ 0x34
 8005f92:	2400      	movs	r4, #0
 8005f94:	e721      	b.n	8005dda <_dtoa_r+0x71a>
 8005f96:	9c08      	ldr	r4, [sp, #32]
 8005f98:	9e00      	ldr	r6, [sp, #0]
 8005f9a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005f9c:	e728      	b.n	8005df0 <_dtoa_r+0x730>
 8005f9e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005fa2:	e751      	b.n	8005e48 <_dtoa_r+0x788>
 8005fa4:	9a08      	ldr	r2, [sp, #32]
 8005fa6:	9902      	ldr	r1, [sp, #8]
 8005fa8:	e750      	b.n	8005e4c <_dtoa_r+0x78c>
 8005faa:	f8cd 8008 	str.w	r8, [sp, #8]
 8005fae:	e751      	b.n	8005e54 <_dtoa_r+0x794>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	e779      	b.n	8005ea8 <_dtoa_r+0x7e8>
 8005fb4:	9b04      	ldr	r3, [sp, #16]
 8005fb6:	e777      	b.n	8005ea8 <_dtoa_r+0x7e8>
 8005fb8:	2300      	movs	r3, #0
 8005fba:	9308      	str	r3, [sp, #32]
 8005fbc:	e779      	b.n	8005eb2 <_dtoa_r+0x7f2>
 8005fbe:	d093      	beq.n	8005ee8 <_dtoa_r+0x828>
 8005fc0:	9a00      	ldr	r2, [sp, #0]
 8005fc2:	331c      	adds	r3, #28
 8005fc4:	441a      	add	r2, r3
 8005fc6:	9200      	str	r2, [sp, #0]
 8005fc8:	9a06      	ldr	r2, [sp, #24]
 8005fca:	441a      	add	r2, r3
 8005fcc:	441e      	add	r6, r3
 8005fce:	9206      	str	r2, [sp, #24]
 8005fd0:	e78a      	b.n	8005ee8 <_dtoa_r+0x828>
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	e7f4      	b.n	8005fc0 <_dtoa_r+0x900>
 8005fd6:	9b03      	ldr	r3, [sp, #12]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	46b8      	mov	r8, r7
 8005fdc:	dc20      	bgt.n	8006020 <_dtoa_r+0x960>
 8005fde:	469b      	mov	fp, r3
 8005fe0:	9b07      	ldr	r3, [sp, #28]
 8005fe2:	2b02      	cmp	r3, #2
 8005fe4:	dd1e      	ble.n	8006024 <_dtoa_r+0x964>
 8005fe6:	f1bb 0f00 	cmp.w	fp, #0
 8005fea:	f47f adb1 	bne.w	8005b50 <_dtoa_r+0x490>
 8005fee:	4621      	mov	r1, r4
 8005ff0:	465b      	mov	r3, fp
 8005ff2:	2205      	movs	r2, #5
 8005ff4:	4648      	mov	r0, r9
 8005ff6:	f000 fa95 	bl	8006524 <__multadd>
 8005ffa:	4601      	mov	r1, r0
 8005ffc:	4604      	mov	r4, r0
 8005ffe:	9802      	ldr	r0, [sp, #8]
 8006000:	f000 fca0 	bl	8006944 <__mcmp>
 8006004:	2800      	cmp	r0, #0
 8006006:	f77f ada3 	ble.w	8005b50 <_dtoa_r+0x490>
 800600a:	4656      	mov	r6, sl
 800600c:	2331      	movs	r3, #49	@ 0x31
 800600e:	f806 3b01 	strb.w	r3, [r6], #1
 8006012:	f108 0801 	add.w	r8, r8, #1
 8006016:	e59f      	b.n	8005b58 <_dtoa_r+0x498>
 8006018:	9c03      	ldr	r4, [sp, #12]
 800601a:	46b8      	mov	r8, r7
 800601c:	4625      	mov	r5, r4
 800601e:	e7f4      	b.n	800600a <_dtoa_r+0x94a>
 8006020:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006024:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006026:	2b00      	cmp	r3, #0
 8006028:	f000 8101 	beq.w	800622e <_dtoa_r+0xb6e>
 800602c:	2e00      	cmp	r6, #0
 800602e:	dd05      	ble.n	800603c <_dtoa_r+0x97c>
 8006030:	4629      	mov	r1, r5
 8006032:	4632      	mov	r2, r6
 8006034:	4648      	mov	r0, r9
 8006036:	f000 fc19 	bl	800686c <__lshift>
 800603a:	4605      	mov	r5, r0
 800603c:	9b08      	ldr	r3, [sp, #32]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d05c      	beq.n	80060fc <_dtoa_r+0xa3c>
 8006042:	6869      	ldr	r1, [r5, #4]
 8006044:	4648      	mov	r0, r9
 8006046:	f000 fa0b 	bl	8006460 <_Balloc>
 800604a:	4606      	mov	r6, r0
 800604c:	b928      	cbnz	r0, 800605a <_dtoa_r+0x99a>
 800604e:	4b82      	ldr	r3, [pc, #520]	@ (8006258 <_dtoa_r+0xb98>)
 8006050:	4602      	mov	r2, r0
 8006052:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006056:	f7ff bb4a 	b.w	80056ee <_dtoa_r+0x2e>
 800605a:	692a      	ldr	r2, [r5, #16]
 800605c:	3202      	adds	r2, #2
 800605e:	0092      	lsls	r2, r2, #2
 8006060:	f105 010c 	add.w	r1, r5, #12
 8006064:	300c      	adds	r0, #12
 8006066:	f000 ffb5 	bl	8006fd4 <memcpy>
 800606a:	2201      	movs	r2, #1
 800606c:	4631      	mov	r1, r6
 800606e:	4648      	mov	r0, r9
 8006070:	f000 fbfc 	bl	800686c <__lshift>
 8006074:	f10a 0301 	add.w	r3, sl, #1
 8006078:	9300      	str	r3, [sp, #0]
 800607a:	eb0a 030b 	add.w	r3, sl, fp
 800607e:	9308      	str	r3, [sp, #32]
 8006080:	9b04      	ldr	r3, [sp, #16]
 8006082:	f003 0301 	and.w	r3, r3, #1
 8006086:	462f      	mov	r7, r5
 8006088:	9306      	str	r3, [sp, #24]
 800608a:	4605      	mov	r5, r0
 800608c:	9b00      	ldr	r3, [sp, #0]
 800608e:	9802      	ldr	r0, [sp, #8]
 8006090:	4621      	mov	r1, r4
 8006092:	f103 3bff 	add.w	fp, r3, #4294967295
 8006096:	f7ff fa8b 	bl	80055b0 <quorem>
 800609a:	4603      	mov	r3, r0
 800609c:	3330      	adds	r3, #48	@ 0x30
 800609e:	9003      	str	r0, [sp, #12]
 80060a0:	4639      	mov	r1, r7
 80060a2:	9802      	ldr	r0, [sp, #8]
 80060a4:	9309      	str	r3, [sp, #36]	@ 0x24
 80060a6:	f000 fc4d 	bl	8006944 <__mcmp>
 80060aa:	462a      	mov	r2, r5
 80060ac:	9004      	str	r0, [sp, #16]
 80060ae:	4621      	mov	r1, r4
 80060b0:	4648      	mov	r0, r9
 80060b2:	f000 fc63 	bl	800697c <__mdiff>
 80060b6:	68c2      	ldr	r2, [r0, #12]
 80060b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ba:	4606      	mov	r6, r0
 80060bc:	bb02      	cbnz	r2, 8006100 <_dtoa_r+0xa40>
 80060be:	4601      	mov	r1, r0
 80060c0:	9802      	ldr	r0, [sp, #8]
 80060c2:	f000 fc3f 	bl	8006944 <__mcmp>
 80060c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060c8:	4602      	mov	r2, r0
 80060ca:	4631      	mov	r1, r6
 80060cc:	4648      	mov	r0, r9
 80060ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80060d0:	9309      	str	r3, [sp, #36]	@ 0x24
 80060d2:	f000 fa05 	bl	80064e0 <_Bfree>
 80060d6:	9b07      	ldr	r3, [sp, #28]
 80060d8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80060da:	9e00      	ldr	r6, [sp, #0]
 80060dc:	ea42 0103 	orr.w	r1, r2, r3
 80060e0:	9b06      	ldr	r3, [sp, #24]
 80060e2:	4319      	orrs	r1, r3
 80060e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060e6:	d10d      	bne.n	8006104 <_dtoa_r+0xa44>
 80060e8:	2b39      	cmp	r3, #57	@ 0x39
 80060ea:	d027      	beq.n	800613c <_dtoa_r+0xa7c>
 80060ec:	9a04      	ldr	r2, [sp, #16]
 80060ee:	2a00      	cmp	r2, #0
 80060f0:	dd01      	ble.n	80060f6 <_dtoa_r+0xa36>
 80060f2:	9b03      	ldr	r3, [sp, #12]
 80060f4:	3331      	adds	r3, #49	@ 0x31
 80060f6:	f88b 3000 	strb.w	r3, [fp]
 80060fa:	e52e      	b.n	8005b5a <_dtoa_r+0x49a>
 80060fc:	4628      	mov	r0, r5
 80060fe:	e7b9      	b.n	8006074 <_dtoa_r+0x9b4>
 8006100:	2201      	movs	r2, #1
 8006102:	e7e2      	b.n	80060ca <_dtoa_r+0xa0a>
 8006104:	9904      	ldr	r1, [sp, #16]
 8006106:	2900      	cmp	r1, #0
 8006108:	db04      	blt.n	8006114 <_dtoa_r+0xa54>
 800610a:	9807      	ldr	r0, [sp, #28]
 800610c:	4301      	orrs	r1, r0
 800610e:	9806      	ldr	r0, [sp, #24]
 8006110:	4301      	orrs	r1, r0
 8006112:	d120      	bne.n	8006156 <_dtoa_r+0xa96>
 8006114:	2a00      	cmp	r2, #0
 8006116:	ddee      	ble.n	80060f6 <_dtoa_r+0xa36>
 8006118:	9902      	ldr	r1, [sp, #8]
 800611a:	9300      	str	r3, [sp, #0]
 800611c:	2201      	movs	r2, #1
 800611e:	4648      	mov	r0, r9
 8006120:	f000 fba4 	bl	800686c <__lshift>
 8006124:	4621      	mov	r1, r4
 8006126:	9002      	str	r0, [sp, #8]
 8006128:	f000 fc0c 	bl	8006944 <__mcmp>
 800612c:	2800      	cmp	r0, #0
 800612e:	9b00      	ldr	r3, [sp, #0]
 8006130:	dc02      	bgt.n	8006138 <_dtoa_r+0xa78>
 8006132:	d1e0      	bne.n	80060f6 <_dtoa_r+0xa36>
 8006134:	07da      	lsls	r2, r3, #31
 8006136:	d5de      	bpl.n	80060f6 <_dtoa_r+0xa36>
 8006138:	2b39      	cmp	r3, #57	@ 0x39
 800613a:	d1da      	bne.n	80060f2 <_dtoa_r+0xa32>
 800613c:	2339      	movs	r3, #57	@ 0x39
 800613e:	f88b 3000 	strb.w	r3, [fp]
 8006142:	4633      	mov	r3, r6
 8006144:	461e      	mov	r6, r3
 8006146:	3b01      	subs	r3, #1
 8006148:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800614c:	2a39      	cmp	r2, #57	@ 0x39
 800614e:	d04e      	beq.n	80061ee <_dtoa_r+0xb2e>
 8006150:	3201      	adds	r2, #1
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	e501      	b.n	8005b5a <_dtoa_r+0x49a>
 8006156:	2a00      	cmp	r2, #0
 8006158:	dd03      	ble.n	8006162 <_dtoa_r+0xaa2>
 800615a:	2b39      	cmp	r3, #57	@ 0x39
 800615c:	d0ee      	beq.n	800613c <_dtoa_r+0xa7c>
 800615e:	3301      	adds	r3, #1
 8006160:	e7c9      	b.n	80060f6 <_dtoa_r+0xa36>
 8006162:	9a00      	ldr	r2, [sp, #0]
 8006164:	9908      	ldr	r1, [sp, #32]
 8006166:	f802 3c01 	strb.w	r3, [r2, #-1]
 800616a:	428a      	cmp	r2, r1
 800616c:	d028      	beq.n	80061c0 <_dtoa_r+0xb00>
 800616e:	9902      	ldr	r1, [sp, #8]
 8006170:	2300      	movs	r3, #0
 8006172:	220a      	movs	r2, #10
 8006174:	4648      	mov	r0, r9
 8006176:	f000 f9d5 	bl	8006524 <__multadd>
 800617a:	42af      	cmp	r7, r5
 800617c:	9002      	str	r0, [sp, #8]
 800617e:	f04f 0300 	mov.w	r3, #0
 8006182:	f04f 020a 	mov.w	r2, #10
 8006186:	4639      	mov	r1, r7
 8006188:	4648      	mov	r0, r9
 800618a:	d107      	bne.n	800619c <_dtoa_r+0xadc>
 800618c:	f000 f9ca 	bl	8006524 <__multadd>
 8006190:	4607      	mov	r7, r0
 8006192:	4605      	mov	r5, r0
 8006194:	9b00      	ldr	r3, [sp, #0]
 8006196:	3301      	adds	r3, #1
 8006198:	9300      	str	r3, [sp, #0]
 800619a:	e777      	b.n	800608c <_dtoa_r+0x9cc>
 800619c:	f000 f9c2 	bl	8006524 <__multadd>
 80061a0:	4629      	mov	r1, r5
 80061a2:	4607      	mov	r7, r0
 80061a4:	2300      	movs	r3, #0
 80061a6:	220a      	movs	r2, #10
 80061a8:	4648      	mov	r0, r9
 80061aa:	f000 f9bb 	bl	8006524 <__multadd>
 80061ae:	4605      	mov	r5, r0
 80061b0:	e7f0      	b.n	8006194 <_dtoa_r+0xad4>
 80061b2:	f1bb 0f00 	cmp.w	fp, #0
 80061b6:	bfcc      	ite	gt
 80061b8:	465e      	movgt	r6, fp
 80061ba:	2601      	movle	r6, #1
 80061bc:	4456      	add	r6, sl
 80061be:	2700      	movs	r7, #0
 80061c0:	9902      	ldr	r1, [sp, #8]
 80061c2:	9300      	str	r3, [sp, #0]
 80061c4:	2201      	movs	r2, #1
 80061c6:	4648      	mov	r0, r9
 80061c8:	f000 fb50 	bl	800686c <__lshift>
 80061cc:	4621      	mov	r1, r4
 80061ce:	9002      	str	r0, [sp, #8]
 80061d0:	f000 fbb8 	bl	8006944 <__mcmp>
 80061d4:	2800      	cmp	r0, #0
 80061d6:	dcb4      	bgt.n	8006142 <_dtoa_r+0xa82>
 80061d8:	d102      	bne.n	80061e0 <_dtoa_r+0xb20>
 80061da:	9b00      	ldr	r3, [sp, #0]
 80061dc:	07db      	lsls	r3, r3, #31
 80061de:	d4b0      	bmi.n	8006142 <_dtoa_r+0xa82>
 80061e0:	4633      	mov	r3, r6
 80061e2:	461e      	mov	r6, r3
 80061e4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061e8:	2a30      	cmp	r2, #48	@ 0x30
 80061ea:	d0fa      	beq.n	80061e2 <_dtoa_r+0xb22>
 80061ec:	e4b5      	b.n	8005b5a <_dtoa_r+0x49a>
 80061ee:	459a      	cmp	sl, r3
 80061f0:	d1a8      	bne.n	8006144 <_dtoa_r+0xa84>
 80061f2:	2331      	movs	r3, #49	@ 0x31
 80061f4:	f108 0801 	add.w	r8, r8, #1
 80061f8:	f88a 3000 	strb.w	r3, [sl]
 80061fc:	e4ad      	b.n	8005b5a <_dtoa_r+0x49a>
 80061fe:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006200:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800625c <_dtoa_r+0xb9c>
 8006204:	b11b      	cbz	r3, 800620e <_dtoa_r+0xb4e>
 8006206:	f10a 0308 	add.w	r3, sl, #8
 800620a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800620c:	6013      	str	r3, [r2, #0]
 800620e:	4650      	mov	r0, sl
 8006210:	b017      	add	sp, #92	@ 0x5c
 8006212:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006216:	9b07      	ldr	r3, [sp, #28]
 8006218:	2b01      	cmp	r3, #1
 800621a:	f77f ae2e 	ble.w	8005e7a <_dtoa_r+0x7ba>
 800621e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006220:	9308      	str	r3, [sp, #32]
 8006222:	2001      	movs	r0, #1
 8006224:	e64d      	b.n	8005ec2 <_dtoa_r+0x802>
 8006226:	f1bb 0f00 	cmp.w	fp, #0
 800622a:	f77f aed9 	ble.w	8005fe0 <_dtoa_r+0x920>
 800622e:	4656      	mov	r6, sl
 8006230:	9802      	ldr	r0, [sp, #8]
 8006232:	4621      	mov	r1, r4
 8006234:	f7ff f9bc 	bl	80055b0 <quorem>
 8006238:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800623c:	f806 3b01 	strb.w	r3, [r6], #1
 8006240:	eba6 020a 	sub.w	r2, r6, sl
 8006244:	4593      	cmp	fp, r2
 8006246:	ddb4      	ble.n	80061b2 <_dtoa_r+0xaf2>
 8006248:	9902      	ldr	r1, [sp, #8]
 800624a:	2300      	movs	r3, #0
 800624c:	220a      	movs	r2, #10
 800624e:	4648      	mov	r0, r9
 8006250:	f000 f968 	bl	8006524 <__multadd>
 8006254:	9002      	str	r0, [sp, #8]
 8006256:	e7eb      	b.n	8006230 <_dtoa_r+0xb70>
 8006258:	08007db0 	.word	0x08007db0
 800625c:	08007d4b 	.word	0x08007d4b

08006260 <_free_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4605      	mov	r5, r0
 8006264:	2900      	cmp	r1, #0
 8006266:	d041      	beq.n	80062ec <_free_r+0x8c>
 8006268:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800626c:	1f0c      	subs	r4, r1, #4
 800626e:	2b00      	cmp	r3, #0
 8006270:	bfb8      	it	lt
 8006272:	18e4      	addlt	r4, r4, r3
 8006274:	f000 f8e8 	bl	8006448 <__malloc_lock>
 8006278:	4a1d      	ldr	r2, [pc, #116]	@ (80062f0 <_free_r+0x90>)
 800627a:	6813      	ldr	r3, [r2, #0]
 800627c:	b933      	cbnz	r3, 800628c <_free_r+0x2c>
 800627e:	6063      	str	r3, [r4, #4]
 8006280:	6014      	str	r4, [r2, #0]
 8006282:	4628      	mov	r0, r5
 8006284:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006288:	f000 b8e4 	b.w	8006454 <__malloc_unlock>
 800628c:	42a3      	cmp	r3, r4
 800628e:	d908      	bls.n	80062a2 <_free_r+0x42>
 8006290:	6820      	ldr	r0, [r4, #0]
 8006292:	1821      	adds	r1, r4, r0
 8006294:	428b      	cmp	r3, r1
 8006296:	bf01      	itttt	eq
 8006298:	6819      	ldreq	r1, [r3, #0]
 800629a:	685b      	ldreq	r3, [r3, #4]
 800629c:	1809      	addeq	r1, r1, r0
 800629e:	6021      	streq	r1, [r4, #0]
 80062a0:	e7ed      	b.n	800627e <_free_r+0x1e>
 80062a2:	461a      	mov	r2, r3
 80062a4:	685b      	ldr	r3, [r3, #4]
 80062a6:	b10b      	cbz	r3, 80062ac <_free_r+0x4c>
 80062a8:	42a3      	cmp	r3, r4
 80062aa:	d9fa      	bls.n	80062a2 <_free_r+0x42>
 80062ac:	6811      	ldr	r1, [r2, #0]
 80062ae:	1850      	adds	r0, r2, r1
 80062b0:	42a0      	cmp	r0, r4
 80062b2:	d10b      	bne.n	80062cc <_free_r+0x6c>
 80062b4:	6820      	ldr	r0, [r4, #0]
 80062b6:	4401      	add	r1, r0
 80062b8:	1850      	adds	r0, r2, r1
 80062ba:	4283      	cmp	r3, r0
 80062bc:	6011      	str	r1, [r2, #0]
 80062be:	d1e0      	bne.n	8006282 <_free_r+0x22>
 80062c0:	6818      	ldr	r0, [r3, #0]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	6053      	str	r3, [r2, #4]
 80062c6:	4408      	add	r0, r1
 80062c8:	6010      	str	r0, [r2, #0]
 80062ca:	e7da      	b.n	8006282 <_free_r+0x22>
 80062cc:	d902      	bls.n	80062d4 <_free_r+0x74>
 80062ce:	230c      	movs	r3, #12
 80062d0:	602b      	str	r3, [r5, #0]
 80062d2:	e7d6      	b.n	8006282 <_free_r+0x22>
 80062d4:	6820      	ldr	r0, [r4, #0]
 80062d6:	1821      	adds	r1, r4, r0
 80062d8:	428b      	cmp	r3, r1
 80062da:	bf04      	itt	eq
 80062dc:	6819      	ldreq	r1, [r3, #0]
 80062de:	685b      	ldreq	r3, [r3, #4]
 80062e0:	6063      	str	r3, [r4, #4]
 80062e2:	bf04      	itt	eq
 80062e4:	1809      	addeq	r1, r1, r0
 80062e6:	6021      	streq	r1, [r4, #0]
 80062e8:	6054      	str	r4, [r2, #4]
 80062ea:	e7ca      	b.n	8006282 <_free_r+0x22>
 80062ec:	bd38      	pop	{r3, r4, r5, pc}
 80062ee:	bf00      	nop
 80062f0:	2000040c 	.word	0x2000040c

080062f4 <malloc>:
 80062f4:	4b02      	ldr	r3, [pc, #8]	@ (8006300 <malloc+0xc>)
 80062f6:	4601      	mov	r1, r0
 80062f8:	6818      	ldr	r0, [r3, #0]
 80062fa:	f000 b825 	b.w	8006348 <_malloc_r>
 80062fe:	bf00      	nop
 8006300:	20000030 	.word	0x20000030

08006304 <sbrk_aligned>:
 8006304:	b570      	push	{r4, r5, r6, lr}
 8006306:	4e0f      	ldr	r6, [pc, #60]	@ (8006344 <sbrk_aligned+0x40>)
 8006308:	460c      	mov	r4, r1
 800630a:	6831      	ldr	r1, [r6, #0]
 800630c:	4605      	mov	r5, r0
 800630e:	b911      	cbnz	r1, 8006316 <sbrk_aligned+0x12>
 8006310:	f000 fe50 	bl	8006fb4 <_sbrk_r>
 8006314:	6030      	str	r0, [r6, #0]
 8006316:	4621      	mov	r1, r4
 8006318:	4628      	mov	r0, r5
 800631a:	f000 fe4b 	bl	8006fb4 <_sbrk_r>
 800631e:	1c43      	adds	r3, r0, #1
 8006320:	d103      	bne.n	800632a <sbrk_aligned+0x26>
 8006322:	f04f 34ff 	mov.w	r4, #4294967295
 8006326:	4620      	mov	r0, r4
 8006328:	bd70      	pop	{r4, r5, r6, pc}
 800632a:	1cc4      	adds	r4, r0, #3
 800632c:	f024 0403 	bic.w	r4, r4, #3
 8006330:	42a0      	cmp	r0, r4
 8006332:	d0f8      	beq.n	8006326 <sbrk_aligned+0x22>
 8006334:	1a21      	subs	r1, r4, r0
 8006336:	4628      	mov	r0, r5
 8006338:	f000 fe3c 	bl	8006fb4 <_sbrk_r>
 800633c:	3001      	adds	r0, #1
 800633e:	d1f2      	bne.n	8006326 <sbrk_aligned+0x22>
 8006340:	e7ef      	b.n	8006322 <sbrk_aligned+0x1e>
 8006342:	bf00      	nop
 8006344:	20000408 	.word	0x20000408

08006348 <_malloc_r>:
 8006348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800634c:	1ccd      	adds	r5, r1, #3
 800634e:	f025 0503 	bic.w	r5, r5, #3
 8006352:	3508      	adds	r5, #8
 8006354:	2d0c      	cmp	r5, #12
 8006356:	bf38      	it	cc
 8006358:	250c      	movcc	r5, #12
 800635a:	2d00      	cmp	r5, #0
 800635c:	4606      	mov	r6, r0
 800635e:	db01      	blt.n	8006364 <_malloc_r+0x1c>
 8006360:	42a9      	cmp	r1, r5
 8006362:	d904      	bls.n	800636e <_malloc_r+0x26>
 8006364:	230c      	movs	r3, #12
 8006366:	6033      	str	r3, [r6, #0]
 8006368:	2000      	movs	r0, #0
 800636a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800636e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006444 <_malloc_r+0xfc>
 8006372:	f000 f869 	bl	8006448 <__malloc_lock>
 8006376:	f8d8 3000 	ldr.w	r3, [r8]
 800637a:	461c      	mov	r4, r3
 800637c:	bb44      	cbnz	r4, 80063d0 <_malloc_r+0x88>
 800637e:	4629      	mov	r1, r5
 8006380:	4630      	mov	r0, r6
 8006382:	f7ff ffbf 	bl	8006304 <sbrk_aligned>
 8006386:	1c43      	adds	r3, r0, #1
 8006388:	4604      	mov	r4, r0
 800638a:	d158      	bne.n	800643e <_malloc_r+0xf6>
 800638c:	f8d8 4000 	ldr.w	r4, [r8]
 8006390:	4627      	mov	r7, r4
 8006392:	2f00      	cmp	r7, #0
 8006394:	d143      	bne.n	800641e <_malloc_r+0xd6>
 8006396:	2c00      	cmp	r4, #0
 8006398:	d04b      	beq.n	8006432 <_malloc_r+0xea>
 800639a:	6823      	ldr	r3, [r4, #0]
 800639c:	4639      	mov	r1, r7
 800639e:	4630      	mov	r0, r6
 80063a0:	eb04 0903 	add.w	r9, r4, r3
 80063a4:	f000 fe06 	bl	8006fb4 <_sbrk_r>
 80063a8:	4581      	cmp	r9, r0
 80063aa:	d142      	bne.n	8006432 <_malloc_r+0xea>
 80063ac:	6821      	ldr	r1, [r4, #0]
 80063ae:	1a6d      	subs	r5, r5, r1
 80063b0:	4629      	mov	r1, r5
 80063b2:	4630      	mov	r0, r6
 80063b4:	f7ff ffa6 	bl	8006304 <sbrk_aligned>
 80063b8:	3001      	adds	r0, #1
 80063ba:	d03a      	beq.n	8006432 <_malloc_r+0xea>
 80063bc:	6823      	ldr	r3, [r4, #0]
 80063be:	442b      	add	r3, r5
 80063c0:	6023      	str	r3, [r4, #0]
 80063c2:	f8d8 3000 	ldr.w	r3, [r8]
 80063c6:	685a      	ldr	r2, [r3, #4]
 80063c8:	bb62      	cbnz	r2, 8006424 <_malloc_r+0xdc>
 80063ca:	f8c8 7000 	str.w	r7, [r8]
 80063ce:	e00f      	b.n	80063f0 <_malloc_r+0xa8>
 80063d0:	6822      	ldr	r2, [r4, #0]
 80063d2:	1b52      	subs	r2, r2, r5
 80063d4:	d420      	bmi.n	8006418 <_malloc_r+0xd0>
 80063d6:	2a0b      	cmp	r2, #11
 80063d8:	d917      	bls.n	800640a <_malloc_r+0xc2>
 80063da:	1961      	adds	r1, r4, r5
 80063dc:	42a3      	cmp	r3, r4
 80063de:	6025      	str	r5, [r4, #0]
 80063e0:	bf18      	it	ne
 80063e2:	6059      	strne	r1, [r3, #4]
 80063e4:	6863      	ldr	r3, [r4, #4]
 80063e6:	bf08      	it	eq
 80063e8:	f8c8 1000 	streq.w	r1, [r8]
 80063ec:	5162      	str	r2, [r4, r5]
 80063ee:	604b      	str	r3, [r1, #4]
 80063f0:	4630      	mov	r0, r6
 80063f2:	f000 f82f 	bl	8006454 <__malloc_unlock>
 80063f6:	f104 000b 	add.w	r0, r4, #11
 80063fa:	1d23      	adds	r3, r4, #4
 80063fc:	f020 0007 	bic.w	r0, r0, #7
 8006400:	1ac2      	subs	r2, r0, r3
 8006402:	bf1c      	itt	ne
 8006404:	1a1b      	subne	r3, r3, r0
 8006406:	50a3      	strne	r3, [r4, r2]
 8006408:	e7af      	b.n	800636a <_malloc_r+0x22>
 800640a:	6862      	ldr	r2, [r4, #4]
 800640c:	42a3      	cmp	r3, r4
 800640e:	bf0c      	ite	eq
 8006410:	f8c8 2000 	streq.w	r2, [r8]
 8006414:	605a      	strne	r2, [r3, #4]
 8006416:	e7eb      	b.n	80063f0 <_malloc_r+0xa8>
 8006418:	4623      	mov	r3, r4
 800641a:	6864      	ldr	r4, [r4, #4]
 800641c:	e7ae      	b.n	800637c <_malloc_r+0x34>
 800641e:	463c      	mov	r4, r7
 8006420:	687f      	ldr	r7, [r7, #4]
 8006422:	e7b6      	b.n	8006392 <_malloc_r+0x4a>
 8006424:	461a      	mov	r2, r3
 8006426:	685b      	ldr	r3, [r3, #4]
 8006428:	42a3      	cmp	r3, r4
 800642a:	d1fb      	bne.n	8006424 <_malloc_r+0xdc>
 800642c:	2300      	movs	r3, #0
 800642e:	6053      	str	r3, [r2, #4]
 8006430:	e7de      	b.n	80063f0 <_malloc_r+0xa8>
 8006432:	230c      	movs	r3, #12
 8006434:	6033      	str	r3, [r6, #0]
 8006436:	4630      	mov	r0, r6
 8006438:	f000 f80c 	bl	8006454 <__malloc_unlock>
 800643c:	e794      	b.n	8006368 <_malloc_r+0x20>
 800643e:	6005      	str	r5, [r0, #0]
 8006440:	e7d6      	b.n	80063f0 <_malloc_r+0xa8>
 8006442:	bf00      	nop
 8006444:	2000040c 	.word	0x2000040c

08006448 <__malloc_lock>:
 8006448:	4801      	ldr	r0, [pc, #4]	@ (8006450 <__malloc_lock+0x8>)
 800644a:	f7ff b890 	b.w	800556e <__retarget_lock_acquire_recursive>
 800644e:	bf00      	nop
 8006450:	20000404 	.word	0x20000404

08006454 <__malloc_unlock>:
 8006454:	4801      	ldr	r0, [pc, #4]	@ (800645c <__malloc_unlock+0x8>)
 8006456:	f7ff b88b 	b.w	8005570 <__retarget_lock_release_recursive>
 800645a:	bf00      	nop
 800645c:	20000404 	.word	0x20000404

08006460 <_Balloc>:
 8006460:	b570      	push	{r4, r5, r6, lr}
 8006462:	69c6      	ldr	r6, [r0, #28]
 8006464:	4604      	mov	r4, r0
 8006466:	460d      	mov	r5, r1
 8006468:	b976      	cbnz	r6, 8006488 <_Balloc+0x28>
 800646a:	2010      	movs	r0, #16
 800646c:	f7ff ff42 	bl	80062f4 <malloc>
 8006470:	4602      	mov	r2, r0
 8006472:	61e0      	str	r0, [r4, #28]
 8006474:	b920      	cbnz	r0, 8006480 <_Balloc+0x20>
 8006476:	4b18      	ldr	r3, [pc, #96]	@ (80064d8 <_Balloc+0x78>)
 8006478:	4818      	ldr	r0, [pc, #96]	@ (80064dc <_Balloc+0x7c>)
 800647a:	216b      	movs	r1, #107	@ 0x6b
 800647c:	f7ff f87a 	bl	8005574 <__assert_func>
 8006480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006484:	6006      	str	r6, [r0, #0]
 8006486:	60c6      	str	r6, [r0, #12]
 8006488:	69e6      	ldr	r6, [r4, #28]
 800648a:	68f3      	ldr	r3, [r6, #12]
 800648c:	b183      	cbz	r3, 80064b0 <_Balloc+0x50>
 800648e:	69e3      	ldr	r3, [r4, #28]
 8006490:	68db      	ldr	r3, [r3, #12]
 8006492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006496:	b9b8      	cbnz	r0, 80064c8 <_Balloc+0x68>
 8006498:	2101      	movs	r1, #1
 800649a:	fa01 f605 	lsl.w	r6, r1, r5
 800649e:	1d72      	adds	r2, r6, #5
 80064a0:	0092      	lsls	r2, r2, #2
 80064a2:	4620      	mov	r0, r4
 80064a4:	f000 fdab 	bl	8006ffe <_calloc_r>
 80064a8:	b160      	cbz	r0, 80064c4 <_Balloc+0x64>
 80064aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80064ae:	e00e      	b.n	80064ce <_Balloc+0x6e>
 80064b0:	2221      	movs	r2, #33	@ 0x21
 80064b2:	2104      	movs	r1, #4
 80064b4:	4620      	mov	r0, r4
 80064b6:	f000 fda2 	bl	8006ffe <_calloc_r>
 80064ba:	69e3      	ldr	r3, [r4, #28]
 80064bc:	60f0      	str	r0, [r6, #12]
 80064be:	68db      	ldr	r3, [r3, #12]
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1e4      	bne.n	800648e <_Balloc+0x2e>
 80064c4:	2000      	movs	r0, #0
 80064c6:	bd70      	pop	{r4, r5, r6, pc}
 80064c8:	6802      	ldr	r2, [r0, #0]
 80064ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80064ce:	2300      	movs	r3, #0
 80064d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80064d4:	e7f7      	b.n	80064c6 <_Balloc+0x66>
 80064d6:	bf00      	nop
 80064d8:	08007c6c 	.word	0x08007c6c
 80064dc:	08007dc1 	.word	0x08007dc1

080064e0 <_Bfree>:
 80064e0:	b570      	push	{r4, r5, r6, lr}
 80064e2:	69c6      	ldr	r6, [r0, #28]
 80064e4:	4605      	mov	r5, r0
 80064e6:	460c      	mov	r4, r1
 80064e8:	b976      	cbnz	r6, 8006508 <_Bfree+0x28>
 80064ea:	2010      	movs	r0, #16
 80064ec:	f7ff ff02 	bl	80062f4 <malloc>
 80064f0:	4602      	mov	r2, r0
 80064f2:	61e8      	str	r0, [r5, #28]
 80064f4:	b920      	cbnz	r0, 8006500 <_Bfree+0x20>
 80064f6:	4b09      	ldr	r3, [pc, #36]	@ (800651c <_Bfree+0x3c>)
 80064f8:	4809      	ldr	r0, [pc, #36]	@ (8006520 <_Bfree+0x40>)
 80064fa:	218f      	movs	r1, #143	@ 0x8f
 80064fc:	f7ff f83a 	bl	8005574 <__assert_func>
 8006500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006504:	6006      	str	r6, [r0, #0]
 8006506:	60c6      	str	r6, [r0, #12]
 8006508:	b13c      	cbz	r4, 800651a <_Bfree+0x3a>
 800650a:	69eb      	ldr	r3, [r5, #28]
 800650c:	6862      	ldr	r2, [r4, #4]
 800650e:	68db      	ldr	r3, [r3, #12]
 8006510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006514:	6021      	str	r1, [r4, #0]
 8006516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800651a:	bd70      	pop	{r4, r5, r6, pc}
 800651c:	08007c6c 	.word	0x08007c6c
 8006520:	08007dc1 	.word	0x08007dc1

08006524 <__multadd>:
 8006524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006528:	690d      	ldr	r5, [r1, #16]
 800652a:	4607      	mov	r7, r0
 800652c:	460c      	mov	r4, r1
 800652e:	461e      	mov	r6, r3
 8006530:	f101 0c14 	add.w	ip, r1, #20
 8006534:	2000      	movs	r0, #0
 8006536:	f8dc 3000 	ldr.w	r3, [ip]
 800653a:	b299      	uxth	r1, r3
 800653c:	fb02 6101 	mla	r1, r2, r1, r6
 8006540:	0c1e      	lsrs	r6, r3, #16
 8006542:	0c0b      	lsrs	r3, r1, #16
 8006544:	fb02 3306 	mla	r3, r2, r6, r3
 8006548:	b289      	uxth	r1, r1
 800654a:	3001      	adds	r0, #1
 800654c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006550:	4285      	cmp	r5, r0
 8006552:	f84c 1b04 	str.w	r1, [ip], #4
 8006556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800655a:	dcec      	bgt.n	8006536 <__multadd+0x12>
 800655c:	b30e      	cbz	r6, 80065a2 <__multadd+0x7e>
 800655e:	68a3      	ldr	r3, [r4, #8]
 8006560:	42ab      	cmp	r3, r5
 8006562:	dc19      	bgt.n	8006598 <__multadd+0x74>
 8006564:	6861      	ldr	r1, [r4, #4]
 8006566:	4638      	mov	r0, r7
 8006568:	3101      	adds	r1, #1
 800656a:	f7ff ff79 	bl	8006460 <_Balloc>
 800656e:	4680      	mov	r8, r0
 8006570:	b928      	cbnz	r0, 800657e <__multadd+0x5a>
 8006572:	4602      	mov	r2, r0
 8006574:	4b0c      	ldr	r3, [pc, #48]	@ (80065a8 <__multadd+0x84>)
 8006576:	480d      	ldr	r0, [pc, #52]	@ (80065ac <__multadd+0x88>)
 8006578:	21ba      	movs	r1, #186	@ 0xba
 800657a:	f7fe fffb 	bl	8005574 <__assert_func>
 800657e:	6922      	ldr	r2, [r4, #16]
 8006580:	3202      	adds	r2, #2
 8006582:	f104 010c 	add.w	r1, r4, #12
 8006586:	0092      	lsls	r2, r2, #2
 8006588:	300c      	adds	r0, #12
 800658a:	f000 fd23 	bl	8006fd4 <memcpy>
 800658e:	4621      	mov	r1, r4
 8006590:	4638      	mov	r0, r7
 8006592:	f7ff ffa5 	bl	80064e0 <_Bfree>
 8006596:	4644      	mov	r4, r8
 8006598:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800659c:	3501      	adds	r5, #1
 800659e:	615e      	str	r6, [r3, #20]
 80065a0:	6125      	str	r5, [r4, #16]
 80065a2:	4620      	mov	r0, r4
 80065a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80065a8:	08007db0 	.word	0x08007db0
 80065ac:	08007dc1 	.word	0x08007dc1

080065b0 <__hi0bits>:
 80065b0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80065b4:	4603      	mov	r3, r0
 80065b6:	bf36      	itet	cc
 80065b8:	0403      	lslcc	r3, r0, #16
 80065ba:	2000      	movcs	r0, #0
 80065bc:	2010      	movcc	r0, #16
 80065be:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065c2:	bf3c      	itt	cc
 80065c4:	021b      	lslcc	r3, r3, #8
 80065c6:	3008      	addcc	r0, #8
 80065c8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065cc:	bf3c      	itt	cc
 80065ce:	011b      	lslcc	r3, r3, #4
 80065d0:	3004      	addcc	r0, #4
 80065d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065d6:	bf3c      	itt	cc
 80065d8:	009b      	lslcc	r3, r3, #2
 80065da:	3002      	addcc	r0, #2
 80065dc:	2b00      	cmp	r3, #0
 80065de:	db05      	blt.n	80065ec <__hi0bits+0x3c>
 80065e0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80065e4:	f100 0001 	add.w	r0, r0, #1
 80065e8:	bf08      	it	eq
 80065ea:	2020      	moveq	r0, #32
 80065ec:	4770      	bx	lr

080065ee <__lo0bits>:
 80065ee:	6803      	ldr	r3, [r0, #0]
 80065f0:	4602      	mov	r2, r0
 80065f2:	f013 0007 	ands.w	r0, r3, #7
 80065f6:	d00b      	beq.n	8006610 <__lo0bits+0x22>
 80065f8:	07d9      	lsls	r1, r3, #31
 80065fa:	d421      	bmi.n	8006640 <__lo0bits+0x52>
 80065fc:	0798      	lsls	r0, r3, #30
 80065fe:	bf49      	itett	mi
 8006600:	085b      	lsrmi	r3, r3, #1
 8006602:	089b      	lsrpl	r3, r3, #2
 8006604:	2001      	movmi	r0, #1
 8006606:	6013      	strmi	r3, [r2, #0]
 8006608:	bf5c      	itt	pl
 800660a:	6013      	strpl	r3, [r2, #0]
 800660c:	2002      	movpl	r0, #2
 800660e:	4770      	bx	lr
 8006610:	b299      	uxth	r1, r3
 8006612:	b909      	cbnz	r1, 8006618 <__lo0bits+0x2a>
 8006614:	0c1b      	lsrs	r3, r3, #16
 8006616:	2010      	movs	r0, #16
 8006618:	b2d9      	uxtb	r1, r3
 800661a:	b909      	cbnz	r1, 8006620 <__lo0bits+0x32>
 800661c:	3008      	adds	r0, #8
 800661e:	0a1b      	lsrs	r3, r3, #8
 8006620:	0719      	lsls	r1, r3, #28
 8006622:	bf04      	itt	eq
 8006624:	091b      	lsreq	r3, r3, #4
 8006626:	3004      	addeq	r0, #4
 8006628:	0799      	lsls	r1, r3, #30
 800662a:	bf04      	itt	eq
 800662c:	089b      	lsreq	r3, r3, #2
 800662e:	3002      	addeq	r0, #2
 8006630:	07d9      	lsls	r1, r3, #31
 8006632:	d403      	bmi.n	800663c <__lo0bits+0x4e>
 8006634:	085b      	lsrs	r3, r3, #1
 8006636:	f100 0001 	add.w	r0, r0, #1
 800663a:	d003      	beq.n	8006644 <__lo0bits+0x56>
 800663c:	6013      	str	r3, [r2, #0]
 800663e:	4770      	bx	lr
 8006640:	2000      	movs	r0, #0
 8006642:	4770      	bx	lr
 8006644:	2020      	movs	r0, #32
 8006646:	4770      	bx	lr

08006648 <__i2b>:
 8006648:	b510      	push	{r4, lr}
 800664a:	460c      	mov	r4, r1
 800664c:	2101      	movs	r1, #1
 800664e:	f7ff ff07 	bl	8006460 <_Balloc>
 8006652:	4602      	mov	r2, r0
 8006654:	b928      	cbnz	r0, 8006662 <__i2b+0x1a>
 8006656:	4b05      	ldr	r3, [pc, #20]	@ (800666c <__i2b+0x24>)
 8006658:	4805      	ldr	r0, [pc, #20]	@ (8006670 <__i2b+0x28>)
 800665a:	f240 1145 	movw	r1, #325	@ 0x145
 800665e:	f7fe ff89 	bl	8005574 <__assert_func>
 8006662:	2301      	movs	r3, #1
 8006664:	6144      	str	r4, [r0, #20]
 8006666:	6103      	str	r3, [r0, #16]
 8006668:	bd10      	pop	{r4, pc}
 800666a:	bf00      	nop
 800666c:	08007db0 	.word	0x08007db0
 8006670:	08007dc1 	.word	0x08007dc1

08006674 <__multiply>:
 8006674:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006678:	4617      	mov	r7, r2
 800667a:	690a      	ldr	r2, [r1, #16]
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	429a      	cmp	r2, r3
 8006680:	bfa8      	it	ge
 8006682:	463b      	movge	r3, r7
 8006684:	4689      	mov	r9, r1
 8006686:	bfa4      	itt	ge
 8006688:	460f      	movge	r7, r1
 800668a:	4699      	movge	r9, r3
 800668c:	693d      	ldr	r5, [r7, #16]
 800668e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006692:	68bb      	ldr	r3, [r7, #8]
 8006694:	6879      	ldr	r1, [r7, #4]
 8006696:	eb05 060a 	add.w	r6, r5, sl
 800669a:	42b3      	cmp	r3, r6
 800669c:	b085      	sub	sp, #20
 800669e:	bfb8      	it	lt
 80066a0:	3101      	addlt	r1, #1
 80066a2:	f7ff fedd 	bl	8006460 <_Balloc>
 80066a6:	b930      	cbnz	r0, 80066b6 <__multiply+0x42>
 80066a8:	4602      	mov	r2, r0
 80066aa:	4b41      	ldr	r3, [pc, #260]	@ (80067b0 <__multiply+0x13c>)
 80066ac:	4841      	ldr	r0, [pc, #260]	@ (80067b4 <__multiply+0x140>)
 80066ae:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80066b2:	f7fe ff5f 	bl	8005574 <__assert_func>
 80066b6:	f100 0414 	add.w	r4, r0, #20
 80066ba:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80066be:	4623      	mov	r3, r4
 80066c0:	2200      	movs	r2, #0
 80066c2:	4573      	cmp	r3, lr
 80066c4:	d320      	bcc.n	8006708 <__multiply+0x94>
 80066c6:	f107 0814 	add.w	r8, r7, #20
 80066ca:	f109 0114 	add.w	r1, r9, #20
 80066ce:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80066d2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80066d6:	9302      	str	r3, [sp, #8]
 80066d8:	1beb      	subs	r3, r5, r7
 80066da:	3b15      	subs	r3, #21
 80066dc:	f023 0303 	bic.w	r3, r3, #3
 80066e0:	3304      	adds	r3, #4
 80066e2:	3715      	adds	r7, #21
 80066e4:	42bd      	cmp	r5, r7
 80066e6:	bf38      	it	cc
 80066e8:	2304      	movcc	r3, #4
 80066ea:	9301      	str	r3, [sp, #4]
 80066ec:	9b02      	ldr	r3, [sp, #8]
 80066ee:	9103      	str	r1, [sp, #12]
 80066f0:	428b      	cmp	r3, r1
 80066f2:	d80c      	bhi.n	800670e <__multiply+0x9a>
 80066f4:	2e00      	cmp	r6, #0
 80066f6:	dd03      	ble.n	8006700 <__multiply+0x8c>
 80066f8:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d055      	beq.n	80067ac <__multiply+0x138>
 8006700:	6106      	str	r6, [r0, #16]
 8006702:	b005      	add	sp, #20
 8006704:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006708:	f843 2b04 	str.w	r2, [r3], #4
 800670c:	e7d9      	b.n	80066c2 <__multiply+0x4e>
 800670e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006712:	f1ba 0f00 	cmp.w	sl, #0
 8006716:	d01f      	beq.n	8006758 <__multiply+0xe4>
 8006718:	46c4      	mov	ip, r8
 800671a:	46a1      	mov	r9, r4
 800671c:	2700      	movs	r7, #0
 800671e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006722:	f8d9 3000 	ldr.w	r3, [r9]
 8006726:	fa1f fb82 	uxth.w	fp, r2
 800672a:	b29b      	uxth	r3, r3
 800672c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006730:	443b      	add	r3, r7
 8006732:	f8d9 7000 	ldr.w	r7, [r9]
 8006736:	0c12      	lsrs	r2, r2, #16
 8006738:	0c3f      	lsrs	r7, r7, #16
 800673a:	fb0a 7202 	mla	r2, sl, r2, r7
 800673e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006742:	b29b      	uxth	r3, r3
 8006744:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006748:	4565      	cmp	r5, ip
 800674a:	f849 3b04 	str.w	r3, [r9], #4
 800674e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006752:	d8e4      	bhi.n	800671e <__multiply+0xaa>
 8006754:	9b01      	ldr	r3, [sp, #4]
 8006756:	50e7      	str	r7, [r4, r3]
 8006758:	9b03      	ldr	r3, [sp, #12]
 800675a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800675e:	3104      	adds	r1, #4
 8006760:	f1b9 0f00 	cmp.w	r9, #0
 8006764:	d020      	beq.n	80067a8 <__multiply+0x134>
 8006766:	6823      	ldr	r3, [r4, #0]
 8006768:	4647      	mov	r7, r8
 800676a:	46a4      	mov	ip, r4
 800676c:	f04f 0a00 	mov.w	sl, #0
 8006770:	f8b7 b000 	ldrh.w	fp, [r7]
 8006774:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006778:	fb09 220b 	mla	r2, r9, fp, r2
 800677c:	4452      	add	r2, sl
 800677e:	b29b      	uxth	r3, r3
 8006780:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006784:	f84c 3b04 	str.w	r3, [ip], #4
 8006788:	f857 3b04 	ldr.w	r3, [r7], #4
 800678c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006790:	f8bc 3000 	ldrh.w	r3, [ip]
 8006794:	fb09 330a 	mla	r3, r9, sl, r3
 8006798:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800679c:	42bd      	cmp	r5, r7
 800679e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80067a2:	d8e5      	bhi.n	8006770 <__multiply+0xfc>
 80067a4:	9a01      	ldr	r2, [sp, #4]
 80067a6:	50a3      	str	r3, [r4, r2]
 80067a8:	3404      	adds	r4, #4
 80067aa:	e79f      	b.n	80066ec <__multiply+0x78>
 80067ac:	3e01      	subs	r6, #1
 80067ae:	e7a1      	b.n	80066f4 <__multiply+0x80>
 80067b0:	08007db0 	.word	0x08007db0
 80067b4:	08007dc1 	.word	0x08007dc1

080067b8 <__pow5mult>:
 80067b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80067bc:	4615      	mov	r5, r2
 80067be:	f012 0203 	ands.w	r2, r2, #3
 80067c2:	4607      	mov	r7, r0
 80067c4:	460e      	mov	r6, r1
 80067c6:	d007      	beq.n	80067d8 <__pow5mult+0x20>
 80067c8:	4c25      	ldr	r4, [pc, #148]	@ (8006860 <__pow5mult+0xa8>)
 80067ca:	3a01      	subs	r2, #1
 80067cc:	2300      	movs	r3, #0
 80067ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80067d2:	f7ff fea7 	bl	8006524 <__multadd>
 80067d6:	4606      	mov	r6, r0
 80067d8:	10ad      	asrs	r5, r5, #2
 80067da:	d03d      	beq.n	8006858 <__pow5mult+0xa0>
 80067dc:	69fc      	ldr	r4, [r7, #28]
 80067de:	b97c      	cbnz	r4, 8006800 <__pow5mult+0x48>
 80067e0:	2010      	movs	r0, #16
 80067e2:	f7ff fd87 	bl	80062f4 <malloc>
 80067e6:	4602      	mov	r2, r0
 80067e8:	61f8      	str	r0, [r7, #28]
 80067ea:	b928      	cbnz	r0, 80067f8 <__pow5mult+0x40>
 80067ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006864 <__pow5mult+0xac>)
 80067ee:	481e      	ldr	r0, [pc, #120]	@ (8006868 <__pow5mult+0xb0>)
 80067f0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80067f4:	f7fe febe 	bl	8005574 <__assert_func>
 80067f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80067fc:	6004      	str	r4, [r0, #0]
 80067fe:	60c4      	str	r4, [r0, #12]
 8006800:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006804:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006808:	b94c      	cbnz	r4, 800681e <__pow5mult+0x66>
 800680a:	f240 2171 	movw	r1, #625	@ 0x271
 800680e:	4638      	mov	r0, r7
 8006810:	f7ff ff1a 	bl	8006648 <__i2b>
 8006814:	2300      	movs	r3, #0
 8006816:	f8c8 0008 	str.w	r0, [r8, #8]
 800681a:	4604      	mov	r4, r0
 800681c:	6003      	str	r3, [r0, #0]
 800681e:	f04f 0900 	mov.w	r9, #0
 8006822:	07eb      	lsls	r3, r5, #31
 8006824:	d50a      	bpl.n	800683c <__pow5mult+0x84>
 8006826:	4631      	mov	r1, r6
 8006828:	4622      	mov	r2, r4
 800682a:	4638      	mov	r0, r7
 800682c:	f7ff ff22 	bl	8006674 <__multiply>
 8006830:	4631      	mov	r1, r6
 8006832:	4680      	mov	r8, r0
 8006834:	4638      	mov	r0, r7
 8006836:	f7ff fe53 	bl	80064e0 <_Bfree>
 800683a:	4646      	mov	r6, r8
 800683c:	106d      	asrs	r5, r5, #1
 800683e:	d00b      	beq.n	8006858 <__pow5mult+0xa0>
 8006840:	6820      	ldr	r0, [r4, #0]
 8006842:	b938      	cbnz	r0, 8006854 <__pow5mult+0x9c>
 8006844:	4622      	mov	r2, r4
 8006846:	4621      	mov	r1, r4
 8006848:	4638      	mov	r0, r7
 800684a:	f7ff ff13 	bl	8006674 <__multiply>
 800684e:	6020      	str	r0, [r4, #0]
 8006850:	f8c0 9000 	str.w	r9, [r0]
 8006854:	4604      	mov	r4, r0
 8006856:	e7e4      	b.n	8006822 <__pow5mult+0x6a>
 8006858:	4630      	mov	r0, r6
 800685a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800685e:	bf00      	nop
 8006860:	08007e38 	.word	0x08007e38
 8006864:	08007c6c 	.word	0x08007c6c
 8006868:	08007dc1 	.word	0x08007dc1

0800686c <__lshift>:
 800686c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006870:	460c      	mov	r4, r1
 8006872:	6849      	ldr	r1, [r1, #4]
 8006874:	6923      	ldr	r3, [r4, #16]
 8006876:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800687a:	68a3      	ldr	r3, [r4, #8]
 800687c:	4607      	mov	r7, r0
 800687e:	4691      	mov	r9, r2
 8006880:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006884:	f108 0601 	add.w	r6, r8, #1
 8006888:	42b3      	cmp	r3, r6
 800688a:	db0b      	blt.n	80068a4 <__lshift+0x38>
 800688c:	4638      	mov	r0, r7
 800688e:	f7ff fde7 	bl	8006460 <_Balloc>
 8006892:	4605      	mov	r5, r0
 8006894:	b948      	cbnz	r0, 80068aa <__lshift+0x3e>
 8006896:	4602      	mov	r2, r0
 8006898:	4b28      	ldr	r3, [pc, #160]	@ (800693c <__lshift+0xd0>)
 800689a:	4829      	ldr	r0, [pc, #164]	@ (8006940 <__lshift+0xd4>)
 800689c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80068a0:	f7fe fe68 	bl	8005574 <__assert_func>
 80068a4:	3101      	adds	r1, #1
 80068a6:	005b      	lsls	r3, r3, #1
 80068a8:	e7ee      	b.n	8006888 <__lshift+0x1c>
 80068aa:	2300      	movs	r3, #0
 80068ac:	f100 0114 	add.w	r1, r0, #20
 80068b0:	f100 0210 	add.w	r2, r0, #16
 80068b4:	4618      	mov	r0, r3
 80068b6:	4553      	cmp	r3, sl
 80068b8:	db33      	blt.n	8006922 <__lshift+0xb6>
 80068ba:	6920      	ldr	r0, [r4, #16]
 80068bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80068c0:	f104 0314 	add.w	r3, r4, #20
 80068c4:	f019 091f 	ands.w	r9, r9, #31
 80068c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80068cc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80068d0:	d02b      	beq.n	800692a <__lshift+0xbe>
 80068d2:	f1c9 0e20 	rsb	lr, r9, #32
 80068d6:	468a      	mov	sl, r1
 80068d8:	2200      	movs	r2, #0
 80068da:	6818      	ldr	r0, [r3, #0]
 80068dc:	fa00 f009 	lsl.w	r0, r0, r9
 80068e0:	4310      	orrs	r0, r2
 80068e2:	f84a 0b04 	str.w	r0, [sl], #4
 80068e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068ea:	459c      	cmp	ip, r3
 80068ec:	fa22 f20e 	lsr.w	r2, r2, lr
 80068f0:	d8f3      	bhi.n	80068da <__lshift+0x6e>
 80068f2:	ebac 0304 	sub.w	r3, ip, r4
 80068f6:	3b15      	subs	r3, #21
 80068f8:	f023 0303 	bic.w	r3, r3, #3
 80068fc:	3304      	adds	r3, #4
 80068fe:	f104 0015 	add.w	r0, r4, #21
 8006902:	4560      	cmp	r0, ip
 8006904:	bf88      	it	hi
 8006906:	2304      	movhi	r3, #4
 8006908:	50ca      	str	r2, [r1, r3]
 800690a:	b10a      	cbz	r2, 8006910 <__lshift+0xa4>
 800690c:	f108 0602 	add.w	r6, r8, #2
 8006910:	3e01      	subs	r6, #1
 8006912:	4638      	mov	r0, r7
 8006914:	612e      	str	r6, [r5, #16]
 8006916:	4621      	mov	r1, r4
 8006918:	f7ff fde2 	bl	80064e0 <_Bfree>
 800691c:	4628      	mov	r0, r5
 800691e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006922:	f842 0f04 	str.w	r0, [r2, #4]!
 8006926:	3301      	adds	r3, #1
 8006928:	e7c5      	b.n	80068b6 <__lshift+0x4a>
 800692a:	3904      	subs	r1, #4
 800692c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006930:	f841 2f04 	str.w	r2, [r1, #4]!
 8006934:	459c      	cmp	ip, r3
 8006936:	d8f9      	bhi.n	800692c <__lshift+0xc0>
 8006938:	e7ea      	b.n	8006910 <__lshift+0xa4>
 800693a:	bf00      	nop
 800693c:	08007db0 	.word	0x08007db0
 8006940:	08007dc1 	.word	0x08007dc1

08006944 <__mcmp>:
 8006944:	690a      	ldr	r2, [r1, #16]
 8006946:	4603      	mov	r3, r0
 8006948:	6900      	ldr	r0, [r0, #16]
 800694a:	1a80      	subs	r0, r0, r2
 800694c:	b530      	push	{r4, r5, lr}
 800694e:	d10e      	bne.n	800696e <__mcmp+0x2a>
 8006950:	3314      	adds	r3, #20
 8006952:	3114      	adds	r1, #20
 8006954:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006958:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800695c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006960:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006964:	4295      	cmp	r5, r2
 8006966:	d003      	beq.n	8006970 <__mcmp+0x2c>
 8006968:	d205      	bcs.n	8006976 <__mcmp+0x32>
 800696a:	f04f 30ff 	mov.w	r0, #4294967295
 800696e:	bd30      	pop	{r4, r5, pc}
 8006970:	42a3      	cmp	r3, r4
 8006972:	d3f3      	bcc.n	800695c <__mcmp+0x18>
 8006974:	e7fb      	b.n	800696e <__mcmp+0x2a>
 8006976:	2001      	movs	r0, #1
 8006978:	e7f9      	b.n	800696e <__mcmp+0x2a>
	...

0800697c <__mdiff>:
 800697c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006980:	4689      	mov	r9, r1
 8006982:	4606      	mov	r6, r0
 8006984:	4611      	mov	r1, r2
 8006986:	4648      	mov	r0, r9
 8006988:	4614      	mov	r4, r2
 800698a:	f7ff ffdb 	bl	8006944 <__mcmp>
 800698e:	1e05      	subs	r5, r0, #0
 8006990:	d112      	bne.n	80069b8 <__mdiff+0x3c>
 8006992:	4629      	mov	r1, r5
 8006994:	4630      	mov	r0, r6
 8006996:	f7ff fd63 	bl	8006460 <_Balloc>
 800699a:	4602      	mov	r2, r0
 800699c:	b928      	cbnz	r0, 80069aa <__mdiff+0x2e>
 800699e:	4b3f      	ldr	r3, [pc, #252]	@ (8006a9c <__mdiff+0x120>)
 80069a0:	f240 2137 	movw	r1, #567	@ 0x237
 80069a4:	483e      	ldr	r0, [pc, #248]	@ (8006aa0 <__mdiff+0x124>)
 80069a6:	f7fe fde5 	bl	8005574 <__assert_func>
 80069aa:	2301      	movs	r3, #1
 80069ac:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80069b0:	4610      	mov	r0, r2
 80069b2:	b003      	add	sp, #12
 80069b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80069b8:	bfbc      	itt	lt
 80069ba:	464b      	movlt	r3, r9
 80069bc:	46a1      	movlt	r9, r4
 80069be:	4630      	mov	r0, r6
 80069c0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80069c4:	bfba      	itte	lt
 80069c6:	461c      	movlt	r4, r3
 80069c8:	2501      	movlt	r5, #1
 80069ca:	2500      	movge	r5, #0
 80069cc:	f7ff fd48 	bl	8006460 <_Balloc>
 80069d0:	4602      	mov	r2, r0
 80069d2:	b918      	cbnz	r0, 80069dc <__mdiff+0x60>
 80069d4:	4b31      	ldr	r3, [pc, #196]	@ (8006a9c <__mdiff+0x120>)
 80069d6:	f240 2145 	movw	r1, #581	@ 0x245
 80069da:	e7e3      	b.n	80069a4 <__mdiff+0x28>
 80069dc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80069e0:	6926      	ldr	r6, [r4, #16]
 80069e2:	60c5      	str	r5, [r0, #12]
 80069e4:	f109 0310 	add.w	r3, r9, #16
 80069e8:	f109 0514 	add.w	r5, r9, #20
 80069ec:	f104 0e14 	add.w	lr, r4, #20
 80069f0:	f100 0b14 	add.w	fp, r0, #20
 80069f4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80069f8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80069fc:	9301      	str	r3, [sp, #4]
 80069fe:	46d9      	mov	r9, fp
 8006a00:	f04f 0c00 	mov.w	ip, #0
 8006a04:	9b01      	ldr	r3, [sp, #4]
 8006a06:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006a0a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006a0e:	9301      	str	r3, [sp, #4]
 8006a10:	fa1f f38a 	uxth.w	r3, sl
 8006a14:	4619      	mov	r1, r3
 8006a16:	b283      	uxth	r3, r0
 8006a18:	1acb      	subs	r3, r1, r3
 8006a1a:	0c00      	lsrs	r0, r0, #16
 8006a1c:	4463      	add	r3, ip
 8006a1e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006a22:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006a26:	b29b      	uxth	r3, r3
 8006a28:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006a2c:	4576      	cmp	r6, lr
 8006a2e:	f849 3b04 	str.w	r3, [r9], #4
 8006a32:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a36:	d8e5      	bhi.n	8006a04 <__mdiff+0x88>
 8006a38:	1b33      	subs	r3, r6, r4
 8006a3a:	3b15      	subs	r3, #21
 8006a3c:	f023 0303 	bic.w	r3, r3, #3
 8006a40:	3415      	adds	r4, #21
 8006a42:	3304      	adds	r3, #4
 8006a44:	42a6      	cmp	r6, r4
 8006a46:	bf38      	it	cc
 8006a48:	2304      	movcc	r3, #4
 8006a4a:	441d      	add	r5, r3
 8006a4c:	445b      	add	r3, fp
 8006a4e:	461e      	mov	r6, r3
 8006a50:	462c      	mov	r4, r5
 8006a52:	4544      	cmp	r4, r8
 8006a54:	d30e      	bcc.n	8006a74 <__mdiff+0xf8>
 8006a56:	f108 0103 	add.w	r1, r8, #3
 8006a5a:	1b49      	subs	r1, r1, r5
 8006a5c:	f021 0103 	bic.w	r1, r1, #3
 8006a60:	3d03      	subs	r5, #3
 8006a62:	45a8      	cmp	r8, r5
 8006a64:	bf38      	it	cc
 8006a66:	2100      	movcc	r1, #0
 8006a68:	440b      	add	r3, r1
 8006a6a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006a6e:	b191      	cbz	r1, 8006a96 <__mdiff+0x11a>
 8006a70:	6117      	str	r7, [r2, #16]
 8006a72:	e79d      	b.n	80069b0 <__mdiff+0x34>
 8006a74:	f854 1b04 	ldr.w	r1, [r4], #4
 8006a78:	46e6      	mov	lr, ip
 8006a7a:	0c08      	lsrs	r0, r1, #16
 8006a7c:	fa1c fc81 	uxtah	ip, ip, r1
 8006a80:	4471      	add	r1, lr
 8006a82:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006a86:	b289      	uxth	r1, r1
 8006a88:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006a8c:	f846 1b04 	str.w	r1, [r6], #4
 8006a90:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006a94:	e7dd      	b.n	8006a52 <__mdiff+0xd6>
 8006a96:	3f01      	subs	r7, #1
 8006a98:	e7e7      	b.n	8006a6a <__mdiff+0xee>
 8006a9a:	bf00      	nop
 8006a9c:	08007db0 	.word	0x08007db0
 8006aa0:	08007dc1 	.word	0x08007dc1

08006aa4 <__d2b>:
 8006aa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006aa8:	460f      	mov	r7, r1
 8006aaa:	2101      	movs	r1, #1
 8006aac:	ec59 8b10 	vmov	r8, r9, d0
 8006ab0:	4616      	mov	r6, r2
 8006ab2:	f7ff fcd5 	bl	8006460 <_Balloc>
 8006ab6:	4604      	mov	r4, r0
 8006ab8:	b930      	cbnz	r0, 8006ac8 <__d2b+0x24>
 8006aba:	4602      	mov	r2, r0
 8006abc:	4b23      	ldr	r3, [pc, #140]	@ (8006b4c <__d2b+0xa8>)
 8006abe:	4824      	ldr	r0, [pc, #144]	@ (8006b50 <__d2b+0xac>)
 8006ac0:	f240 310f 	movw	r1, #783	@ 0x30f
 8006ac4:	f7fe fd56 	bl	8005574 <__assert_func>
 8006ac8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006acc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006ad0:	b10d      	cbz	r5, 8006ad6 <__d2b+0x32>
 8006ad2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006ad6:	9301      	str	r3, [sp, #4]
 8006ad8:	f1b8 0300 	subs.w	r3, r8, #0
 8006adc:	d023      	beq.n	8006b26 <__d2b+0x82>
 8006ade:	4668      	mov	r0, sp
 8006ae0:	9300      	str	r3, [sp, #0]
 8006ae2:	f7ff fd84 	bl	80065ee <__lo0bits>
 8006ae6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006aea:	b1d0      	cbz	r0, 8006b22 <__d2b+0x7e>
 8006aec:	f1c0 0320 	rsb	r3, r0, #32
 8006af0:	fa02 f303 	lsl.w	r3, r2, r3
 8006af4:	430b      	orrs	r3, r1
 8006af6:	40c2      	lsrs	r2, r0
 8006af8:	6163      	str	r3, [r4, #20]
 8006afa:	9201      	str	r2, [sp, #4]
 8006afc:	9b01      	ldr	r3, [sp, #4]
 8006afe:	61a3      	str	r3, [r4, #24]
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	bf0c      	ite	eq
 8006b04:	2201      	moveq	r2, #1
 8006b06:	2202      	movne	r2, #2
 8006b08:	6122      	str	r2, [r4, #16]
 8006b0a:	b1a5      	cbz	r5, 8006b36 <__d2b+0x92>
 8006b0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006b10:	4405      	add	r5, r0
 8006b12:	603d      	str	r5, [r7, #0]
 8006b14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006b18:	6030      	str	r0, [r6, #0]
 8006b1a:	4620      	mov	r0, r4
 8006b1c:	b003      	add	sp, #12
 8006b1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006b22:	6161      	str	r1, [r4, #20]
 8006b24:	e7ea      	b.n	8006afc <__d2b+0x58>
 8006b26:	a801      	add	r0, sp, #4
 8006b28:	f7ff fd61 	bl	80065ee <__lo0bits>
 8006b2c:	9b01      	ldr	r3, [sp, #4]
 8006b2e:	6163      	str	r3, [r4, #20]
 8006b30:	3020      	adds	r0, #32
 8006b32:	2201      	movs	r2, #1
 8006b34:	e7e8      	b.n	8006b08 <__d2b+0x64>
 8006b36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006b3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006b3e:	6038      	str	r0, [r7, #0]
 8006b40:	6918      	ldr	r0, [r3, #16]
 8006b42:	f7ff fd35 	bl	80065b0 <__hi0bits>
 8006b46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006b4a:	e7e5      	b.n	8006b18 <__d2b+0x74>
 8006b4c:	08007db0 	.word	0x08007db0
 8006b50:	08007dc1 	.word	0x08007dc1

08006b54 <__ssputs_r>:
 8006b54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b58:	688e      	ldr	r6, [r1, #8]
 8006b5a:	461f      	mov	r7, r3
 8006b5c:	42be      	cmp	r6, r7
 8006b5e:	680b      	ldr	r3, [r1, #0]
 8006b60:	4682      	mov	sl, r0
 8006b62:	460c      	mov	r4, r1
 8006b64:	4690      	mov	r8, r2
 8006b66:	d82d      	bhi.n	8006bc4 <__ssputs_r+0x70>
 8006b68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006b6c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006b70:	d026      	beq.n	8006bc0 <__ssputs_r+0x6c>
 8006b72:	6965      	ldr	r5, [r4, #20]
 8006b74:	6909      	ldr	r1, [r1, #16]
 8006b76:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006b7a:	eba3 0901 	sub.w	r9, r3, r1
 8006b7e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006b82:	1c7b      	adds	r3, r7, #1
 8006b84:	444b      	add	r3, r9
 8006b86:	106d      	asrs	r5, r5, #1
 8006b88:	429d      	cmp	r5, r3
 8006b8a:	bf38      	it	cc
 8006b8c:	461d      	movcc	r5, r3
 8006b8e:	0553      	lsls	r3, r2, #21
 8006b90:	d527      	bpl.n	8006be2 <__ssputs_r+0x8e>
 8006b92:	4629      	mov	r1, r5
 8006b94:	f7ff fbd8 	bl	8006348 <_malloc_r>
 8006b98:	4606      	mov	r6, r0
 8006b9a:	b360      	cbz	r0, 8006bf6 <__ssputs_r+0xa2>
 8006b9c:	6921      	ldr	r1, [r4, #16]
 8006b9e:	464a      	mov	r2, r9
 8006ba0:	f000 fa18 	bl	8006fd4 <memcpy>
 8006ba4:	89a3      	ldrh	r3, [r4, #12]
 8006ba6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bae:	81a3      	strh	r3, [r4, #12]
 8006bb0:	6126      	str	r6, [r4, #16]
 8006bb2:	6165      	str	r5, [r4, #20]
 8006bb4:	444e      	add	r6, r9
 8006bb6:	eba5 0509 	sub.w	r5, r5, r9
 8006bba:	6026      	str	r6, [r4, #0]
 8006bbc:	60a5      	str	r5, [r4, #8]
 8006bbe:	463e      	mov	r6, r7
 8006bc0:	42be      	cmp	r6, r7
 8006bc2:	d900      	bls.n	8006bc6 <__ssputs_r+0x72>
 8006bc4:	463e      	mov	r6, r7
 8006bc6:	6820      	ldr	r0, [r4, #0]
 8006bc8:	4632      	mov	r2, r6
 8006bca:	4641      	mov	r1, r8
 8006bcc:	f000 f9d8 	bl	8006f80 <memmove>
 8006bd0:	68a3      	ldr	r3, [r4, #8]
 8006bd2:	1b9b      	subs	r3, r3, r6
 8006bd4:	60a3      	str	r3, [r4, #8]
 8006bd6:	6823      	ldr	r3, [r4, #0]
 8006bd8:	4433      	add	r3, r6
 8006bda:	6023      	str	r3, [r4, #0]
 8006bdc:	2000      	movs	r0, #0
 8006bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006be2:	462a      	mov	r2, r5
 8006be4:	f000 fa31 	bl	800704a <_realloc_r>
 8006be8:	4606      	mov	r6, r0
 8006bea:	2800      	cmp	r0, #0
 8006bec:	d1e0      	bne.n	8006bb0 <__ssputs_r+0x5c>
 8006bee:	6921      	ldr	r1, [r4, #16]
 8006bf0:	4650      	mov	r0, sl
 8006bf2:	f7ff fb35 	bl	8006260 <_free_r>
 8006bf6:	230c      	movs	r3, #12
 8006bf8:	f8ca 3000 	str.w	r3, [sl]
 8006bfc:	89a3      	ldrh	r3, [r4, #12]
 8006bfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006c02:	81a3      	strh	r3, [r4, #12]
 8006c04:	f04f 30ff 	mov.w	r0, #4294967295
 8006c08:	e7e9      	b.n	8006bde <__ssputs_r+0x8a>
	...

08006c0c <_svfiprintf_r>:
 8006c0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c10:	4698      	mov	r8, r3
 8006c12:	898b      	ldrh	r3, [r1, #12]
 8006c14:	061b      	lsls	r3, r3, #24
 8006c16:	b09d      	sub	sp, #116	@ 0x74
 8006c18:	4607      	mov	r7, r0
 8006c1a:	460d      	mov	r5, r1
 8006c1c:	4614      	mov	r4, r2
 8006c1e:	d510      	bpl.n	8006c42 <_svfiprintf_r+0x36>
 8006c20:	690b      	ldr	r3, [r1, #16]
 8006c22:	b973      	cbnz	r3, 8006c42 <_svfiprintf_r+0x36>
 8006c24:	2140      	movs	r1, #64	@ 0x40
 8006c26:	f7ff fb8f 	bl	8006348 <_malloc_r>
 8006c2a:	6028      	str	r0, [r5, #0]
 8006c2c:	6128      	str	r0, [r5, #16]
 8006c2e:	b930      	cbnz	r0, 8006c3e <_svfiprintf_r+0x32>
 8006c30:	230c      	movs	r3, #12
 8006c32:	603b      	str	r3, [r7, #0]
 8006c34:	f04f 30ff 	mov.w	r0, #4294967295
 8006c38:	b01d      	add	sp, #116	@ 0x74
 8006c3a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c3e:	2340      	movs	r3, #64	@ 0x40
 8006c40:	616b      	str	r3, [r5, #20]
 8006c42:	2300      	movs	r3, #0
 8006c44:	9309      	str	r3, [sp, #36]	@ 0x24
 8006c46:	2320      	movs	r3, #32
 8006c48:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006c4c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006c50:	2330      	movs	r3, #48	@ 0x30
 8006c52:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006df0 <_svfiprintf_r+0x1e4>
 8006c56:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006c5a:	f04f 0901 	mov.w	r9, #1
 8006c5e:	4623      	mov	r3, r4
 8006c60:	469a      	mov	sl, r3
 8006c62:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c66:	b10a      	cbz	r2, 8006c6c <_svfiprintf_r+0x60>
 8006c68:	2a25      	cmp	r2, #37	@ 0x25
 8006c6a:	d1f9      	bne.n	8006c60 <_svfiprintf_r+0x54>
 8006c6c:	ebba 0b04 	subs.w	fp, sl, r4
 8006c70:	d00b      	beq.n	8006c8a <_svfiprintf_r+0x7e>
 8006c72:	465b      	mov	r3, fp
 8006c74:	4622      	mov	r2, r4
 8006c76:	4629      	mov	r1, r5
 8006c78:	4638      	mov	r0, r7
 8006c7a:	f7ff ff6b 	bl	8006b54 <__ssputs_r>
 8006c7e:	3001      	adds	r0, #1
 8006c80:	f000 80a7 	beq.w	8006dd2 <_svfiprintf_r+0x1c6>
 8006c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006c86:	445a      	add	r2, fp
 8006c88:	9209      	str	r2, [sp, #36]	@ 0x24
 8006c8a:	f89a 3000 	ldrb.w	r3, [sl]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	f000 809f 	beq.w	8006dd2 <_svfiprintf_r+0x1c6>
 8006c94:	2300      	movs	r3, #0
 8006c96:	f04f 32ff 	mov.w	r2, #4294967295
 8006c9a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006c9e:	f10a 0a01 	add.w	sl, sl, #1
 8006ca2:	9304      	str	r3, [sp, #16]
 8006ca4:	9307      	str	r3, [sp, #28]
 8006ca6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006caa:	931a      	str	r3, [sp, #104]	@ 0x68
 8006cac:	4654      	mov	r4, sl
 8006cae:	2205      	movs	r2, #5
 8006cb0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006cb4:	484e      	ldr	r0, [pc, #312]	@ (8006df0 <_svfiprintf_r+0x1e4>)
 8006cb6:	f7f9 faab 	bl	8000210 <memchr>
 8006cba:	9a04      	ldr	r2, [sp, #16]
 8006cbc:	b9d8      	cbnz	r0, 8006cf6 <_svfiprintf_r+0xea>
 8006cbe:	06d0      	lsls	r0, r2, #27
 8006cc0:	bf44      	itt	mi
 8006cc2:	2320      	movmi	r3, #32
 8006cc4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cc8:	0711      	lsls	r1, r2, #28
 8006cca:	bf44      	itt	mi
 8006ccc:	232b      	movmi	r3, #43	@ 0x2b
 8006cce:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006cd2:	f89a 3000 	ldrb.w	r3, [sl]
 8006cd6:	2b2a      	cmp	r3, #42	@ 0x2a
 8006cd8:	d015      	beq.n	8006d06 <_svfiprintf_r+0xfa>
 8006cda:	9a07      	ldr	r2, [sp, #28]
 8006cdc:	4654      	mov	r4, sl
 8006cde:	2000      	movs	r0, #0
 8006ce0:	f04f 0c0a 	mov.w	ip, #10
 8006ce4:	4621      	mov	r1, r4
 8006ce6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006cea:	3b30      	subs	r3, #48	@ 0x30
 8006cec:	2b09      	cmp	r3, #9
 8006cee:	d94b      	bls.n	8006d88 <_svfiprintf_r+0x17c>
 8006cf0:	b1b0      	cbz	r0, 8006d20 <_svfiprintf_r+0x114>
 8006cf2:	9207      	str	r2, [sp, #28]
 8006cf4:	e014      	b.n	8006d20 <_svfiprintf_r+0x114>
 8006cf6:	eba0 0308 	sub.w	r3, r0, r8
 8006cfa:	fa09 f303 	lsl.w	r3, r9, r3
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	9304      	str	r3, [sp, #16]
 8006d02:	46a2      	mov	sl, r4
 8006d04:	e7d2      	b.n	8006cac <_svfiprintf_r+0xa0>
 8006d06:	9b03      	ldr	r3, [sp, #12]
 8006d08:	1d19      	adds	r1, r3, #4
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	9103      	str	r1, [sp, #12]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	bfbb      	ittet	lt
 8006d12:	425b      	neglt	r3, r3
 8006d14:	f042 0202 	orrlt.w	r2, r2, #2
 8006d18:	9307      	strge	r3, [sp, #28]
 8006d1a:	9307      	strlt	r3, [sp, #28]
 8006d1c:	bfb8      	it	lt
 8006d1e:	9204      	strlt	r2, [sp, #16]
 8006d20:	7823      	ldrb	r3, [r4, #0]
 8006d22:	2b2e      	cmp	r3, #46	@ 0x2e
 8006d24:	d10a      	bne.n	8006d3c <_svfiprintf_r+0x130>
 8006d26:	7863      	ldrb	r3, [r4, #1]
 8006d28:	2b2a      	cmp	r3, #42	@ 0x2a
 8006d2a:	d132      	bne.n	8006d92 <_svfiprintf_r+0x186>
 8006d2c:	9b03      	ldr	r3, [sp, #12]
 8006d2e:	1d1a      	adds	r2, r3, #4
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	9203      	str	r2, [sp, #12]
 8006d34:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006d38:	3402      	adds	r4, #2
 8006d3a:	9305      	str	r3, [sp, #20]
 8006d3c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006e00 <_svfiprintf_r+0x1f4>
 8006d40:	7821      	ldrb	r1, [r4, #0]
 8006d42:	2203      	movs	r2, #3
 8006d44:	4650      	mov	r0, sl
 8006d46:	f7f9 fa63 	bl	8000210 <memchr>
 8006d4a:	b138      	cbz	r0, 8006d5c <_svfiprintf_r+0x150>
 8006d4c:	9b04      	ldr	r3, [sp, #16]
 8006d4e:	eba0 000a 	sub.w	r0, r0, sl
 8006d52:	2240      	movs	r2, #64	@ 0x40
 8006d54:	4082      	lsls	r2, r0
 8006d56:	4313      	orrs	r3, r2
 8006d58:	3401      	adds	r4, #1
 8006d5a:	9304      	str	r3, [sp, #16]
 8006d5c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006d60:	4824      	ldr	r0, [pc, #144]	@ (8006df4 <_svfiprintf_r+0x1e8>)
 8006d62:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006d66:	2206      	movs	r2, #6
 8006d68:	f7f9 fa52 	bl	8000210 <memchr>
 8006d6c:	2800      	cmp	r0, #0
 8006d6e:	d036      	beq.n	8006dde <_svfiprintf_r+0x1d2>
 8006d70:	4b21      	ldr	r3, [pc, #132]	@ (8006df8 <_svfiprintf_r+0x1ec>)
 8006d72:	bb1b      	cbnz	r3, 8006dbc <_svfiprintf_r+0x1b0>
 8006d74:	9b03      	ldr	r3, [sp, #12]
 8006d76:	3307      	adds	r3, #7
 8006d78:	f023 0307 	bic.w	r3, r3, #7
 8006d7c:	3308      	adds	r3, #8
 8006d7e:	9303      	str	r3, [sp, #12]
 8006d80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d82:	4433      	add	r3, r6
 8006d84:	9309      	str	r3, [sp, #36]	@ 0x24
 8006d86:	e76a      	b.n	8006c5e <_svfiprintf_r+0x52>
 8006d88:	fb0c 3202 	mla	r2, ip, r2, r3
 8006d8c:	460c      	mov	r4, r1
 8006d8e:	2001      	movs	r0, #1
 8006d90:	e7a8      	b.n	8006ce4 <_svfiprintf_r+0xd8>
 8006d92:	2300      	movs	r3, #0
 8006d94:	3401      	adds	r4, #1
 8006d96:	9305      	str	r3, [sp, #20]
 8006d98:	4619      	mov	r1, r3
 8006d9a:	f04f 0c0a 	mov.w	ip, #10
 8006d9e:	4620      	mov	r0, r4
 8006da0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006da4:	3a30      	subs	r2, #48	@ 0x30
 8006da6:	2a09      	cmp	r2, #9
 8006da8:	d903      	bls.n	8006db2 <_svfiprintf_r+0x1a6>
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d0c6      	beq.n	8006d3c <_svfiprintf_r+0x130>
 8006dae:	9105      	str	r1, [sp, #20]
 8006db0:	e7c4      	b.n	8006d3c <_svfiprintf_r+0x130>
 8006db2:	fb0c 2101 	mla	r1, ip, r1, r2
 8006db6:	4604      	mov	r4, r0
 8006db8:	2301      	movs	r3, #1
 8006dba:	e7f0      	b.n	8006d9e <_svfiprintf_r+0x192>
 8006dbc:	ab03      	add	r3, sp, #12
 8006dbe:	9300      	str	r3, [sp, #0]
 8006dc0:	462a      	mov	r2, r5
 8006dc2:	4b0e      	ldr	r3, [pc, #56]	@ (8006dfc <_svfiprintf_r+0x1f0>)
 8006dc4:	a904      	add	r1, sp, #16
 8006dc6:	4638      	mov	r0, r7
 8006dc8:	f7fd fe76 	bl	8004ab8 <_printf_float>
 8006dcc:	1c42      	adds	r2, r0, #1
 8006dce:	4606      	mov	r6, r0
 8006dd0:	d1d6      	bne.n	8006d80 <_svfiprintf_r+0x174>
 8006dd2:	89ab      	ldrh	r3, [r5, #12]
 8006dd4:	065b      	lsls	r3, r3, #25
 8006dd6:	f53f af2d 	bmi.w	8006c34 <_svfiprintf_r+0x28>
 8006dda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006ddc:	e72c      	b.n	8006c38 <_svfiprintf_r+0x2c>
 8006dde:	ab03      	add	r3, sp, #12
 8006de0:	9300      	str	r3, [sp, #0]
 8006de2:	462a      	mov	r2, r5
 8006de4:	4b05      	ldr	r3, [pc, #20]	@ (8006dfc <_svfiprintf_r+0x1f0>)
 8006de6:	a904      	add	r1, sp, #16
 8006de8:	4638      	mov	r0, r7
 8006dea:	f7fe f8fd 	bl	8004fe8 <_printf_i>
 8006dee:	e7ed      	b.n	8006dcc <_svfiprintf_r+0x1c0>
 8006df0:	08007e1a 	.word	0x08007e1a
 8006df4:	08007e24 	.word	0x08007e24
 8006df8:	08004ab9 	.word	0x08004ab9
 8006dfc:	08006b55 	.word	0x08006b55
 8006e00:	08007e20 	.word	0x08007e20

08006e04 <__sflush_r>:
 8006e04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e0c:	0716      	lsls	r6, r2, #28
 8006e0e:	4605      	mov	r5, r0
 8006e10:	460c      	mov	r4, r1
 8006e12:	d454      	bmi.n	8006ebe <__sflush_r+0xba>
 8006e14:	684b      	ldr	r3, [r1, #4]
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	dc02      	bgt.n	8006e20 <__sflush_r+0x1c>
 8006e1a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	dd48      	ble.n	8006eb2 <__sflush_r+0xae>
 8006e20:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e22:	2e00      	cmp	r6, #0
 8006e24:	d045      	beq.n	8006eb2 <__sflush_r+0xae>
 8006e26:	2300      	movs	r3, #0
 8006e28:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006e2c:	682f      	ldr	r7, [r5, #0]
 8006e2e:	6a21      	ldr	r1, [r4, #32]
 8006e30:	602b      	str	r3, [r5, #0]
 8006e32:	d030      	beq.n	8006e96 <__sflush_r+0x92>
 8006e34:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006e36:	89a3      	ldrh	r3, [r4, #12]
 8006e38:	0759      	lsls	r1, r3, #29
 8006e3a:	d505      	bpl.n	8006e48 <__sflush_r+0x44>
 8006e3c:	6863      	ldr	r3, [r4, #4]
 8006e3e:	1ad2      	subs	r2, r2, r3
 8006e40:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006e42:	b10b      	cbz	r3, 8006e48 <__sflush_r+0x44>
 8006e44:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006e46:	1ad2      	subs	r2, r2, r3
 8006e48:	2300      	movs	r3, #0
 8006e4a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006e4c:	6a21      	ldr	r1, [r4, #32]
 8006e4e:	4628      	mov	r0, r5
 8006e50:	47b0      	blx	r6
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	89a3      	ldrh	r3, [r4, #12]
 8006e56:	d106      	bne.n	8006e66 <__sflush_r+0x62>
 8006e58:	6829      	ldr	r1, [r5, #0]
 8006e5a:	291d      	cmp	r1, #29
 8006e5c:	d82b      	bhi.n	8006eb6 <__sflush_r+0xb2>
 8006e5e:	4a2a      	ldr	r2, [pc, #168]	@ (8006f08 <__sflush_r+0x104>)
 8006e60:	40ca      	lsrs	r2, r1
 8006e62:	07d6      	lsls	r6, r2, #31
 8006e64:	d527      	bpl.n	8006eb6 <__sflush_r+0xb2>
 8006e66:	2200      	movs	r2, #0
 8006e68:	6062      	str	r2, [r4, #4]
 8006e6a:	04d9      	lsls	r1, r3, #19
 8006e6c:	6922      	ldr	r2, [r4, #16]
 8006e6e:	6022      	str	r2, [r4, #0]
 8006e70:	d504      	bpl.n	8006e7c <__sflush_r+0x78>
 8006e72:	1c42      	adds	r2, r0, #1
 8006e74:	d101      	bne.n	8006e7a <__sflush_r+0x76>
 8006e76:	682b      	ldr	r3, [r5, #0]
 8006e78:	b903      	cbnz	r3, 8006e7c <__sflush_r+0x78>
 8006e7a:	6560      	str	r0, [r4, #84]	@ 0x54
 8006e7c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006e7e:	602f      	str	r7, [r5, #0]
 8006e80:	b1b9      	cbz	r1, 8006eb2 <__sflush_r+0xae>
 8006e82:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006e86:	4299      	cmp	r1, r3
 8006e88:	d002      	beq.n	8006e90 <__sflush_r+0x8c>
 8006e8a:	4628      	mov	r0, r5
 8006e8c:	f7ff f9e8 	bl	8006260 <_free_r>
 8006e90:	2300      	movs	r3, #0
 8006e92:	6363      	str	r3, [r4, #52]	@ 0x34
 8006e94:	e00d      	b.n	8006eb2 <__sflush_r+0xae>
 8006e96:	2301      	movs	r3, #1
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b0      	blx	r6
 8006e9c:	4602      	mov	r2, r0
 8006e9e:	1c50      	adds	r0, r2, #1
 8006ea0:	d1c9      	bne.n	8006e36 <__sflush_r+0x32>
 8006ea2:	682b      	ldr	r3, [r5, #0]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d0c6      	beq.n	8006e36 <__sflush_r+0x32>
 8006ea8:	2b1d      	cmp	r3, #29
 8006eaa:	d001      	beq.n	8006eb0 <__sflush_r+0xac>
 8006eac:	2b16      	cmp	r3, #22
 8006eae:	d11e      	bne.n	8006eee <__sflush_r+0xea>
 8006eb0:	602f      	str	r7, [r5, #0]
 8006eb2:	2000      	movs	r0, #0
 8006eb4:	e022      	b.n	8006efc <__sflush_r+0xf8>
 8006eb6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006eba:	b21b      	sxth	r3, r3
 8006ebc:	e01b      	b.n	8006ef6 <__sflush_r+0xf2>
 8006ebe:	690f      	ldr	r7, [r1, #16]
 8006ec0:	2f00      	cmp	r7, #0
 8006ec2:	d0f6      	beq.n	8006eb2 <__sflush_r+0xae>
 8006ec4:	0793      	lsls	r3, r2, #30
 8006ec6:	680e      	ldr	r6, [r1, #0]
 8006ec8:	bf08      	it	eq
 8006eca:	694b      	ldreq	r3, [r1, #20]
 8006ecc:	600f      	str	r7, [r1, #0]
 8006ece:	bf18      	it	ne
 8006ed0:	2300      	movne	r3, #0
 8006ed2:	eba6 0807 	sub.w	r8, r6, r7
 8006ed6:	608b      	str	r3, [r1, #8]
 8006ed8:	f1b8 0f00 	cmp.w	r8, #0
 8006edc:	dde9      	ble.n	8006eb2 <__sflush_r+0xae>
 8006ede:	6a21      	ldr	r1, [r4, #32]
 8006ee0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006ee2:	4643      	mov	r3, r8
 8006ee4:	463a      	mov	r2, r7
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	47b0      	blx	r6
 8006eea:	2800      	cmp	r0, #0
 8006eec:	dc08      	bgt.n	8006f00 <__sflush_r+0xfc>
 8006eee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ef2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006ef6:	81a3      	strh	r3, [r4, #12]
 8006ef8:	f04f 30ff 	mov.w	r0, #4294967295
 8006efc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f00:	4407      	add	r7, r0
 8006f02:	eba8 0800 	sub.w	r8, r8, r0
 8006f06:	e7e7      	b.n	8006ed8 <__sflush_r+0xd4>
 8006f08:	20400001 	.word	0x20400001

08006f0c <_fflush_r>:
 8006f0c:	b538      	push	{r3, r4, r5, lr}
 8006f0e:	690b      	ldr	r3, [r1, #16]
 8006f10:	4605      	mov	r5, r0
 8006f12:	460c      	mov	r4, r1
 8006f14:	b913      	cbnz	r3, 8006f1c <_fflush_r+0x10>
 8006f16:	2500      	movs	r5, #0
 8006f18:	4628      	mov	r0, r5
 8006f1a:	bd38      	pop	{r3, r4, r5, pc}
 8006f1c:	b118      	cbz	r0, 8006f26 <_fflush_r+0x1a>
 8006f1e:	6a03      	ldr	r3, [r0, #32]
 8006f20:	b90b      	cbnz	r3, 8006f26 <_fflush_r+0x1a>
 8006f22:	f7fe fa0b 	bl	800533c <__sinit>
 8006f26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d0f3      	beq.n	8006f16 <_fflush_r+0xa>
 8006f2e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006f30:	07d0      	lsls	r0, r2, #31
 8006f32:	d404      	bmi.n	8006f3e <_fflush_r+0x32>
 8006f34:	0599      	lsls	r1, r3, #22
 8006f36:	d402      	bmi.n	8006f3e <_fflush_r+0x32>
 8006f38:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f3a:	f7fe fb18 	bl	800556e <__retarget_lock_acquire_recursive>
 8006f3e:	4628      	mov	r0, r5
 8006f40:	4621      	mov	r1, r4
 8006f42:	f7ff ff5f 	bl	8006e04 <__sflush_r>
 8006f46:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006f48:	07da      	lsls	r2, r3, #31
 8006f4a:	4605      	mov	r5, r0
 8006f4c:	d4e4      	bmi.n	8006f18 <_fflush_r+0xc>
 8006f4e:	89a3      	ldrh	r3, [r4, #12]
 8006f50:	059b      	lsls	r3, r3, #22
 8006f52:	d4e1      	bmi.n	8006f18 <_fflush_r+0xc>
 8006f54:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006f56:	f7fe fb0b 	bl	8005570 <__retarget_lock_release_recursive>
 8006f5a:	e7dd      	b.n	8006f18 <_fflush_r+0xc>

08006f5c <fiprintf>:
 8006f5c:	b40e      	push	{r1, r2, r3}
 8006f5e:	b503      	push	{r0, r1, lr}
 8006f60:	4601      	mov	r1, r0
 8006f62:	ab03      	add	r3, sp, #12
 8006f64:	4805      	ldr	r0, [pc, #20]	@ (8006f7c <fiprintf+0x20>)
 8006f66:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f6a:	6800      	ldr	r0, [r0, #0]
 8006f6c:	9301      	str	r3, [sp, #4]
 8006f6e:	f000 f8d1 	bl	8007114 <_vfiprintf_r>
 8006f72:	b002      	add	sp, #8
 8006f74:	f85d eb04 	ldr.w	lr, [sp], #4
 8006f78:	b003      	add	sp, #12
 8006f7a:	4770      	bx	lr
 8006f7c:	20000030 	.word	0x20000030

08006f80 <memmove>:
 8006f80:	4288      	cmp	r0, r1
 8006f82:	b510      	push	{r4, lr}
 8006f84:	eb01 0402 	add.w	r4, r1, r2
 8006f88:	d902      	bls.n	8006f90 <memmove+0x10>
 8006f8a:	4284      	cmp	r4, r0
 8006f8c:	4623      	mov	r3, r4
 8006f8e:	d807      	bhi.n	8006fa0 <memmove+0x20>
 8006f90:	1e43      	subs	r3, r0, #1
 8006f92:	42a1      	cmp	r1, r4
 8006f94:	d008      	beq.n	8006fa8 <memmove+0x28>
 8006f96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f9e:	e7f8      	b.n	8006f92 <memmove+0x12>
 8006fa0:	4402      	add	r2, r0
 8006fa2:	4601      	mov	r1, r0
 8006fa4:	428a      	cmp	r2, r1
 8006fa6:	d100      	bne.n	8006faa <memmove+0x2a>
 8006fa8:	bd10      	pop	{r4, pc}
 8006faa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006fb2:	e7f7      	b.n	8006fa4 <memmove+0x24>

08006fb4 <_sbrk_r>:
 8006fb4:	b538      	push	{r3, r4, r5, lr}
 8006fb6:	4d06      	ldr	r5, [pc, #24]	@ (8006fd0 <_sbrk_r+0x1c>)
 8006fb8:	2300      	movs	r3, #0
 8006fba:	4604      	mov	r4, r0
 8006fbc:	4608      	mov	r0, r1
 8006fbe:	602b      	str	r3, [r5, #0]
 8006fc0:	f7fb f8fa 	bl	80021b8 <_sbrk>
 8006fc4:	1c43      	adds	r3, r0, #1
 8006fc6:	d102      	bne.n	8006fce <_sbrk_r+0x1a>
 8006fc8:	682b      	ldr	r3, [r5, #0]
 8006fca:	b103      	cbz	r3, 8006fce <_sbrk_r+0x1a>
 8006fcc:	6023      	str	r3, [r4, #0]
 8006fce:	bd38      	pop	{r3, r4, r5, pc}
 8006fd0:	20000400 	.word	0x20000400

08006fd4 <memcpy>:
 8006fd4:	440a      	add	r2, r1
 8006fd6:	4291      	cmp	r1, r2
 8006fd8:	f100 33ff 	add.w	r3, r0, #4294967295
 8006fdc:	d100      	bne.n	8006fe0 <memcpy+0xc>
 8006fde:	4770      	bx	lr
 8006fe0:	b510      	push	{r4, lr}
 8006fe2:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006fe6:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006fea:	4291      	cmp	r1, r2
 8006fec:	d1f9      	bne.n	8006fe2 <memcpy+0xe>
 8006fee:	bd10      	pop	{r4, pc}

08006ff0 <abort>:
 8006ff0:	b508      	push	{r3, lr}
 8006ff2:	2006      	movs	r0, #6
 8006ff4:	f000 fa62 	bl	80074bc <raise>
 8006ff8:	2001      	movs	r0, #1
 8006ffa:	f7fb f865 	bl	80020c8 <_exit>

08006ffe <_calloc_r>:
 8006ffe:	b570      	push	{r4, r5, r6, lr}
 8007000:	fba1 5402 	umull	r5, r4, r1, r2
 8007004:	b934      	cbnz	r4, 8007014 <_calloc_r+0x16>
 8007006:	4629      	mov	r1, r5
 8007008:	f7ff f99e 	bl	8006348 <_malloc_r>
 800700c:	4606      	mov	r6, r0
 800700e:	b928      	cbnz	r0, 800701c <_calloc_r+0x1e>
 8007010:	4630      	mov	r0, r6
 8007012:	bd70      	pop	{r4, r5, r6, pc}
 8007014:	220c      	movs	r2, #12
 8007016:	6002      	str	r2, [r0, #0]
 8007018:	2600      	movs	r6, #0
 800701a:	e7f9      	b.n	8007010 <_calloc_r+0x12>
 800701c:	462a      	mov	r2, r5
 800701e:	4621      	mov	r1, r4
 8007020:	f7fe fa27 	bl	8005472 <memset>
 8007024:	e7f4      	b.n	8007010 <_calloc_r+0x12>

08007026 <__ascii_mbtowc>:
 8007026:	b082      	sub	sp, #8
 8007028:	b901      	cbnz	r1, 800702c <__ascii_mbtowc+0x6>
 800702a:	a901      	add	r1, sp, #4
 800702c:	b142      	cbz	r2, 8007040 <__ascii_mbtowc+0x1a>
 800702e:	b14b      	cbz	r3, 8007044 <__ascii_mbtowc+0x1e>
 8007030:	7813      	ldrb	r3, [r2, #0]
 8007032:	600b      	str	r3, [r1, #0]
 8007034:	7812      	ldrb	r2, [r2, #0]
 8007036:	1e10      	subs	r0, r2, #0
 8007038:	bf18      	it	ne
 800703a:	2001      	movne	r0, #1
 800703c:	b002      	add	sp, #8
 800703e:	4770      	bx	lr
 8007040:	4610      	mov	r0, r2
 8007042:	e7fb      	b.n	800703c <__ascii_mbtowc+0x16>
 8007044:	f06f 0001 	mvn.w	r0, #1
 8007048:	e7f8      	b.n	800703c <__ascii_mbtowc+0x16>

0800704a <_realloc_r>:
 800704a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800704e:	4607      	mov	r7, r0
 8007050:	4614      	mov	r4, r2
 8007052:	460d      	mov	r5, r1
 8007054:	b921      	cbnz	r1, 8007060 <_realloc_r+0x16>
 8007056:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800705a:	4611      	mov	r1, r2
 800705c:	f7ff b974 	b.w	8006348 <_malloc_r>
 8007060:	b92a      	cbnz	r2, 800706e <_realloc_r+0x24>
 8007062:	f7ff f8fd 	bl	8006260 <_free_r>
 8007066:	4625      	mov	r5, r4
 8007068:	4628      	mov	r0, r5
 800706a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800706e:	f000 fa41 	bl	80074f4 <_malloc_usable_size_r>
 8007072:	4284      	cmp	r4, r0
 8007074:	4606      	mov	r6, r0
 8007076:	d802      	bhi.n	800707e <_realloc_r+0x34>
 8007078:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800707c:	d8f4      	bhi.n	8007068 <_realloc_r+0x1e>
 800707e:	4621      	mov	r1, r4
 8007080:	4638      	mov	r0, r7
 8007082:	f7ff f961 	bl	8006348 <_malloc_r>
 8007086:	4680      	mov	r8, r0
 8007088:	b908      	cbnz	r0, 800708e <_realloc_r+0x44>
 800708a:	4645      	mov	r5, r8
 800708c:	e7ec      	b.n	8007068 <_realloc_r+0x1e>
 800708e:	42b4      	cmp	r4, r6
 8007090:	4622      	mov	r2, r4
 8007092:	4629      	mov	r1, r5
 8007094:	bf28      	it	cs
 8007096:	4632      	movcs	r2, r6
 8007098:	f7ff ff9c 	bl	8006fd4 <memcpy>
 800709c:	4629      	mov	r1, r5
 800709e:	4638      	mov	r0, r7
 80070a0:	f7ff f8de 	bl	8006260 <_free_r>
 80070a4:	e7f1      	b.n	800708a <_realloc_r+0x40>

080070a6 <__ascii_wctomb>:
 80070a6:	4603      	mov	r3, r0
 80070a8:	4608      	mov	r0, r1
 80070aa:	b141      	cbz	r1, 80070be <__ascii_wctomb+0x18>
 80070ac:	2aff      	cmp	r2, #255	@ 0xff
 80070ae:	d904      	bls.n	80070ba <__ascii_wctomb+0x14>
 80070b0:	228a      	movs	r2, #138	@ 0x8a
 80070b2:	601a      	str	r2, [r3, #0]
 80070b4:	f04f 30ff 	mov.w	r0, #4294967295
 80070b8:	4770      	bx	lr
 80070ba:	700a      	strb	r2, [r1, #0]
 80070bc:	2001      	movs	r0, #1
 80070be:	4770      	bx	lr

080070c0 <__sfputc_r>:
 80070c0:	6893      	ldr	r3, [r2, #8]
 80070c2:	3b01      	subs	r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	b410      	push	{r4}
 80070c8:	6093      	str	r3, [r2, #8]
 80070ca:	da08      	bge.n	80070de <__sfputc_r+0x1e>
 80070cc:	6994      	ldr	r4, [r2, #24]
 80070ce:	42a3      	cmp	r3, r4
 80070d0:	db01      	blt.n	80070d6 <__sfputc_r+0x16>
 80070d2:	290a      	cmp	r1, #10
 80070d4:	d103      	bne.n	80070de <__sfputc_r+0x1e>
 80070d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070da:	f000 b933 	b.w	8007344 <__swbuf_r>
 80070de:	6813      	ldr	r3, [r2, #0]
 80070e0:	1c58      	adds	r0, r3, #1
 80070e2:	6010      	str	r0, [r2, #0]
 80070e4:	7019      	strb	r1, [r3, #0]
 80070e6:	4608      	mov	r0, r1
 80070e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80070ec:	4770      	bx	lr

080070ee <__sfputs_r>:
 80070ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80070f0:	4606      	mov	r6, r0
 80070f2:	460f      	mov	r7, r1
 80070f4:	4614      	mov	r4, r2
 80070f6:	18d5      	adds	r5, r2, r3
 80070f8:	42ac      	cmp	r4, r5
 80070fa:	d101      	bne.n	8007100 <__sfputs_r+0x12>
 80070fc:	2000      	movs	r0, #0
 80070fe:	e007      	b.n	8007110 <__sfputs_r+0x22>
 8007100:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007104:	463a      	mov	r2, r7
 8007106:	4630      	mov	r0, r6
 8007108:	f7ff ffda 	bl	80070c0 <__sfputc_r>
 800710c:	1c43      	adds	r3, r0, #1
 800710e:	d1f3      	bne.n	80070f8 <__sfputs_r+0xa>
 8007110:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007114 <_vfiprintf_r>:
 8007114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007118:	460d      	mov	r5, r1
 800711a:	b09d      	sub	sp, #116	@ 0x74
 800711c:	4614      	mov	r4, r2
 800711e:	4698      	mov	r8, r3
 8007120:	4606      	mov	r6, r0
 8007122:	b118      	cbz	r0, 800712c <_vfiprintf_r+0x18>
 8007124:	6a03      	ldr	r3, [r0, #32]
 8007126:	b90b      	cbnz	r3, 800712c <_vfiprintf_r+0x18>
 8007128:	f7fe f908 	bl	800533c <__sinit>
 800712c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800712e:	07d9      	lsls	r1, r3, #31
 8007130:	d405      	bmi.n	800713e <_vfiprintf_r+0x2a>
 8007132:	89ab      	ldrh	r3, [r5, #12]
 8007134:	059a      	lsls	r2, r3, #22
 8007136:	d402      	bmi.n	800713e <_vfiprintf_r+0x2a>
 8007138:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800713a:	f7fe fa18 	bl	800556e <__retarget_lock_acquire_recursive>
 800713e:	89ab      	ldrh	r3, [r5, #12]
 8007140:	071b      	lsls	r3, r3, #28
 8007142:	d501      	bpl.n	8007148 <_vfiprintf_r+0x34>
 8007144:	692b      	ldr	r3, [r5, #16]
 8007146:	b99b      	cbnz	r3, 8007170 <_vfiprintf_r+0x5c>
 8007148:	4629      	mov	r1, r5
 800714a:	4630      	mov	r0, r6
 800714c:	f000 f938 	bl	80073c0 <__swsetup_r>
 8007150:	b170      	cbz	r0, 8007170 <_vfiprintf_r+0x5c>
 8007152:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007154:	07dc      	lsls	r4, r3, #31
 8007156:	d504      	bpl.n	8007162 <_vfiprintf_r+0x4e>
 8007158:	f04f 30ff 	mov.w	r0, #4294967295
 800715c:	b01d      	add	sp, #116	@ 0x74
 800715e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007162:	89ab      	ldrh	r3, [r5, #12]
 8007164:	0598      	lsls	r0, r3, #22
 8007166:	d4f7      	bmi.n	8007158 <_vfiprintf_r+0x44>
 8007168:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800716a:	f7fe fa01 	bl	8005570 <__retarget_lock_release_recursive>
 800716e:	e7f3      	b.n	8007158 <_vfiprintf_r+0x44>
 8007170:	2300      	movs	r3, #0
 8007172:	9309      	str	r3, [sp, #36]	@ 0x24
 8007174:	2320      	movs	r3, #32
 8007176:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800717a:	f8cd 800c 	str.w	r8, [sp, #12]
 800717e:	2330      	movs	r3, #48	@ 0x30
 8007180:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007330 <_vfiprintf_r+0x21c>
 8007184:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007188:	f04f 0901 	mov.w	r9, #1
 800718c:	4623      	mov	r3, r4
 800718e:	469a      	mov	sl, r3
 8007190:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007194:	b10a      	cbz	r2, 800719a <_vfiprintf_r+0x86>
 8007196:	2a25      	cmp	r2, #37	@ 0x25
 8007198:	d1f9      	bne.n	800718e <_vfiprintf_r+0x7a>
 800719a:	ebba 0b04 	subs.w	fp, sl, r4
 800719e:	d00b      	beq.n	80071b8 <_vfiprintf_r+0xa4>
 80071a0:	465b      	mov	r3, fp
 80071a2:	4622      	mov	r2, r4
 80071a4:	4629      	mov	r1, r5
 80071a6:	4630      	mov	r0, r6
 80071a8:	f7ff ffa1 	bl	80070ee <__sfputs_r>
 80071ac:	3001      	adds	r0, #1
 80071ae:	f000 80a7 	beq.w	8007300 <_vfiprintf_r+0x1ec>
 80071b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80071b4:	445a      	add	r2, fp
 80071b6:	9209      	str	r2, [sp, #36]	@ 0x24
 80071b8:	f89a 3000 	ldrb.w	r3, [sl]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	f000 809f 	beq.w	8007300 <_vfiprintf_r+0x1ec>
 80071c2:	2300      	movs	r3, #0
 80071c4:	f04f 32ff 	mov.w	r2, #4294967295
 80071c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80071cc:	f10a 0a01 	add.w	sl, sl, #1
 80071d0:	9304      	str	r3, [sp, #16]
 80071d2:	9307      	str	r3, [sp, #28]
 80071d4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80071d8:	931a      	str	r3, [sp, #104]	@ 0x68
 80071da:	4654      	mov	r4, sl
 80071dc:	2205      	movs	r2, #5
 80071de:	f814 1b01 	ldrb.w	r1, [r4], #1
 80071e2:	4853      	ldr	r0, [pc, #332]	@ (8007330 <_vfiprintf_r+0x21c>)
 80071e4:	f7f9 f814 	bl	8000210 <memchr>
 80071e8:	9a04      	ldr	r2, [sp, #16]
 80071ea:	b9d8      	cbnz	r0, 8007224 <_vfiprintf_r+0x110>
 80071ec:	06d1      	lsls	r1, r2, #27
 80071ee:	bf44      	itt	mi
 80071f0:	2320      	movmi	r3, #32
 80071f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80071f6:	0713      	lsls	r3, r2, #28
 80071f8:	bf44      	itt	mi
 80071fa:	232b      	movmi	r3, #43	@ 0x2b
 80071fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007200:	f89a 3000 	ldrb.w	r3, [sl]
 8007204:	2b2a      	cmp	r3, #42	@ 0x2a
 8007206:	d015      	beq.n	8007234 <_vfiprintf_r+0x120>
 8007208:	9a07      	ldr	r2, [sp, #28]
 800720a:	4654      	mov	r4, sl
 800720c:	2000      	movs	r0, #0
 800720e:	f04f 0c0a 	mov.w	ip, #10
 8007212:	4621      	mov	r1, r4
 8007214:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007218:	3b30      	subs	r3, #48	@ 0x30
 800721a:	2b09      	cmp	r3, #9
 800721c:	d94b      	bls.n	80072b6 <_vfiprintf_r+0x1a2>
 800721e:	b1b0      	cbz	r0, 800724e <_vfiprintf_r+0x13a>
 8007220:	9207      	str	r2, [sp, #28]
 8007222:	e014      	b.n	800724e <_vfiprintf_r+0x13a>
 8007224:	eba0 0308 	sub.w	r3, r0, r8
 8007228:	fa09 f303 	lsl.w	r3, r9, r3
 800722c:	4313      	orrs	r3, r2
 800722e:	9304      	str	r3, [sp, #16]
 8007230:	46a2      	mov	sl, r4
 8007232:	e7d2      	b.n	80071da <_vfiprintf_r+0xc6>
 8007234:	9b03      	ldr	r3, [sp, #12]
 8007236:	1d19      	adds	r1, r3, #4
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	9103      	str	r1, [sp, #12]
 800723c:	2b00      	cmp	r3, #0
 800723e:	bfbb      	ittet	lt
 8007240:	425b      	neglt	r3, r3
 8007242:	f042 0202 	orrlt.w	r2, r2, #2
 8007246:	9307      	strge	r3, [sp, #28]
 8007248:	9307      	strlt	r3, [sp, #28]
 800724a:	bfb8      	it	lt
 800724c:	9204      	strlt	r2, [sp, #16]
 800724e:	7823      	ldrb	r3, [r4, #0]
 8007250:	2b2e      	cmp	r3, #46	@ 0x2e
 8007252:	d10a      	bne.n	800726a <_vfiprintf_r+0x156>
 8007254:	7863      	ldrb	r3, [r4, #1]
 8007256:	2b2a      	cmp	r3, #42	@ 0x2a
 8007258:	d132      	bne.n	80072c0 <_vfiprintf_r+0x1ac>
 800725a:	9b03      	ldr	r3, [sp, #12]
 800725c:	1d1a      	adds	r2, r3, #4
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	9203      	str	r2, [sp, #12]
 8007262:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007266:	3402      	adds	r4, #2
 8007268:	9305      	str	r3, [sp, #20]
 800726a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007340 <_vfiprintf_r+0x22c>
 800726e:	7821      	ldrb	r1, [r4, #0]
 8007270:	2203      	movs	r2, #3
 8007272:	4650      	mov	r0, sl
 8007274:	f7f8 ffcc 	bl	8000210 <memchr>
 8007278:	b138      	cbz	r0, 800728a <_vfiprintf_r+0x176>
 800727a:	9b04      	ldr	r3, [sp, #16]
 800727c:	eba0 000a 	sub.w	r0, r0, sl
 8007280:	2240      	movs	r2, #64	@ 0x40
 8007282:	4082      	lsls	r2, r0
 8007284:	4313      	orrs	r3, r2
 8007286:	3401      	adds	r4, #1
 8007288:	9304      	str	r3, [sp, #16]
 800728a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800728e:	4829      	ldr	r0, [pc, #164]	@ (8007334 <_vfiprintf_r+0x220>)
 8007290:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007294:	2206      	movs	r2, #6
 8007296:	f7f8 ffbb 	bl	8000210 <memchr>
 800729a:	2800      	cmp	r0, #0
 800729c:	d03f      	beq.n	800731e <_vfiprintf_r+0x20a>
 800729e:	4b26      	ldr	r3, [pc, #152]	@ (8007338 <_vfiprintf_r+0x224>)
 80072a0:	bb1b      	cbnz	r3, 80072ea <_vfiprintf_r+0x1d6>
 80072a2:	9b03      	ldr	r3, [sp, #12]
 80072a4:	3307      	adds	r3, #7
 80072a6:	f023 0307 	bic.w	r3, r3, #7
 80072aa:	3308      	adds	r3, #8
 80072ac:	9303      	str	r3, [sp, #12]
 80072ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80072b0:	443b      	add	r3, r7
 80072b2:	9309      	str	r3, [sp, #36]	@ 0x24
 80072b4:	e76a      	b.n	800718c <_vfiprintf_r+0x78>
 80072b6:	fb0c 3202 	mla	r2, ip, r2, r3
 80072ba:	460c      	mov	r4, r1
 80072bc:	2001      	movs	r0, #1
 80072be:	e7a8      	b.n	8007212 <_vfiprintf_r+0xfe>
 80072c0:	2300      	movs	r3, #0
 80072c2:	3401      	adds	r4, #1
 80072c4:	9305      	str	r3, [sp, #20]
 80072c6:	4619      	mov	r1, r3
 80072c8:	f04f 0c0a 	mov.w	ip, #10
 80072cc:	4620      	mov	r0, r4
 80072ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80072d2:	3a30      	subs	r2, #48	@ 0x30
 80072d4:	2a09      	cmp	r2, #9
 80072d6:	d903      	bls.n	80072e0 <_vfiprintf_r+0x1cc>
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d0c6      	beq.n	800726a <_vfiprintf_r+0x156>
 80072dc:	9105      	str	r1, [sp, #20]
 80072de:	e7c4      	b.n	800726a <_vfiprintf_r+0x156>
 80072e0:	fb0c 2101 	mla	r1, ip, r1, r2
 80072e4:	4604      	mov	r4, r0
 80072e6:	2301      	movs	r3, #1
 80072e8:	e7f0      	b.n	80072cc <_vfiprintf_r+0x1b8>
 80072ea:	ab03      	add	r3, sp, #12
 80072ec:	9300      	str	r3, [sp, #0]
 80072ee:	462a      	mov	r2, r5
 80072f0:	4b12      	ldr	r3, [pc, #72]	@ (800733c <_vfiprintf_r+0x228>)
 80072f2:	a904      	add	r1, sp, #16
 80072f4:	4630      	mov	r0, r6
 80072f6:	f7fd fbdf 	bl	8004ab8 <_printf_float>
 80072fa:	4607      	mov	r7, r0
 80072fc:	1c78      	adds	r0, r7, #1
 80072fe:	d1d6      	bne.n	80072ae <_vfiprintf_r+0x19a>
 8007300:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007302:	07d9      	lsls	r1, r3, #31
 8007304:	d405      	bmi.n	8007312 <_vfiprintf_r+0x1fe>
 8007306:	89ab      	ldrh	r3, [r5, #12]
 8007308:	059a      	lsls	r2, r3, #22
 800730a:	d402      	bmi.n	8007312 <_vfiprintf_r+0x1fe>
 800730c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800730e:	f7fe f92f 	bl	8005570 <__retarget_lock_release_recursive>
 8007312:	89ab      	ldrh	r3, [r5, #12]
 8007314:	065b      	lsls	r3, r3, #25
 8007316:	f53f af1f 	bmi.w	8007158 <_vfiprintf_r+0x44>
 800731a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800731c:	e71e      	b.n	800715c <_vfiprintf_r+0x48>
 800731e:	ab03      	add	r3, sp, #12
 8007320:	9300      	str	r3, [sp, #0]
 8007322:	462a      	mov	r2, r5
 8007324:	4b05      	ldr	r3, [pc, #20]	@ (800733c <_vfiprintf_r+0x228>)
 8007326:	a904      	add	r1, sp, #16
 8007328:	4630      	mov	r0, r6
 800732a:	f7fd fe5d 	bl	8004fe8 <_printf_i>
 800732e:	e7e4      	b.n	80072fa <_vfiprintf_r+0x1e6>
 8007330:	08007e1a 	.word	0x08007e1a
 8007334:	08007e24 	.word	0x08007e24
 8007338:	08004ab9 	.word	0x08004ab9
 800733c:	080070ef 	.word	0x080070ef
 8007340:	08007e20 	.word	0x08007e20

08007344 <__swbuf_r>:
 8007344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007346:	460e      	mov	r6, r1
 8007348:	4614      	mov	r4, r2
 800734a:	4605      	mov	r5, r0
 800734c:	b118      	cbz	r0, 8007356 <__swbuf_r+0x12>
 800734e:	6a03      	ldr	r3, [r0, #32]
 8007350:	b90b      	cbnz	r3, 8007356 <__swbuf_r+0x12>
 8007352:	f7fd fff3 	bl	800533c <__sinit>
 8007356:	69a3      	ldr	r3, [r4, #24]
 8007358:	60a3      	str	r3, [r4, #8]
 800735a:	89a3      	ldrh	r3, [r4, #12]
 800735c:	071a      	lsls	r2, r3, #28
 800735e:	d501      	bpl.n	8007364 <__swbuf_r+0x20>
 8007360:	6923      	ldr	r3, [r4, #16]
 8007362:	b943      	cbnz	r3, 8007376 <__swbuf_r+0x32>
 8007364:	4621      	mov	r1, r4
 8007366:	4628      	mov	r0, r5
 8007368:	f000 f82a 	bl	80073c0 <__swsetup_r>
 800736c:	b118      	cbz	r0, 8007376 <__swbuf_r+0x32>
 800736e:	f04f 37ff 	mov.w	r7, #4294967295
 8007372:	4638      	mov	r0, r7
 8007374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007376:	6823      	ldr	r3, [r4, #0]
 8007378:	6922      	ldr	r2, [r4, #16]
 800737a:	1a98      	subs	r0, r3, r2
 800737c:	6963      	ldr	r3, [r4, #20]
 800737e:	b2f6      	uxtb	r6, r6
 8007380:	4283      	cmp	r3, r0
 8007382:	4637      	mov	r7, r6
 8007384:	dc05      	bgt.n	8007392 <__swbuf_r+0x4e>
 8007386:	4621      	mov	r1, r4
 8007388:	4628      	mov	r0, r5
 800738a:	f7ff fdbf 	bl	8006f0c <_fflush_r>
 800738e:	2800      	cmp	r0, #0
 8007390:	d1ed      	bne.n	800736e <__swbuf_r+0x2a>
 8007392:	68a3      	ldr	r3, [r4, #8]
 8007394:	3b01      	subs	r3, #1
 8007396:	60a3      	str	r3, [r4, #8]
 8007398:	6823      	ldr	r3, [r4, #0]
 800739a:	1c5a      	adds	r2, r3, #1
 800739c:	6022      	str	r2, [r4, #0]
 800739e:	701e      	strb	r6, [r3, #0]
 80073a0:	6962      	ldr	r2, [r4, #20]
 80073a2:	1c43      	adds	r3, r0, #1
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d004      	beq.n	80073b2 <__swbuf_r+0x6e>
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	07db      	lsls	r3, r3, #31
 80073ac:	d5e1      	bpl.n	8007372 <__swbuf_r+0x2e>
 80073ae:	2e0a      	cmp	r6, #10
 80073b0:	d1df      	bne.n	8007372 <__swbuf_r+0x2e>
 80073b2:	4621      	mov	r1, r4
 80073b4:	4628      	mov	r0, r5
 80073b6:	f7ff fda9 	bl	8006f0c <_fflush_r>
 80073ba:	2800      	cmp	r0, #0
 80073bc:	d0d9      	beq.n	8007372 <__swbuf_r+0x2e>
 80073be:	e7d6      	b.n	800736e <__swbuf_r+0x2a>

080073c0 <__swsetup_r>:
 80073c0:	b538      	push	{r3, r4, r5, lr}
 80073c2:	4b29      	ldr	r3, [pc, #164]	@ (8007468 <__swsetup_r+0xa8>)
 80073c4:	4605      	mov	r5, r0
 80073c6:	6818      	ldr	r0, [r3, #0]
 80073c8:	460c      	mov	r4, r1
 80073ca:	b118      	cbz	r0, 80073d4 <__swsetup_r+0x14>
 80073cc:	6a03      	ldr	r3, [r0, #32]
 80073ce:	b90b      	cbnz	r3, 80073d4 <__swsetup_r+0x14>
 80073d0:	f7fd ffb4 	bl	800533c <__sinit>
 80073d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80073d8:	0719      	lsls	r1, r3, #28
 80073da:	d422      	bmi.n	8007422 <__swsetup_r+0x62>
 80073dc:	06da      	lsls	r2, r3, #27
 80073de:	d407      	bmi.n	80073f0 <__swsetup_r+0x30>
 80073e0:	2209      	movs	r2, #9
 80073e2:	602a      	str	r2, [r5, #0]
 80073e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073e8:	81a3      	strh	r3, [r4, #12]
 80073ea:	f04f 30ff 	mov.w	r0, #4294967295
 80073ee:	e033      	b.n	8007458 <__swsetup_r+0x98>
 80073f0:	0758      	lsls	r0, r3, #29
 80073f2:	d512      	bpl.n	800741a <__swsetup_r+0x5a>
 80073f4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80073f6:	b141      	cbz	r1, 800740a <__swsetup_r+0x4a>
 80073f8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80073fc:	4299      	cmp	r1, r3
 80073fe:	d002      	beq.n	8007406 <__swsetup_r+0x46>
 8007400:	4628      	mov	r0, r5
 8007402:	f7fe ff2d 	bl	8006260 <_free_r>
 8007406:	2300      	movs	r3, #0
 8007408:	6363      	str	r3, [r4, #52]	@ 0x34
 800740a:	89a3      	ldrh	r3, [r4, #12]
 800740c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007410:	81a3      	strh	r3, [r4, #12]
 8007412:	2300      	movs	r3, #0
 8007414:	6063      	str	r3, [r4, #4]
 8007416:	6923      	ldr	r3, [r4, #16]
 8007418:	6023      	str	r3, [r4, #0]
 800741a:	89a3      	ldrh	r3, [r4, #12]
 800741c:	f043 0308 	orr.w	r3, r3, #8
 8007420:	81a3      	strh	r3, [r4, #12]
 8007422:	6923      	ldr	r3, [r4, #16]
 8007424:	b94b      	cbnz	r3, 800743a <__swsetup_r+0x7a>
 8007426:	89a3      	ldrh	r3, [r4, #12]
 8007428:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800742c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007430:	d003      	beq.n	800743a <__swsetup_r+0x7a>
 8007432:	4621      	mov	r1, r4
 8007434:	4628      	mov	r0, r5
 8007436:	f000 f88b 	bl	8007550 <__smakebuf_r>
 800743a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800743e:	f013 0201 	ands.w	r2, r3, #1
 8007442:	d00a      	beq.n	800745a <__swsetup_r+0x9a>
 8007444:	2200      	movs	r2, #0
 8007446:	60a2      	str	r2, [r4, #8]
 8007448:	6962      	ldr	r2, [r4, #20]
 800744a:	4252      	negs	r2, r2
 800744c:	61a2      	str	r2, [r4, #24]
 800744e:	6922      	ldr	r2, [r4, #16]
 8007450:	b942      	cbnz	r2, 8007464 <__swsetup_r+0xa4>
 8007452:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007456:	d1c5      	bne.n	80073e4 <__swsetup_r+0x24>
 8007458:	bd38      	pop	{r3, r4, r5, pc}
 800745a:	0799      	lsls	r1, r3, #30
 800745c:	bf58      	it	pl
 800745e:	6962      	ldrpl	r2, [r4, #20]
 8007460:	60a2      	str	r2, [r4, #8]
 8007462:	e7f4      	b.n	800744e <__swsetup_r+0x8e>
 8007464:	2000      	movs	r0, #0
 8007466:	e7f7      	b.n	8007458 <__swsetup_r+0x98>
 8007468:	20000030 	.word	0x20000030

0800746c <_raise_r>:
 800746c:	291f      	cmp	r1, #31
 800746e:	b538      	push	{r3, r4, r5, lr}
 8007470:	4605      	mov	r5, r0
 8007472:	460c      	mov	r4, r1
 8007474:	d904      	bls.n	8007480 <_raise_r+0x14>
 8007476:	2316      	movs	r3, #22
 8007478:	6003      	str	r3, [r0, #0]
 800747a:	f04f 30ff 	mov.w	r0, #4294967295
 800747e:	bd38      	pop	{r3, r4, r5, pc}
 8007480:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007482:	b112      	cbz	r2, 800748a <_raise_r+0x1e>
 8007484:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007488:	b94b      	cbnz	r3, 800749e <_raise_r+0x32>
 800748a:	4628      	mov	r0, r5
 800748c:	f000 f830 	bl	80074f0 <_getpid_r>
 8007490:	4622      	mov	r2, r4
 8007492:	4601      	mov	r1, r0
 8007494:	4628      	mov	r0, r5
 8007496:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800749a:	f000 b817 	b.w	80074cc <_kill_r>
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d00a      	beq.n	80074b8 <_raise_r+0x4c>
 80074a2:	1c59      	adds	r1, r3, #1
 80074a4:	d103      	bne.n	80074ae <_raise_r+0x42>
 80074a6:	2316      	movs	r3, #22
 80074a8:	6003      	str	r3, [r0, #0]
 80074aa:	2001      	movs	r0, #1
 80074ac:	e7e7      	b.n	800747e <_raise_r+0x12>
 80074ae:	2100      	movs	r1, #0
 80074b0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80074b4:	4620      	mov	r0, r4
 80074b6:	4798      	blx	r3
 80074b8:	2000      	movs	r0, #0
 80074ba:	e7e0      	b.n	800747e <_raise_r+0x12>

080074bc <raise>:
 80074bc:	4b02      	ldr	r3, [pc, #8]	@ (80074c8 <raise+0xc>)
 80074be:	4601      	mov	r1, r0
 80074c0:	6818      	ldr	r0, [r3, #0]
 80074c2:	f7ff bfd3 	b.w	800746c <_raise_r>
 80074c6:	bf00      	nop
 80074c8:	20000030 	.word	0x20000030

080074cc <_kill_r>:
 80074cc:	b538      	push	{r3, r4, r5, lr}
 80074ce:	4d07      	ldr	r5, [pc, #28]	@ (80074ec <_kill_r+0x20>)
 80074d0:	2300      	movs	r3, #0
 80074d2:	4604      	mov	r4, r0
 80074d4:	4608      	mov	r0, r1
 80074d6:	4611      	mov	r1, r2
 80074d8:	602b      	str	r3, [r5, #0]
 80074da:	f7fa fde5 	bl	80020a8 <_kill>
 80074de:	1c43      	adds	r3, r0, #1
 80074e0:	d102      	bne.n	80074e8 <_kill_r+0x1c>
 80074e2:	682b      	ldr	r3, [r5, #0]
 80074e4:	b103      	cbz	r3, 80074e8 <_kill_r+0x1c>
 80074e6:	6023      	str	r3, [r4, #0]
 80074e8:	bd38      	pop	{r3, r4, r5, pc}
 80074ea:	bf00      	nop
 80074ec:	20000400 	.word	0x20000400

080074f0 <_getpid_r>:
 80074f0:	f7fa bdd2 	b.w	8002098 <_getpid>

080074f4 <_malloc_usable_size_r>:
 80074f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80074f8:	1f18      	subs	r0, r3, #4
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	bfbc      	itt	lt
 80074fe:	580b      	ldrlt	r3, [r1, r0]
 8007500:	18c0      	addlt	r0, r0, r3
 8007502:	4770      	bx	lr

08007504 <__swhatbuf_r>:
 8007504:	b570      	push	{r4, r5, r6, lr}
 8007506:	460c      	mov	r4, r1
 8007508:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800750c:	2900      	cmp	r1, #0
 800750e:	b096      	sub	sp, #88	@ 0x58
 8007510:	4615      	mov	r5, r2
 8007512:	461e      	mov	r6, r3
 8007514:	da0d      	bge.n	8007532 <__swhatbuf_r+0x2e>
 8007516:	89a3      	ldrh	r3, [r4, #12]
 8007518:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800751c:	f04f 0100 	mov.w	r1, #0
 8007520:	bf14      	ite	ne
 8007522:	2340      	movne	r3, #64	@ 0x40
 8007524:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007528:	2000      	movs	r0, #0
 800752a:	6031      	str	r1, [r6, #0]
 800752c:	602b      	str	r3, [r5, #0]
 800752e:	b016      	add	sp, #88	@ 0x58
 8007530:	bd70      	pop	{r4, r5, r6, pc}
 8007532:	466a      	mov	r2, sp
 8007534:	f000 f848 	bl	80075c8 <_fstat_r>
 8007538:	2800      	cmp	r0, #0
 800753a:	dbec      	blt.n	8007516 <__swhatbuf_r+0x12>
 800753c:	9901      	ldr	r1, [sp, #4]
 800753e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007542:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007546:	4259      	negs	r1, r3
 8007548:	4159      	adcs	r1, r3
 800754a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800754e:	e7eb      	b.n	8007528 <__swhatbuf_r+0x24>

08007550 <__smakebuf_r>:
 8007550:	898b      	ldrh	r3, [r1, #12]
 8007552:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007554:	079d      	lsls	r5, r3, #30
 8007556:	4606      	mov	r6, r0
 8007558:	460c      	mov	r4, r1
 800755a:	d507      	bpl.n	800756c <__smakebuf_r+0x1c>
 800755c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	6123      	str	r3, [r4, #16]
 8007564:	2301      	movs	r3, #1
 8007566:	6163      	str	r3, [r4, #20]
 8007568:	b003      	add	sp, #12
 800756a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800756c:	ab01      	add	r3, sp, #4
 800756e:	466a      	mov	r2, sp
 8007570:	f7ff ffc8 	bl	8007504 <__swhatbuf_r>
 8007574:	9f00      	ldr	r7, [sp, #0]
 8007576:	4605      	mov	r5, r0
 8007578:	4639      	mov	r1, r7
 800757a:	4630      	mov	r0, r6
 800757c:	f7fe fee4 	bl	8006348 <_malloc_r>
 8007580:	b948      	cbnz	r0, 8007596 <__smakebuf_r+0x46>
 8007582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007586:	059a      	lsls	r2, r3, #22
 8007588:	d4ee      	bmi.n	8007568 <__smakebuf_r+0x18>
 800758a:	f023 0303 	bic.w	r3, r3, #3
 800758e:	f043 0302 	orr.w	r3, r3, #2
 8007592:	81a3      	strh	r3, [r4, #12]
 8007594:	e7e2      	b.n	800755c <__smakebuf_r+0xc>
 8007596:	89a3      	ldrh	r3, [r4, #12]
 8007598:	6020      	str	r0, [r4, #0]
 800759a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800759e:	81a3      	strh	r3, [r4, #12]
 80075a0:	9b01      	ldr	r3, [sp, #4]
 80075a2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80075a6:	b15b      	cbz	r3, 80075c0 <__smakebuf_r+0x70>
 80075a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80075ac:	4630      	mov	r0, r6
 80075ae:	f000 f81d 	bl	80075ec <_isatty_r>
 80075b2:	b128      	cbz	r0, 80075c0 <__smakebuf_r+0x70>
 80075b4:	89a3      	ldrh	r3, [r4, #12]
 80075b6:	f023 0303 	bic.w	r3, r3, #3
 80075ba:	f043 0301 	orr.w	r3, r3, #1
 80075be:	81a3      	strh	r3, [r4, #12]
 80075c0:	89a3      	ldrh	r3, [r4, #12]
 80075c2:	431d      	orrs	r5, r3
 80075c4:	81a5      	strh	r5, [r4, #12]
 80075c6:	e7cf      	b.n	8007568 <__smakebuf_r+0x18>

080075c8 <_fstat_r>:
 80075c8:	b538      	push	{r3, r4, r5, lr}
 80075ca:	4d07      	ldr	r5, [pc, #28]	@ (80075e8 <_fstat_r+0x20>)
 80075cc:	2300      	movs	r3, #0
 80075ce:	4604      	mov	r4, r0
 80075d0:	4608      	mov	r0, r1
 80075d2:	4611      	mov	r1, r2
 80075d4:	602b      	str	r3, [r5, #0]
 80075d6:	f7fa fdc7 	bl	8002168 <_fstat>
 80075da:	1c43      	adds	r3, r0, #1
 80075dc:	d102      	bne.n	80075e4 <_fstat_r+0x1c>
 80075de:	682b      	ldr	r3, [r5, #0]
 80075e0:	b103      	cbz	r3, 80075e4 <_fstat_r+0x1c>
 80075e2:	6023      	str	r3, [r4, #0]
 80075e4:	bd38      	pop	{r3, r4, r5, pc}
 80075e6:	bf00      	nop
 80075e8:	20000400 	.word	0x20000400

080075ec <_isatty_r>:
 80075ec:	b538      	push	{r3, r4, r5, lr}
 80075ee:	4d06      	ldr	r5, [pc, #24]	@ (8007608 <_isatty_r+0x1c>)
 80075f0:	2300      	movs	r3, #0
 80075f2:	4604      	mov	r4, r0
 80075f4:	4608      	mov	r0, r1
 80075f6:	602b      	str	r3, [r5, #0]
 80075f8:	f7fa fdc6 	bl	8002188 <_isatty>
 80075fc:	1c43      	adds	r3, r0, #1
 80075fe:	d102      	bne.n	8007606 <_isatty_r+0x1a>
 8007600:	682b      	ldr	r3, [r5, #0]
 8007602:	b103      	cbz	r3, 8007606 <_isatty_r+0x1a>
 8007604:	6023      	str	r3, [r4, #0]
 8007606:	bd38      	pop	{r3, r4, r5, pc}
 8007608:	20000400 	.word	0x20000400

0800760c <logf>:
 800760c:	b508      	push	{r3, lr}
 800760e:	ed2d 8b02 	vpush	{d8}
 8007612:	eeb0 8a40 	vmov.f32	s16, s0
 8007616:	f000 fa01 	bl	8007a1c <__ieee754_logf>
 800761a:	eeb4 8a48 	vcmp.f32	s16, s16
 800761e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007622:	d60f      	bvs.n	8007644 <logf+0x38>
 8007624:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8007628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800762c:	dc0a      	bgt.n	8007644 <logf+0x38>
 800762e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8007632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007636:	d108      	bne.n	800764a <logf+0x3e>
 8007638:	f7fd ff6e 	bl	8005518 <__errno>
 800763c:	2322      	movs	r3, #34	@ 0x22
 800763e:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8007660 <logf+0x54>
 8007642:	6003      	str	r3, [r0, #0]
 8007644:	ecbd 8b02 	vpop	{d8}
 8007648:	bd08      	pop	{r3, pc}
 800764a:	f7fd ff65 	bl	8005518 <__errno>
 800764e:	ecbd 8b02 	vpop	{d8}
 8007652:	2321      	movs	r3, #33	@ 0x21
 8007654:	6003      	str	r3, [r0, #0]
 8007656:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800765a:	4802      	ldr	r0, [pc, #8]	@ (8007664 <logf+0x58>)
 800765c:	f000 b9b4 	b.w	80079c8 <nanf>
 8007660:	ff800000 	.word	0xff800000
 8007664:	08007d4a 	.word	0x08007d4a

08007668 <sqrtf>:
 8007668:	b508      	push	{r3, lr}
 800766a:	ed2d 8b02 	vpush	{d8}
 800766e:	eeb0 8a40 	vmov.f32	s16, s0
 8007672:	f000 f9cf 	bl	8007a14 <__ieee754_sqrtf>
 8007676:	eeb4 8a48 	vcmp.f32	s16, s16
 800767a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800767e:	d60c      	bvs.n	800769a <sqrtf+0x32>
 8007680:	eddf 8a07 	vldr	s17, [pc, #28]	@ 80076a0 <sqrtf+0x38>
 8007684:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007688:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800768c:	d505      	bpl.n	800769a <sqrtf+0x32>
 800768e:	f7fd ff43 	bl	8005518 <__errno>
 8007692:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007696:	2321      	movs	r3, #33	@ 0x21
 8007698:	6003      	str	r3, [r0, #0]
 800769a:	ecbd 8b02 	vpop	{d8}
 800769e:	bd08      	pop	{r3, pc}
 80076a0:	00000000 	.word	0x00000000

080076a4 <tanhf>:
 80076a4:	b538      	push	{r3, r4, r5, lr}
 80076a6:	ee10 5a10 	vmov	r5, s0
 80076aa:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80076ae:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80076b2:	ed2d 8b02 	vpush	{d8}
 80076b6:	eef0 7a40 	vmov.f32	s15, s0
 80076ba:	d30f      	bcc.n	80076dc <tanhf+0x38>
 80076bc:	4b2a      	ldr	r3, [pc, #168]	@ (8007768 <tanhf+0xc4>)
 80076be:	edd3 6a00 	vldr	s13, [r3]
 80076c2:	ed93 7a00 	vldr	s14, [r3]
 80076c6:	ee86 0aa7 	vdiv.f32	s0, s13, s15
 80076ca:	2d00      	cmp	r5, #0
 80076cc:	bfac      	ite	ge
 80076ce:	ee30 0a07 	vaddge.f32	s0, s0, s14
 80076d2:	ee30 0a47 	vsublt.f32	s0, s0, s14
 80076d6:	ecbd 8b02 	vpop	{d8}
 80076da:	bd38      	pop	{r3, r4, r5, pc}
 80076dc:	4a23      	ldr	r2, [pc, #140]	@ (800776c <tanhf+0xc8>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d839      	bhi.n	8007756 <tanhf+0xb2>
 80076e2:	f1b3 5f10 	cmp.w	r3, #603979776	@ 0x24000000
 80076e6:	d207      	bcs.n	80076f8 <tanhf+0x54>
 80076e8:	4b1f      	ldr	r3, [pc, #124]	@ (8007768 <tanhf+0xc4>)
 80076ea:	ed93 0a00 	vldr	s0, [r3]
 80076ee:	ee30 0a27 	vadd.f32	s0, s0, s15
 80076f2:	ee20 0a27 	vmul.f32	s0, s0, s15
 80076f6:	e7ee      	b.n	80076d6 <tanhf+0x32>
 80076f8:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 80076fc:	4c1c      	ldr	r4, [pc, #112]	@ (8007770 <tanhf+0xcc>)
 80076fe:	d319      	bcc.n	8007734 <tanhf+0x90>
 8007700:	f000 fa7e 	bl	8007c00 <fabsf>
 8007704:	edd4 7a00 	vldr	s15, [r4]
 8007708:	ee20 0a27 	vmul.f32	s0, s0, s15
 800770c:	f000 f834 	bl	8007778 <expm1f>
 8007710:	4b15      	ldr	r3, [pc, #84]	@ (8007768 <tanhf+0xc4>)
 8007712:	edd3 7a00 	vldr	s15, [r3]
 8007716:	ed94 6a00 	vldr	s12, [r4]
 800771a:	ed94 7a00 	vldr	s14, [r4]
 800771e:	ee37 7a00 	vadd.f32	s14, s14, s0
 8007722:	eec6 6a07 	vdiv.f32	s13, s12, s14
 8007726:	ee37 0ae6 	vsub.f32	s0, s15, s13
 800772a:	2d00      	cmp	r5, #0
 800772c:	bfb8      	it	lt
 800772e:	eeb1 0a40 	vneglt.f32	s0, s0
 8007732:	e7d0      	b.n	80076d6 <tanhf+0x32>
 8007734:	ed94 8a00 	vldr	s16, [r4]
 8007738:	f000 fa62 	bl	8007c00 <fabsf>
 800773c:	ee28 0a40 	vnmul.f32	s0, s16, s0
 8007740:	f000 f81a 	bl	8007778 <expm1f>
 8007744:	edd4 7a00 	vldr	s15, [r4]
 8007748:	ee77 7a80 	vadd.f32	s15, s15, s0
 800774c:	eeb1 7a40 	vneg.f32	s14, s0
 8007750:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007754:	e7e9      	b.n	800772a <tanhf+0x86>
 8007756:	4b04      	ldr	r3, [pc, #16]	@ (8007768 <tanhf+0xc4>)
 8007758:	ed93 0a00 	vldr	s0, [r3]
 800775c:	4b05      	ldr	r3, [pc, #20]	@ (8007774 <tanhf+0xd0>)
 800775e:	edd3 7a00 	vldr	s15, [r3]
 8007762:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007766:	e7e0      	b.n	800772a <tanhf+0x86>
 8007768:	08008044 	.word	0x08008044
 800776c:	41afffff 	.word	0x41afffff
 8007770:	08008040 	.word	0x08008040
 8007774:	0800803c 	.word	0x0800803c

08007778 <expm1f>:
 8007778:	ee10 3a10 	vmov	r3, s0
 800777c:	4a83      	ldr	r2, [pc, #524]	@ (800798c <expm1f+0x214>)
 800777e:	f003 4000 	and.w	r0, r3, #2147483648	@ 0x80000000
 8007782:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007786:	4293      	cmp	r3, r2
 8007788:	d91f      	bls.n	80077ca <expm1f+0x52>
 800778a:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800778e:	d902      	bls.n	8007796 <expm1f+0x1e>
 8007790:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007794:	4770      	bx	lr
 8007796:	d106      	bne.n	80077a6 <expm1f+0x2e>
 8007798:	2800      	cmp	r0, #0
 800779a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 800779e:	bf18      	it	ne
 80077a0:	eeb0 0a67 	vmovne.f32	s0, s15
 80077a4:	4770      	bx	lr
 80077a6:	b920      	cbnz	r0, 80077b2 <expm1f+0x3a>
 80077a8:	4a79      	ldr	r2, [pc, #484]	@ (8007990 <expm1f+0x218>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d963      	bls.n	8007876 <expm1f+0xfe>
 80077ae:	f000 b92b 	b.w	8007a08 <__math_oflowf>
 80077b2:	eddf 7a78 	vldr	s15, [pc, #480]	@ 8007994 <expm1f+0x21c>
 80077b6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80077ba:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80077be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80077c2:	d551      	bpl.n	8007868 <expm1f+0xf0>
 80077c4:	eebf 0a00 	vmov.f32	s0, #240	@ 0xbf800000 -1.0
 80077c8:	4770      	bx	lr
 80077ca:	4a73      	ldr	r2, [pc, #460]	@ (8007998 <expm1f+0x220>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d972      	bls.n	80078b6 <expm1f+0x13e>
 80077d0:	4a72      	ldr	r2, [pc, #456]	@ (800799c <expm1f+0x224>)
 80077d2:	4293      	cmp	r3, r2
 80077d4:	d868      	bhi.n	80078a8 <expm1f+0x130>
 80077d6:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 80079a0 <expm1f+0x228>
 80077da:	2800      	cmp	r0, #0
 80077dc:	d13d      	bne.n	800785a <expm1f+0xe2>
 80077de:	ee30 7a47 	vsub.f32	s14, s0, s14
 80077e2:	eddf 6a70 	vldr	s13, [pc, #448]	@ 80079a4 <expm1f+0x22c>
 80077e6:	2301      	movs	r3, #1
 80077e8:	ee37 0a66 	vsub.f32	s0, s14, s13
 80077ec:	ee77 7a40 	vsub.f32	s15, s14, s0
 80077f0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80077f4:	eef6 5a00 	vmov.f32	s11, #96	@ 0x3f000000  0.5
 80077f8:	ee20 4a25 	vmul.f32	s8, s0, s11
 80077fc:	ed9f 6a6a 	vldr	s12, [pc, #424]	@ 80079a8 <expm1f+0x230>
 8007800:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80079ac <expm1f+0x234>
 8007804:	ed9f 5a6a 	vldr	s10, [pc, #424]	@ 80079b0 <expm1f+0x238>
 8007808:	ee20 7a04 	vmul.f32	s14, s0, s8
 800780c:	eef0 4a08 	vmov.f32	s9, #8	@ 0x40400000  3.0
 8007810:	eee7 6a06 	vfma.f32	s13, s14, s12
 8007814:	ed9f 6a67 	vldr	s12, [pc, #412]	@ 80079b4 <expm1f+0x23c>
 8007818:	eea6 6a87 	vfma.f32	s12, s13, s14
 800781c:	eddf 6a66 	vldr	s13, [pc, #408]	@ 80079b8 <expm1f+0x240>
 8007820:	eee6 6a07 	vfma.f32	s13, s12, s14
 8007824:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8007828:	eea6 5a87 	vfma.f32	s10, s13, s14
 800782c:	eef0 6a46 	vmov.f32	s13, s12
 8007830:	eee5 6a07 	vfma.f32	s13, s10, s14
 8007834:	eee4 4a66 	vfms.f32	s9, s8, s13
 8007838:	eeb1 4a08 	vmov.f32	s8, #24	@ 0x40c00000  6.0
 800783c:	eea0 4a64 	vfms.f32	s8, s0, s9
 8007840:	ee36 5ae4 	vsub.f32	s10, s13, s9
 8007844:	eec5 6a04 	vdiv.f32	s13, s10, s8
 8007848:	ee66 6a87 	vmul.f32	s13, s13, s14
 800784c:	2b00      	cmp	r3, #0
 800784e:	d140      	bne.n	80078d2 <expm1f+0x15a>
 8007850:	ee90 7a26 	vfnms.f32	s14, s0, s13
 8007854:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007858:	4770      	bx	lr
 800785a:	ee30 7a07 	vadd.f32	s14, s0, s14
 800785e:	eddf 6a57 	vldr	s13, [pc, #348]	@ 80079bc <expm1f+0x244>
 8007862:	f04f 33ff 	mov.w	r3, #4294967295
 8007866:	e7bf      	b.n	80077e8 <expm1f+0x70>
 8007868:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80079c0 <expm1f+0x248>
 800786c:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007870:	eefe 7a00 	vmov.f32	s15, #224	@ 0xbf000000 -0.5
 8007874:	e005      	b.n	8007882 <expm1f+0x10a>
 8007876:	ed9f 7a52 	vldr	s14, [pc, #328]	@ 80079c0 <expm1f+0x248>
 800787a:	ee20 7a07 	vmul.f32	s14, s0, s14
 800787e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007882:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007886:	eeb0 7a40 	vmov.f32	s14, s0
 800788a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800788e:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007892:	ee17 3a90 	vmov	r3, s15
 8007896:	eddf 7a42 	vldr	s15, [pc, #264]	@ 80079a0 <expm1f+0x228>
 800789a:	eea6 7ae7 	vfms.f32	s14, s13, s15
 800789e:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80079a4 <expm1f+0x22c>
 80078a2:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80078a6:	e79f      	b.n	80077e8 <expm1f+0x70>
 80078a8:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80079c0 <expm1f+0x248>
 80078ac:	ee20 7a07 	vmul.f32	s14, s0, s14
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d0e4      	beq.n	800787e <expm1f+0x106>
 80078b4:	e7dc      	b.n	8007870 <expm1f+0xf8>
 80078b6:	f1b3 5f4c 	cmp.w	r3, #855638016	@ 0x33000000
 80078ba:	d208      	bcs.n	80078ce <expm1f+0x156>
 80078bc:	eddf 7a41 	vldr	s15, [pc, #260]	@ 80079c4 <expm1f+0x24c>
 80078c0:	ee70 7a27 	vadd.f32	s15, s0, s15
 80078c4:	ee77 7ae7 	vsub.f32	s15, s15, s15
 80078c8:	ee30 0a67 	vsub.f32	s0, s0, s15
 80078cc:	4770      	bx	lr
 80078ce:	2300      	movs	r3, #0
 80078d0:	e790      	b.n	80077f4 <expm1f+0x7c>
 80078d2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80078d6:	1c5a      	adds	r2, r3, #1
 80078d8:	eed6 7a80 	vfnms.f32	s15, s13, s0
 80078dc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80078e0:	d106      	bne.n	80078f0 <expm1f+0x178>
 80078e2:	ee70 7a67 	vsub.f32	s15, s0, s15
 80078e6:	eebe 0a00 	vmov.f32	s0, #224	@ 0xbf000000 -0.5
 80078ea:	eea7 0aa5 	vfma.f32	s0, s15, s11
 80078ee:	4770      	bx	lr
 80078f0:	2b01      	cmp	r3, #1
 80078f2:	d118      	bne.n	8007926 <expm1f+0x1ae>
 80078f4:	eebd 7a00 	vmov.f32	s14, #208	@ 0xbe800000 -0.250
 80078f8:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80078fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007900:	bf5b      	ittet	pl
 8007902:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 8007906:	eeb0 7a00 	vmovpl.f32	s14, #0	@ 0x40000000  2.0
 800790a:	ee70 5a25 	vaddmi.f32	s11, s0, s11
 800790e:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 8007912:	bf43      	ittte	mi
 8007914:	ee77 7ae5 	vsubmi.f32	s15, s15, s11
 8007918:	eeb8 0a00 	vmovmi.f32	s0, #128	@ 0xc0000000 -2.0
 800791c:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 8007920:	eeb0 0a46 	vmovpl.f32	s0, s12
 8007924:	4770      	bx	lr
 8007926:	1c5a      	adds	r2, r3, #1
 8007928:	2a39      	cmp	r2, #57	@ 0x39
 800792a:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 800792e:	d90b      	bls.n	8007948 <expm1f+0x1d0>
 8007930:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007934:	ee76 7a67 	vsub.f32	s15, s12, s15
 8007938:	ee17 3a90 	vmov	r3, s15
 800793c:	4419      	add	r1, r3
 800793e:	ee07 1a90 	vmov	s15, r1
 8007942:	ee37 0ac6 	vsub.f32	s0, s15, s12
 8007946:	4770      	bx	lr
 8007948:	2b16      	cmp	r3, #22
 800794a:	dc11      	bgt.n	8007970 <expm1f+0x1f8>
 800794c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007950:	fa42 f303 	asr.w	r3, r2, r3
 8007954:	f1c3 537e 	rsb	r3, r3, #1065353216	@ 0x3f800000
 8007958:	ee07 3a10 	vmov	s14, r3
 800795c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007960:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007964:	ee17 3a90 	vmov	r3, s15
 8007968:	440b      	add	r3, r1
 800796a:	ee00 3a10 	vmov	s0, r3
 800796e:	4770      	bx	lr
 8007970:	f1c3 037f 	rsb	r3, r3, #127	@ 0x7f
 8007974:	05db      	lsls	r3, r3, #23
 8007976:	ee07 3a10 	vmov	s14, r3
 800797a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800797e:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007982:	ee77 7a86 	vadd.f32	s15, s15, s12
 8007986:	ee17 3a90 	vmov	r3, s15
 800798a:	e7ed      	b.n	8007968 <expm1f+0x1f0>
 800798c:	4195b843 	.word	0x4195b843
 8007990:	42b17217 	.word	0x42b17217
 8007994:	0da24260 	.word	0x0da24260
 8007998:	3eb17218 	.word	0x3eb17218
 800799c:	3f851591 	.word	0x3f851591
 80079a0:	3f317180 	.word	0x3f317180
 80079a4:	3717f7d1 	.word	0x3717f7d1
 80079a8:	b457edbb 	.word	0xb457edbb
 80079ac:	36867e54 	.word	0x36867e54
 80079b0:	bd088889 	.word	0xbd088889
 80079b4:	b8a670cd 	.word	0xb8a670cd
 80079b8:	3ad00d01 	.word	0x3ad00d01
 80079bc:	b717f7d1 	.word	0xb717f7d1
 80079c0:	3fb8aa3b 	.word	0x3fb8aa3b
 80079c4:	7149f2ca 	.word	0x7149f2ca

080079c8 <nanf>:
 80079c8:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80079d0 <nanf+0x8>
 80079cc:	4770      	bx	lr
 80079ce:	bf00      	nop
 80079d0:	7fc00000 	.word	0x7fc00000

080079d4 <with_errnof>:
 80079d4:	b510      	push	{r4, lr}
 80079d6:	ed2d 8b02 	vpush	{d8}
 80079da:	eeb0 8a40 	vmov.f32	s16, s0
 80079de:	4604      	mov	r4, r0
 80079e0:	f7fd fd9a 	bl	8005518 <__errno>
 80079e4:	eeb0 0a48 	vmov.f32	s0, s16
 80079e8:	ecbd 8b02 	vpop	{d8}
 80079ec:	6004      	str	r4, [r0, #0]
 80079ee:	bd10      	pop	{r4, pc}

080079f0 <xflowf>:
 80079f0:	b130      	cbz	r0, 8007a00 <xflowf+0x10>
 80079f2:	eef1 7a40 	vneg.f32	s15, s0
 80079f6:	ee27 0a80 	vmul.f32	s0, s15, s0
 80079fa:	2022      	movs	r0, #34	@ 0x22
 80079fc:	f7ff bfea 	b.w	80079d4 <with_errnof>
 8007a00:	eef0 7a40 	vmov.f32	s15, s0
 8007a04:	e7f7      	b.n	80079f6 <xflowf+0x6>
	...

08007a08 <__math_oflowf>:
 8007a08:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8007a10 <__math_oflowf+0x8>
 8007a0c:	f7ff bff0 	b.w	80079f0 <xflowf>
 8007a10:	70000000 	.word	0x70000000

08007a14 <__ieee754_sqrtf>:
 8007a14:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8007a18:	4770      	bx	lr
	...

08007a1c <__ieee754_logf>:
 8007a1c:	ee10 3a10 	vmov	r3, s0
 8007a20:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8007a24:	d106      	bne.n	8007a34 <__ieee754_logf+0x18>
 8007a26:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8007bc0 <__ieee754_logf+0x1a4>
 8007a2a:	eddf 7a66 	vldr	s15, [pc, #408]	@ 8007bc4 <__ieee754_logf+0x1a8>
 8007a2e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8007a32:	4770      	bx	lr
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	461a      	mov	r2, r3
 8007a38:	da02      	bge.n	8007a40 <__ieee754_logf+0x24>
 8007a3a:	ee30 7a40 	vsub.f32	s14, s0, s0
 8007a3e:	e7f4      	b.n	8007a2a <__ieee754_logf+0xe>
 8007a40:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8007a44:	db02      	blt.n	8007a4c <__ieee754_logf+0x30>
 8007a46:	ee30 0a00 	vadd.f32	s0, s0, s0
 8007a4a:	4770      	bx	lr
 8007a4c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8007a50:	bfb8      	it	lt
 8007a52:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8007bc8 <__ieee754_logf+0x1ac>
 8007a56:	485d      	ldr	r0, [pc, #372]	@ (8007bcc <__ieee754_logf+0x1b0>)
 8007a58:	bfbe      	ittt	lt
 8007a5a:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8007a5e:	f06f 0118 	mvnlt.w	r1, #24
 8007a62:	ee17 2a90 	vmovlt	r2, s15
 8007a66:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8007a6a:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8007a6e:	4410      	add	r0, r2
 8007a70:	bfa8      	it	ge
 8007a72:	2100      	movge	r1, #0
 8007a74:	3b7f      	subs	r3, #127	@ 0x7f
 8007a76:	440b      	add	r3, r1
 8007a78:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8007a7c:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8007a80:	4311      	orrs	r1, r2
 8007a82:	ee00 1a10 	vmov	s0, r1
 8007a86:	4952      	ldr	r1, [pc, #328]	@ (8007bd0 <__ieee754_logf+0x1b4>)
 8007a88:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8007a8c:	f102 000f 	add.w	r0, r2, #15
 8007a90:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8007a94:	4001      	ands	r1, r0
 8007a96:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007a9a:	bb89      	cbnz	r1, 8007b00 <__ieee754_logf+0xe4>
 8007a9c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8007aa0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007aa4:	d10f      	bne.n	8007ac6 <__ieee754_logf+0xaa>
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f000 8087 	beq.w	8007bba <__ieee754_logf+0x19e>
 8007aac:	ee07 3a90 	vmov	s15, r3
 8007ab0:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 8007bd4 <__ieee754_logf+0x1b8>
 8007ab4:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8007bd8 <__ieee754_logf+0x1bc>
 8007ab8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007abc:	ee27 0a80 	vmul.f32	s0, s15, s0
 8007ac0:	eea7 0a87 	vfma.f32	s0, s15, s14
 8007ac4:	4770      	bx	lr
 8007ac6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8007bdc <__ieee754_logf+0x1c0>
 8007aca:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8007ace:	eee0 7a66 	vfms.f32	s15, s0, s13
 8007ad2:	ee20 7a00 	vmul.f32	s14, s0, s0
 8007ad6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8007ada:	b913      	cbnz	r3, 8007ae2 <__ieee754_logf+0xc6>
 8007adc:	ee30 0a47 	vsub.f32	s0, s0, s14
 8007ae0:	4770      	bx	lr
 8007ae2:	ee07 3a90 	vmov	s15, r3
 8007ae6:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 8007bd4 <__ieee754_logf+0x1b8>
 8007aea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007aee:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8007af2:	ee37 0a40 	vsub.f32	s0, s14, s0
 8007af6:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8007bd8 <__ieee754_logf+0x1bc>
 8007afa:	ee97 0a87 	vfnms.f32	s0, s15, s14
 8007afe:	4770      	bx	lr
 8007b00:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8007b04:	ee70 7a27 	vadd.f32	s15, s0, s15
 8007b08:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8007be0 <__ieee754_logf+0x1c4>
 8007b0c:	eddf 4a35 	vldr	s9, [pc, #212]	@ 8007be4 <__ieee754_logf+0x1c8>
 8007b10:	4935      	ldr	r1, [pc, #212]	@ (8007be8 <__ieee754_logf+0x1cc>)
 8007b12:	ee80 6a27 	vdiv.f32	s12, s0, s15
 8007b16:	4411      	add	r1, r2
 8007b18:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 8007b1c:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 8007b20:	430a      	orrs	r2, r1
 8007b22:	2a00      	cmp	r2, #0
 8007b24:	ee07 3a90 	vmov	s15, r3
 8007b28:	ee26 5a06 	vmul.f32	s10, s12, s12
 8007b2c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8007b30:	ee25 7a05 	vmul.f32	s14, s10, s10
 8007b34:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 8007bec <__ieee754_logf+0x1d0>
 8007b38:	eee7 7a25 	vfma.f32	s15, s14, s11
 8007b3c:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8007bf0 <__ieee754_logf+0x1d4>
 8007b40:	eee7 5a87 	vfma.f32	s11, s15, s14
 8007b44:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 8007bf4 <__ieee754_logf+0x1d8>
 8007b48:	eee7 7a24 	vfma.f32	s15, s14, s9
 8007b4c:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 8007bf8 <__ieee754_logf+0x1dc>
 8007b50:	eee7 4a87 	vfma.f32	s9, s15, s14
 8007b54:	eddf 7a29 	vldr	s15, [pc, #164]	@ 8007bfc <__ieee754_logf+0x1e0>
 8007b58:	eee4 7a87 	vfma.f32	s15, s9, s14
 8007b5c:	ee67 7a85 	vmul.f32	s15, s15, s10
 8007b60:	eee5 7a87 	vfma.f32	s15, s11, s14
 8007b64:	dd1a      	ble.n	8007b9c <__ieee754_logf+0x180>
 8007b66:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8007b6a:	ee20 7a07 	vmul.f32	s14, s0, s14
 8007b6e:	ee27 7a00 	vmul.f32	s14, s14, s0
 8007b72:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007b76:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007b7a:	b913      	cbnz	r3, 8007b82 <__ieee754_logf+0x166>
 8007b7c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b80:	e7ac      	b.n	8007adc <__ieee754_logf+0xc0>
 8007b82:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 8007bd4 <__ieee754_logf+0x1b8>
 8007b86:	eee6 7a86 	vfma.f32	s15, s13, s12
 8007b8a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007b8e:	ee37 0a40 	vsub.f32	s0, s14, s0
 8007b92:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8007bd8 <__ieee754_logf+0x1bc>
 8007b96:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8007b9a:	4770      	bx	lr
 8007b9c:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007ba0:	ee67 7a86 	vmul.f32	s15, s15, s12
 8007ba4:	b913      	cbnz	r3, 8007bac <__ieee754_logf+0x190>
 8007ba6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8007baa:	4770      	bx	lr
 8007bac:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8007bd4 <__ieee754_logf+0x1b8>
 8007bb0:	eee6 7ac7 	vfms.f32	s15, s13, s14
 8007bb4:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8007bb8:	e7eb      	b.n	8007b92 <__ieee754_logf+0x176>
 8007bba:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 8007bc4 <__ieee754_logf+0x1a8>
 8007bbe:	4770      	bx	lr
 8007bc0:	cc000000 	.word	0xcc000000
 8007bc4:	00000000 	.word	0x00000000
 8007bc8:	4c000000 	.word	0x4c000000
 8007bcc:	004afb20 	.word	0x004afb20
 8007bd0:	007ffff0 	.word	0x007ffff0
 8007bd4:	3717f7d1 	.word	0x3717f7d1
 8007bd8:	3f317180 	.word	0x3f317180
 8007bdc:	3eaaaaab 	.word	0x3eaaaaab
 8007be0:	3e1cd04f 	.word	0x3e1cd04f
 8007be4:	3e178897 	.word	0x3e178897
 8007be8:	ffcf5c30 	.word	0xffcf5c30
 8007bec:	3e638e29 	.word	0x3e638e29
 8007bf0:	3ecccccd 	.word	0x3ecccccd
 8007bf4:	3e3a3325 	.word	0x3e3a3325
 8007bf8:	3e924925 	.word	0x3e924925
 8007bfc:	3f2aaaab 	.word	0x3f2aaaab

08007c00 <fabsf>:
 8007c00:	ee10 3a10 	vmov	r3, s0
 8007c04:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c08:	ee00 3a10 	vmov	s0, r3
 8007c0c:	4770      	bx	lr
	...

08007c10 <_init>:
 8007c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c12:	bf00      	nop
 8007c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c16:	bc08      	pop	{r3}
 8007c18:	469e      	mov	lr, r3
 8007c1a:	4770      	bx	lr

08007c1c <_fini>:
 8007c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c1e:	bf00      	nop
 8007c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c22:	bc08      	pop	{r3}
 8007c24:	469e      	mov	lr, r3
 8007c26:	4770      	bx	lr
