library ieee;
use ieee.std_logic_1164.all;

entity OR_ is
 port(
 I0, I1: in std_logic;
 S: in std_logic;
 O : out std_logic
 );		
end OR_;

architecture arc_OR_ of OR_ is
begin
	O <= I0 or I1;
end arc_OR_;