#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu May  8 00:03:46 2025
# Process ID         : 15057
# Current directory  : /home/clem/Documents/GitHub/Kompilator
# Command line       : vivado
# Log file           : /home/clem/Documents/GitHub/Kompilator/vivado.log
# Journal file       : /home/clem/Documents/GitHub/Kompilator/vivado.jou
# Running On         : maskass
# Platform           : Debian
# Operating System   : Debian GNU/Linux 12 (bookworm)
# Processor Detail   : 12th Gen Intel(R) Core(TM) i5-1235U
# CPU Frequency      : 4005.117 MHz
# CPU Physical cores : 10
# CPU Logical cores  : 12
# Host memory        : 8005 MB
# Swap memory        : 1023 MB
# Total Virtual      : 9029 MB
# Available Virtual  : 5671 MB
#-----------------------------------------------------------
start_gui
open_project /home/clem/Documents/GitHub/Kompilator/u_controleur/ALUME/ALUME.xpr
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/clem/Documents/GitHub/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/test_pipeline.vhd w ]
add_files -fileset sim_1 /home/clem/Documents/GitHub/Kompilator/u_controleur/ALUME/ALUME.srcs/sim_1/new/test_pipeline.vhd
update_compile_order -fileset sim_1
launch_simulation
source testInstruction.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top test_pipeline [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source test_pipeline.tcl
close_sim
launch_simulation
source test_pipeline.tcl
close_sim
launch_simulation
source test_pipeline.tcl
close_sim
close_sim
