{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 16:23:33 2024 " "Info: Processing started: Wed Mar 27 16:23:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ultrasonic-modem-300k -c ultrasonic-modem-300k " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ultrasonic-modem-300k -c ultrasonic-modem-300k" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "ultrasonic-modem-300k.v(38) " "Warning (10275): Verilog HDL Module Instantiation warning at ultrasonic-modem-300k.v(38): ignored dangling comma in List of Port Connections" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ultrasonic-modem-300k.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ultrasonic-modem-300k.v" { { "Info" "ISGN_ENTITY_NAME" "1 ultrasonicModem300k " "Info: Found entity 1: ultrasonicModem300k" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Verilog2.v(29) " "Warning (10268): Verilog HDL information at Verilog2.v(29): always construct contains both blocking and non-blocking assignments" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 29 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Verilog2.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Verilog2.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsk_demodulator " "Info: Found entity 1: fsk_demodulator" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk100 ultrasonic-modem-300k.v(19) " "Warning (10236): Verilog HDL Implicit Net warning at ultrasonic-modem-300k.v(19): created implicit net for \"clk100\"" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ultrasonicModem300k " "Info: Elaborating entity \"ultrasonicModem300k\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ultrasonic-modem-300k.v(13) " "Warning (10230): Verilog HDL assignment warning at ultrasonic-modem-300k.v(13): truncated value with size 32 to match size of target (8)" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ultrasonic-modem-300k.v(61) " "Warning (10230): Verilog HDL assignment warning at ultrasonic-modem-300k.v(61): truncated value with size 32 to match size of target (8)" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ultrasonic-modem-300k.v(63) " "Warning (10230): Verilog HDL assignment warning at ultrasonic-modem-300k.v(63): truncated value with size 32 to match size of target (8)" {  } { { "ultrasonic-modem-300k.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsk_demodulator fsk_demodulator:dem " "Info: Elaborating entity \"fsk_demodulator\" for hierarchy \"fsk_demodulator:dem\"" {  } { { "ultrasonic-modem-300k.v" "dem" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.v" 38 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Verilog2.v(35) " "Warning (10230): Verilog HDL assignment warning at Verilog2.v(35): truncated value with size 32 to match size of target (9)" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 Verilog2.v(40) " "Warning (10230): Verilog HDL assignment warning at Verilog2.v(40): truncated value with size 32 to match size of target (14)" {  } { { "Verilog2.v" "" { Text "D:/Projects/QuartusProject/ultrasonic-modem-300k/Verilog2.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "93 " "Info: Implemented 93 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Info: Implemented 2 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "87 " "Info: Implemented 87 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.map.smsg " "Info: Generated suppressed messages file D:/Projects/QuartusProject/ultrasonic-modem-300k/ultrasonic-modem-300k.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "228 " "Info: Peak virtual memory: 228 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 16:23:34 2024 " "Info: Processing ended: Wed Mar 27 16:23:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
